
freqRelay.elf:     file format elf32-littlenios2
freqRelay.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000254

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x0001a6b0 memsz 0x0001a6b0 flags r-x
    LOAD off    0x0001c000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x0001c000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x00002694 memsz 0x00080090 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  0001c000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000234  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001a47c  00000254  00000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000007e0  08000000  08000000  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001eb4  080007e0  080007e0  0001c7e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007daa1  08002694  08002694  0001e694  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  0001a6d0  0001a6d0  0001e694  2**0
                  CONTENTS
  7 .flash_controller 00000000  01000020  01000020  0001e694  2**0
                  CONTENTS
  8 .sdram        00000000  08080090  08080090  0001e694  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  0001e694  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 000010d8  00000000  00000000  0001e6b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0002c93f  00000000  00000000  0001f790  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000af62  00000000  00000000  0004c0cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000ebd5  00000000  00000000  00057031  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000413c  00000000  00000000  00065c08  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005f77  00000000  00000000  00069d44  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00017868  00000000  00000000  0006fcbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000050  00000000  00000000  00087524  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00001880  00000000  00000000  00087578  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  0008e91d  2**0
                  CONTENTS, READONLY
 20 .cpu          00000005  00000000  00000000  0008e920  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  0008e925  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  0008e926  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  0008e927  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  0008e92b  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  0008e92f  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   00000009  00000000  00000000  0008e933  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    00000009  00000000  00000000  0008e93c  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   00000009  00000000  00000000  0008e945  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000005  00000000  00000000  0008e94e  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000025  00000000  00000000  0008e953  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000adc75  00000000  00000000  0008e978  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000254 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
080007e0 l    d  .rwdata	00000000 .rwdata
08002694 l    d  .bss	00000000 .bss
0001a6d0 l    d  .onchip_memory	00000000 .onchip_memory
01000020 l    d  .flash_controller	00000000 .flash_controller
08080090 l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../freqRelay_bsp//obj/HAL/src/crt0.o
00000298 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 obj/default/FreeRTOS/port_asm.o
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 croutine.c
08002748 l     O .bss	00000028 pxReadyCoRoutineLists
08002770 l     O .bss	00000014 xDelayedCoRoutineList1
08002784 l     O .bss	00000014 xDelayedCoRoutineList2
08002694 l     O .bss	00000004 pxDelayedCoRoutineList
08002698 l     O .bss	00000004 pxOverflowDelayedCoRoutineList
08002798 l     O .bss	00000014 xPendingReadyCoRoutineList
080026a0 l     O .bss	00000004 uxTopCoRoutineReadyPriority
080026a4 l     O .bss	00000004 xCoRoutineTickCount
080026a8 l     O .bss	00000004 xLastTickCount
080026ac l     O .bss	00000004 xPassedTicks
000007bc l     F .text	000000a0 prvInitialiseCoRoutineLists
00000498 l     F .text	000000e0 prvCheckPendingReadyList
00000578 l     F .text	00000158 prvCheckDelayedList
00000000 l    df *ABS*	00000000 event_groups.c
00000f60 l     F .text	00000070 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
080027ac l     O .bss	0007d000 xHeap
08002620 l     O .rwdata	00000002 heapSTRUCT_SIZE
08002624 l     O .rwdata	00000004 xTotalHeapSize
080026b0 l     O .bss	00000008 xStart
080026b8 l     O .bss	00000004 pxEnd
08002628 l     O .rwdata	00000004 xFreeBytesRemaining
00001210 l     F .text	000000c0 prvHeapInit
000012d0 l     F .text	00000134 prvInsertBlockIntoFreeList
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
000016d4 l     F .text	0000002c prvReadGp
00001838 l     F .text	0000009c prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
00002690 l     F .text	00000190 prvCopyDataToQueue
00002a40 l     F .text	00000058 prvIsQueueFull
000028bc l     F .text	000000f4 prvUnlockQueue
00002820 l     F .text	0000009c prvCopyDataFromQueue
000029b0 l     F .text	00000050 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
0807f7ac l     O .bss	000000f0 pxReadyTasksLists
0807f89c l     O .bss	00000014 xDelayedTaskList1
0807f8b0 l     O .bss	00000014 xDelayedTaskList2
080026c0 l     O .bss	00000004 pxDelayedTaskList
080026c4 l     O .bss	00000004 pxOverflowDelayedTaskList
0807f8c4 l     O .bss	00000014 xPendingReadyList
0807f8d8 l     O .bss	00000014 xTasksWaitingTermination
080026c8 l     O .bss	00000004 uxTasksDeleted
080026cc l     O .bss	00000004 uxCurrentNumberOfTasks
080026d0 l     O .bss	00000004 xTickCount
080026d4 l     O .bss	00000004 uxTopReadyPriority
080026d8 l     O .bss	00000004 xSchedulerRunning
080026dc l     O .bss	00000004 uxPendedTicks
080026e0 l     O .bss	00000004 xYieldPending
080026e4 l     O .bss	00000004 xNumOfOverflows
080026e8 l     O .bss	00000004 uxTaskNumber
0800262c l     O .rwdata	00000004 xNextTaskUnblockTime
080026ec l     O .bss	00000004 uxSchedulerSuspended
00003bdc l     F .text	000000c4 prvAllocateTCBAndStack
000038b0 l     F .text	0000014c prvInitialiseTCBVariables
000039fc l     F .text	000000ac prvInitialiseTaskLists
00003da8 l     F .text	00000068 prvResetNextTaskUnblockTime
00003b50 l     F .text	0000008c prvAddCurrentTaskToDelayedList
00003894 l     F .text	0000001c prvIdleTask
08000039 l     O .rodata	00000014 ucExpectedStackBytes.2849
00003aa8 l     F .text	000000a8 prvCheckTasksWaitingTermination
00003d64 l     F .text	00000044 prvDeleteTCB
00003ca0 l     F .text	00000064 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
0807f8ec l     O .bss	00000014 xActiveTimerList1
0807f900 l     O .bss	00000014 xActiveTimerList2
080026f0 l     O .bss	00000004 pxCurrentTimerList
080026f4 l     O .bss	00000004 pxOverflowTimerList
080026f8 l     O .bss	00000004 xTimerQueue
00005008 l     F .text	0000007c prvCheckForValidListAndQueue
00004ae4 l     F .text	0000003c prvTimerTask
00004a2c l     F .text	000000b8 prvProcessExpiredTimer
00004c84 l     F .text	000000dc prvInsertTimerInActiveList
00004bc0 l     F .text	00000060 prvGetNextExpireTime
00004b20 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004d60 l     F .text	00000198 prvProcessReceivedCommands
00004c20 l     F .text	00000064 prvSampleTimeNow
080026fc l     O .bss	00000004 xLastTime.2768
00004ef8 l     F .text	00000110 prvSwitchTimerLists
00000000 l    df *ABS*	00000000 main.c
08002704 l     O .bss	00000004 Q_freq_data
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
080002f2 l     O .rodata	00000010 zeroes.4404
0000adfc l     F .text	000000bc __sbprintf
08000302 l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
0000b00c l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
0000cb3c l     F .text	00000008 __fp_unlock
0000cb50 l     F .text	0000019c __sinit.part.1
0000ccec l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
080007e0 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
08000c24 l     O .rwdata	00000020 lc_ctype_charset
08000c04 l     O .rwdata	00000020 lc_message_charset
08000c44 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
08000334 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
0000fe78 l     F .text	000000fc __sprint_r.part.0
08000468 l     O .rodata	00000010 blanks.4348
08000458 l     O .rodata	00000010 zeroes.4349
00011404 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
000129d4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
00012ae0 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00012b0c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
00012bf8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
00012cd8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
00012eac l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
08002678 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
000130f8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
0001322c l     F .text	00000034 alt_dev_reg
0800122c l     O .rwdata	000000dc flash_controller
08001308 l     O .rwdata	00001060 jtag_uart
08002368 l     O .rwdata	00000120 character_lcd
08002488 l     O .rwdata	000000c4 uart
0800254c l     O .rwdata	00000038 ps2
08002584 l     O .rwdata	00000048 video_character_buffer_with_dma
080025cc l     O .rwdata	00000054 video_pixel_buffer_dma
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
000135ec l     F .text	00000034 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
0001443c l     F .text	00000080 alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
000154e4 l     F .text	00000210 altera_avalon_jtag_uart_irq
000156f4 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
0800267c l     O .rwdata	00000004 colstart
00015d2c l     F .text	000000b8 lcd_write_command
00015de4 l     F .text	000000d8 lcd_write_data
00015ebc l     F .text	000000d0 lcd_clear_screen
00015f8c l     F .text	000001f0 lcd_repaint_screen
0001617c l     F .text	000000cc lcd_scroll_up
00016248 l     F .text	000002ac lcd_handle_escape
000169c8 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00016c04 l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00016ea8 l     F .text	000000a0 altera_avalon_uart_irq
00016f48 l     F .text	000000e4 altera_avalon_uart_rxirq
0001702c l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
000171c8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
000173e0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_pixel_buffer_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00018fb0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0001929c l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
000193dc l     F .text	0000003c alt_get_errno
00019418 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
00019bbc l     F .text	000000cc alt_write_word_amd
00019aa0 l     F .text	0000011c alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
00019e94 l     F .text	0000017c alt_unlock_block_intel
0001a010 l     F .text	000000d4 alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
0800065f l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
0000f4bc g     F .text	00000074 _mprec_log10
0000f5a8 g     F .text	0000008c __any_on
000119a0 g     F .text	00000054 _isatty_r
08000340 g     O .rodata	00000028 __mprec_tinytens
00012de8 g     F .text	0000007c alt_main
0001882c g     F .text	0000024c alt_up_pixel_buffer_dma_draw_vline
00008a7c g     F .text	000000c0 _puts_r
00013f00 g     F .text	00000040 alt_read_query_entry_32bit
00017814 g     F .text	00000060 alt_up_ps2_disable_read_interrupt
0807ff90 g     O .bss	00000100 alt_irq
000119f4 g     F .text	00000060 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
000034b4 g     F .text	00000080 vTaskPlaceOnUnorderedEventList
000011d0 g     F .text	00000020 xPortGetFreeHeapSize
000136b0 g     F .text	000002a8 alt_flash_cfi_write
00000cb8 g     F .text	0000003c xEventGroupGetBitsFromISR
000128a4 g     F .text	00000088 .hidden __eqdf2
08080090 g       *ABS*	00000000 __alt_heap_start
00004874 g     F .text	000000ac xTimerCreate
00008a40 g     F .text	0000003c printf
00011c0c g     F .text	0000009c _wcrtomb_r
0000fd38 g     F .text	0000005c __sseek
0000ce8c g     F .text	00000010 __sinit
00011ab4 g     F .text	00000140 __swbuf_r
00017e00 g     F .text	000000fc alt_up_char_buffer_string
0001762c g     F .text	00000034 read_CE_bit
00002ae0 g     F .text	00000098 vQueueWaitForMessageRestricted
0000d954 g     F .text	0000007c _setlocale_r
0000ccf4 g     F .text	00000068 __sfmoreglue
00012e88 g     F .text	00000024 __malloc_unlock
000179b4 g     F .text	0000009c alt_up_ps2_read_data_byte_timeout
00017d34 g     F .text	000000cc alt_up_char_buffer_draw
00000938 g     F .text	0000017c xEventGroupSync
0000e4dc g     F .text	0000015c memmove
0000085c g     F .text	00000088 xCoRoutineRemoveFromEventList
000040a8 g     F .text	00000054 vTaskEnterCritical
0000ce74 g     F .text	00000018 _cleanup
0000207c g     F .text	000000e0 xQueueGenericSendFromISR
0000e638 g     F .text	000000a8 _Balloc
00005190 g     F .text	000000d4 switchPollingTask
00017f94 g     F .text	00000194 alt_up_pixel_buffer_dma_draw
000071cc g     F .text	000000dc .hidden __gtdf2
00014098 g     F .text	00000050 alt_write_flash_command_32bit_device_16bit_mode
00017f58 g     F .text	0000003c alt_up_pixel_buffer_dma_open_dev
01000000 g     F .entry	00000000 __reset
00001d4c g     F .text	00000090 xQueueGiveMutexRecursive
080026bc g     O .bss	00000004 pxCurrentTCB
00011944 g     F .text	0000005c _fstat_r
00013ba4 g     F .text	000002e0 alt_flash_program_block
0800272c g     O .bss	00000004 errno
0000fcb4 g     F .text	00000008 __seofread
08002738 g     O .bss	00000004 alt_argv
000043ac g     F .text	00000188 xTaskNotify
0800a620 g       *ABS*	00000000 _gp
000197d4 g     F .text	00000030 usleep
00018128 g     F .text	0000005c alt_up_pixel_buffer_dma_change_back_buffer_address
00000ab4 g     F .text	0000019c xEventGroupWaitBits
080010ac g     O .rwdata	00000180 alt_fd_list
000017e0 g     F .text	00000038 xPortStartScheduler
00002f24 g     F .text	00000048 vTaskEndScheduler
00019150 g     F .text	00000090 alt_find_dev
000087a0 g     F .text	00000148 memcpy
00003448 g     F .text	0000006c vTaskPlaceOnEventList
00002b78 g     F .text	000001c4 xTaskGenericCreate
00017efc g     F .text	0000005c alt_up_char_buffer_clear
0000cb44 g     F .text	0000000c _cleanup_r
00008430 g     F .text	000000dc .hidden __floatsidf
00019360 g     F .text	0000007c alt_io_redirect
000072a8 g     F .text	000000f4 .hidden __ltdf2
00002514 g     F .text	0000007c xQueuePeekFromISR
0001a6d0 g       *ABS*	00000000 __DTOR_END__
00008b3c g     F .text	00000014 puts
000057c4 g     F .text	00000054 LoadCtrlTask
00001150 g     F .text	00000080 vPortFree
0807f93c g     O .bss	00000320 freq
0000fb98 g     F .text	00000074 __fpclassifyd
0000029c g     F .text	00000144 xCoRoutineCreate
0000f418 g     F .text	000000a4 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
000113e8 g     F .text	0000001c __vfiprintf_internal
000181e4 g     F .text	00000034 alt_up_pixel_buffer_dma_check_swap_buffers_status
000158ec g     F .text	0000021c altera_avalon_jtag_uart_read
00008a10 g     F .text	00000030 _printf_r
00008668 g     F .text	00000064 .hidden __udivsi3
00012c34 g     F .text	000000a4 isatty
08000390 g     O .rodata	000000c8 __mprec_tens
00003d04 g     F .text	00000060 uxTaskGetStackHighWaterMark
0001861c g     F .text	00000210 alt_up_pixel_buffer_dma_draw_hline
0000d9d0 g     F .text	0000000c __locale_charset
00001498 g     F .text	0000008c vListInsertEnd
08002728 g     O .bss	00000004 __malloc_top_pad
000008e4 g     F .text	00000054 xEventGroupCreate
0800264c g     O .rwdata	00000004 __mb_cur_max
0000da00 g     F .text	0000000c _localeconv_r
0000ea44 g     F .text	0000003c __i2b
0000d310 g     F .text	000004bc __sfvwrite_r
0000fc0c g     F .text	00000054 _sbrk_r
00019c88 g     F .text	00000080 alt_program_intel
00018b40 g     F .text	00000084 helper_plot_pixel
00005104 g     F .text	0000008c freq_relay
00000ee8 g     F .text	0000003c vEventGroupSetBitsCallback
00011a54 g     F .text	00000060 _read_r
0000146c g     F .text	0000002c vListInitialiseItem
00018f38 g     F .text	00000078 alt_dcache_flush
0800266c g     O .rwdata	00000004 alt_max_fd
00013e84 g     F .text	0000003c alt_read_query_entry_8bit
000018d4 g     F .text	0000004c vPortSysTickHandler
00011638 g     F .text	000000f0 _fclose_r
00017660 g     F .text	00000030 read_num_bytes_available
00019d08 g     F .text	0000018c alt_erase_block_intel
0000cb0c g     F .text	00000030 fflush
08002724 g     O .bss	00000004 __malloc_max_sbrked_mem
00001920 g     F .text	00000170 alt_irq_register
000175c8 g     F .text	00000034 read_RI_bit
00006038 g     F .text	000008ac .hidden __adddf3
08002700 g     O .bss	00000004 systemState
0000f1c0 g     F .text	0000010c __b2d
00018218 g     F .text	00000128 alt_up_pixel_buffer_dma_clear_screen
0001236c g     F .text	00000538 .hidden __umoddi3
00012d14 g     F .text	000000d4 lseek
08002644 g     O .rwdata	00000004 _global_impure_ptr
00000cf4 g     F .text	00000180 xEventGroupSetBits
0000f634 g     F .text	00000564 _realloc_r
08080090 g       *ABS*	00000000 __bss_end
00018340 g     F .text	000002dc alt_up_pixel_buffer_dma_draw_box
000196cc g     F .text	00000108 alt_tick
00011df4 g     F .text	00000578 .hidden __udivdi3
000118a0 g     F .text	00000024 _fputwc_r
08000368 g     O .rodata	00000028 __mprec_bigtens
0000e828 g     F .text	00000104 __s2b
0001292c g     F .text	000000a8 .hidden __floatunsidf
0000ef00 g     F .text	00000060 __mcmp
00000fd0 g     F .text	00000180 pvPortMalloc
00016e04 g     F .text	000000a4 altera_avalon_uart_init
000176c4 g     F .text	0000002c read_data_byte
0000ceac g     F .text	00000018 __fp_lock_all
00002654 g     F .text	0000003c vQueueDelete
00001818 g     F .text	00000020 vPortEndScheduler
00001404 g     F .text	00000068 vListInitialise
00019630 g     F .text	0000009c alt_alarm_stop
000175fc g     F .text	00000030 read_RE_bit
08002730 g     O .bss	00000004 alt_irq_active
0000017c g     F .exceptions	000000d8 alt_irq_handler
08001084 g     O .rwdata	00000028 alt_dev_null
000030dc g     F .text	00000028 xTaskGetTickCount
00001edc g     F .text	000001a0 xQueueGenericSend
000143a0 g     F .text	0000009c alt_set_flash_algorithm_func
00017874 g     F .text	00000074 alt_up_ps2_write_data_byte
0000e92c g     F .text	00000068 __hi0bits
00018a78 g     F .text	000000c8 alt_up_pixel_buffer_dma_draw_rectangle
000083b0 g     F .text	00000080 .hidden __fixdfsi
00003fac g     F .text	000000fc xTaskPriorityDisinherit
00013f40 g     F .text	00000044 alt_write_flash_command_8bit_device_8bit_mode
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
08002664 g     O .rwdata	00000008 alt_dev_list
00013134 g     F .text	000000f8 write
00018bc4 g     F .text	00000248 alt_up_pixel_buffer_dma_draw_line
000035a0 g     F .text	000000f4 xTaskRemoveFromEventList
00012b48 g     F .text	000000b0 fstat
00000c50 g     F .text	00000068 xEventGroupClearBits
000072a8 g     F .text	000000f4 .hidden __ledf2
000151f4 g     F .text	000000d8 alt_check_primary_table
0000ec78 g     F .text	00000140 __pow5mult
0000533c g     F .text	00000488 stabilityMonitorTask
0000ff8c g     F .text	0000145c ___vfiprintf_internal_r
0800271c g     O .bss	00000004 __nlocale_changed
000086cc g     F .text	00000058 .hidden __umodsi3
000139e4 g     F .text	00000064 alt_flash_cfi_read
00014138 g     F .text	00000038 alt_write_native_8bit
08080090 g       *ABS*	00000000 end
00017ba4 g     F .text	00000098 alt_up_ps2_write_fd
00013f84 g     F .text	00000078 alt_write_flash_command_16bit_device_8bit_mode
000164f4 g     F .text	000004d4 altera_avalon_lcd_16207_write
00002d3c g     F .text	000000d0 vTaskDelete
00017c78 g     F .text	00000080 alt_up_char_buffer_init
0001741c g     F .text	000001ac altera_avalon_uart_write
000144bc g     F .text	000005c8 alt_read_cfi_table
00015430 g     F .text	000000b4 altera_avalon_jtag_uart_init
000041a0 g     F .text	00000038 pvTaskIncrementMutexHeldCount
0001a6d0 g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
0807fc5c g     O .bss	00000014 redLEDArray
00016c80 g     F .text	00000074 alt_avalon_timer_sc_init
00016d54 g     F .text	00000060 altera_avalon_uart_write_fd
0000850c g     F .text	00000064 .hidden __clzsi2
00016db4 g     F .text	00000050 altera_avalon_uart_close_fd
00015b08 g     F .text	00000224 altera_avalon_jtag_uart_write
00013620 g     F .text	00000090 alt_flash_cfi_init
0000ce9c g     F .text	00000004 __sfp_lock_acquire
0000e3f8 g     F .text	000000e4 memchr
00008be8 g     F .text	000021f8 ___vfprintf_internal_r
000037a8 g     F .text	000000c4 xTaskCheckForTimeOut
000006d0 g     F .text	000000ec vCoRoutineSchedule
0000d000 g     F .text	00000310 _free_r
0000d9dc g     F .text	00000010 __locale_mb_cur_max
0800269c g     O .bss	00000004 pxCurrentCoRoutine
0001a51c g     F .text	00000180 __call_exitprocs
08002718 g     O .bss	00000004 __mlocale_changed
000041d8 g     F .text	000000cc ulTaskNotifyTake
08002650 g     O .rwdata	00000004 __malloc_sbrk_base
00000254 g     F .text	00000048 _start
08002740 g     O .bss	00000004 _alt_tick_rate
00002f6c g     F .text	0000002c vTaskSuspendAll
08002634 g     O .rwdata	00000008 thresholdFreq
00003104 g     F .text	0000002c xTaskGetTickCountFromISR
0000edb8 g     F .text	00000148 __lshift
08002744 g     O .bss	00000004 _alt_nticks
00012ee8 g     F .text	000000fc read
00013298 g     F .text	00000354 alt_sys_init
000015fc g     F .text	00000098 uxListRemove
0001a404 g     F .text	00000118 __register_exitproc
00017ac0 g     F .text	00000058 alt_up_ps2_clear_fifo
00013ec0 g     F .text	00000040 alt_read_query_entry_16bit
0000ea80 g     F .text	000001f8 __multiply
00015794 g     F .text	00000068 altera_avalon_jtag_uart_close
00003e84 g     F .text	00000128 vTaskPriorityInherit
0807f914 g     O .bss	00000028 __malloc_current_mallinfo
000141dc g     F .text	000001c4 alt_set_flash_width_func
0000f2cc g     F .text	0000014c __d2b
00003314 g     F .text	00000134 vTaskSwitchContext
00004534 g     F .text	000001bc xTaskNotifyFromISR
000152cc g     F .text	00000060 altera_avalon_jtag_uart_read_fd
0001a314 g     F .text	000000a4 alt_get_fd
00003534 g     F .text	0000006c vTaskPlaceOnEventListRestricted
0001a0e4 g     F .text	00000128 alt_busy_sleep
00011520 g     F .text	00000054 _close_r
000042a4 g     F .text	00000108 xTaskNotifyWait
00019890 g     F .text	00000210 alt_erase_block_amd
00008724 g     F .text	0000007c memcmp
0001538c g     F .text	00000050 altera_avalon_jtag_uart_close_fd
08080090 g       *ABS*	00000000 __alt_stack_base
000153dc g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
08002708 g     O .bss	00000004 PRVGADraw
00004920 g     F .text	000000dc xTimerGenericCommand
0000aeb8 g     F .text	00000154 __swsetup_r
00014a84 g     F .text	00000770 alt_read_cfi_width
00001694 g     F .text	00000040 vApplicationStackOverflowHook
000068e4 g     F .text	000008e8 .hidden __divdf3
0000cd5c g     F .text	00000118 __sfp
0000f530 g     F .text	00000078 __copybits
00003130 g     F .text	00000020 uxTaskGetNumberOfTasks
08000c7c g     O .rwdata	00000408 __malloc_av_
0000cea8 g     F .text	00000004 __sinit_lock_release
0000739c g     F .text	00000718 .hidden __muldf3
0000fc60 g     F .text	00000054 __sread
0001a20c g     F .text	00000108 alt_find_file
00018fec g     F .text	000000a4 alt_dev_llist_insert
00012e64 g     F .text	00000024 __malloc_lock
00013048 g     F .text	000000b0 sbrk
00001ddc g     F .text	000000a8 xQueueTakeMutexRecursive
0000cab0 g     F .text	0000005c _fflush_r
00000e74 g     F .text	00000074 vEventGroupDelete
00011574 g     F .text	000000c4 _calloc_r
08002680 g     O .rwdata	00000008 alt_flash_dev_list
0001404c g     F .text	0000004c alt_write_flash_command_16bit_device_16bit_mode
08002630 g     O .rwdata	00000004 freqIndex
08002694 g       *ABS*	00000000 __bss_start
000088e8 g     F .text	00000128 memset
00005ed8 g     F .text	00000160 main
0800273c g     O .bss	00000004 alt_envp
08002720 g     O .bss	00000004 __malloc_max_total_mem
00018184 g     F .text	00000060 alt_up_pixel_buffer_dma_swap_buffers
00017cf8 g     F .text	0000003c alt_up_char_buffer_open_dev
0001532c g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00011bf4 g     F .text	00000018 __swbuf
00001524 g     F .text	000000d8 vListInsert
00016a74 g     F .text	00000130 altera_avalon_lcd_16207_init
0000fd94 g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
00011728 g     F .text	00000014 fclose
00004808 g     F .text	0000006c xTimerCreateTimerTask
00017a50 g     F .text	00000070 alt_up_ps2_read_data_byte
0000b20c g     F .text	00001688 _dtoa_r
0000dbec g     F .text	0000080c _malloc_r
00011d68 g     F .text	00000030 __ascii_wctomb
000049fc g     F .text	00000030 pcTimerGetTimerName
08002670 g     O .rwdata	00000004 alt_errno
000140e8 g     F .text	00000050 alt_write_flash_command_32bit_device_32bit_mode
0000d7cc g     F .text	000000c4 _fwalk
0000243c g     F .text	000000d8 xQueueReceiveFromISR
00013a48 g     F .text	0000015c alt_write_value_to_flash
00003e10 g     F .text	00000028 xTaskGetCurrentTaskHandle
00017c3c g     F .text	0000003c alt_up_ps2_open_dev
00014170 g     F .text	00000038 alt_write_native_16bit
00008570 g     F .text	00000084 .hidden __divsi3
00001ba8 g     F .text	000000d8 xQueueGenericCreate
0000cedc g     F .text	00000124 _malloc_trim_r
000177b8 g     F .text	0000005c alt_up_ps2_enable_read_interrupt
0001a6d0 g       *ABS*	00000000 __CTOR_END__
0000fd9c g     F .text	000000dc strcmp
00001e84 g     F .text	00000058 xQueueCreateCountingSemaphore
0001a6d0 g       *ABS*	00000000 __DTOR_LIST__
0800270c g     O .bss	00000004 shedSemaphore
00005264 g     F .text	000000d8 LEDCtrlTask
000128a4 g     F .text	00000088 .hidden __nedf2
00013260 g     F .text	00000038 alt_irq_init
00003694 g     F .text	000000d8 xTaskRemoveFromUnorderedEventList
00012fe4 g     F .text	00000064 alt_release_fd
00002f98 g     F .text	00000144 xTaskResumeAll
0800263c g     O .rwdata	00000008 thresholdROC
000025d0 g     F .text	00000054 uxQueueSpacesAvailable
00017690 g     F .text	00000034 read_data_valid
080001ac g     O .rodata	00000100 .hidden __clz_tab
00002e84 g     F .text	000000a0 vTaskStartScheduler
08002714 g     O .bss	00000004 _PathLocale
0807fc70 g     O .bss	00000320 dfreq
00017950 g     F .text	00000064 alt_up_ps2_write_data_byte_with_ack
0001a3b8 g     F .text	00000014 atexit
000114c0 g     F .text	00000060 _write_r
0000da0c g     F .text	00000018 setlocale
00002a98 g     F .text	00000048 xQueueIsQueueFullFromISR
000050d4 g     F .text	00000030 pvTimerGetTimerID
000003e0 g     F .text	000000b8 vCoRoutineAddToDelayedList
08002648 g     O .rwdata	00000004 _impure_ptr
08002734 g     O .bss	00000004 alt_argc
0000c894 g     F .text	0000021c __sflush_r
000190f0 g     F .text	00000060 _do_dtors
0000d9f8 g     F .text	00000008 __locale_cjk_lang
0000f15c g     F .text	00000064 __ulp
0000cec4 g     F .text	00000018 __fp_unlock_all
0000386c g     F .text	00000028 vTaskMissedYield
00016ba4 g     F .text	00000060 altera_avalon_lcd_16207_write_fd
0800265c g     O .rwdata	00000008 alt_fs_list
00013ffc g     F .text	00000050 alt_write_flash_command_32bit_device_8bit_mode
00002590 g     F .text	00000040 uxQueueMessagesWaiting
0000222c g     F .text	00000210 xQueueGenericReceive
00005818 g     F .text	000006c0 PRVGADraw_Task
00003150 g     F .text	000001c4 xTaskIncrementTick
0000da24 g     F .text	0000000c localeconv
00001a90 g     F .text	00000118 xQueueGenericReset
08002694 g       *ABS*	00000000 _edata
00016cf4 g     F .text	00000060 altera_avalon_uart_read_fd
08080090 g       *ABS*	00000000 _end
000191e0 g     F .text	00000068 alt_flash_open_dev
0001173c g     F .text	00000164 __fputwc
000157fc g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
000011f0 g     F .text	00000020 vPortInitialiseBlocks
00005084 g     F .text	00000050 xTimerIsTimerActive
0000fcbc g     F .text	0000007c __swrite
08002654 g     O .rwdata	00000004 __malloc_trim_threshold
00019804 g     F .text	00000024 altera_nios2_qsys_irq_init
0000d9ec g     F .text	0000000c __locale_msgcharset
0001a3cc g     F .text	00000038 exit
0000d890 g     F .text	000000c4 _fwalk_reent
08002710 g     O .bss	00000004 ledSemaphore
000176f0 g     F .text	000000c8 alt_up_ps2_init
0000ef60 g     F .text	000001fc __mdiff
00019248 g     F .text	00000054 alt_flash_close_dev
000085f4 g     F .text	00000074 .hidden __modsi3
08002690 g     O .rwdata	00000004 __ctype_ptr__
00002e0c g     F .text	00000078 vTaskDelay
10000000 g       *ABS*	00000000 __alt_data_end
0000cea0 g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003e38 g     F .text	0000004c xTaskGetSchedulerState
0800055e g     O .rodata	00000101 _ctype_
00017174 g     F .text	00000054 altera_avalon_uart_close
0001a69c g     F .text	00000034 _exit
00018e0c g     F .text	0000012c alt_alarm_start
0000da30 g     F .text	000001bc __smakebuf_r
000141a8 g     F .text	00000034 alt_write_native_32bit
000178e8 g     F .text	00000068 alt_up_ps2_wait_for_ack
000040fc g     F .text	00000060 vTaskExitCritical
00008b50 g     F .text	00000098 strlen
00001700 g     F .text	000000e0 pxPortInitialiseStack
000194dc g     F .text	00000154 open
000071cc g     F .text	000000dc .hidden __gedf2
00013958 g     F .text	0000008c alt_flash_cfi_get_info
08002658 g     O .rwdata	00000004 __wctomb
0000ff74 g     F .text	00000018 __sprint_r
0000376c g     F .text	0000003c vTaskSetTimeOutState
08002674 g     O .rwdata	00000004 alt_priority_mask
0000ade0 g     F .text	0000001c __vfprintf_internal
00017204 g     F .text	000001dc altera_avalon_uart_read
00011d98 g     F .text	0000005c _wctomb_r
00002624 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002a00 g     F .text	00000040 xQueueIsQueueEmptyFromISR
00017b18 g     F .text	0000008c alt_up_ps2_read_fd
00007ab4 g     F .text	000008fc .hidden __subdf3
0000e994 g     F .text	000000b0 __lo0bits
08002688 g     O .rwdata	00000008 alt_alarm_list
00019090 g     F .text	00000060 _do_ctors
0000415c g     F .text	00000044 uxTaskResetEventItemValue
00011ca8 g     F .text	000000c0 wcrtomb
00001c80 g     F .text	000000cc xQueueCreateMutex
00012a10 g     F .text	000000d0 close
00019828 g     F .text	00000068 alt_program_amd
000046f0 g     F .text	00000118 vTaskNotifyGiveFromISR
00000f24 g     F .text	0000003c vEventGroupClearBitsCallback
0000215c g     F .text	000000d0 xQueueGiveFromISR
000118c4 g     F .text	00000080 fputwc
0000cea4 g     F .text	00000004 __sinit_lock_acquire
0000e708 g     F .text	00000120 __multadd
0000e6e0 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c609af04 	addi	et,et,9916
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c609af04 	addi	et,et,9916
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <__alt_data_end+0xf00000d4>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	00033140 	call	3314 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <__alt_data_end+0xf00000c4>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 18c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 190:	0005313a 	rdctl	r2,ipending
 194:	e0bffe15 	stw	r2,-8(fp)

  return active;
 198:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 19c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 1a0:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a4:	00800044 	movi	r2,1
 1a8:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1ac:	e0fffb17 	ldw	r3,-20(fp)
 1b0:	e0bffc17 	ldw	r2,-16(fp)
 1b4:	1884703a 	and	r2,r3,r2
 1b8:	10001526 	beq	r2,zero,210 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	00820234 	movhi	r2,2056
 1c0:	10bfe404 	addi	r2,r2,-112
 1c4:	e0fffd17 	ldw	r3,-12(fp)
 1c8:	180690fa 	slli	r3,r3,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	10c00017 	ldw	r3,0(r2)
 1d4:	00820234 	movhi	r2,2056
 1d8:	10bfe404 	addi	r2,r2,-112
 1dc:	e13ffd17 	ldw	r4,-12(fp)
 1e0:	200890fa 	slli	r4,r4,3
 1e4:	1105883a 	add	r2,r2,r4
 1e8:	10800104 	addi	r2,r2,4
 1ec:	10800017 	ldw	r2,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	1009883a 	mov	r4,r2
 1f8:	183ee83a 	callr	r3
#endif
        break;
 1fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 200:	0005313a 	rdctl	r2,ipending
 204:	e0bfff15 	stw	r2,-4(fp)

  return active;
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	00000706 	br	22c <alt_irq_handler+0xb0>
      }
      mask <<= 1;
 210:	e0bffc17 	ldw	r2,-16(fp)
 214:	1085883a 	add	r2,r2,r2
 218:	e0bffc15 	stw	r2,-16(fp)
      i++;
 21c:	e0bffd17 	ldw	r2,-12(fp)
 220:	10800044 	addi	r2,r2,1
 224:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 228:	003fe006 	br	1ac <__alt_data_end+0xf00001ac>

    active = alt_irq_pending ();
 22c:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 230:	e0bffb17 	ldw	r2,-20(fp)
 234:	103fda1e 	bne	r2,zero,1a0 <__alt_data_end+0xf00001a0>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 238:	0001883a 	nop
}
 23c:	0001883a 	nop
 240:	e037883a 	mov	sp,fp
 244:	dfc00117 	ldw	ra,4(sp)
 248:	df000017 	ldw	fp,0(sp)
 24c:	dec00204 	addi	sp,sp,8
 250:	f800283a 	ret

Disassembly of section .text:

00000254 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     254:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     258:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     25c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     260:	00bffd16 	blt	zero,r2,258 <__alt_data_end+0xf0000258>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     264:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     268:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
     26c:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     270:	d6a98814 	ori	gp,gp,42528
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     274:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     278:	1089a514 	ori	r2,r2,9876

    movhi r3, %hi(__bss_end)
     27c:	00c20234 	movhi	r3,2056
    ori r3, r3, %lo(__bss_end)
     280:	18c02414 	ori	r3,r3,144

    beq r2, r3, 1f
     284:	10c00326 	beq	r2,r3,294 <_start+0x40>

0:
    stw zero, (r2)
     288:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     28c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     290:	10fffd36 	bltu	r2,r3,288 <__alt_data_end+0xf0000288>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     294:	0012de80 	call	12de8 <alt_main>

00000298 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     298:	003fff06 	br	298 <__alt_data_end+0xf0000298>

0000029c <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     29c:	defff904 	addi	sp,sp,-28
     2a0:	dfc00615 	stw	ra,24(sp)
     2a4:	df000515 	stw	fp,20(sp)
     2a8:	df000504 	addi	fp,sp,20
     2ac:	e13ffd15 	stw	r4,-12(fp)
     2b0:	e17ffe15 	stw	r5,-8(fp)
     2b4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     2b8:	01000e04 	movi	r4,56
     2bc:	0000fd00 	call	fd0 <pvPortMalloc>
     2c0:	e0bffc15 	stw	r2,-16(fp)
	if( pxCoRoutine )
     2c4:	e0bffc17 	ldw	r2,-16(fp)
     2c8:	10003d26 	beq	r2,zero,3c0 <xCoRoutineCreate+0x124>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     2cc:	d0a01f17 	ldw	r2,-32644(gp)
     2d0:	1000031e 	bne	r2,zero,2e0 <xCoRoutineCreate+0x44>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     2d4:	e0bffc17 	ldw	r2,-16(fp)
     2d8:	d0a01f15 	stw	r2,-32644(gp)
			prvInitialiseCoRoutineLists();
     2dc:	00007bc0 	call	7bc <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     2e0:	e0bffe17 	ldw	r2,-8(fp)
     2e4:	108000b0 	cmpltui	r2,r2,2
     2e8:	1000021e 	bne	r2,zero,2f4 <xCoRoutineCreate+0x58>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     2ec:	00800044 	movi	r2,1
     2f0:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     2f4:	e0bffc17 	ldw	r2,-16(fp)
     2f8:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     2fc:	e0bffc17 	ldw	r2,-16(fp)
     300:	e0fffe17 	ldw	r3,-8(fp)
     304:	10c00b15 	stw	r3,44(r2)
		pxCoRoutine->uxIndex = uxIndex;
     308:	e0bffc17 	ldw	r2,-16(fp)
     30c:	e0ffff17 	ldw	r3,-4(fp)
     310:	10c00c15 	stw	r3,48(r2)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     314:	e0bffc17 	ldw	r2,-16(fp)
     318:	e0fffd17 	ldw	r3,-12(fp)
     31c:	10c00015 	stw	r3,0(r2)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     320:	e0bffc17 	ldw	r2,-16(fp)
     324:	10800104 	addi	r2,r2,4
     328:	1009883a 	mov	r4,r2
     32c:	000146c0 	call	146c <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     330:	e0bffc17 	ldw	r2,-16(fp)
     334:	10800604 	addi	r2,r2,24
     338:	1009883a 	mov	r4,r2
     33c:	000146c0 	call	146c <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     340:	e0bffc17 	ldw	r2,-16(fp)
     344:	e0fffc17 	ldw	r3,-16(fp)
     348:	10c00415 	stw	r3,16(r2)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     34c:	e0bffc17 	ldw	r2,-16(fp)
     350:	e0fffc17 	ldw	r3,-16(fp)
     354:	10c00915 	stw	r3,36(r2)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     358:	00c00084 	movi	r3,2
     35c:	e0bffe17 	ldw	r2,-8(fp)
     360:	1887c83a 	sub	r3,r3,r2
     364:	e0bffc17 	ldw	r2,-16(fp)
     368:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     36c:	e0bffc17 	ldw	r2,-16(fp)
     370:	10800b17 	ldw	r2,44(r2)
     374:	d0e02017 	ldw	r3,-32640(gp)
     378:	1880032e 	bgeu	r3,r2,388 <xCoRoutineCreate+0xec>
     37c:	e0bffc17 	ldw	r2,-16(fp)
     380:	10800b17 	ldw	r2,44(r2)
     384:	d0a02015 	stw	r2,-32640(gp)
     388:	e0bffc17 	ldw	r2,-16(fp)
     38c:	10800b17 	ldw	r2,44(r2)
     390:	10c00524 	muli	r3,r2,20
     394:	00820034 	movhi	r2,2048
     398:	1089d204 	addi	r2,r2,10056
     39c:	1887883a 	add	r3,r3,r2
     3a0:	e0bffc17 	ldw	r2,-16(fp)
     3a4:	10800104 	addi	r2,r2,4
     3a8:	100b883a 	mov	r5,r2
     3ac:	1809883a 	mov	r4,r3
     3b0:	00014980 	call	1498 <vListInsertEnd>

		xReturn = pdPASS;
     3b4:	00800044 	movi	r2,1
     3b8:	e0bffb15 	stw	r2,-20(fp)
     3bc:	00000206 	br	3c8 <xCoRoutineCreate+0x12c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     3c0:	00bfffc4 	movi	r2,-1
     3c4:	e0bffb15 	stw	r2,-20(fp)
	}

	return xReturn;
     3c8:	e0bffb17 	ldw	r2,-20(fp)
}
     3cc:	e037883a 	mov	sp,fp
     3d0:	dfc00117 	ldw	ra,4(sp)
     3d4:	df000017 	ldw	fp,0(sp)
     3d8:	dec00204 	addi	sp,sp,8
     3dc:	f800283a 	ret

000003e0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     3e0:	defffb04 	addi	sp,sp,-20
     3e4:	dfc00415 	stw	ra,16(sp)
     3e8:	df000315 	stw	fp,12(sp)
     3ec:	df000304 	addi	fp,sp,12
     3f0:	e13ffe15 	stw	r4,-8(fp)
     3f4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     3f8:	d0e02117 	ldw	r3,-32636(gp)
     3fc:	e0bffe17 	ldw	r2,-8(fp)
     400:	1885883a 	add	r2,r3,r2
     404:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     408:	d0a01f17 	ldw	r2,-32644(gp)
     40c:	10800104 	addi	r2,r2,4
     410:	1009883a 	mov	r4,r2
     414:	00015fc0 	call	15fc <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     418:	d0a01f17 	ldw	r2,-32644(gp)
     41c:	e0fffd17 	ldw	r3,-12(fp)
     420:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xCoRoutineTickCount )
     424:	d0a02117 	ldw	r2,-32636(gp)
     428:	e0fffd17 	ldw	r3,-12(fp)
     42c:	1880072e 	bgeu	r3,r2,44c <vCoRoutineAddToDelayedList+0x6c>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     430:	d0e01e17 	ldw	r3,-32648(gp)
     434:	d0a01f17 	ldw	r2,-32644(gp)
     438:	10800104 	addi	r2,r2,4
     43c:	100b883a 	mov	r5,r2
     440:	1809883a 	mov	r4,r3
     444:	00015240 	call	1524 <vListInsert>
     448:	00000606 	br	464 <vCoRoutineAddToDelayedList+0x84>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     44c:	d0e01d17 	ldw	r3,-32652(gp)
     450:	d0a01f17 	ldw	r2,-32644(gp)
     454:	10800104 	addi	r2,r2,4
     458:	100b883a 	mov	r5,r2
     45c:	1809883a 	mov	r4,r3
     460:	00015240 	call	1524 <vListInsert>
	}

	if( pxEventList )
     464:	e0bfff17 	ldw	r2,-4(fp)
     468:	10000526 	beq	r2,zero,480 <vCoRoutineAddToDelayedList+0xa0>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     46c:	d0a01f17 	ldw	r2,-32644(gp)
     470:	10800604 	addi	r2,r2,24
     474:	100b883a 	mov	r5,r2
     478:	e13fff17 	ldw	r4,-4(fp)
     47c:	00015240 	call	1524 <vListInsert>
	}
}
     480:	0001883a 	nop
     484:	e037883a 	mov	sp,fp
     488:	dfc00117 	ldw	ra,4(sp)
     48c:	df000017 	ldw	fp,0(sp)
     490:	dec00204 	addi	sp,sp,8
     494:	f800283a 	ret

00000498 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     498:	defffb04 	addi	sp,sp,-20
     49c:	dfc00415 	stw	ra,16(sp)
     4a0:	df000315 	stw	fp,12(sp)
     4a4:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     4a8:	00002906 	br	550 <prvCheckPendingReadyList+0xb8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     4ac:	0005303a 	rdctl	r2,status
     4b0:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     4b4:	e0fffe17 	ldw	r3,-8(fp)
     4b8:	00bfff84 	movi	r2,-2
     4bc:	1884703a 	and	r2,r3,r2
     4c0:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     4c4:	00820034 	movhi	r2,2048
     4c8:	1089e604 	addi	r2,r2,10136
     4cc:	10800317 	ldw	r2,12(r2)
     4d0:	10800317 	ldw	r2,12(r2)
     4d4:	e0bffd15 	stw	r2,-12(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     4d8:	e0bffd17 	ldw	r2,-12(fp)
     4dc:	10800604 	addi	r2,r2,24
     4e0:	1009883a 	mov	r4,r2
     4e4:	00015fc0 	call	15fc <uxListRemove>
     4e8:	00800044 	movi	r2,1
     4ec:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     4f0:	e0bfff17 	ldw	r2,-4(fp)
     4f4:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     4f8:	e0bffd17 	ldw	r2,-12(fp)
     4fc:	10800104 	addi	r2,r2,4
     500:	1009883a 	mov	r4,r2
     504:	00015fc0 	call	15fc <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     508:	e0bffd17 	ldw	r2,-12(fp)
     50c:	10800b17 	ldw	r2,44(r2)
     510:	d0e02017 	ldw	r3,-32640(gp)
     514:	1880032e 	bgeu	r3,r2,524 <prvCheckPendingReadyList+0x8c>
     518:	e0bffd17 	ldw	r2,-12(fp)
     51c:	10800b17 	ldw	r2,44(r2)
     520:	d0a02015 	stw	r2,-32640(gp)
     524:	e0bffd17 	ldw	r2,-12(fp)
     528:	10800b17 	ldw	r2,44(r2)
     52c:	10c00524 	muli	r3,r2,20
     530:	00820034 	movhi	r2,2048
     534:	1089d204 	addi	r2,r2,10056
     538:	1887883a 	add	r3,r3,r2
     53c:	e0bffd17 	ldw	r2,-12(fp)
     540:	10800104 	addi	r2,r2,4
     544:	100b883a 	mov	r5,r2
     548:	1809883a 	mov	r4,r3
     54c:	00014980 	call	1498 <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     550:	00820034 	movhi	r2,2048
     554:	1089e604 	addi	r2,r2,10136
     558:	10800017 	ldw	r2,0(r2)
     55c:	103fd31e 	bne	r2,zero,4ac <__alt_data_end+0xf00004ac>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     560:	0001883a 	nop
     564:	e037883a 	mov	sp,fp
     568:	dfc00117 	ldw	ra,4(sp)
     56c:	df000017 	ldw	fp,0(sp)
     570:	dec00204 	addi	sp,sp,8
     574:	f800283a 	ret

00000578 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     578:	defffa04 	addi	sp,sp,-24
     57c:	dfc00515 	stw	ra,20(sp)
     580:	df000415 	stw	fp,16(sp)
     584:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     588:	00030dc0 	call	30dc <xTaskGetTickCount>
     58c:	1007883a 	mov	r3,r2
     590:	d0a02217 	ldw	r2,-32632(gp)
     594:	1885c83a 	sub	r2,r3,r2
     598:	d0a02315 	stw	r2,-32628(gp)
	while( xPassedTicks )
     59c:	00004206 	br	6a8 <prvCheckDelayedList+0x130>
	{
		xCoRoutineTickCount++;
     5a0:	d0a02117 	ldw	r2,-32636(gp)
     5a4:	10800044 	addi	r2,r2,1
     5a8:	d0a02115 	stw	r2,-32636(gp)
		xPassedTicks--;
     5ac:	d0a02317 	ldw	r2,-32628(gp)
     5b0:	10bfffc4 	addi	r2,r2,-1
     5b4:	d0a02315 	stw	r2,-32628(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     5b8:	d0a02117 	ldw	r2,-32636(gp)
     5bc:	1000371e 	bne	r2,zero,69c <prvCheckDelayedList+0x124>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     5c0:	d0a01d17 	ldw	r2,-32652(gp)
     5c4:	e0bffc15 	stw	r2,-16(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     5c8:	d0a01e17 	ldw	r2,-32648(gp)
     5cc:	d0a01d15 	stw	r2,-32652(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     5d0:	e0bffc17 	ldw	r2,-16(fp)
     5d4:	d0a01e15 	stw	r2,-32648(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     5d8:	00003006 	br	69c <prvCheckDelayedList+0x124>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     5dc:	d0a01d17 	ldw	r2,-32652(gp)
     5e0:	10800317 	ldw	r2,12(r2)
     5e4:	10800317 	ldw	r2,12(r2)
     5e8:	e0bffd15 	stw	r2,-12(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     5ec:	e0bffd17 	ldw	r2,-12(fp)
     5f0:	10800117 	ldw	r2,4(r2)
     5f4:	d0e02117 	ldw	r3,-32636(gp)
     5f8:	1880012e 	bgeu	r3,r2,600 <prvCheckDelayedList+0x88>
			{
				/* Timeout not yet expired. */
				break;
     5fc:	00002a06 	br	6a8 <prvCheckDelayedList+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     600:	0005303a 	rdctl	r2,status
     604:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     608:	e0ffff17 	ldw	r3,-4(fp)
     60c:	00bfff84 	movi	r2,-2
     610:	1884703a 	and	r2,r3,r2
     614:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     618:	e0bffd17 	ldw	r2,-12(fp)
     61c:	10800104 	addi	r2,r2,4
     620:	1009883a 	mov	r4,r2
     624:	00015fc0 	call	15fc <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     628:	e0bffd17 	ldw	r2,-12(fp)
     62c:	10800a17 	ldw	r2,40(r2)
     630:	10000426 	beq	r2,zero,644 <prvCheckDelayedList+0xcc>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     634:	e0bffd17 	ldw	r2,-12(fp)
     638:	10800604 	addi	r2,r2,24
     63c:	1009883a 	mov	r4,r2
     640:	00015fc0 	call	15fc <uxListRemove>
     644:	00800044 	movi	r2,1
     648:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     64c:	e0bffe17 	ldw	r2,-8(fp)
     650:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     654:	e0bffd17 	ldw	r2,-12(fp)
     658:	10800b17 	ldw	r2,44(r2)
     65c:	d0e02017 	ldw	r3,-32640(gp)
     660:	1880032e 	bgeu	r3,r2,670 <prvCheckDelayedList+0xf8>
     664:	e0bffd17 	ldw	r2,-12(fp)
     668:	10800b17 	ldw	r2,44(r2)
     66c:	d0a02015 	stw	r2,-32640(gp)
     670:	e0bffd17 	ldw	r2,-12(fp)
     674:	10800b17 	ldw	r2,44(r2)
     678:	10c00524 	muli	r3,r2,20
     67c:	00820034 	movhi	r2,2048
     680:	1089d204 	addi	r2,r2,10056
     684:	1887883a 	add	r3,r3,r2
     688:	e0bffd17 	ldw	r2,-12(fp)
     68c:	10800104 	addi	r2,r2,4
     690:	100b883a 	mov	r5,r2
     694:	1809883a 	mov	r4,r3
     698:	00014980 	call	1498 <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     69c:	d0a01d17 	ldw	r2,-32652(gp)
     6a0:	10800017 	ldw	r2,0(r2)
     6a4:	103fcd1e 	bne	r2,zero,5dc <__alt_data_end+0xf00005dc>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     6a8:	d0a02317 	ldw	r2,-32628(gp)
     6ac:	103fbc1e 	bne	r2,zero,5a0 <__alt_data_end+0xf00005a0>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     6b0:	d0a02117 	ldw	r2,-32636(gp)
     6b4:	d0a02215 	stw	r2,-32632(gp)
}
     6b8:	0001883a 	nop
     6bc:	e037883a 	mov	sp,fp
     6c0:	dfc00117 	ldw	ra,4(sp)
     6c4:	df000017 	ldw	fp,0(sp)
     6c8:	dec00204 	addi	sp,sp,8
     6cc:	f800283a 	ret

000006d0 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     6d0:	defffd04 	addi	sp,sp,-12
     6d4:	dfc00215 	stw	ra,8(sp)
     6d8:	df000115 	stw	fp,4(sp)
     6dc:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     6e0:	00004980 	call	498 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     6e4:	00005780 	call	578 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6e8:	00000506 	br	700 <vCoRoutineSchedule+0x30>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     6ec:	d0a02017 	ldw	r2,-32640(gp)
     6f0:	10002c26 	beq	r2,zero,7a4 <vCoRoutineSchedule+0xd4>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     6f4:	d0a02017 	ldw	r2,-32640(gp)
     6f8:	10bfffc4 	addi	r2,r2,-1
     6fc:	d0a02015 	stw	r2,-32640(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     700:	d0e02017 	ldw	r3,-32640(gp)
     704:	00820034 	movhi	r2,2048
     708:	1089d204 	addi	r2,r2,10056
     70c:	18c00524 	muli	r3,r3,20
     710:	10c5883a 	add	r2,r2,r3
     714:	10800017 	ldw	r2,0(r2)
     718:	103ff426 	beq	r2,zero,6ec <__alt_data_end+0xf00006ec>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     71c:	d0a02017 	ldw	r2,-32640(gp)
     720:	10c00524 	muli	r3,r2,20
     724:	00820034 	movhi	r2,2048
     728:	1089d204 	addi	r2,r2,10056
     72c:	1885883a 	add	r2,r3,r2
     730:	e0bfff15 	stw	r2,-4(fp)
     734:	e0bfff17 	ldw	r2,-4(fp)
     738:	10800117 	ldw	r2,4(r2)
     73c:	10c00117 	ldw	r3,4(r2)
     740:	e0bfff17 	ldw	r2,-4(fp)
     744:	10c00115 	stw	r3,4(r2)
     748:	e0bfff17 	ldw	r2,-4(fp)
     74c:	10c00117 	ldw	r3,4(r2)
     750:	e0bfff17 	ldw	r2,-4(fp)
     754:	10800204 	addi	r2,r2,8
     758:	1880051e 	bne	r3,r2,770 <vCoRoutineSchedule+0xa0>
     75c:	e0bfff17 	ldw	r2,-4(fp)
     760:	10800117 	ldw	r2,4(r2)
     764:	10c00117 	ldw	r3,4(r2)
     768:	e0bfff17 	ldw	r2,-4(fp)
     76c:	10c00115 	stw	r3,4(r2)
     770:	e0bfff17 	ldw	r2,-4(fp)
     774:	10800117 	ldw	r2,4(r2)
     778:	10800317 	ldw	r2,12(r2)
     77c:	d0a01f15 	stw	r2,-32644(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     780:	d0a01f17 	ldw	r2,-32644(gp)
     784:	10800017 	ldw	r2,0(r2)
     788:	d1201f17 	ldw	r4,-32644(gp)
     78c:	d0e01f17 	ldw	r3,-32644(gp)
     790:	18c00c17 	ldw	r3,48(r3)
     794:	180b883a 	mov	r5,r3
     798:	103ee83a 	callr	r2

	return;
     79c:	0001883a 	nop
     7a0:	00000106 	br	7a8 <vCoRoutineSchedule+0xd8>
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
	{
		if( uxTopCoRoutineReadyPriority == 0 )
		{
			/* No more co-routines to check. */
			return;
     7a4:	0001883a 	nop

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );

	return;
}
     7a8:	e037883a 	mov	sp,fp
     7ac:	dfc00117 	ldw	ra,4(sp)
     7b0:	df000017 	ldw	fp,0(sp)
     7b4:	dec00204 	addi	sp,sp,8
     7b8:	f800283a 	ret

000007bc <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     7bc:	defffd04 	addi	sp,sp,-12
     7c0:	dfc00215 	stw	ra,8(sp)
     7c4:	df000115 	stw	fp,4(sp)
     7c8:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7cc:	e03fff15 	stw	zero,-4(fp)
     7d0:	00000a06 	br	7fc <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     7d4:	e0bfff17 	ldw	r2,-4(fp)
     7d8:	10c00524 	muli	r3,r2,20
     7dc:	00820034 	movhi	r2,2048
     7e0:	1089d204 	addi	r2,r2,10056
     7e4:	1885883a 	add	r2,r3,r2
     7e8:	1009883a 	mov	r4,r2
     7ec:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7f0:	e0bfff17 	ldw	r2,-4(fp)
     7f4:	10800044 	addi	r2,r2,1
     7f8:	e0bfff15 	stw	r2,-4(fp)
     7fc:	e0bfff17 	ldw	r2,-4(fp)
     800:	108000b0 	cmpltui	r2,r2,2
     804:	103ff31e 	bne	r2,zero,7d4 <__alt_data_end+0xf00007d4>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     808:	01020034 	movhi	r4,2048
     80c:	2109dc04 	addi	r4,r4,10096
     810:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     814:	01020034 	movhi	r4,2048
     818:	2109e104 	addi	r4,r4,10116
     81c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     820:	01020034 	movhi	r4,2048
     824:	2109e604 	addi	r4,r4,10136
     828:	00014040 	call	1404 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     82c:	00820034 	movhi	r2,2048
     830:	1089dc04 	addi	r2,r2,10096
     834:	d0a01d15 	stw	r2,-32652(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     838:	00820034 	movhi	r2,2048
     83c:	1089e104 	addi	r2,r2,10116
     840:	d0a01e15 	stw	r2,-32648(gp)
}
     844:	0001883a 	nop
     848:	e037883a 	mov	sp,fp
     84c:	dfc00117 	ldw	ra,4(sp)
     850:	df000017 	ldw	fp,0(sp)
     854:	dec00204 	addi	sp,sp,8
     858:	f800283a 	ret

0000085c <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     85c:	defffb04 	addi	sp,sp,-20
     860:	dfc00415 	stw	ra,16(sp)
     864:	df000315 	stw	fp,12(sp)
     868:	df000304 	addi	fp,sp,12
     86c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     870:	e0bfff17 	ldw	r2,-4(fp)
     874:	10800317 	ldw	r2,12(r2)
     878:	10800317 	ldw	r2,12(r2)
     87c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     880:	e0bffe17 	ldw	r2,-8(fp)
     884:	10800604 	addi	r2,r2,24
     888:	1009883a 	mov	r4,r2
     88c:	00015fc0 	call	15fc <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     890:	e0bffe17 	ldw	r2,-8(fp)
     894:	10800604 	addi	r2,r2,24
     898:	100b883a 	mov	r5,r2
     89c:	01020034 	movhi	r4,2048
     8a0:	2109e604 	addi	r4,r4,10136
     8a4:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     8a8:	e0bffe17 	ldw	r2,-8(fp)
     8ac:	10c00b17 	ldw	r3,44(r2)
     8b0:	d0a01f17 	ldw	r2,-32644(gp)
     8b4:	10800b17 	ldw	r2,44(r2)
     8b8:	18800336 	bltu	r3,r2,8c8 <xCoRoutineRemoveFromEventList+0x6c>
	{
		xReturn = pdTRUE;
     8bc:	00800044 	movi	r2,1
     8c0:	e0bffd15 	stw	r2,-12(fp)
     8c4:	00000106 	br	8cc <xCoRoutineRemoveFromEventList+0x70>
	}
	else
	{
		xReturn = pdFALSE;
     8c8:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     8cc:	e0bffd17 	ldw	r2,-12(fp)
}
     8d0:	e037883a 	mov	sp,fp
     8d4:	dfc00117 	ldw	ra,4(sp)
     8d8:	df000017 	ldw	fp,0(sp)
     8dc:	dec00204 	addi	sp,sp,8
     8e0:	f800283a 	ret

000008e4 <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     8e4:	defffd04 	addi	sp,sp,-12
     8e8:	dfc00215 	stw	ra,8(sp)
     8ec:	df000115 	stw	fp,4(sp)
     8f0:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     8f4:	01000604 	movi	r4,24
     8f8:	0000fd00 	call	fd0 <pvPortMalloc>
     8fc:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     900:	e0bfff17 	ldw	r2,-4(fp)
     904:	10000626 	beq	r2,zero,920 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     908:	e0bfff17 	ldw	r2,-4(fp)
     90c:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     910:	e0bfff17 	ldw	r2,-4(fp)
     914:	10800104 	addi	r2,r2,4
     918:	1009883a 	mov	r4,r2
     91c:	00014040 	call	1404 <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     920:	e0bfff17 	ldw	r2,-4(fp)
}
     924:	e037883a 	mov	sp,fp
     928:	dfc00117 	ldw	ra,4(sp)
     92c:	df000017 	ldw	fp,0(sp)
     930:	dec00204 	addi	sp,sp,8
     934:	f800283a 	ret

00000938 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     938:	defff504 	addi	sp,sp,-44
     93c:	dfc00a15 	stw	ra,40(sp)
     940:	df000915 	stw	fp,36(sp)
     944:	df000904 	addi	fp,sp,36
     948:	e13ffc15 	stw	r4,-16(fp)
     94c:	e17ffd15 	stw	r5,-12(fp)
     950:	e1bffe15 	stw	r6,-8(fp)
     954:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     958:	e0bffc17 	ldw	r2,-16(fp)
     95c:	e0bff815 	stw	r2,-32(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     960:	e03ff915 	stw	zero,-28(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     964:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     968:	e0bff817 	ldw	r2,-32(fp)
     96c:	10800017 	ldw	r2,0(r2)
     970:	e0bffa15 	stw	r2,-24(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     974:	e17ffd17 	ldw	r5,-12(fp)
     978:	e13ffc17 	ldw	r4,-16(fp)
     97c:	0000cf40 	call	cf4 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     980:	e0fffa17 	ldw	r3,-24(fp)
     984:	e0bffd17 	ldw	r2,-12(fp)
     988:	1886b03a 	or	r3,r3,r2
     98c:	e0bffe17 	ldw	r2,-8(fp)
     990:	1886703a 	and	r3,r3,r2
     994:	e0bffe17 	ldw	r2,-8(fp)
     998:	18800d1e 	bne	r3,r2,9d0 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     99c:	e0fffa17 	ldw	r3,-24(fp)
     9a0:	e0bffd17 	ldw	r2,-12(fp)
     9a4:	1884b03a 	or	r2,r3,r2
     9a8:	e0bff715 	stw	r2,-36(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     9ac:	e0bff817 	ldw	r2,-32(fp)
     9b0:	10c00017 	ldw	r3,0(r2)
     9b4:	e0bffe17 	ldw	r2,-8(fp)
     9b8:	0084303a 	nor	r2,zero,r2
     9bc:	1886703a 	and	r3,r3,r2
     9c0:	e0bff817 	ldw	r2,-32(fp)
     9c4:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     9c8:	e03fff15 	stw	zero,-4(fp)
     9cc:	00000f06 	br	a0c <xEventGroupSync+0xd4>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     9d0:	e0bfff17 	ldw	r2,-4(fp)
     9d4:	10000a26 	beq	r2,zero,a00 <xEventGroupSync+0xc8>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     9d8:	e0bff817 	ldw	r2,-32(fp)
     9dc:	10c00104 	addi	r3,r2,4
     9e0:	e0bffe17 	ldw	r2,-8(fp)
     9e4:	10814034 	orhi	r2,r2,1280
     9e8:	e1bfff17 	ldw	r6,-4(fp)
     9ec:	100b883a 	mov	r5,r2
     9f0:	1809883a 	mov	r4,r3
     9f4:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     9f8:	e03ff715 	stw	zero,-36(fp)
     9fc:	00000306 	br	a0c <xEventGroupSync+0xd4>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     a00:	e0bff817 	ldw	r2,-32(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bff715 	stw	r2,-36(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     a0c:	0002f980 	call	2f98 <xTaskResumeAll>
     a10:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     a14:	e0bfff17 	ldw	r2,-4(fp)
     a18:	10002026 	beq	r2,zero,a9c <xEventGroupSync+0x164>
	{
		if( xAlreadyYielded == pdFALSE )
     a1c:	e0bffb17 	ldw	r2,-20(fp)
     a20:	1000011e 	bne	r2,zero,a28 <xEventGroupSync+0xf0>
		{
			portYIELD_WITHIN_API();
     a24:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     a28:	000415c0 	call	415c <uxTaskResetEventItemValue>
     a2c:	e0bff715 	stw	r2,-36(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     a30:	e0bff717 	ldw	r2,-36(fp)
     a34:	1080802c 	andhi	r2,r2,512
     a38:	1000131e 	bne	r2,zero,a88 <xEventGroupSync+0x150>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     a3c:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     a40:	e0bff817 	ldw	r2,-32(fp)
     a44:	10800017 	ldw	r2,0(r2)
     a48:	e0bff715 	stw	r2,-36(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a4c:	e0fff717 	ldw	r3,-36(fp)
     a50:	e0bffe17 	ldw	r2,-8(fp)
     a54:	1886703a 	and	r3,r3,r2
     a58:	e0bffe17 	ldw	r2,-8(fp)
     a5c:	1880071e 	bne	r3,r2,a7c <xEventGroupSync+0x144>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a60:	e0bff817 	ldw	r2,-32(fp)
     a64:	10c00017 	ldw	r3,0(r2)
     a68:	e0bffe17 	ldw	r2,-8(fp)
     a6c:	0084303a 	nor	r2,zero,r2
     a70:	1886703a 	and	r3,r3,r2
     a74:	e0bff817 	ldw	r2,-32(fp)
     a78:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     a7c:	00040fc0 	call	40fc <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     a80:	00800044 	movi	r2,1
     a84:	e0bff915 	stw	r2,-28(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     a88:	e0fff717 	ldw	r3,-36(fp)
     a8c:	00804034 	movhi	r2,256
     a90:	10bfffc4 	addi	r2,r2,-1
     a94:	1884703a 	and	r2,r3,r2
     a98:	e0bff715 	stw	r2,-36(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     a9c:	e0bff717 	ldw	r2,-36(fp)
}
     aa0:	e037883a 	mov	sp,fp
     aa4:	dfc00117 	ldw	ra,4(sp)
     aa8:	df000017 	ldw	fp,0(sp)
     aac:	dec00204 	addi	sp,sp,8
     ab0:	f800283a 	ret

00000ab4 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     ab4:	defff304 	addi	sp,sp,-52
     ab8:	dfc00c15 	stw	ra,48(sp)
     abc:	df000b15 	stw	fp,44(sp)
     ac0:	df000b04 	addi	fp,sp,44
     ac4:	e13ffc15 	stw	r4,-16(fp)
     ac8:	e17ffd15 	stw	r5,-12(fp)
     acc:	e1bffe15 	stw	r6,-8(fp)
     ad0:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     ad4:	e0bffc17 	ldw	r2,-16(fp)
     ad8:	e0bff715 	stw	r2,-36(fp)
EventBits_t uxReturn, uxControlBits = 0;
     adc:	e03ff615 	stw	zero,-40(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     ae0:	e03ff815 	stw	zero,-32(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     ae4:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     ae8:	e0bff717 	ldw	r2,-36(fp)
     aec:	10800017 	ldw	r2,0(r2)
     af0:	e0bff915 	stw	r2,-28(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     af4:	e1bfff17 	ldw	r6,-4(fp)
     af8:	e17ffd17 	ldw	r5,-12(fp)
     afc:	e13ff917 	ldw	r4,-28(fp)
     b00:	0000f600 	call	f60 <prvTestWaitCondition>
     b04:	e0bffa15 	stw	r2,-24(fp)

		if( xWaitConditionMet != pdFALSE )
     b08:	e0bffa17 	ldw	r2,-24(fp)
     b0c:	10000d26 	beq	r2,zero,b44 <xEventGroupWaitBits+0x90>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     b10:	e0bff917 	ldw	r2,-28(fp)
     b14:	e0bff515 	stw	r2,-44(fp)
			xTicksToWait = ( TickType_t ) 0;
     b18:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     b1c:	e0bffe17 	ldw	r2,-8(fp)
     b20:	10002026 	beq	r2,zero,ba4 <xEventGroupWaitBits+0xf0>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     b24:	e0bff717 	ldw	r2,-36(fp)
     b28:	10c00017 	ldw	r3,0(r2)
     b2c:	e0bffd17 	ldw	r2,-12(fp)
     b30:	0084303a 	nor	r2,zero,r2
     b34:	1886703a 	and	r3,r3,r2
     b38:	e0bff717 	ldw	r2,-36(fp)
     b3c:	10c00015 	stw	r3,0(r2)
     b40:	00001806 	br	ba4 <xEventGroupWaitBits+0xf0>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     b44:	e0800217 	ldw	r2,8(fp)
     b48:	1000031e 	bne	r2,zero,b58 <xEventGroupWaitBits+0xa4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     b4c:	e0bff917 	ldw	r2,-28(fp)
     b50:	e0bff515 	stw	r2,-44(fp)
     b54:	00001306 	br	ba4 <xEventGroupWaitBits+0xf0>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     b58:	e0bffe17 	ldw	r2,-8(fp)
     b5c:	10000326 	beq	r2,zero,b6c <xEventGroupWaitBits+0xb8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     b60:	e0bff617 	ldw	r2,-40(fp)
     b64:	10804034 	orhi	r2,r2,256
     b68:	e0bff615 	stw	r2,-40(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     b6c:	e0bfff17 	ldw	r2,-4(fp)
     b70:	10000326 	beq	r2,zero,b80 <xEventGroupWaitBits+0xcc>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     b74:	e0bff617 	ldw	r2,-40(fp)
     b78:	10810034 	orhi	r2,r2,1024
     b7c:	e0bff615 	stw	r2,-40(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     b80:	e0bff717 	ldw	r2,-36(fp)
     b84:	11000104 	addi	r4,r2,4
     b88:	e0fffd17 	ldw	r3,-12(fp)
     b8c:	e0bff617 	ldw	r2,-40(fp)
     b90:	1884b03a 	or	r2,r3,r2
     b94:	e1800217 	ldw	r6,8(fp)
     b98:	100b883a 	mov	r5,r2
     b9c:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     ba0:	e03ff515 	stw	zero,-44(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     ba4:	0002f980 	call	2f98 <xTaskResumeAll>
     ba8:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     bac:	e0800217 	ldw	r2,8(fp)
     bb0:	10002126 	beq	r2,zero,c38 <xEventGroupWaitBits+0x184>
	{
		if( xAlreadyYielded == pdFALSE )
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	1000011e 	bne	r2,zero,bc0 <xEventGroupWaitBits+0x10c>
		{
			portYIELD_WITHIN_API();
     bbc:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     bc0:	000415c0 	call	415c <uxTaskResetEventItemValue>
     bc4:	e0bff515 	stw	r2,-44(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     bc8:	e0bff517 	ldw	r2,-44(fp)
     bcc:	1080802c 	andhi	r2,r2,512
     bd0:	1000141e 	bne	r2,zero,c24 <xEventGroupWaitBits+0x170>
		{
			taskENTER_CRITICAL();
     bd4:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     bd8:	e0bff717 	ldw	r2,-36(fp)
     bdc:	10800017 	ldw	r2,0(r2)
     be0:	e0bff515 	stw	r2,-44(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     be4:	e1bfff17 	ldw	r6,-4(fp)
     be8:	e17ffd17 	ldw	r5,-12(fp)
     bec:	e13ff517 	ldw	r4,-44(fp)
     bf0:	0000f600 	call	f60 <prvTestWaitCondition>
     bf4:	10000926 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
				{
					if( xClearOnExit != pdFALSE )
     bf8:	e0bffe17 	ldw	r2,-8(fp)
     bfc:	10000726 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     c00:	e0bff717 	ldw	r2,-36(fp)
     c04:	10c00017 	ldw	r3,0(r2)
     c08:	e0bffd17 	ldw	r2,-12(fp)
     c0c:	0084303a 	nor	r2,zero,r2
     c10:	1886703a 	and	r3,r3,r2
     c14:	e0bff717 	ldw	r2,-36(fp)
     c18:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     c1c:	00040fc0 	call	40fc <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     c20:	e03ff815 	stw	zero,-32(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     c24:	e0fff517 	ldw	r3,-44(fp)
     c28:	00804034 	movhi	r2,256
     c2c:	10bfffc4 	addi	r2,r2,-1
     c30:	1884703a 	and	r2,r3,r2
     c34:	e0bff515 	stw	r2,-44(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     c38:	e0bff517 	ldw	r2,-44(fp)
}
     c3c:	e037883a 	mov	sp,fp
     c40:	dfc00117 	ldw	ra,4(sp)
     c44:	df000017 	ldw	fp,0(sp)
     c48:	dec00204 	addi	sp,sp,8
     c4c:	f800283a 	ret

00000c50 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     c50:	defffa04 	addi	sp,sp,-24
     c54:	dfc00515 	stw	ra,20(sp)
     c58:	df000415 	stw	fp,16(sp)
     c5c:	df000404 	addi	fp,sp,16
     c60:	e13ffe15 	stw	r4,-8(fp)
     c64:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     c68:	e0bffe17 	ldw	r2,-8(fp)
     c6c:	e0bffc15 	stw	r2,-16(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     c70:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     c74:	e0bffc17 	ldw	r2,-16(fp)
     c78:	10800017 	ldw	r2,0(r2)
     c7c:	e0bffd15 	stw	r2,-12(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     c80:	e0bffc17 	ldw	r2,-16(fp)
     c84:	10c00017 	ldw	r3,0(r2)
     c88:	e0bfff17 	ldw	r2,-4(fp)
     c8c:	0084303a 	nor	r2,zero,r2
     c90:	1886703a 	and	r3,r3,r2
     c94:	e0bffc17 	ldw	r2,-16(fp)
     c98:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     c9c:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
     ca0:	e0bffd17 	ldw	r2,-12(fp)
}
     ca4:	e037883a 	mov	sp,fp
     ca8:	dfc00117 	ldw	ra,4(sp)
     cac:	df000017 	ldw	fp,0(sp)
     cb0:	dec00204 	addi	sp,sp,8
     cb4:	f800283a 	ret

00000cb8 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     cb8:	defffb04 	addi	sp,sp,-20
     cbc:	df000415 	stw	fp,16(sp)
     cc0:	df000404 	addi	fp,sp,16
     cc4:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cc8:	e0bfff17 	ldw	r2,-4(fp)
     ccc:	e0bffc15 	stw	r2,-16(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     cd0:	e03ffd15 	stw	zero,-12(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     cd4:	e0bffc17 	ldw	r2,-16(fp)
     cd8:	10800017 	ldw	r2,0(r2)
     cdc:	e0bffe15 	stw	r2,-8(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     ce0:	e0bffe17 	ldw	r2,-8(fp)
}
     ce4:	e037883a 	mov	sp,fp
     ce8:	df000017 	ldw	fp,0(sp)
     cec:	dec00104 	addi	sp,sp,4
     cf0:	f800283a 	ret

00000cf4 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     cf4:	defff304 	addi	sp,sp,-52
     cf8:	dfc00c15 	stw	ra,48(sp)
     cfc:	df000b15 	stw	fp,44(sp)
     d00:	df000b04 	addi	fp,sp,44
     d04:	e13ffe15 	stw	r4,-8(fp)
     d08:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     d0c:	e03ff615 	stw	zero,-40(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     d10:	e0bffe17 	ldw	r2,-8(fp)
     d14:	e0bff815 	stw	r2,-32(fp)
BaseType_t xMatchFound = pdFALSE;
     d18:	e03ff715 	stw	zero,-36(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     d1c:	e0bff817 	ldw	r2,-32(fp)
     d20:	10800104 	addi	r2,r2,4
     d24:	e0bff915 	stw	r2,-28(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d28:	e0bff917 	ldw	r2,-28(fp)
     d2c:	10800204 	addi	r2,r2,8
     d30:	e0bffa15 	stw	r2,-24(fp)
	vTaskSuspendAll();
     d34:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     d38:	e0bff917 	ldw	r2,-28(fp)
     d3c:	10800317 	ldw	r2,12(r2)
     d40:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     d44:	e0bff817 	ldw	r2,-32(fp)
     d48:	10c00017 	ldw	r3,0(r2)
     d4c:	e0bfff17 	ldw	r2,-4(fp)
     d50:	1886b03a 	or	r3,r3,r2
     d54:	e0bff817 	ldw	r2,-32(fp)
     d58:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     d5c:	00003306 	br	e2c <xEventGroupSetBits+0x138>
		{
			pxNext = listGET_NEXT( pxListItem );
     d60:	e0bff517 	ldw	r2,-44(fp)
     d64:	10800117 	ldw	r2,4(r2)
     d68:	e0bffb15 	stw	r2,-20(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     d6c:	e0bff517 	ldw	r2,-44(fp)
     d70:	10800017 	ldw	r2,0(r2)
     d74:	e0bffc15 	stw	r2,-16(fp)
			xMatchFound = pdFALSE;
     d78:	e03ff715 	stw	zero,-36(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     d7c:	e0bffc17 	ldw	r2,-16(fp)
     d80:	10bfc02c 	andhi	r2,r2,65280
     d84:	e0bffd15 	stw	r2,-12(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     d88:	e0fffc17 	ldw	r3,-16(fp)
     d8c:	00804034 	movhi	r2,256
     d90:	10bfffc4 	addi	r2,r2,-1
     d94:	1884703a 	and	r2,r3,r2
     d98:	e0bffc15 	stw	r2,-16(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     d9c:	e0bffd17 	ldw	r2,-12(fp)
     da0:	1081002c 	andhi	r2,r2,1024
     da4:	1000081e 	bne	r2,zero,dc8 <xEventGroupSetBits+0xd4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     da8:	e0bff817 	ldw	r2,-32(fp)
     dac:	10c00017 	ldw	r3,0(r2)
     db0:	e0bffc17 	ldw	r2,-16(fp)
     db4:	1884703a 	and	r2,r3,r2
     db8:	10000b26 	beq	r2,zero,de8 <xEventGroupSetBits+0xf4>
				{
					xMatchFound = pdTRUE;
     dbc:	00800044 	movi	r2,1
     dc0:	e0bff715 	stw	r2,-36(fp)
     dc4:	00000806 	br	de8 <xEventGroupSetBits+0xf4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     dc8:	e0bff817 	ldw	r2,-32(fp)
     dcc:	10c00017 	ldw	r3,0(r2)
     dd0:	e0bffc17 	ldw	r2,-16(fp)
     dd4:	1886703a 	and	r3,r3,r2
     dd8:	e0bffc17 	ldw	r2,-16(fp)
     ddc:	1880021e 	bne	r3,r2,de8 <xEventGroupSetBits+0xf4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     de0:	00800044 	movi	r2,1
     de4:	e0bff715 	stw	r2,-36(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     de8:	e0bff717 	ldw	r2,-36(fp)
     dec:	10000d26 	beq	r2,zero,e24 <xEventGroupSetBits+0x130>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     df0:	e0bffd17 	ldw	r2,-12(fp)
     df4:	1080402c 	andhi	r2,r2,256
     df8:	10000426 	beq	r2,zero,e0c <xEventGroupSetBits+0x118>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     dfc:	e0fff617 	ldw	r3,-40(fp)
     e00:	e0bffc17 	ldw	r2,-16(fp)
     e04:	1884b03a 	or	r2,r3,r2
     e08:	e0bff615 	stw	r2,-40(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     e0c:	e0bff817 	ldw	r2,-32(fp)
     e10:	10800017 	ldw	r2,0(r2)
     e14:	10808034 	orhi	r2,r2,512
     e18:	100b883a 	mov	r5,r2
     e1c:	e13ff517 	ldw	r4,-44(fp)
     e20:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     e24:	e0bffb17 	ldw	r2,-20(fp)
     e28:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e2c:	e0fff517 	ldw	r3,-44(fp)
     e30:	e0bffa17 	ldw	r2,-24(fp)
     e34:	18bfca1e 	bne	r3,r2,d60 <__alt_data_end+0xf0000d60>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     e38:	e0bff817 	ldw	r2,-32(fp)
     e3c:	10c00017 	ldw	r3,0(r2)
     e40:	e0bff617 	ldw	r2,-40(fp)
     e44:	0084303a 	nor	r2,zero,r2
     e48:	1886703a 	and	r3,r3,r2
     e4c:	e0bff817 	ldw	r2,-32(fp)
     e50:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     e54:	0002f980 	call	2f98 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     e58:	e0bff817 	ldw	r2,-32(fp)
     e5c:	10800017 	ldw	r2,0(r2)
}
     e60:	e037883a 	mov	sp,fp
     e64:	dfc00117 	ldw	ra,4(sp)
     e68:	df000017 	ldw	fp,0(sp)
     e6c:	dec00204 	addi	sp,sp,8
     e70:	f800283a 	ret

00000e74 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     e74:	defffb04 	addi	sp,sp,-20
     e78:	dfc00415 	stw	ra,16(sp)
     e7c:	df000315 	stw	fp,12(sp)
     e80:	df000304 	addi	fp,sp,12
     e84:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     e88:	e0bfff17 	ldw	r2,-4(fp)
     e8c:	e0bffd15 	stw	r2,-12(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     e90:	e0bffd17 	ldw	r2,-12(fp)
     e94:	10800104 	addi	r2,r2,4
     e98:	e0bffe15 	stw	r2,-8(fp)

	vTaskSuspendAll();
     e9c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     ea0:	00000506 	br	eb8 <vEventGroupDelete+0x44>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     ea4:	e0bffe17 	ldw	r2,-8(fp)
     ea8:	10800317 	ldw	r2,12(r2)
     eac:	01408034 	movhi	r5,512
     eb0:	1009883a 	mov	r4,r2
     eb4:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     eb8:	e0bffe17 	ldw	r2,-8(fp)
     ebc:	10800017 	ldw	r2,0(r2)
     ec0:	103ff81e 	bne	r2,zero,ea4 <__alt_data_end+0xf0000ea4>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     ec4:	e13ffd17 	ldw	r4,-12(fp)
     ec8:	00011500 	call	1150 <vPortFree>
	}
	( void ) xTaskResumeAll();
     ecc:	0002f980 	call	2f98 <xTaskResumeAll>
}
     ed0:	0001883a 	nop
     ed4:	e037883a 	mov	sp,fp
     ed8:	dfc00117 	ldw	ra,4(sp)
     edc:	df000017 	ldw	fp,0(sp)
     ee0:	dec00204 	addi	sp,sp,8
     ee4:	f800283a 	ret

00000ee8 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     ee8:	defffc04 	addi	sp,sp,-16
     eec:	dfc00315 	stw	ra,12(sp)
     ef0:	df000215 	stw	fp,8(sp)
     ef4:	df000204 	addi	fp,sp,8
     ef8:	e13ffe15 	stw	r4,-8(fp)
     efc:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     f00:	e17fff17 	ldw	r5,-4(fp)
     f04:	e13ffe17 	ldw	r4,-8(fp)
     f08:	0000cf40 	call	cf4 <xEventGroupSetBits>
}
     f0c:	0001883a 	nop
     f10:	e037883a 	mov	sp,fp
     f14:	dfc00117 	ldw	ra,4(sp)
     f18:	df000017 	ldw	fp,0(sp)
     f1c:	dec00204 	addi	sp,sp,8
     f20:	f800283a 	ret

00000f24 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     f24:	defffc04 	addi	sp,sp,-16
     f28:	dfc00315 	stw	ra,12(sp)
     f2c:	df000215 	stw	fp,8(sp)
     f30:	df000204 	addi	fp,sp,8
     f34:	e13ffe15 	stw	r4,-8(fp)
     f38:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
     f3c:	e17fff17 	ldw	r5,-4(fp)
     f40:	e13ffe17 	ldw	r4,-8(fp)
     f44:	0000c500 	call	c50 <xEventGroupClearBits>
}
     f48:	0001883a 	nop
     f4c:	e037883a 	mov	sp,fp
     f50:	dfc00117 	ldw	ra,4(sp)
     f54:	df000017 	ldw	fp,0(sp)
     f58:	dec00204 	addi	sp,sp,8
     f5c:	f800283a 	ret

00000f60 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
     f60:	defffb04 	addi	sp,sp,-20
     f64:	df000415 	stw	fp,16(sp)
     f68:	df000404 	addi	fp,sp,16
     f6c:	e13ffd15 	stw	r4,-12(fp)
     f70:	e17ffe15 	stw	r5,-8(fp)
     f74:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
     f78:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
     f7c:	e0bfff17 	ldw	r2,-4(fp)
     f80:	1000071e 	bne	r2,zero,fa0 <prvTestWaitCondition+0x40>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
     f84:	e0fffd17 	ldw	r3,-12(fp)
     f88:	e0bffe17 	ldw	r2,-8(fp)
     f8c:	1884703a 	and	r2,r3,r2
     f90:	10000a26 	beq	r2,zero,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     f94:	00800044 	movi	r2,1
     f98:	e0bffc15 	stw	r2,-16(fp)
     f9c:	00000706 	br	fbc <prvTestWaitCondition+0x5c>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
     fa0:	e0fffd17 	ldw	r3,-12(fp)
     fa4:	e0bffe17 	ldw	r2,-8(fp)
     fa8:	1886703a 	and	r3,r3,r2
     fac:	e0bffe17 	ldw	r2,-8(fp)
     fb0:	1880021e 	bne	r3,r2,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     fb4:	00800044 	movi	r2,1
     fb8:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
     fbc:	e0bffc17 	ldw	r2,-16(fp)
}
     fc0:	e037883a 	mov	sp,fp
     fc4:	df000017 	ldw	fp,0(sp)
     fc8:	dec00104 	addi	sp,sp,4
     fcc:	f800283a 	ret

00000fd0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     fd0:	defff904 	addi	sp,sp,-28
     fd4:	dfc00615 	stw	ra,24(sp)
     fd8:	df000515 	stw	fp,20(sp)
     fdc:	df000504 	addi	fp,sp,20
     fe0:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
     fe4:	e03ffd15 	stw	zero,-12(fp)

        vTaskSuspendAll();
     fe8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
     fec:	d0a02617 	ldw	r2,-32616(gp)
     ff0:	1000011e 	bne	r2,zero,ff8 <pvPortMalloc+0x28>
                {
                        prvHeapInit();
     ff4:	00012100 	call	1210 <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
     ff8:	e0bfff17 	ldw	r2,-4(fp)
     ffc:	10000d26 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                {
                        xWantedSize += heapSTRUCT_SIZE;
    1000:	00800304 	movi	r2,12
    1004:	10bfffcc 	andi	r2,r2,65535
    1008:	e0ffff17 	ldw	r3,-4(fp)
    100c:	1885883a 	add	r2,r3,r2
    1010:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    1014:	e0bfff17 	ldw	r2,-4(fp)
    1018:	108000cc 	andi	r2,r2,3
    101c:	10000526 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    1020:	e0ffff17 	ldw	r3,-4(fp)
    1024:	00bfff04 	movi	r2,-4
    1028:	1884703a 	and	r2,r3,r2
    102c:	10800104 	addi	r2,r2,4
    1030:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    1034:	e0bfff17 	ldw	r2,-4(fp)
    1038:	10003e26 	beq	r2,zero,1134 <pvPortMalloc+0x164>
    103c:	00800234 	movhi	r2,8
    1040:	10b40004 	addi	r2,r2,-12288
    1044:	e0ffff17 	ldw	r3,-4(fp)
    1048:	18803a2e 	bgeu	r3,r2,1134 <pvPortMalloc+0x164>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    104c:	d0a02404 	addi	r2,gp,-32624
    1050:	e0bffc15 	stw	r2,-16(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    1054:	d0a02417 	ldw	r2,-32624(gp)
    1058:	e0bffb15 	stw	r2,-20(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    105c:	00000506 	br	1074 <pvPortMalloc+0xa4>
                        {
                                pxPreviousBlock = pxBlock;
    1060:	e0bffb17 	ldw	r2,-20(fp)
    1064:	e0bffc15 	stw	r2,-16(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1068:	e0bffb17 	ldw	r2,-20(fp)
    106c:	10800017 	ldw	r2,0(r2)
    1070:	e0bffb15 	stw	r2,-20(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1074:	e0bffb17 	ldw	r2,-20(fp)
    1078:	10c00117 	ldw	r3,4(r2)
    107c:	e0bfff17 	ldw	r2,-4(fp)
    1080:	1880032e 	bgeu	r3,r2,1090 <pvPortMalloc+0xc0>
    1084:	e0bffb17 	ldw	r2,-20(fp)
    1088:	10800017 	ldw	r2,0(r2)
    108c:	103ff41e 	bne	r2,zero,1060 <__alt_data_end+0xf0001060>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    1090:	d0a02617 	ldw	r2,-32616(gp)
    1094:	e0fffb17 	ldw	r3,-20(fp)
    1098:	18802626 	beq	r3,r2,1134 <pvPortMalloc+0x164>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    109c:	e0bffc17 	ldw	r2,-16(fp)
    10a0:	10c00017 	ldw	r3,0(r2)
    10a4:	00800304 	movi	r2,12
    10a8:	10bfffcc 	andi	r2,r2,65535
    10ac:	1885883a 	add	r2,r3,r2
    10b0:	e0bffd15 	stw	r2,-12(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    10b4:	e0bffb17 	ldw	r2,-20(fp)
    10b8:	10c00017 	ldw	r3,0(r2)
    10bc:	e0bffc17 	ldw	r2,-16(fp)
    10c0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    10c4:	e0bffb17 	ldw	r2,-20(fp)
    10c8:	10c00117 	ldw	r3,4(r2)
    10cc:	e0bfff17 	ldw	r2,-4(fp)
    10d0:	1887c83a 	sub	r3,r3,r2
    10d4:	00800304 	movi	r2,12
    10d8:	10bfffcc 	andi	r2,r2,65535
    10dc:	1085883a 	add	r2,r2,r2
    10e0:	10c00f2e 	bgeu	r2,r3,1120 <pvPortMalloc+0x150>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    10e4:	e0fffb17 	ldw	r3,-20(fp)
    10e8:	e0bfff17 	ldw	r2,-4(fp)
    10ec:	1885883a 	add	r2,r3,r2
    10f0:	e0bffe15 	stw	r2,-8(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    10f4:	e0bffb17 	ldw	r2,-20(fp)
    10f8:	10c00117 	ldw	r3,4(r2)
    10fc:	e0bfff17 	ldw	r2,-4(fp)
    1100:	1887c83a 	sub	r3,r3,r2
    1104:	e0bffe17 	ldw	r2,-8(fp)
    1108:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    110c:	e0bffb17 	ldw	r2,-20(fp)
    1110:	e0ffff17 	ldw	r3,-4(fp)
    1114:	10c00115 	stw	r3,4(r2)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    1118:	e13ffe17 	ldw	r4,-8(fp)
    111c:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    1120:	d0e00217 	ldw	r3,-32760(gp)
    1124:	e0bffb17 	ldw	r2,-20(fp)
    1128:	10800117 	ldw	r2,4(r2)
    112c:	1885c83a 	sub	r2,r3,r2
    1130:	d0a00215 	stw	r2,-32760(gp)
                        }
                }
        }
        xTaskResumeAll();
    1134:	0002f980 	call	2f98 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1138:	e0bffd17 	ldw	r2,-12(fp)
}
    113c:	e037883a 	mov	sp,fp
    1140:	dfc00117 	ldw	ra,4(sp)
    1144:	df000017 	ldw	fp,0(sp)
    1148:	dec00204 	addi	sp,sp,8
    114c:	f800283a 	ret

00001150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1150:	defffb04 	addi	sp,sp,-20
    1154:	dfc00415 	stw	ra,16(sp)
    1158:	df000315 	stw	fp,12(sp)
    115c:	df000304 	addi	fp,sp,12
    1160:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    1164:	e0bfff17 	ldw	r2,-4(fp)
    1168:	e0bffd15 	stw	r2,-12(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    116c:	e0bfff17 	ldw	r2,-4(fp)
    1170:	10001126 	beq	r2,zero,11b8 <vPortFree+0x68>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1174:	00800304 	movi	r2,12
    1178:	10bfffcc 	andi	r2,r2,65535
    117c:	0085c83a 	sub	r2,zero,r2
    1180:	e0fffd17 	ldw	r3,-12(fp)
    1184:	1885883a 	add	r2,r3,r2
    1188:	e0bffd15 	stw	r2,-12(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    118c:	e0bffd17 	ldw	r2,-12(fp)
    1190:	e0bffe15 	stw	r2,-8(fp)

                vTaskSuspendAll();
    1194:	0002f6c0 	call	2f6c <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    1198:	e0bffe17 	ldw	r2,-8(fp)
    119c:	10c00117 	ldw	r3,4(r2)
    11a0:	d0a00217 	ldw	r2,-32760(gp)
    11a4:	1885883a 	add	r2,r3,r2
    11a8:	d0a00215 	stw	r2,-32760(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    11ac:	e13ffe17 	ldw	r4,-8(fp)
    11b0:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    11b4:	0002f980 	call	2f98 <xTaskResumeAll>
        }
}
    11b8:	0001883a 	nop
    11bc:	e037883a 	mov	sp,fp
    11c0:	dfc00117 	ldw	ra,4(sp)
    11c4:	df000017 	ldw	fp,0(sp)
    11c8:	dec00204 	addi	sp,sp,8
    11cc:	f800283a 	ret

000011d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    11d0:	deffff04 	addi	sp,sp,-4
    11d4:	df000015 	stw	fp,0(sp)
    11d8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    11dc:	d0a00217 	ldw	r2,-32760(gp)
}
    11e0:	e037883a 	mov	sp,fp
    11e4:	df000017 	ldw	fp,0(sp)
    11e8:	dec00104 	addi	sp,sp,4
    11ec:	f800283a 	ret

000011f0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    11f0:	deffff04 	addi	sp,sp,-4
    11f4:	df000015 	stw	fp,0(sp)
    11f8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    11fc:	0001883a 	nop
    1200:	e037883a 	mov	sp,fp
    1204:	df000017 	ldw	fp,0(sp)
    1208:	dec00104 	addi	sp,sp,4
    120c:	f800283a 	ret

00001210 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    1210:	defffd04 	addi	sp,sp,-12
    1214:	df000215 	stw	fp,8(sp)
    1218:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    121c:	00820034 	movhi	r2,2048
    1220:	1089eb04 	addi	r2,r2,10156
    1224:	d0a02415 	stw	r2,-32624(gp)
        xStart.xBlockSize = ( size_t ) 0;
    1228:	d0202515 	stw	zero,-32620(gp)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    122c:	00c00234 	movhi	r3,8
    1230:	18f40004 	addi	r3,r3,-12288
    1234:	00820034 	movhi	r2,2048
    1238:	1089eb04 	addi	r2,r2,10156
    123c:	1885883a 	add	r2,r3,r2
    1240:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1244:	00800304 	movi	r2,12
    1248:	10bfffcc 	andi	r2,r2,65535
    124c:	0085c83a 	sub	r2,zero,r2
    1250:	e0fffe17 	ldw	r3,-8(fp)
    1254:	1885883a 	add	r2,r3,r2
    1258:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    125c:	e0bffe17 	ldw	r2,-8(fp)
    1260:	d0a02615 	stw	r2,-32616(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1264:	d0a02617 	ldw	r2,-32616(gp)
    1268:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    126c:	d0a02617 	ldw	r2,-32616(gp)
    1270:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1274:	00820034 	movhi	r2,2048
    1278:	1089eb04 	addi	r2,r2,10156
    127c:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    1280:	00800234 	movhi	r2,8
    1284:	10b40004 	addi	r2,r2,-12288
    1288:	00c00304 	movi	r3,12
    128c:	18ffffcc 	andi	r3,r3,65535
    1290:	10c7c83a 	sub	r3,r2,r3
    1294:	e0bfff17 	ldw	r2,-4(fp)
    1298:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    129c:	d0e02617 	ldw	r3,-32616(gp)
    12a0:	e0bfff17 	ldw	r2,-4(fp)
    12a4:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    12a8:	d0e00217 	ldw	r3,-32760(gp)
    12ac:	00800304 	movi	r2,12
    12b0:	10bfffcc 	andi	r2,r2,65535
    12b4:	1885c83a 	sub	r2,r3,r2
    12b8:	d0a00215 	stw	r2,-32760(gp)
}
    12bc:	0001883a 	nop
    12c0:	e037883a 	mov	sp,fp
    12c4:	df000017 	ldw	fp,0(sp)
    12c8:	dec00104 	addi	sp,sp,4
    12cc:	f800283a 	ret

000012d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    12d0:	defffc04 	addi	sp,sp,-16
    12d4:	df000315 	stw	fp,12(sp)
    12d8:	df000304 	addi	fp,sp,12
    12dc:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    12e0:	d0a02404 	addi	r2,gp,-32624
    12e4:	e0bffd15 	stw	r2,-12(fp)
    12e8:	00000306 	br	12f8 <prvInsertBlockIntoFreeList+0x28>
    12ec:	e0bffd17 	ldw	r2,-12(fp)
    12f0:	10800017 	ldw	r2,0(r2)
    12f4:	e0bffd15 	stw	r2,-12(fp)
    12f8:	e0bffd17 	ldw	r2,-12(fp)
    12fc:	10c00017 	ldw	r3,0(r2)
    1300:	e0bfff17 	ldw	r2,-4(fp)
    1304:	18bff936 	bltu	r3,r2,12ec <__alt_data_end+0xf00012ec>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    1308:	e0bffd17 	ldw	r2,-12(fp)
    130c:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    1310:	e0bffd17 	ldw	r2,-12(fp)
    1314:	10800117 	ldw	r2,4(r2)
    1318:	e0fffe17 	ldw	r3,-8(fp)
    131c:	1887883a 	add	r3,r3,r2
    1320:	e0bfff17 	ldw	r2,-4(fp)
    1324:	1880091e 	bne	r3,r2,134c <prvInsertBlockIntoFreeList+0x7c>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    1328:	e0bffd17 	ldw	r2,-12(fp)
    132c:	10c00117 	ldw	r3,4(r2)
    1330:	e0bfff17 	ldw	r2,-4(fp)
    1334:	10800117 	ldw	r2,4(r2)
    1338:	1887883a 	add	r3,r3,r2
    133c:	e0bffd17 	ldw	r2,-12(fp)
    1340:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    1344:	e0bffd17 	ldw	r2,-12(fp)
    1348:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    134c:	e0bfff17 	ldw	r2,-4(fp)
    1350:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    1354:	e0bfff17 	ldw	r2,-4(fp)
    1358:	10800117 	ldw	r2,4(r2)
    135c:	e0fffe17 	ldw	r3,-8(fp)
    1360:	1887883a 	add	r3,r3,r2
    1364:	e0bffd17 	ldw	r2,-12(fp)
    1368:	10800017 	ldw	r2,0(r2)
    136c:	1880161e 	bne	r3,r2,13c8 <prvInsertBlockIntoFreeList+0xf8>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    1370:	e0bffd17 	ldw	r2,-12(fp)
    1374:	10c00017 	ldw	r3,0(r2)
    1378:	d0a02617 	ldw	r2,-32616(gp)
    137c:	18800e26 	beq	r3,r2,13b8 <prvInsertBlockIntoFreeList+0xe8>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1380:	e0bfff17 	ldw	r2,-4(fp)
    1384:	10c00117 	ldw	r3,4(r2)
    1388:	e0bffd17 	ldw	r2,-12(fp)
    138c:	10800017 	ldw	r2,0(r2)
    1390:	10800117 	ldw	r2,4(r2)
    1394:	1887883a 	add	r3,r3,r2
    1398:	e0bfff17 	ldw	r2,-4(fp)
    139c:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    13a0:	e0bffd17 	ldw	r2,-12(fp)
    13a4:	10800017 	ldw	r2,0(r2)
    13a8:	10c00017 	ldw	r3,0(r2)
    13ac:	e0bfff17 	ldw	r2,-4(fp)
    13b0:	10c00015 	stw	r3,0(r2)
    13b4:	00000806 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    13b8:	d0e02617 	ldw	r3,-32616(gp)
    13bc:	e0bfff17 	ldw	r2,-4(fp)
    13c0:	10c00015 	stw	r3,0(r2)
    13c4:	00000406 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    13c8:	e0bffd17 	ldw	r2,-12(fp)
    13cc:	10c00017 	ldw	r3,0(r2)
    13d0:	e0bfff17 	ldw	r2,-4(fp)
    13d4:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    13d8:	e0fffd17 	ldw	r3,-12(fp)
    13dc:	e0bfff17 	ldw	r2,-4(fp)
    13e0:	18800326 	beq	r3,r2,13f0 <prvInsertBlockIntoFreeList+0x120>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    13e4:	e0bffd17 	ldw	r2,-12(fp)
    13e8:	e0ffff17 	ldw	r3,-4(fp)
    13ec:	10c00015 	stw	r3,0(r2)
        }
}
    13f0:	0001883a 	nop
    13f4:	e037883a 	mov	sp,fp
    13f8:	df000017 	ldw	fp,0(sp)
    13fc:	dec00104 	addi	sp,sp,4
    1400:	f800283a 	ret

00001404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    1404:	defffe04 	addi	sp,sp,-8
    1408:	df000115 	stw	fp,4(sp)
    140c:	df000104 	addi	fp,sp,4
    1410:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1414:	e0bfff17 	ldw	r2,-4(fp)
    1418:	10c00204 	addi	r3,r2,8
    141c:	e0bfff17 	ldw	r2,-4(fp)
    1420:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1424:	e0bfff17 	ldw	r2,-4(fp)
    1428:	00ffffc4 	movi	r3,-1
    142c:	10c00215 	stw	r3,8(r2)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1430:	e0bfff17 	ldw	r2,-4(fp)
    1434:	10c00204 	addi	r3,r2,8
    1438:	e0bfff17 	ldw	r2,-4(fp)
    143c:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1440:	e0bfff17 	ldw	r2,-4(fp)
    1444:	10c00204 	addi	r3,r2,8
    1448:	e0bfff17 	ldw	r2,-4(fp)
    144c:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    1450:	e0bfff17 	ldw	r2,-4(fp)
    1454:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1458:	0001883a 	nop
    145c:	e037883a 	mov	sp,fp
    1460:	df000017 	ldw	fp,0(sp)
    1464:	dec00104 	addi	sp,sp,4
    1468:	f800283a 	ret

0000146c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    146c:	defffe04 	addi	sp,sp,-8
    1470:	df000115 	stw	fp,4(sp)
    1474:	df000104 	addi	fp,sp,4
    1478:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    147c:	e0bfff17 	ldw	r2,-4(fp)
    1480:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    1484:	0001883a 	nop
    1488:	e037883a 	mov	sp,fp
    148c:	df000017 	ldw	fp,0(sp)
    1490:	dec00104 	addi	sp,sp,4
    1494:	f800283a 	ret

00001498 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1498:	defffc04 	addi	sp,sp,-16
    149c:	df000315 	stw	fp,12(sp)
    14a0:	df000304 	addi	fp,sp,12
    14a4:	e13ffe15 	stw	r4,-8(fp)
    14a8:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    14ac:	e0bffe17 	ldw	r2,-8(fp)
    14b0:	10800117 	ldw	r2,4(r2)
    14b4:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    14b8:	e0bfff17 	ldw	r2,-4(fp)
    14bc:	e0fffd17 	ldw	r3,-12(fp)
    14c0:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    14c4:	e0bffd17 	ldw	r2,-12(fp)
    14c8:	10c00217 	ldw	r3,8(r2)
    14cc:	e0bfff17 	ldw	r2,-4(fp)
    14d0:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    14d4:	e0bffd17 	ldw	r2,-12(fp)
    14d8:	10800217 	ldw	r2,8(r2)
    14dc:	e0ffff17 	ldw	r3,-4(fp)
    14e0:	10c00115 	stw	r3,4(r2)
	pxIndex->pxPrevious = pxNewListItem;
    14e4:	e0bffd17 	ldw	r2,-12(fp)
    14e8:	e0ffff17 	ldw	r3,-4(fp)
    14ec:	10c00215 	stw	r3,8(r2)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    14f0:	e0bfff17 	ldw	r2,-4(fp)
    14f4:	e0fffe17 	ldw	r3,-8(fp)
    14f8:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    14fc:	e0bffe17 	ldw	r2,-8(fp)
    1500:	10800017 	ldw	r2,0(r2)
    1504:	10c00044 	addi	r3,r2,1
    1508:	e0bffe17 	ldw	r2,-8(fp)
    150c:	10c00015 	stw	r3,0(r2)
}
    1510:	0001883a 	nop
    1514:	e037883a 	mov	sp,fp
    1518:	df000017 	ldw	fp,0(sp)
    151c:	dec00104 	addi	sp,sp,4
    1520:	f800283a 	ret

00001524 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1524:	defffb04 	addi	sp,sp,-20
    1528:	df000415 	stw	fp,16(sp)
    152c:	df000404 	addi	fp,sp,16
    1530:	e13ffe15 	stw	r4,-8(fp)
    1534:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1538:	e0bfff17 	ldw	r2,-4(fp)
    153c:	10800017 	ldw	r2,0(r2)
    1540:	e0bffd15 	stw	r2,-12(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1544:	e0bffd17 	ldw	r2,-12(fp)
    1548:	10bfffd8 	cmpnei	r2,r2,-1
    154c:	1000041e 	bne	r2,zero,1560 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1550:	e0bffe17 	ldw	r2,-8(fp)
    1554:	10800417 	ldw	r2,16(r2)
    1558:	e0bffc15 	stw	r2,-16(fp)
    155c:	00000c06 	br	1590 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	10800204 	addi	r2,r2,8
    1568:	e0bffc15 	stw	r2,-16(fp)
    156c:	00000306 	br	157c <vListInsert+0x58>
    1570:	e0bffc17 	ldw	r2,-16(fp)
    1574:	10800117 	ldw	r2,4(r2)
    1578:	e0bffc15 	stw	r2,-16(fp)
    157c:	e0bffc17 	ldw	r2,-16(fp)
    1580:	10800117 	ldw	r2,4(r2)
    1584:	10800017 	ldw	r2,0(r2)
    1588:	e0fffd17 	ldw	r3,-12(fp)
    158c:	18bff82e 	bgeu	r3,r2,1570 <__alt_data_end+0xf0001570>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1590:	e0bffc17 	ldw	r2,-16(fp)
    1594:	10c00117 	ldw	r3,4(r2)
    1598:	e0bfff17 	ldw	r2,-4(fp)
    159c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    15a0:	e0bfff17 	ldw	r2,-4(fp)
    15a4:	10800117 	ldw	r2,4(r2)
    15a8:	e0ffff17 	ldw	r3,-4(fp)
    15ac:	10c00215 	stw	r3,8(r2)
	pxNewListItem->pxPrevious = pxIterator;
    15b0:	e0bfff17 	ldw	r2,-4(fp)
    15b4:	e0fffc17 	ldw	r3,-16(fp)
    15b8:	10c00215 	stw	r3,8(r2)
	pxIterator->pxNext = pxNewListItem;
    15bc:	e0bffc17 	ldw	r2,-16(fp)
    15c0:	e0ffff17 	ldw	r3,-4(fp)
    15c4:	10c00115 	stw	r3,4(r2)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15c8:	e0bfff17 	ldw	r2,-4(fp)
    15cc:	e0fffe17 	ldw	r3,-8(fp)
    15d0:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    15d4:	e0bffe17 	ldw	r2,-8(fp)
    15d8:	10800017 	ldw	r2,0(r2)
    15dc:	10c00044 	addi	r3,r2,1
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10c00015 	stw	r3,0(r2)
}
    15e8:	0001883a 	nop
    15ec:	e037883a 	mov	sp,fp
    15f0:	df000017 	ldw	fp,0(sp)
    15f4:	dec00104 	addi	sp,sp,4
    15f8:	f800283a 	ret

000015fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    15fc:	defffd04 	addi	sp,sp,-12
    1600:	df000215 	stw	fp,8(sp)
    1604:	df000204 	addi	fp,sp,8
    1608:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    160c:	e0bfff17 	ldw	r2,-4(fp)
    1610:	10800417 	ldw	r2,16(r2)
    1614:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1618:	e0bfff17 	ldw	r2,-4(fp)
    161c:	10800117 	ldw	r2,4(r2)
    1620:	e0ffff17 	ldw	r3,-4(fp)
    1624:	18c00217 	ldw	r3,8(r3)
    1628:	10c00215 	stw	r3,8(r2)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    162c:	e0bfff17 	ldw	r2,-4(fp)
    1630:	10800217 	ldw	r2,8(r2)
    1634:	e0ffff17 	ldw	r3,-4(fp)
    1638:	18c00117 	ldw	r3,4(r3)
    163c:	10c00115 	stw	r3,4(r2)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1640:	e0bffe17 	ldw	r2,-8(fp)
    1644:	10c00117 	ldw	r3,4(r2)
    1648:	e0bfff17 	ldw	r2,-4(fp)
    164c:	1880041e 	bne	r3,r2,1660 <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1650:	e0bfff17 	ldw	r2,-4(fp)
    1654:	10c00217 	ldw	r3,8(r2)
    1658:	e0bffe17 	ldw	r2,-8(fp)
    165c:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1660:	e0bfff17 	ldw	r2,-4(fp)
    1664:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    1668:	e0bffe17 	ldw	r2,-8(fp)
    166c:	10800017 	ldw	r2,0(r2)
    1670:	10ffffc4 	addi	r3,r2,-1
    1674:	e0bffe17 	ldw	r2,-8(fp)
    1678:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    167c:	e0bffe17 	ldw	r2,-8(fp)
    1680:	10800017 	ldw	r2,0(r2)
}
    1684:	e037883a 	mov	sp,fp
    1688:	df000017 	ldw	fp,0(sp)
    168c:	dec00104 	addi	sp,sp,4
    1690:	f800283a 	ret

00001694 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1694:	defffc04 	addi	sp,sp,-16
    1698:	dfc00315 	stw	ra,12(sp)
    169c:	df000215 	stw	fp,8(sp)
    16a0:	df000204 	addi	fp,sp,8
    16a4:	e13ffe15 	stw	r4,-8(fp)
    16a8:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    16ac:	e17fff17 	ldw	r5,-4(fp)
    16b0:	01020034 	movhi	r4,2048
    16b4:	21000004 	addi	r4,r4,0
    16b8:	0008a400 	call	8a40 <printf>
}
    16bc:	0001883a 	nop
    16c0:	e037883a 	mov	sp,fp
    16c4:	dfc00117 	ldw	ra,4(sp)
    16c8:	df000017 	ldw	fp,0(sp)
    16cc:	dec00204 	addi	sp,sp,8
    16d0:	f800283a 	ret

000016d4 <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    16d4:	defffe04 	addi	sp,sp,-8
    16d8:	df000115 	stw	fp,4(sp)
    16dc:	df000104 	addi	fp,sp,4
    16e0:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    16e4:	e0bfff17 	ldw	r2,-4(fp)
    16e8:	16800015 	stw	gp,0(r2)
}
    16ec:	0001883a 	nop
    16f0:	e037883a 	mov	sp,fp
    16f4:	df000017 	ldw	fp,0(sp)
    16f8:	dec00104 	addi	sp,sp,4
    16fc:	f800283a 	ret

00001700 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    1700:	defff904 	addi	sp,sp,-28
    1704:	dfc00615 	stw	ra,24(sp)
    1708:	df000515 	stw	fp,20(sp)
    170c:	df000504 	addi	fp,sp,20
    1710:	e13ffd15 	stw	r4,-12(fp)
    1714:	e17ffe15 	stw	r5,-8(fp)
    1718:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    171c:	e0bffd17 	ldw	r2,-12(fp)
    1720:	10bfff04 	addi	r2,r2,-4
    1724:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    1728:	e0bffc04 	addi	r2,fp,-16
    172c:	1009883a 	mov	r4,r2
    1730:	00016d40 	call	16d4 <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1734:	e0fffd17 	ldw	r3,-12(fp)
    1738:	00b7abb4 	movhi	r2,57006
    173c:	10afbbc4 	addi	r2,r2,-16657
    1740:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1744:	e0bffd17 	ldw	r2,-12(fp)
    1748:	10bfff04 	addi	r2,r2,-4
    174c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1750:	e0fffb17 	ldw	r3,-20(fp)
    1754:	e0bffd17 	ldw	r2,-12(fp)
    1758:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    175c:	e0bffd17 	ldw	r2,-12(fp)
    1760:	10bfff04 	addi	r2,r2,-4
    1764:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    1768:	e0fffc17 	ldw	r3,-16(fp)
    176c:	e0bffd17 	ldw	r2,-12(fp)
    1770:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1774:	e0bffd17 	ldw	r2,-12(fp)
    1778:	10bff704 	addi	r2,r2,-36
    177c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1780:	e0fffe17 	ldw	r3,-8(fp)
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    178c:	e0bffd17 	ldw	r2,-12(fp)
    1790:	10bfff04 	addi	r2,r2,-4
    1794:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1798:	e0bffd17 	ldw	r2,-12(fp)
    179c:	00c00044 	movi	r3,1
    17a0:	10c00015 	stw	r3,0(r2)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    17a4:	e0bffd17 	ldw	r2,-12(fp)
    17a8:	10bff404 	addi	r2,r2,-48
    17ac:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    17b0:	e0ffff17 	ldw	r3,-4(fp)
    17b4:	e0bffd17 	ldw	r2,-12(fp)
    17b8:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    17bc:	e0bffd17 	ldw	r2,-12(fp)
    17c0:	10bffb04 	addi	r2,r2,-20
    17c4:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    17c8:	e0bffd17 	ldw	r2,-12(fp)
}
    17cc:	e037883a 	mov	sp,fp
    17d0:	dfc00117 	ldw	ra,4(sp)
    17d4:	df000017 	ldw	fp,0(sp)
    17d8:	dec00204 	addi	sp,sp,8
    17dc:	f800283a 	ret

000017e0 <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    17e0:	defffe04 	addi	sp,sp,-8
    17e4:	dfc00115 	stw	ra,4(sp)
    17e8:	df000015 	stw	fp,0(sp)
    17ec:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    17f0:	00018380 	call	1838 <prvSetupTimerInterrupt>
    17f4:	00800034 	movhi	r2,0
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    17f8:	10803104 	addi	r2,r2,196
    17fc:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    1800:	0005883a 	mov	r2,zero
}
    1804:	e037883a 	mov	sp,fp
    1808:	dfc00117 	ldw	ra,4(sp)
    180c:	df000017 	ldw	fp,0(sp)
    1810:	dec00204 	addi	sp,sp,8
    1814:	f800283a 	ret

00001818 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    1818:	deffff04 	addi	sp,sp,-4
    181c:	df000015 	stw	fp,0(sp)
    1820:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1824:	0001883a 	nop
    1828:	e037883a 	mov	sp,fp
    182c:	df000017 	ldw	fp,0(sp)
    1830:	dec00104 	addi	sp,sp,4
    1834:	f800283a 	ret

00001838 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1838:	defffe04 	addi	sp,sp,-8
    183c:	dfc00115 	stw	ra,4(sp)
    1840:	df000015 	stw	fp,0(sp)
    1844:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1848:	01800034 	movhi	r6,0
    184c:	31863504 	addi	r6,r6,6356
    1850:	000b883a 	mov	r5,zero
    1854:	0009883a 	mov	r4,zero
    1858:	00019200 	call	1920 <alt_irq_register>
    185c:	10bffa98 	cmpnei	r2,r2,-22
    1860:	1000021e 	bne	r2,zero,186c <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    1864:	003da03a 	break	0
    1868:	00001006 	br	18ac <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    186c:	00c00204 	movi	r3,8
    1870:	00800134 	movhi	r2,4
    1874:	108c1104 	addi	r2,r2,12356
    1878:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    187c:	00e1a814 	movui	r3,34464
    1880:	00800134 	movhi	r2,4
    1884:	108c1204 	addi	r2,r2,12360
    1888:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    188c:	00c00044 	movi	r3,1
    1890:	00800134 	movhi	r2,4
    1894:	108c1304 	addi	r2,r2,12364
    1898:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    189c:	00c001c4 	movi	r3,7
    18a0:	00800134 	movhi	r2,4
    18a4:	108c1104 	addi	r2,r2,12356
    18a8:	10c00035 	stwio	r3,0(r2)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18ac:	00ffff84 	movi	r3,-2
    18b0:	00800134 	movhi	r2,4
    18b4:	108c1004 	addi	r2,r2,12352
    18b8:	10c00035 	stwio	r3,0(r2)
}
    18bc:	0001883a 	nop
    18c0:	e037883a 	mov	sp,fp
    18c4:	dfc00117 	ldw	ra,4(sp)
    18c8:	df000017 	ldw	fp,0(sp)
    18cc:	dec00204 	addi	sp,sp,8
    18d0:	f800283a 	ret

000018d4 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    18d4:	defffc04 	addi	sp,sp,-16
    18d8:	dfc00315 	stw	ra,12(sp)
    18dc:	df000215 	stw	fp,8(sp)
    18e0:	df000204 	addi	fp,sp,8
    18e4:	e13ffe15 	stw	r4,-8(fp)
    18e8:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    18ec:	00031500 	call	3150 <xTaskIncrementTick>
    18f0:	10000126 	beq	r2,zero,18f8 <vPortSysTickHandler+0x24>
	{
        vTaskSwitchContext();
    18f4:	00033140 	call	3314 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18f8:	00ffff84 	movi	r3,-2
    18fc:	00800134 	movhi	r2,4
    1900:	108c1004 	addi	r2,r2,12352
    1904:	10c00035 	stwio	r3,0(r2)
}
    1908:	0001883a 	nop
    190c:	e037883a 	mov	sp,fp
    1910:	dfc00117 	ldw	ra,4(sp)
    1914:	df000017 	ldw	fp,0(sp)
    1918:	dec00204 	addi	sp,sp,8
    191c:	f800283a 	ret

00001920 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    1920:	defff104 	addi	sp,sp,-60
    1924:	df000e15 	stw	fp,56(sp)
    1928:	df000e04 	addi	fp,sp,56
    192c:	e13ffd15 	stw	r4,-12(fp)
    1930:	e17ffe15 	stw	r5,-8(fp)
    1934:	e1bfff15 	stw	r6,-4(fp)
	int rc = -EINVAL;  
    1938:	00bffa84 	movi	r2,-22
    193c:	e0bff215 	stw	r2,-56(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1940:	e0bffd17 	ldw	r2,-12(fp)
    1944:	10800828 	cmpgeui	r2,r2,32
    1948:	10004c1e 	bne	r2,zero,1a7c <alt_irq_register+0x15c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    194c:	0005303a 	rdctl	r2,status
    1950:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1954:	e0fff617 	ldw	r3,-40(fp)
    1958:	00bfff84 	movi	r2,-2
    195c:	1884703a 	and	r2,r3,r2
    1960:	1001703a 	wrctl	status,r2
  
  return context;
    1964:	e0bff617 	ldw	r2,-40(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    1968:	e0bff415 	stw	r2,-48(fp)
	
		alt_irq[id].handler = handler;
    196c:	00820234 	movhi	r2,2056
    1970:	10bfe404 	addi	r2,r2,-112
    1974:	e0fffd17 	ldw	r3,-12(fp)
    1978:	180690fa 	slli	r3,r3,3
    197c:	10c5883a 	add	r2,r2,r3
    1980:	e0ffff17 	ldw	r3,-4(fp)
    1984:	10c00015 	stw	r3,0(r2)
		alt_irq[id].context = context;
    1988:	00820234 	movhi	r2,2056
    198c:	10bfe404 	addi	r2,r2,-112
    1990:	e0fffd17 	ldw	r3,-12(fp)
    1994:	180690fa 	slli	r3,r3,3
    1998:	10c5883a 	add	r2,r2,r3
    199c:	10800104 	addi	r2,r2,4
    19a0:	e0fffe17 	ldw	r3,-8(fp)
    19a4:	10c00015 	stw	r3,0(r2)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    19a8:	e0bfff17 	ldw	r2,-4(fp)
    19ac:	10001926 	beq	r2,zero,1a14 <alt_irq_register+0xf4>
    19b0:	e0bffd17 	ldw	r2,-12(fp)
    19b4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    19b8:	0005303a 	rdctl	r2,status
    19bc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    19c0:	e0fff717 	ldw	r3,-36(fp)
    19c4:	00bfff84 	movi	r2,-2
    19c8:	1884703a 	and	r2,r3,r2
    19cc:	1001703a 	wrctl	status,r2
  
  return context;
    19d0:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    19d4:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    19d8:	00c00044 	movi	r3,1
    19dc:	e0bff317 	ldw	r2,-52(fp)
    19e0:	1884983a 	sll	r2,r3,r2
    19e4:	1007883a 	mov	r3,r2
    19e8:	d0a04417 	ldw	r2,-32496(gp)
    19ec:	1884b03a 	or	r2,r3,r2
    19f0:	d0a04415 	stw	r2,-32496(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    19f4:	d0a04417 	ldw	r2,-32496(gp)
    19f8:	100170fa 	wrctl	ienable,r2
    19fc:	e0bff817 	ldw	r2,-32(fp)
    1a00:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a04:	e0bff917 	ldw	r2,-28(fp)
    1a08:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a0c:	0005883a 	mov	r2,zero
    1a10:	00001906 	br	1a78 <alt_irq_register+0x158>
    1a14:	e0bffd17 	ldw	r2,-12(fp)
    1a18:	e0bff515 	stw	r2,-44(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a1c:	0005303a 	rdctl	r2,status
    1a20:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a24:	e0fffa17 	ldw	r3,-24(fp)
    1a28:	00bfff84 	movi	r2,-2
    1a2c:	1884703a 	and	r2,r3,r2
    1a30:	1001703a 	wrctl	status,r2
  
  return context;
    1a34:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1a38:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
    1a3c:	00c00044 	movi	r3,1
    1a40:	e0bff517 	ldw	r2,-44(fp)
    1a44:	1884983a 	sll	r2,r3,r2
    1a48:	0084303a 	nor	r2,zero,r2
    1a4c:	1007883a 	mov	r3,r2
    1a50:	d0a04417 	ldw	r2,-32496(gp)
    1a54:	1884703a 	and	r2,r3,r2
    1a58:	d0a04415 	stw	r2,-32496(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1a5c:	d0a04417 	ldw	r2,-32496(gp)
    1a60:	100170fa 	wrctl	ienable,r2
    1a64:	e0bffb17 	ldw	r2,-20(fp)
    1a68:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a6c:	e0bffc17 	ldw	r2,-16(fp)
    1a70:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a74:	0005883a 	mov	r2,zero
    1a78:	e0bff215 	stw	r2,-56(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1a7c:	e0bff217 	ldw	r2,-56(fp)
}
    1a80:	e037883a 	mov	sp,fp
    1a84:	df000017 	ldw	fp,0(sp)
    1a88:	dec00104 	addi	sp,sp,4
    1a8c:	f800283a 	ret

00001a90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1a90:	defffb04 	addi	sp,sp,-20
    1a94:	dfc00415 	stw	ra,16(sp)
    1a98:	df000315 	stw	fp,12(sp)
    1a9c:	df000304 	addi	fp,sp,12
    1aa0:	e13ffe15 	stw	r4,-8(fp)
    1aa4:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1aa8:	e0bffe17 	ldw	r2,-8(fp)
    1aac:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1ab0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1ab4:	e0bffd17 	ldw	r2,-12(fp)
    1ab8:	10c00017 	ldw	r3,0(r2)
    1abc:	e0bffd17 	ldw	r2,-12(fp)
    1ac0:	11000f17 	ldw	r4,60(r2)
    1ac4:	e0bffd17 	ldw	r2,-12(fp)
    1ac8:	10801017 	ldw	r2,64(r2)
    1acc:	2085383a 	mul	r2,r4,r2
    1ad0:	1887883a 	add	r3,r3,r2
    1ad4:	e0bffd17 	ldw	r2,-12(fp)
    1ad8:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1adc:	e0bffd17 	ldw	r2,-12(fp)
    1ae0:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1ae4:	e0bffd17 	ldw	r2,-12(fp)
    1ae8:	10c00017 	ldw	r3,0(r2)
    1aec:	e0bffd17 	ldw	r2,-12(fp)
    1af0:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1af4:	e0bffd17 	ldw	r2,-12(fp)
    1af8:	10c00017 	ldw	r3,0(r2)
    1afc:	e0bffd17 	ldw	r2,-12(fp)
    1b00:	10800f17 	ldw	r2,60(r2)
    1b04:	113fffc4 	addi	r4,r2,-1
    1b08:	e0bffd17 	ldw	r2,-12(fp)
    1b0c:	10801017 	ldw	r2,64(r2)
    1b10:	2085383a 	mul	r2,r4,r2
    1b14:	1887883a 	add	r3,r3,r2
    1b18:	e0bffd17 	ldw	r2,-12(fp)
    1b1c:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1b20:	e0bffd17 	ldw	r2,-12(fp)
    1b24:	00ffffc4 	movi	r3,-1
    1b28:	10c01115 	stw	r3,68(r2)
		pxQueue->xTxLock = queueUNLOCKED;
    1b2c:	e0bffd17 	ldw	r2,-12(fp)
    1b30:	00ffffc4 	movi	r3,-1
    1b34:	10c01215 	stw	r3,72(r2)

		if( xNewQueue == pdFALSE )
    1b38:	e0bfff17 	ldw	r2,-4(fp)
    1b3c:	10000b1e 	bne	r2,zero,1b6c <xQueueGenericReset+0xdc>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1b40:	e0bffd17 	ldw	r2,-12(fp)
    1b44:	10800417 	ldw	r2,16(r2)
    1b48:	10001026 	beq	r2,zero,1b8c <xQueueGenericReset+0xfc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1b4c:	e0bffd17 	ldw	r2,-12(fp)
    1b50:	10800404 	addi	r2,r2,16
    1b54:	1009883a 	mov	r4,r2
    1b58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1b5c:	10800058 	cmpnei	r2,r2,1
    1b60:	10000a1e 	bne	r2,zero,1b8c <xQueueGenericReset+0xfc>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1b64:	003b683a 	trap	0
    1b68:	00000806 	br	1b8c <xQueueGenericReset+0xfc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1b6c:	e0bffd17 	ldw	r2,-12(fp)
    1b70:	10800404 	addi	r2,r2,16
    1b74:	1009883a 	mov	r4,r2
    1b78:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1b7c:	e0bffd17 	ldw	r2,-12(fp)
    1b80:	10800904 	addi	r2,r2,36
    1b84:	1009883a 	mov	r4,r2
    1b88:	00014040 	call	1404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1b8c:	00040fc0 	call	40fc <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1b90:	00800044 	movi	r2,1
}
    1b94:	e037883a 	mov	sp,fp
    1b98:	dfc00117 	ldw	ra,4(sp)
    1b9c:	df000017 	ldw	fp,0(sp)
    1ba0:	dec00204 	addi	sp,sp,8
    1ba4:	f800283a 	ret

00001ba8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1ba8:	defff704 	addi	sp,sp,-36
    1bac:	dfc00815 	stw	ra,32(sp)
    1bb0:	df000715 	stw	fp,28(sp)
    1bb4:	df000704 	addi	fp,sp,28
    1bb8:	e13ffd15 	stw	r4,-12(fp)
    1bbc:	e17ffe15 	stw	r5,-8(fp)
    1bc0:	3005883a 	mov	r2,r6
    1bc4:	e0bfff05 	stb	r2,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1bc8:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1bcc:	e0bffe17 	ldw	r2,-8(fp)
    1bd0:	1000021e 	bne	r2,zero,1bdc <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1bd4:	e03ff915 	stw	zero,-28(fp)
    1bd8:	00000506 	br	1bf0 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1bdc:	e0fffd17 	ldw	r3,-12(fp)
    1be0:	e0bffe17 	ldw	r2,-8(fp)
    1be4:	1885383a 	mul	r2,r3,r2
    1be8:	10800044 	addi	r2,r2,1
    1bec:	e0bff915 	stw	r2,-28(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1bf0:	e0bff917 	ldw	r2,-28(fp)
    1bf4:	10801304 	addi	r2,r2,76
    1bf8:	1009883a 	mov	r4,r2
    1bfc:	0000fd00 	call	fd0 <pvPortMalloc>
    1c00:	e0bffb15 	stw	r2,-20(fp)

	if( pcAllocatedBuffer != NULL )
    1c04:	e0bffb17 	ldw	r2,-20(fp)
    1c08:	10001726 	beq	r2,zero,1c68 <xQueueGenericCreate+0xc0>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1c0c:	e0bffb17 	ldw	r2,-20(fp)
    1c10:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1c14:	e0bffe17 	ldw	r2,-8(fp)
    1c18:	1000041e 	bne	r2,zero,1c2c <xQueueGenericCreate+0x84>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1c1c:	e0bffc17 	ldw	r2,-16(fp)
    1c20:	e0fffc17 	ldw	r3,-16(fp)
    1c24:	10c00015 	stw	r3,0(r2)
    1c28:	00000406 	br	1c3c <xQueueGenericCreate+0x94>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1c2c:	e0bffb17 	ldw	r2,-20(fp)
    1c30:	10c01304 	addi	r3,r2,76
    1c34:	e0bffc17 	ldw	r2,-16(fp)
    1c38:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1c3c:	e0bffc17 	ldw	r2,-16(fp)
    1c40:	e0fffd17 	ldw	r3,-12(fp)
    1c44:	10c00f15 	stw	r3,60(r2)
		pxNewQueue->uxItemSize = uxItemSize;
    1c48:	e0bffc17 	ldw	r2,-16(fp)
    1c4c:	e0fffe17 	ldw	r3,-8(fp)
    1c50:	10c01015 	stw	r3,64(r2)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1c54:	01400044 	movi	r5,1
    1c58:	e13ffc17 	ldw	r4,-16(fp)
    1c5c:	0001a900 	call	1a90 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1c60:	e0bffc17 	ldw	r2,-16(fp)
    1c64:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1c68:	e0bffa17 	ldw	r2,-24(fp)
}
    1c6c:	e037883a 	mov	sp,fp
    1c70:	dfc00117 	ldw	ra,4(sp)
    1c74:	df000017 	ldw	fp,0(sp)
    1c78:	dec00204 	addi	sp,sp,8
    1c7c:	f800283a 	ret

00001c80 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1c80:	defffc04 	addi	sp,sp,-16
    1c84:	dfc00315 	stw	ra,12(sp)
    1c88:	df000215 	stw	fp,8(sp)
    1c8c:	df000204 	addi	fp,sp,8
    1c90:	2005883a 	mov	r2,r4
    1c94:	e0bfff05 	stb	r2,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1c98:	01001304 	movi	r4,76
    1c9c:	0000fd00 	call	fd0 <pvPortMalloc>
    1ca0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1ca4:	e0bffe17 	ldw	r2,-8(fp)
    1ca8:	10002226 	beq	r2,zero,1d34 <xQueueCreateMutex+0xb4>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1cac:	e0bffe17 	ldw	r2,-8(fp)
    1cb0:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1cb4:	e0bffe17 	ldw	r2,-8(fp)
    1cb8:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1cbc:	e0bffe17 	ldw	r2,-8(fp)
    1cc0:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1cc4:	e0bffe17 	ldw	r2,-8(fp)
    1cc8:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1ccc:	e0bffe17 	ldw	r2,-8(fp)
    1cd0:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	00c00044 	movi	r3,1
    1cdc:	10c00f15 	stw	r3,60(r2)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1ce0:	e0bffe17 	ldw	r2,-8(fp)
    1ce4:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1ce8:	e0bffe17 	ldw	r2,-8(fp)
    1cec:	00ffffc4 	movi	r3,-1
    1cf0:	10c01115 	stw	r3,68(r2)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1cf4:	e0bffe17 	ldw	r2,-8(fp)
    1cf8:	00ffffc4 	movi	r3,-1
    1cfc:	10c01215 	stw	r3,72(r2)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1d00:	e0bffe17 	ldw	r2,-8(fp)
    1d04:	10800404 	addi	r2,r2,16
    1d08:	1009883a 	mov	r4,r2
    1d0c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1d10:	e0bffe17 	ldw	r2,-8(fp)
    1d14:	10800904 	addi	r2,r2,36
    1d18:	1009883a 	mov	r4,r2
    1d1c:	00014040 	call	1404 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1d20:	000f883a 	mov	r7,zero
    1d24:	000d883a 	mov	r6,zero
    1d28:	000b883a 	mov	r5,zero
    1d2c:	e13ffe17 	ldw	r4,-8(fp)
    1d30:	0001edc0 	call	1edc <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1d34:	e0bffe17 	ldw	r2,-8(fp)
	}
    1d38:	e037883a 	mov	sp,fp
    1d3c:	dfc00117 	ldw	ra,4(sp)
    1d40:	df000017 	ldw	fp,0(sp)
    1d44:	dec00204 	addi	sp,sp,8
    1d48:	f800283a 	ret

00001d4c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1d4c:	defffa04 	addi	sp,sp,-24
    1d50:	dfc00515 	stw	ra,20(sp)
    1d54:	df000415 	stw	fp,16(sp)
    1d58:	dc000315 	stw	r16,12(sp)
    1d5c:	df000404 	addi	fp,sp,16
    1d60:	e13ffe15 	stw	r4,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1d64:	e0bffe17 	ldw	r2,-8(fp)
    1d68:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1d6c:	e0bffd17 	ldw	r2,-12(fp)
    1d70:	14000117 	ldw	r16,4(r2)
    1d74:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1d78:	8080101e 	bne	r16,r2,1dbc <xQueueGiveMutexRecursive+0x70>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1d7c:	e0bffd17 	ldw	r2,-12(fp)
    1d80:	10800317 	ldw	r2,12(r2)
    1d84:	10ffffc4 	addi	r3,r2,-1
    1d88:	e0bffd17 	ldw	r2,-12(fp)
    1d8c:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1d90:	e0bffd17 	ldw	r2,-12(fp)
    1d94:	10800317 	ldw	r2,12(r2)
    1d98:	1000051e 	bne	r2,zero,1db0 <xQueueGiveMutexRecursive+0x64>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1d9c:	000f883a 	mov	r7,zero
    1da0:	000d883a 	mov	r6,zero
    1da4:	000b883a 	mov	r5,zero
    1da8:	e13ffd17 	ldw	r4,-12(fp)
    1dac:	0001edc0 	call	1edc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1db0:	00800044 	movi	r2,1
    1db4:	e0bffc15 	stw	r2,-16(fp)
    1db8:	00000106 	br	1dc0 <xQueueGiveMutexRecursive+0x74>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1dbc:	e03ffc15 	stw	zero,-16(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1dc0:	e0bffc17 	ldw	r2,-16(fp)
	}
    1dc4:	e6ffff04 	addi	sp,fp,-4
    1dc8:	dfc00217 	ldw	ra,8(sp)
    1dcc:	df000117 	ldw	fp,4(sp)
    1dd0:	dc000017 	ldw	r16,0(sp)
    1dd4:	dec00304 	addi	sp,sp,12
    1dd8:	f800283a 	ret

00001ddc <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1ddc:	defff904 	addi	sp,sp,-28
    1de0:	dfc00615 	stw	ra,24(sp)
    1de4:	df000515 	stw	fp,20(sp)
    1de8:	dc000415 	stw	r16,16(sp)
    1dec:	df000504 	addi	fp,sp,20
    1df0:	e13ffd15 	stw	r4,-12(fp)
    1df4:	e17ffe15 	stw	r5,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1df8:	e0bffd17 	ldw	r2,-12(fp)
    1dfc:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1e00:	e0bffc17 	ldw	r2,-16(fp)
    1e04:	14000117 	ldw	r16,4(r2)
    1e08:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1e0c:	8080081e 	bne	r16,r2,1e30 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1e10:	e0bffc17 	ldw	r2,-16(fp)
    1e14:	10800317 	ldw	r2,12(r2)
    1e18:	10c00044 	addi	r3,r2,1
    1e1c:	e0bffc17 	ldw	r2,-16(fp)
    1e20:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1e24:	00800044 	movi	r2,1
    1e28:	e0bffb15 	stw	r2,-20(fp)
    1e2c:	00000e06 	br	1e68 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1e30:	000f883a 	mov	r7,zero
    1e34:	e1bffe17 	ldw	r6,-8(fp)
    1e38:	000b883a 	mov	r5,zero
    1e3c:	e13ffc17 	ldw	r4,-16(fp)
    1e40:	000222c0 	call	222c <xQueueGenericReceive>
    1e44:	e0bffb15 	stw	r2,-20(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1e48:	e0bffb17 	ldw	r2,-20(fp)
    1e4c:	10800058 	cmpnei	r2,r2,1
    1e50:	1000051e 	bne	r2,zero,1e68 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1e54:	e0bffc17 	ldw	r2,-16(fp)
    1e58:	10800317 	ldw	r2,12(r2)
    1e5c:	10c00044 	addi	r3,r2,1
    1e60:	e0bffc17 	ldw	r2,-16(fp)
    1e64:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1e68:	e0bffb17 	ldw	r2,-20(fp)
	}
    1e6c:	e6ffff04 	addi	sp,fp,-4
    1e70:	dfc00217 	ldw	ra,8(sp)
    1e74:	df000117 	ldw	fp,4(sp)
    1e78:	dc000017 	ldw	r16,0(sp)
    1e7c:	dec00304 	addi	sp,sp,12
    1e80:	f800283a 	ret

00001e84 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1e84:	defffb04 	addi	sp,sp,-20
    1e88:	dfc00415 	stw	ra,16(sp)
    1e8c:	df000315 	stw	fp,12(sp)
    1e90:	df000304 	addi	fp,sp,12
    1e94:	e13ffe15 	stw	r4,-8(fp)
    1e98:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1e9c:	01800084 	movi	r6,2
    1ea0:	000b883a 	mov	r5,zero
    1ea4:	e13ffe17 	ldw	r4,-8(fp)
    1ea8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    1eac:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1eb0:	e0bffd17 	ldw	r2,-12(fp)
    1eb4:	10000326 	beq	r2,zero,1ec4 <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1eb8:	e0bffd17 	ldw	r2,-12(fp)
    1ebc:	e0ffff17 	ldw	r3,-4(fp)
    1ec0:	10c00e15 	stw	r3,56(r2)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1ec4:	e0bffd17 	ldw	r2,-12(fp)
	}
    1ec8:	e037883a 	mov	sp,fp
    1ecc:	dfc00117 	ldw	ra,4(sp)
    1ed0:	df000017 	ldw	fp,0(sp)
    1ed4:	dec00204 	addi	sp,sp,8
    1ed8:	f800283a 	ret

00001edc <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1edc:	defff504 	addi	sp,sp,-44
    1ee0:	dfc00a15 	stw	ra,40(sp)
    1ee4:	df000915 	stw	fp,36(sp)
    1ee8:	df000904 	addi	fp,sp,36
    1eec:	e13ffc15 	stw	r4,-16(fp)
    1ef0:	e17ffd15 	stw	r5,-12(fp)
    1ef4:	e1bffe15 	stw	r6,-8(fp)
    1ef8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1efc:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1f00:	e0bffc17 	ldw	r2,-16(fp)
    1f04:	e0bff815 	stw	r2,-32(fp)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1f08:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1f0c:	e0bff817 	ldw	r2,-32(fp)
    1f10:	10c00e17 	ldw	r3,56(r2)
    1f14:	e0bff817 	ldw	r2,-32(fp)
    1f18:	10800f17 	ldw	r2,60(r2)
    1f1c:	18800336 	bltu	r3,r2,1f2c <xQueueGenericSend+0x50>
    1f20:	e0bfff17 	ldw	r2,-4(fp)
    1f24:	10800098 	cmpnei	r2,r2,2
    1f28:	1000161e 	bne	r2,zero,1f84 <xQueueGenericSend+0xa8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1f2c:	e1bfff17 	ldw	r6,-4(fp)
    1f30:	e17ffd17 	ldw	r5,-12(fp)
    1f34:	e13ff817 	ldw	r4,-32(fp)
    1f38:	00026900 	call	2690 <prvCopyDataToQueue>
    1f3c:	e0bff915 	stw	r2,-28(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1f40:	e0bff817 	ldw	r2,-32(fp)
    1f44:	10800917 	ldw	r2,36(r2)
    1f48:	10000826 	beq	r2,zero,1f6c <xQueueGenericSend+0x90>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1f4c:	e0bff817 	ldw	r2,-32(fp)
    1f50:	10800904 	addi	r2,r2,36
    1f54:	1009883a 	mov	r4,r2
    1f58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1f5c:	10800058 	cmpnei	r2,r2,1
    1f60:	1000051e 	bne	r2,zero,1f78 <xQueueGenericSend+0x9c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    1f64:	003b683a 	trap	0
    1f68:	00000306 	br	1f78 <xQueueGenericSend+0x9c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1f6c:	e0bff917 	ldw	r2,-28(fp)
    1f70:	10000126 	beq	r2,zero,1f78 <xQueueGenericSend+0x9c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1f74:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1f78:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    1f7c:	00800044 	movi	r2,1
    1f80:	00003906 	br	2068 <xQueueGenericSend+0x18c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1f84:	e0bffe17 	ldw	r2,-8(fp)
    1f88:	1000031e 	bne	r2,zero,1f98 <xQueueGenericSend+0xbc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1f8c:	00040fc0 	call	40fc <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    1f90:	0005883a 	mov	r2,zero
    1f94:	00003406 	br	2068 <xQueueGenericSend+0x18c>
				}
				else if( xEntryTimeSet == pdFALSE )
    1f98:	e0bff717 	ldw	r2,-36(fp)
    1f9c:	1000051e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xd8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1fa0:	e0bffa04 	addi	r2,fp,-24
    1fa4:	1009883a 	mov	r4,r2
    1fa8:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1fac:	00800044 	movi	r2,1
    1fb0:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1fb4:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1fb8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    1fbc:	00040a80 	call	40a8 <vTaskEnterCritical>
    1fc0:	e0bff817 	ldw	r2,-32(fp)
    1fc4:	10801117 	ldw	r2,68(r2)
    1fc8:	10bfffd8 	cmpnei	r2,r2,-1
    1fcc:	1000021e 	bne	r2,zero,1fd8 <xQueueGenericSend+0xfc>
    1fd0:	e0bff817 	ldw	r2,-32(fp)
    1fd4:	10001115 	stw	zero,68(r2)
    1fd8:	e0bff817 	ldw	r2,-32(fp)
    1fdc:	10801217 	ldw	r2,72(r2)
    1fe0:	10bfffd8 	cmpnei	r2,r2,-1
    1fe4:	1000021e 	bne	r2,zero,1ff0 <xQueueGenericSend+0x114>
    1fe8:	e0bff817 	ldw	r2,-32(fp)
    1fec:	10001215 	stw	zero,72(r2)
    1ff0:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    1ff4:	e0fffe04 	addi	r3,fp,-8
    1ff8:	e0bffa04 	addi	r2,fp,-24
    1ffc:	180b883a 	mov	r5,r3
    2000:	1009883a 	mov	r4,r2
    2004:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    2008:	1000131e 	bne	r2,zero,2058 <xQueueGenericSend+0x17c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    200c:	e13ff817 	ldw	r4,-32(fp)
    2010:	0002a400 	call	2a40 <prvIsQueueFull>
    2014:	10000c26 	beq	r2,zero,2048 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    2018:	e0bff817 	ldw	r2,-32(fp)
    201c:	10800404 	addi	r2,r2,16
    2020:	e0fffe17 	ldw	r3,-8(fp)
    2024:	180b883a 	mov	r5,r3
    2028:	1009883a 	mov	r4,r2
    202c:	00034480 	call	3448 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    2030:	e13ff817 	ldw	r4,-32(fp)
    2034:	00028bc0 	call	28bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2038:	0002f980 	call	2f98 <xTaskResumeAll>
    203c:	103fb21e 	bne	r2,zero,1f08 <__alt_data_end+0xf0001f08>
				{
					portYIELD_WITHIN_API();
    2040:	003b683a 	trap	0
    2044:	003fb006 	br	1f08 <__alt_data_end+0xf0001f08>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2048:	e13ff817 	ldw	r4,-32(fp)
    204c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2050:	0002f980 	call	2f98 <xTaskResumeAll>
    2054:	003fac06 	br	1f08 <__alt_data_end+0xf0001f08>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    2058:	e13ff817 	ldw	r4,-32(fp)
    205c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2060:	0002f980 	call	2f98 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    2064:	0005883a 	mov	r2,zero
		}
	}
}
    2068:	e037883a 	mov	sp,fp
    206c:	dfc00117 	ldw	ra,4(sp)
    2070:	df000017 	ldw	fp,0(sp)
    2074:	dec00204 	addi	sp,sp,8
    2078:	f800283a 	ret

0000207c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    207c:	defff704 	addi	sp,sp,-36
    2080:	dfc00815 	stw	ra,32(sp)
    2084:	df000715 	stw	fp,28(sp)
    2088:	df000704 	addi	fp,sp,28
    208c:	e13ffc15 	stw	r4,-16(fp)
    2090:	e17ffd15 	stw	r5,-12(fp)
    2094:	e1bffe15 	stw	r6,-8(fp)
    2098:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    209c:	e0bffc17 	ldw	r2,-16(fp)
    20a0:	e0bffa15 	stw	r2,-24(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    20a4:	e03ffb15 	stw	zero,-20(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    20a8:	e0bffa17 	ldw	r2,-24(fp)
    20ac:	10c00e17 	ldw	r3,56(r2)
    20b0:	e0bffa17 	ldw	r2,-24(fp)
    20b4:	10800f17 	ldw	r2,60(r2)
    20b8:	18800336 	bltu	r3,r2,20c8 <xQueueGenericSendFromISR+0x4c>
    20bc:	e0bfff17 	ldw	r2,-4(fp)
    20c0:	10800098 	cmpnei	r2,r2,2
    20c4:	10001e1e 	bne	r2,zero,2140 <xQueueGenericSendFromISR+0xc4>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    20c8:	e1bfff17 	ldw	r6,-4(fp)
    20cc:	e17ffd17 	ldw	r5,-12(fp)
    20d0:	e13ffa17 	ldw	r4,-24(fp)
    20d4:	00026900 	call	2690 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    20d8:	e0bffa17 	ldw	r2,-24(fp)
    20dc:	10801217 	ldw	r2,72(r2)
    20e0:	10bfffd8 	cmpnei	r2,r2,-1
    20e4:	10000e1e 	bne	r2,zero,2120 <xQueueGenericSendFromISR+0xa4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    20e8:	e0bffa17 	ldw	r2,-24(fp)
    20ec:	10800917 	ldw	r2,36(r2)
    20f0:	10001026 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    20f4:	e0bffa17 	ldw	r2,-24(fp)
    20f8:	10800904 	addi	r2,r2,36
    20fc:	1009883a 	mov	r4,r2
    2100:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2104:	10000b26 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2108:	e0bffe17 	ldw	r2,-8(fp)
    210c:	10000926 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2110:	e0bffe17 	ldw	r2,-8(fp)
    2114:	00c00044 	movi	r3,1
    2118:	10c00015 	stw	r3,0(r2)
    211c:	00000506 	br	2134 <xQueueGenericSendFromISR+0xb8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2120:	e0bffa17 	ldw	r2,-24(fp)
    2124:	10801217 	ldw	r2,72(r2)
    2128:	10c00044 	addi	r3,r2,1
    212c:	e0bffa17 	ldw	r2,-24(fp)
    2130:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2134:	00800044 	movi	r2,1
    2138:	e0bff915 	stw	r2,-28(fp)
    213c:	00000106 	br	2144 <xQueueGenericSendFromISR+0xc8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2140:	e03ff915 	stw	zero,-28(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2144:	e0bff917 	ldw	r2,-28(fp)
}
    2148:	e037883a 	mov	sp,fp
    214c:	dfc00117 	ldw	ra,4(sp)
    2150:	df000017 	ldw	fp,0(sp)
    2154:	dec00204 	addi	sp,sp,8
    2158:	f800283a 	ret

0000215c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    215c:	defff904 	addi	sp,sp,-28
    2160:	dfc00615 	stw	ra,24(sp)
    2164:	df000515 	stw	fp,20(sp)
    2168:	df000504 	addi	fp,sp,20
    216c:	e13ffe15 	stw	r4,-8(fp)
    2170:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2174:	e0bffe17 	ldw	r2,-8(fp)
    2178:	e0bffc15 	stw	r2,-16(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    217c:	e03ffd15 	stw	zero,-12(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    2180:	e0bffc17 	ldw	r2,-16(fp)
    2184:	10c00e17 	ldw	r3,56(r2)
    2188:	e0bffc17 	ldw	r2,-16(fp)
    218c:	10800f17 	ldw	r2,60(r2)
    2190:	18801f2e 	bgeu	r3,r2,2210 <xQueueGiveFromISR+0xb4>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    2194:	e0bffc17 	ldw	r2,-16(fp)
    2198:	10800e17 	ldw	r2,56(r2)
    219c:	10c00044 	addi	r3,r2,1
    21a0:	e0bffc17 	ldw	r2,-16(fp)
    21a4:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21a8:	e0bffc17 	ldw	r2,-16(fp)
    21ac:	10801217 	ldw	r2,72(r2)
    21b0:	10bfffd8 	cmpnei	r2,r2,-1
    21b4:	10000e1e 	bne	r2,zero,21f0 <xQueueGiveFromISR+0x94>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    21b8:	e0bffc17 	ldw	r2,-16(fp)
    21bc:	10800917 	ldw	r2,36(r2)
    21c0:	10001026 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    21c4:	e0bffc17 	ldw	r2,-16(fp)
    21c8:	10800904 	addi	r2,r2,36
    21cc:	1009883a 	mov	r4,r2
    21d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    21d4:	10000b26 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    21d8:	e0bfff17 	ldw	r2,-4(fp)
    21dc:	10000926 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    21e0:	e0bfff17 	ldw	r2,-4(fp)
    21e4:	00c00044 	movi	r3,1
    21e8:	10c00015 	stw	r3,0(r2)
    21ec:	00000506 	br	2204 <xQueueGiveFromISR+0xa8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    21f0:	e0bffc17 	ldw	r2,-16(fp)
    21f4:	10801217 	ldw	r2,72(r2)
    21f8:	10c00044 	addi	r3,r2,1
    21fc:	e0bffc17 	ldw	r2,-16(fp)
    2200:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2204:	00800044 	movi	r2,1
    2208:	e0bffb15 	stw	r2,-20(fp)
    220c:	00000106 	br	2214 <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2210:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2214:	e0bffb17 	ldw	r2,-20(fp)
}
    2218:	e037883a 	mov	sp,fp
    221c:	dfc00117 	ldw	ra,4(sp)
    2220:	df000017 	ldw	fp,0(sp)
    2224:	dec00204 	addi	sp,sp,8
    2228:	f800283a 	ret

0000222c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    222c:	defff504 	addi	sp,sp,-44
    2230:	dfc00a15 	stw	ra,40(sp)
    2234:	df000915 	stw	fp,36(sp)
    2238:	df000904 	addi	fp,sp,36
    223c:	e13ffc15 	stw	r4,-16(fp)
    2240:	e17ffd15 	stw	r5,-12(fp)
    2244:	e1bffe15 	stw	r6,-8(fp)
    2248:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    224c:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2250:	e0bffc17 	ldw	r2,-16(fp)
    2254:	e0bff815 	stw	r2,-32(fp)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    2258:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    225c:	e0bff817 	ldw	r2,-32(fp)
    2260:	10800e17 	ldw	r2,56(r2)
    2264:	10002e26 	beq	r2,zero,2320 <xQueueGenericReceive+0xf4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2268:	e0bff817 	ldw	r2,-32(fp)
    226c:	10800317 	ldw	r2,12(r2)
    2270:	e0bff915 	stw	r2,-28(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    2274:	e17ffd17 	ldw	r5,-12(fp)
    2278:	e13ff817 	ldw	r4,-32(fp)
    227c:	00028200 	call	2820 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    2280:	e0bfff17 	ldw	r2,-4(fp)
    2284:	1000171e 	bne	r2,zero,22e4 <xQueueGenericReceive+0xb8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    2288:	e0bff817 	ldw	r2,-32(fp)
    228c:	10800e17 	ldw	r2,56(r2)
    2290:	10ffffc4 	addi	r3,r2,-1
    2294:	e0bff817 	ldw	r2,-32(fp)
    2298:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    229c:	e0bff817 	ldw	r2,-32(fp)
    22a0:	10800017 	ldw	r2,0(r2)
    22a4:	1000041e 	bne	r2,zero,22b8 <xQueueGenericReceive+0x8c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    22a8:	00041a00 	call	41a0 <pvTaskIncrementMutexHeldCount>
    22ac:	1007883a 	mov	r3,r2
    22b0:	e0bff817 	ldw	r2,-32(fp)
    22b4:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    22b8:	e0bff817 	ldw	r2,-32(fp)
    22bc:	10800417 	ldw	r2,16(r2)
    22c0:	10001426 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    22c4:	e0bff817 	ldw	r2,-32(fp)
    22c8:	10800404 	addi	r2,r2,16
    22cc:	1009883a 	mov	r4,r2
    22d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    22d4:	10800058 	cmpnei	r2,r2,1
    22d8:	10000e1e 	bne	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							queueYIELD_IF_USING_PREEMPTION();
    22dc:	003b683a 	trap	0
    22e0:	00000c06 	br	2314 <xQueueGenericReceive+0xe8>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    22e4:	e0bff817 	ldw	r2,-32(fp)
    22e8:	e0fff917 	ldw	r3,-28(fp)
    22ec:	10c00315 	stw	r3,12(r2)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    22f0:	e0bff817 	ldw	r2,-32(fp)
    22f4:	10800917 	ldw	r2,36(r2)
    22f8:	10000626 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    22fc:	e0bff817 	ldw	r2,-32(fp)
    2300:	10800904 	addi	r2,r2,36
    2304:	1009883a 	mov	r4,r2
    2308:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    230c:	10000126 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    2310:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    2314:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    2318:	00800044 	movi	r2,1
    231c:	00004206 	br	2428 <xQueueGenericReceive+0x1fc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    2320:	e0bffe17 	ldw	r2,-8(fp)
    2324:	1000031e 	bne	r2,zero,2334 <xQueueGenericReceive+0x108>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2328:	00040fc0 	call	40fc <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    232c:	0005883a 	mov	r2,zero
    2330:	00003d06 	br	2428 <xQueueGenericReceive+0x1fc>
				}
				else if( xEntryTimeSet == pdFALSE )
    2334:	e0bff717 	ldw	r2,-36(fp)
    2338:	1000051e 	bne	r2,zero,2350 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    233c:	e0bffa04 	addi	r2,fp,-24
    2340:	1009883a 	mov	r4,r2
    2344:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    2348:	00800044 	movi	r2,1
    234c:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    2350:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    2354:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    2358:	00040a80 	call	40a8 <vTaskEnterCritical>
    235c:	e0bff817 	ldw	r2,-32(fp)
    2360:	10801117 	ldw	r2,68(r2)
    2364:	10bfffd8 	cmpnei	r2,r2,-1
    2368:	1000021e 	bne	r2,zero,2374 <xQueueGenericReceive+0x148>
    236c:	e0bff817 	ldw	r2,-32(fp)
    2370:	10001115 	stw	zero,68(r2)
    2374:	e0bff817 	ldw	r2,-32(fp)
    2378:	10801217 	ldw	r2,72(r2)
    237c:	10bfffd8 	cmpnei	r2,r2,-1
    2380:	1000021e 	bne	r2,zero,238c <xQueueGenericReceive+0x160>
    2384:	e0bff817 	ldw	r2,-32(fp)
    2388:	10001215 	stw	zero,72(r2)
    238c:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2390:	e0fffe04 	addi	r3,fp,-8
    2394:	e0bffa04 	addi	r2,fp,-24
    2398:	180b883a 	mov	r5,r3
    239c:	1009883a 	mov	r4,r2
    23a0:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    23a4:	10001c1e 	bne	r2,zero,2418 <xQueueGenericReceive+0x1ec>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    23a8:	e13ff817 	ldw	r4,-32(fp)
    23ac:	00029b00 	call	29b0 <prvIsQueueEmpty>
    23b0:	10001526 	beq	r2,zero,2408 <xQueueGenericReceive+0x1dc>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    23b4:	e0bff817 	ldw	r2,-32(fp)
    23b8:	10800017 	ldw	r2,0(r2)
    23bc:	1000061e 	bne	r2,zero,23d8 <xQueueGenericReceive+0x1ac>
					{
						taskENTER_CRITICAL();
    23c0:	00040a80 	call	40a8 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    23c4:	e0bff817 	ldw	r2,-32(fp)
    23c8:	10800117 	ldw	r2,4(r2)
    23cc:	1009883a 	mov	r4,r2
    23d0:	0003e840 	call	3e84 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    23d4:	00040fc0 	call	40fc <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    23d8:	e0bff817 	ldw	r2,-32(fp)
    23dc:	10800904 	addi	r2,r2,36
    23e0:	e0fffe17 	ldw	r3,-8(fp)
    23e4:	180b883a 	mov	r5,r3
    23e8:	1009883a 	mov	r4,r2
    23ec:	00034480 	call	3448 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    23f0:	e13ff817 	ldw	r4,-32(fp)
    23f4:	00028bc0 	call	28bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    23f8:	0002f980 	call	2f98 <xTaskResumeAll>
    23fc:	103f961e 	bne	r2,zero,2258 <__alt_data_end+0xf0002258>
				{
					portYIELD_WITHIN_API();
    2400:	003b683a 	trap	0
    2404:	003f9406 	br	2258 <__alt_data_end+0xf0002258>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2408:	e13ff817 	ldw	r4,-32(fp)
    240c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2410:	0002f980 	call	2f98 <xTaskResumeAll>
    2414:	003f9006 	br	2258 <__alt_data_end+0xf0002258>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2418:	e13ff817 	ldw	r4,-32(fp)
    241c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2420:	0002f980 	call	2f98 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2424:	0005883a 	mov	r2,zero
		}
	}
}
    2428:	e037883a 	mov	sp,fp
    242c:	dfc00117 	ldw	ra,4(sp)
    2430:	df000017 	ldw	fp,0(sp)
    2434:	dec00204 	addi	sp,sp,8
    2438:	f800283a 	ret

0000243c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    243c:	defff804 	addi	sp,sp,-32
    2440:	dfc00715 	stw	ra,28(sp)
    2444:	df000615 	stw	fp,24(sp)
    2448:	df000604 	addi	fp,sp,24
    244c:	e13ffd15 	stw	r4,-12(fp)
    2450:	e17ffe15 	stw	r5,-8(fp)
    2454:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2458:	e0bffd17 	ldw	r2,-12(fp)
    245c:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2460:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2464:	e0bffb17 	ldw	r2,-20(fp)
    2468:	10800e17 	ldw	r2,56(r2)
    246c:	10002226 	beq	r2,zero,24f8 <xQueueReceiveFromISR+0xbc>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2470:	e17ffe17 	ldw	r5,-8(fp)
    2474:	e13ffb17 	ldw	r4,-20(fp)
    2478:	00028200 	call	2820 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    247c:	e0bffb17 	ldw	r2,-20(fp)
    2480:	10800e17 	ldw	r2,56(r2)
    2484:	10ffffc4 	addi	r3,r2,-1
    2488:	e0bffb17 	ldw	r2,-20(fp)
    248c:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    2490:	e0bffb17 	ldw	r2,-20(fp)
    2494:	10801117 	ldw	r2,68(r2)
    2498:	10bfffd8 	cmpnei	r2,r2,-1
    249c:	10000e1e 	bne	r2,zero,24d8 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    24a0:	e0bffb17 	ldw	r2,-20(fp)
    24a4:	10800417 	ldw	r2,16(r2)
    24a8:	10001026 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    24ac:	e0bffb17 	ldw	r2,-20(fp)
    24b0:	10800404 	addi	r2,r2,16
    24b4:	1009883a 	mov	r4,r2
    24b8:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    24bc:	10000b26 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    24c0:	e0bfff17 	ldw	r2,-4(fp)
    24c4:	10000926 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    24c8:	e0bfff17 	ldw	r2,-4(fp)
    24cc:	00c00044 	movi	r3,1
    24d0:	10c00015 	stw	r3,0(r2)
    24d4:	00000506 	br	24ec <xQueueReceiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    24d8:	e0bffb17 	ldw	r2,-20(fp)
    24dc:	10801117 	ldw	r2,68(r2)
    24e0:	10c00044 	addi	r3,r2,1
    24e4:	e0bffb17 	ldw	r2,-20(fp)
    24e8:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    24ec:	00800044 	movi	r2,1
    24f0:	e0bffa15 	stw	r2,-24(fp)
    24f4:	00000106 	br	24fc <xQueueReceiveFromISR+0xc0>
		}
		else
		{
			xReturn = pdFAIL;
    24f8:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    24fc:	e0bffa17 	ldw	r2,-24(fp)
}
    2500:	e037883a 	mov	sp,fp
    2504:	dfc00117 	ldw	ra,4(sp)
    2508:	df000017 	ldw	fp,0(sp)
    250c:	dec00204 	addi	sp,sp,8
    2510:	f800283a 	ret

00002514 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2514:	defff804 	addi	sp,sp,-32
    2518:	dfc00715 	stw	ra,28(sp)
    251c:	df000615 	stw	fp,24(sp)
    2520:	df000604 	addi	fp,sp,24
    2524:	e13ffe15 	stw	r4,-8(fp)
    2528:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    252c:	e0bffe17 	ldw	r2,-8(fp)
    2530:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2534:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2538:	e0bffb17 	ldw	r2,-20(fp)
    253c:	10800e17 	ldw	r2,56(r2)
    2540:	10000c26 	beq	r2,zero,2574 <xQueuePeekFromISR+0x60>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2544:	e0bffb17 	ldw	r2,-20(fp)
    2548:	10800317 	ldw	r2,12(r2)
    254c:	e0bffd15 	stw	r2,-12(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2550:	e17fff17 	ldw	r5,-4(fp)
    2554:	e13ffb17 	ldw	r4,-20(fp)
    2558:	00028200 	call	2820 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    255c:	e0bffb17 	ldw	r2,-20(fp)
    2560:	e0fffd17 	ldw	r3,-12(fp)
    2564:	10c00315 	stw	r3,12(r2)

			xReturn = pdPASS;
    2568:	00800044 	movi	r2,1
    256c:	e0bffa15 	stw	r2,-24(fp)
    2570:	00000106 	br	2578 <xQueuePeekFromISR+0x64>
		}
		else
		{
			xReturn = pdFAIL;
    2574:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2578:	e0bffa17 	ldw	r2,-24(fp)
}
    257c:	e037883a 	mov	sp,fp
    2580:	dfc00117 	ldw	ra,4(sp)
    2584:	df000017 	ldw	fp,0(sp)
    2588:	dec00204 	addi	sp,sp,8
    258c:	f800283a 	ret

00002590 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    2590:	defffc04 	addi	sp,sp,-16
    2594:	dfc00315 	stw	ra,12(sp)
    2598:	df000215 	stw	fp,8(sp)
    259c:	df000204 	addi	fp,sp,8
    25a0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    25a4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    25a8:	e0bfff17 	ldw	r2,-4(fp)
    25ac:	10800e17 	ldw	r2,56(r2)
    25b0:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    25b4:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    25b8:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    25bc:	e037883a 	mov	sp,fp
    25c0:	dfc00117 	ldw	ra,4(sp)
    25c4:	df000017 	ldw	fp,0(sp)
    25c8:	dec00204 	addi	sp,sp,8
    25cc:	f800283a 	ret

000025d0 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    25d0:	defffb04 	addi	sp,sp,-20
    25d4:	dfc00415 	stw	ra,16(sp)
    25d8:	df000315 	stw	fp,12(sp)
    25dc:	df000304 	addi	fp,sp,12
    25e0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    25e4:	e0bfff17 	ldw	r2,-4(fp)
    25e8:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    25ec:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    25f0:	e0bffd17 	ldw	r2,-12(fp)
    25f4:	10c00f17 	ldw	r3,60(r2)
    25f8:	e0bffd17 	ldw	r2,-12(fp)
    25fc:	10800e17 	ldw	r2,56(r2)
    2600:	1885c83a 	sub	r2,r3,r2
    2604:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2608:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    260c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2610:	e037883a 	mov	sp,fp
    2614:	dfc00117 	ldw	ra,4(sp)
    2618:	df000017 	ldw	fp,0(sp)
    261c:	dec00204 	addi	sp,sp,8
    2620:	f800283a 	ret

00002624 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    2624:	defffd04 	addi	sp,sp,-12
    2628:	df000215 	stw	fp,8(sp)
    262c:	df000204 	addi	fp,sp,8
    2630:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2634:	e0bfff17 	ldw	r2,-4(fp)
    2638:	10800e17 	ldw	r2,56(r2)
    263c:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    2640:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2644:	e037883a 	mov	sp,fp
    2648:	df000017 	ldw	fp,0(sp)
    264c:	dec00104 	addi	sp,sp,4
    2650:	f800283a 	ret

00002654 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    2654:	defffc04 	addi	sp,sp,-16
    2658:	dfc00315 	stw	ra,12(sp)
    265c:	df000215 	stw	fp,8(sp)
    2660:	df000204 	addi	fp,sp,8
    2664:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2668:	e0bfff17 	ldw	r2,-4(fp)
    266c:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    2670:	e13ffe17 	ldw	r4,-8(fp)
    2674:	00011500 	call	1150 <vPortFree>
}
    2678:	0001883a 	nop
    267c:	e037883a 	mov	sp,fp
    2680:	dfc00117 	ldw	ra,4(sp)
    2684:	df000017 	ldw	fp,0(sp)
    2688:	dec00204 	addi	sp,sp,8
    268c:	f800283a 	ret

00002690 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    2690:	defffa04 	addi	sp,sp,-24
    2694:	dfc00515 	stw	ra,20(sp)
    2698:	df000415 	stw	fp,16(sp)
    269c:	df000404 	addi	fp,sp,16
    26a0:	e13ffd15 	stw	r4,-12(fp)
    26a4:	e17ffe15 	stw	r5,-8(fp)
    26a8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    26ac:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    26b0:	e0bffd17 	ldw	r2,-12(fp)
    26b4:	10801017 	ldw	r2,64(r2)
    26b8:	10000b1e 	bne	r2,zero,26e8 <prvCopyDataToQueue+0x58>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    26bc:	e0bffd17 	ldw	r2,-12(fp)
    26c0:	10800017 	ldw	r2,0(r2)
    26c4:	10004b1e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    26c8:	e0bffd17 	ldw	r2,-12(fp)
    26cc:	10800117 	ldw	r2,4(r2)
    26d0:	1009883a 	mov	r4,r2
    26d4:	0003fac0 	call	3fac <xTaskPriorityDisinherit>
    26d8:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    26dc:	e0bffd17 	ldw	r2,-12(fp)
    26e0:	10000115 	stw	zero,4(r2)
    26e4:	00004306 	br	27f4 <prvCopyDataToQueue+0x164>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    26e8:	e0bfff17 	ldw	r2,-4(fp)
    26ec:	1000191e 	bne	r2,zero,2754 <prvCopyDataToQueue+0xc4>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    26f0:	e0bffd17 	ldw	r2,-12(fp)
    26f4:	10c00217 	ldw	r3,8(r2)
    26f8:	e0bffd17 	ldw	r2,-12(fp)
    26fc:	10801017 	ldw	r2,64(r2)
    2700:	100d883a 	mov	r6,r2
    2704:	e17ffe17 	ldw	r5,-8(fp)
    2708:	1809883a 	mov	r4,r3
    270c:	00087a00 	call	87a0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2710:	e0bffd17 	ldw	r2,-12(fp)
    2714:	10c00217 	ldw	r3,8(r2)
    2718:	e0bffd17 	ldw	r2,-12(fp)
    271c:	10801017 	ldw	r2,64(r2)
    2720:	1887883a 	add	r3,r3,r2
    2724:	e0bffd17 	ldw	r2,-12(fp)
    2728:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    272c:	e0bffd17 	ldw	r2,-12(fp)
    2730:	10c00217 	ldw	r3,8(r2)
    2734:	e0bffd17 	ldw	r2,-12(fp)
    2738:	10800117 	ldw	r2,4(r2)
    273c:	18802d36 	bltu	r3,r2,27f4 <prvCopyDataToQueue+0x164>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    2740:	e0bffd17 	ldw	r2,-12(fp)
    2744:	10c00017 	ldw	r3,0(r2)
    2748:	e0bffd17 	ldw	r2,-12(fp)
    274c:	10c00215 	stw	r3,8(r2)
    2750:	00002806 	br	27f4 <prvCopyDataToQueue+0x164>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2754:	e0bffd17 	ldw	r2,-12(fp)
    2758:	10c00317 	ldw	r3,12(r2)
    275c:	e0bffd17 	ldw	r2,-12(fp)
    2760:	10801017 	ldw	r2,64(r2)
    2764:	100d883a 	mov	r6,r2
    2768:	e17ffe17 	ldw	r5,-8(fp)
    276c:	1809883a 	mov	r4,r3
    2770:	00087a00 	call	87a0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    2774:	e0bffd17 	ldw	r2,-12(fp)
    2778:	10c00317 	ldw	r3,12(r2)
    277c:	e0bffd17 	ldw	r2,-12(fp)
    2780:	10801017 	ldw	r2,64(r2)
    2784:	0085c83a 	sub	r2,zero,r2
    2788:	1887883a 	add	r3,r3,r2
    278c:	e0bffd17 	ldw	r2,-12(fp)
    2790:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2794:	e0bffd17 	ldw	r2,-12(fp)
    2798:	10c00317 	ldw	r3,12(r2)
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	10800017 	ldw	r2,0(r2)
    27a4:	1880082e 	bgeu	r3,r2,27c8 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    27a8:	e0bffd17 	ldw	r2,-12(fp)
    27ac:	10c00117 	ldw	r3,4(r2)
    27b0:	e0bffd17 	ldw	r2,-12(fp)
    27b4:	10801017 	ldw	r2,64(r2)
    27b8:	0085c83a 	sub	r2,zero,r2
    27bc:	1887883a 	add	r3,r3,r2
    27c0:	e0bffd17 	ldw	r2,-12(fp)
    27c4:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    27c8:	e0bfff17 	ldw	r2,-4(fp)
    27cc:	10800098 	cmpnei	r2,r2,2
    27d0:	1000081e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    27d4:	e0bffd17 	ldw	r2,-12(fp)
    27d8:	10800e17 	ldw	r2,56(r2)
    27dc:	10000526 	beq	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    27e0:	e0bffd17 	ldw	r2,-12(fp)
    27e4:	10800e17 	ldw	r2,56(r2)
    27e8:	10ffffc4 	addi	r3,r2,-1
    27ec:	e0bffd17 	ldw	r2,-12(fp)
    27f0:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    27f4:	e0bffd17 	ldw	r2,-12(fp)
    27f8:	10800e17 	ldw	r2,56(r2)
    27fc:	10c00044 	addi	r3,r2,1
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2808:	e0bffc17 	ldw	r2,-16(fp)
}
    280c:	e037883a 	mov	sp,fp
    2810:	dfc00117 	ldw	ra,4(sp)
    2814:	df000017 	ldw	fp,0(sp)
    2818:	dec00204 	addi	sp,sp,8
    281c:	f800283a 	ret

00002820 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    2820:	defffc04 	addi	sp,sp,-16
    2824:	dfc00315 	stw	ra,12(sp)
    2828:	df000215 	stw	fp,8(sp)
    282c:	df000204 	addi	fp,sp,8
    2830:	e13ffe15 	stw	r4,-8(fp)
    2834:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    2838:	e0bffe17 	ldw	r2,-8(fp)
    283c:	10801017 	ldw	r2,64(r2)
    2840:	10001826 	beq	r2,zero,28a4 <prvCopyDataFromQueue+0x84>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    2844:	e0bffe17 	ldw	r2,-8(fp)
    2848:	10c00317 	ldw	r3,12(r2)
    284c:	e0bffe17 	ldw	r2,-8(fp)
    2850:	10801017 	ldw	r2,64(r2)
    2854:	1887883a 	add	r3,r3,r2
    2858:	e0bffe17 	ldw	r2,-8(fp)
    285c:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    2860:	e0bffe17 	ldw	r2,-8(fp)
    2864:	10c00317 	ldw	r3,12(r2)
    2868:	e0bffe17 	ldw	r2,-8(fp)
    286c:	10800117 	ldw	r2,4(r2)
    2870:	18800436 	bltu	r3,r2,2884 <prvCopyDataFromQueue+0x64>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    2874:	e0bffe17 	ldw	r2,-8(fp)
    2878:	10c00017 	ldw	r3,0(r2)
    287c:	e0bffe17 	ldw	r2,-8(fp)
    2880:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    2884:	e0bffe17 	ldw	r2,-8(fp)
    2888:	10c00317 	ldw	r3,12(r2)
    288c:	e0bffe17 	ldw	r2,-8(fp)
    2890:	10801017 	ldw	r2,64(r2)
    2894:	100d883a 	mov	r6,r2
    2898:	180b883a 	mov	r5,r3
    289c:	e13fff17 	ldw	r4,-4(fp)
    28a0:	00087a00 	call	87a0 <memcpy>
	}
}
    28a4:	0001883a 	nop
    28a8:	e037883a 	mov	sp,fp
    28ac:	dfc00117 	ldw	ra,4(sp)
    28b0:	df000017 	ldw	fp,0(sp)
    28b4:	dec00204 	addi	sp,sp,8
    28b8:	f800283a 	ret

000028bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    28bc:	defffd04 	addi	sp,sp,-12
    28c0:	dfc00215 	stw	ra,8(sp)
    28c4:	df000115 	stw	fp,4(sp)
    28c8:	df000104 	addi	fp,sp,4
    28cc:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    28d0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    28d4:	00000e06 	br	2910 <prvUnlockQueue+0x54>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    28d8:	e0bfff17 	ldw	r2,-4(fp)
    28dc:	10800917 	ldw	r2,36(r2)
    28e0:	10000f26 	beq	r2,zero,2920 <prvUnlockQueue+0x64>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    28e4:	e0bfff17 	ldw	r2,-4(fp)
    28e8:	10800904 	addi	r2,r2,36
    28ec:	1009883a 	mov	r4,r2
    28f0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    28f4:	10000126 	beq	r2,zero,28fc <prvUnlockQueue+0x40>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    28f8:	000386c0 	call	386c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    28fc:	e0bfff17 	ldw	r2,-4(fp)
    2900:	10801217 	ldw	r2,72(r2)
    2904:	10ffffc4 	addi	r3,r2,-1
    2908:	e0bfff17 	ldw	r2,-4(fp)
    290c:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2910:	e0bfff17 	ldw	r2,-4(fp)
    2914:	10801217 	ldw	r2,72(r2)
    2918:	00bfef16 	blt	zero,r2,28d8 <__alt_data_end+0xf00028d8>
    291c:	00000106 	br	2924 <prvUnlockQueue+0x68>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
    2920:	0001883a 	nop
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2924:	e0bfff17 	ldw	r2,-4(fp)
    2928:	00ffffc4 	movi	r3,-1
    292c:	10c01215 	stw	r3,72(r2)
	}
	taskEXIT_CRITICAL();
    2930:	00040fc0 	call	40fc <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    2934:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2938:	00000e06 	br	2974 <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    293c:	e0bfff17 	ldw	r2,-4(fp)
    2940:	10800417 	ldw	r2,16(r2)
    2944:	10000f26 	beq	r2,zero,2984 <prvUnlockQueue+0xc8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2948:	e0bfff17 	ldw	r2,-4(fp)
    294c:	10800404 	addi	r2,r2,16
    2950:	1009883a 	mov	r4,r2
    2954:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2958:	10000126 	beq	r2,zero,2960 <prvUnlockQueue+0xa4>
				{
					vTaskMissedYield();
    295c:	000386c0 	call	386c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    2960:	e0bfff17 	ldw	r2,-4(fp)
    2964:	10801117 	ldw	r2,68(r2)
    2968:	10ffffc4 	addi	r3,r2,-1
    296c:	e0bfff17 	ldw	r2,-4(fp)
    2970:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2974:	e0bfff17 	ldw	r2,-4(fp)
    2978:	10801117 	ldw	r2,68(r2)
    297c:	00bfef16 	blt	zero,r2,293c <__alt_data_end+0xf000293c>
    2980:	00000106 	br	2988 <prvUnlockQueue+0xcc>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
    2984:	0001883a 	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2988:	e0bfff17 	ldw	r2,-4(fp)
    298c:	00ffffc4 	movi	r3,-1
    2990:	10c01115 	stw	r3,68(r2)
	}
	taskEXIT_CRITICAL();
    2994:	00040fc0 	call	40fc <vTaskExitCritical>
}
    2998:	0001883a 	nop
    299c:	e037883a 	mov	sp,fp
    29a0:	dfc00117 	ldw	ra,4(sp)
    29a4:	df000017 	ldw	fp,0(sp)
    29a8:	dec00204 	addi	sp,sp,8
    29ac:	f800283a 	ret

000029b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    29b0:	defffc04 	addi	sp,sp,-16
    29b4:	dfc00315 	stw	ra,12(sp)
    29b8:	df000215 	stw	fp,8(sp)
    29bc:	df000204 	addi	fp,sp,8
    29c0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    29c4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    29c8:	e0bfff17 	ldw	r2,-4(fp)
    29cc:	10800e17 	ldw	r2,56(r2)
    29d0:	1000031e 	bne	r2,zero,29e0 <prvIsQueueEmpty+0x30>
		{
			xReturn = pdTRUE;
    29d4:	00800044 	movi	r2,1
    29d8:	e0bffe15 	stw	r2,-8(fp)
    29dc:	00000106 	br	29e4 <prvIsQueueEmpty+0x34>
		}
		else
		{
			xReturn = pdFALSE;
    29e0:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    29e4:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    29e8:	e0bffe17 	ldw	r2,-8(fp)
}
    29ec:	e037883a 	mov	sp,fp
    29f0:	dfc00117 	ldw	ra,4(sp)
    29f4:	df000017 	ldw	fp,0(sp)
    29f8:	dec00204 	addi	sp,sp,8
    29fc:	f800283a 	ret

00002a00 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2a00:	defffd04 	addi	sp,sp,-12
    2a04:	df000215 	stw	fp,8(sp)
    2a08:	df000204 	addi	fp,sp,8
    2a0c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2a10:	e0bfff17 	ldw	r2,-4(fp)
    2a14:	10800e17 	ldw	r2,56(r2)
    2a18:	1000031e 	bne	r2,zero,2a28 <xQueueIsQueueEmptyFromISR+0x28>
	{
		xReturn = pdTRUE;
    2a1c:	00800044 	movi	r2,1
    2a20:	e0bffe15 	stw	r2,-8(fp)
    2a24:	00000106 	br	2a2c <xQueueIsQueueEmptyFromISR+0x2c>
	}
	else
	{
		xReturn = pdFALSE;
    2a28:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2a2c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2a30:	e037883a 	mov	sp,fp
    2a34:	df000017 	ldw	fp,0(sp)
    2a38:	dec00104 	addi	sp,sp,4
    2a3c:	f800283a 	ret

00002a40 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2a40:	defffc04 	addi	sp,sp,-16
    2a44:	dfc00315 	stw	ra,12(sp)
    2a48:	df000215 	stw	fp,8(sp)
    2a4c:	df000204 	addi	fp,sp,8
    2a50:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2a54:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2a58:	e0bfff17 	ldw	r2,-4(fp)
    2a5c:	10c00e17 	ldw	r3,56(r2)
    2a60:	e0bfff17 	ldw	r2,-4(fp)
    2a64:	10800f17 	ldw	r2,60(r2)
    2a68:	1880031e 	bne	r3,r2,2a78 <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2a6c:	00800044 	movi	r2,1
    2a70:	e0bffe15 	stw	r2,-8(fp)
    2a74:	00000106 	br	2a7c <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2a78:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2a7c:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    2a80:	e0bffe17 	ldw	r2,-8(fp)
}
    2a84:	e037883a 	mov	sp,fp
    2a88:	dfc00117 	ldw	ra,4(sp)
    2a8c:	df000017 	ldw	fp,0(sp)
    2a90:	dec00204 	addi	sp,sp,8
    2a94:	f800283a 	ret

00002a98 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2a98:	defffd04 	addi	sp,sp,-12
    2a9c:	df000215 	stw	fp,8(sp)
    2aa0:	df000204 	addi	fp,sp,8
    2aa4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2aa8:	e0bfff17 	ldw	r2,-4(fp)
    2aac:	10c00e17 	ldw	r3,56(r2)
    2ab0:	e0bfff17 	ldw	r2,-4(fp)
    2ab4:	10800f17 	ldw	r2,60(r2)
    2ab8:	1880031e 	bne	r3,r2,2ac8 <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2abc:	00800044 	movi	r2,1
    2ac0:	e0bffe15 	stw	r2,-8(fp)
    2ac4:	00000106 	br	2acc <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2ac8:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2acc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2ad0:	e037883a 	mov	sp,fp
    2ad4:	df000017 	ldw	fp,0(sp)
    2ad8:	dec00104 	addi	sp,sp,4
    2adc:	f800283a 	ret

00002ae0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2ae0:	defffb04 	addi	sp,sp,-20
    2ae4:	dfc00415 	stw	ra,16(sp)
    2ae8:	df000315 	stw	fp,12(sp)
    2aec:	df000304 	addi	fp,sp,12
    2af0:	e13ffe15 	stw	r4,-8(fp)
    2af4:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2af8:	e0bffe17 	ldw	r2,-8(fp)
    2afc:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2b00:	00040a80 	call	40a8 <vTaskEnterCritical>
    2b04:	e0bffd17 	ldw	r2,-12(fp)
    2b08:	10801117 	ldw	r2,68(r2)
    2b0c:	10bfffd8 	cmpnei	r2,r2,-1
    2b10:	1000021e 	bne	r2,zero,2b1c <vQueueWaitForMessageRestricted+0x3c>
    2b14:	e0bffd17 	ldw	r2,-12(fp)
    2b18:	10001115 	stw	zero,68(r2)
    2b1c:	e0bffd17 	ldw	r2,-12(fp)
    2b20:	10801217 	ldw	r2,72(r2)
    2b24:	10bfffd8 	cmpnei	r2,r2,-1
    2b28:	1000021e 	bne	r2,zero,2b34 <vQueueWaitForMessageRestricted+0x54>
    2b2c:	e0bffd17 	ldw	r2,-12(fp)
    2b30:	10001215 	stw	zero,72(r2)
    2b34:	00040fc0 	call	40fc <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2b38:	e0bffd17 	ldw	r2,-12(fp)
    2b3c:	10800e17 	ldw	r2,56(r2)
    2b40:	1000051e 	bne	r2,zero,2b58 <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2b44:	e0bffd17 	ldw	r2,-12(fp)
    2b48:	10800904 	addi	r2,r2,36
    2b4c:	e17fff17 	ldw	r5,-4(fp)
    2b50:	1009883a 	mov	r4,r2
    2b54:	00035340 	call	3534 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2b58:	e13ffd17 	ldw	r4,-12(fp)
    2b5c:	00028bc0 	call	28bc <prvUnlockQueue>
	}
    2b60:	0001883a 	nop
    2b64:	e037883a 	mov	sp,fp
    2b68:	dfc00117 	ldw	ra,4(sp)
    2b6c:	df000017 	ldw	fp,0(sp)
    2b70:	dec00204 	addi	sp,sp,8
    2b74:	f800283a 	ret

00002b78 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2b78:	defff604 	addi	sp,sp,-40
    2b7c:	dfc00915 	stw	ra,36(sp)
    2b80:	df000815 	stw	fp,32(sp)
    2b84:	df000804 	addi	fp,sp,32
    2b88:	e13ffc15 	stw	r4,-16(fp)
    2b8c:	e17ffd15 	stw	r5,-12(fp)
    2b90:	3005883a 	mov	r2,r6
    2b94:	e1ffff15 	stw	r7,-4(fp)
    2b98:	e0bffe0d 	sth	r2,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2b9c:	e0bffe0b 	ldhu	r2,-8(fp)
    2ba0:	e1400417 	ldw	r5,16(fp)
    2ba4:	1009883a 	mov	r4,r2
    2ba8:	0003bdc0 	call	3bdc <prvAllocateTCBAndStack>
    2bac:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2bb0:	e0bffa17 	ldw	r2,-24(fp)
    2bb4:	10004f26 	beq	r2,zero,2cf4 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2bb8:	e0bffa17 	ldw	r2,-24(fp)
    2bbc:	10c00c17 	ldw	r3,48(r2)
    2bc0:	e13ffe0b 	ldhu	r4,-8(fp)
    2bc4:	00900034 	movhi	r2,16384
    2bc8:	10bfffc4 	addi	r2,r2,-1
    2bcc:	2085883a 	add	r2,r4,r2
    2bd0:	1085883a 	add	r2,r2,r2
    2bd4:	1085883a 	add	r2,r2,r2
    2bd8:	1885883a 	add	r2,r3,r2
    2bdc:	e0bffb15 	stw	r2,-20(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2be0:	e0fffb17 	ldw	r3,-20(fp)
    2be4:	00bfff04 	movi	r2,-4
    2be8:	1884703a 	and	r2,r3,r2
    2bec:	e0bffb15 	stw	r2,-20(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2bf0:	e0bffe0b 	ldhu	r2,-8(fp)
    2bf4:	d8800015 	stw	r2,0(sp)
    2bf8:	e1c00517 	ldw	r7,20(fp)
    2bfc:	e1800217 	ldw	r6,8(fp)
    2c00:	e17ffd17 	ldw	r5,-12(fp)
    2c04:	e13ffa17 	ldw	r4,-24(fp)
    2c08:	00038b00 	call	38b0 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2c0c:	e1bfff17 	ldw	r6,-4(fp)
    2c10:	e17ffc17 	ldw	r5,-16(fp)
    2c14:	e13ffb17 	ldw	r4,-20(fp)
    2c18:	00017000 	call	1700 <pxPortInitialiseStack>
    2c1c:	1007883a 	mov	r3,r2
    2c20:	e0bffa17 	ldw	r2,-24(fp)
    2c24:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2c28:	e0800317 	ldw	r2,12(fp)
    2c2c:	10000326 	beq	r2,zero,2c3c <xTaskGenericCreate+0xc4>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2c30:	e0800317 	ldw	r2,12(fp)
    2c34:	e0fffa17 	ldw	r3,-24(fp)
    2c38:	10c00015 	stw	r3,0(r2)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2c3c:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2c40:	d0a02b17 	ldw	r2,-32596(gp)
    2c44:	10800044 	addi	r2,r2,1
    2c48:	d0a02b15 	stw	r2,-32596(gp)
			if( pxCurrentTCB == NULL )
    2c4c:	d0a02717 	ldw	r2,-32612(gp)
    2c50:	1000071e 	bne	r2,zero,2c70 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2c54:	e0bffa17 	ldw	r2,-24(fp)
    2c58:	d0a02715 	stw	r2,-32612(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2c5c:	d0a02b17 	ldw	r2,-32596(gp)
    2c60:	10800058 	cmpnei	r2,r2,1
    2c64:	10000a1e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2c68:	00039fc0 	call	39fc <prvInitialiseTaskLists>
    2c6c:	00000806 	br	2c90 <xTaskGenericCreate+0x118>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2c70:	d0a02e17 	ldw	r2,-32584(gp)
    2c74:	1000061e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2c78:	d0a02717 	ldw	r2,-32612(gp)
    2c7c:	10800b17 	ldw	r2,44(r2)
    2c80:	e0c00217 	ldw	r3,8(fp)
    2c84:	18800236 	bltu	r3,r2,2c90 <xTaskGenericCreate+0x118>
					{
						pxCurrentTCB = pxNewTCB;
    2c88:	e0bffa17 	ldw	r2,-24(fp)
    2c8c:	d0a02715 	stw	r2,-32612(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2c90:	d0a03217 	ldw	r2,-32568(gp)
    2c94:	10800044 	addi	r2,r2,1
    2c98:	d0a03215 	stw	r2,-32568(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2c9c:	e0bffa17 	ldw	r2,-24(fp)
    2ca0:	10800b17 	ldw	r2,44(r2)
    2ca4:	d0e02d17 	ldw	r3,-32588(gp)
    2ca8:	1880032e 	bgeu	r3,r2,2cb8 <xTaskGenericCreate+0x140>
    2cac:	e0bffa17 	ldw	r2,-24(fp)
    2cb0:	10800b17 	ldw	r2,44(r2)
    2cb4:	d0a02d15 	stw	r2,-32588(gp)
    2cb8:	e0bffa17 	ldw	r2,-24(fp)
    2cbc:	10800b17 	ldw	r2,44(r2)
    2cc0:	10c00524 	muli	r3,r2,20
    2cc4:	00820234 	movhi	r2,2056
    2cc8:	10bdeb04 	addi	r2,r2,-2132
    2ccc:	1887883a 	add	r3,r3,r2
    2cd0:	e0bffa17 	ldw	r2,-24(fp)
    2cd4:	10800104 	addi	r2,r2,4
    2cd8:	100b883a 	mov	r5,r2
    2cdc:	1809883a 	mov	r4,r3
    2ce0:	00014980 	call	1498 <vListInsertEnd>

			xReturn = pdPASS;
    2ce4:	00800044 	movi	r2,1
    2ce8:	e0bff915 	stw	r2,-28(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2cec:	00040fc0 	call	40fc <vTaskExitCritical>
    2cf0:	00000206 	br	2cfc <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2cf4:	00bfffc4 	movi	r2,-1
    2cf8:	e0bff915 	stw	r2,-28(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2cfc:	e0bff917 	ldw	r2,-28(fp)
    2d00:	10800058 	cmpnei	r2,r2,1
    2d04:	1000071e 	bne	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
	{
		if( xSchedulerRunning != pdFALSE )
    2d08:	d0a02e17 	ldw	r2,-32584(gp)
    2d0c:	10000526 	beq	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2d10:	d0a02717 	ldw	r2,-32612(gp)
    2d14:	10c00b17 	ldw	r3,44(r2)
    2d18:	e0800217 	ldw	r2,8(fp)
    2d1c:	1880012e 	bgeu	r3,r2,2d24 <xTaskGenericCreate+0x1ac>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2d20:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2d24:	e0bff917 	ldw	r2,-28(fp)
}
    2d28:	e037883a 	mov	sp,fp
    2d2c:	dfc00117 	ldw	ra,4(sp)
    2d30:	df000017 	ldw	fp,0(sp)
    2d34:	dec00204 	addi	sp,sp,8
    2d38:	f800283a 	ret

00002d3c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2d3c:	defffc04 	addi	sp,sp,-16
    2d40:	dfc00315 	stw	ra,12(sp)
    2d44:	df000215 	stw	fp,8(sp)
    2d48:	df000204 	addi	fp,sp,8
    2d4c:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2d50:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2d54:	e0bfff17 	ldw	r2,-4(fp)
    2d58:	1000021e 	bne	r2,zero,2d64 <vTaskDelete+0x28>
    2d5c:	d0a02717 	ldw	r2,-32612(gp)
    2d60:	00000106 	br	2d68 <vTaskDelete+0x2c>
    2d64:	e0bfff17 	ldw	r2,-4(fp)
    2d68:	e0bffe15 	stw	r2,-8(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2d6c:	e0bffe17 	ldw	r2,-8(fp)
    2d70:	10800104 	addi	r2,r2,4
    2d74:	1009883a 	mov	r4,r2
    2d78:	00015fc0 	call	15fc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2d7c:	e0bffe17 	ldw	r2,-8(fp)
    2d80:	10800a17 	ldw	r2,40(r2)
    2d84:	10000426 	beq	r2,zero,2d98 <vTaskDelete+0x5c>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2d88:	e0bffe17 	ldw	r2,-8(fp)
    2d8c:	10800604 	addi	r2,r2,24
    2d90:	1009883a 	mov	r4,r2
    2d94:	00015fc0 	call	15fc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2d98:	e0bffe17 	ldw	r2,-8(fp)
    2d9c:	10800104 	addi	r2,r2,4
    2da0:	100b883a 	mov	r5,r2
    2da4:	01020234 	movhi	r4,2056
    2da8:	213e3604 	addi	r4,r4,-1832
    2dac:	00014980 	call	1498 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2db0:	d0a02a17 	ldw	r2,-32600(gp)
    2db4:	10800044 	addi	r2,r2,1
    2db8:	d0a02a15 	stw	r2,-32600(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2dbc:	d0a03217 	ldw	r2,-32568(gp)
    2dc0:	10800044 	addi	r2,r2,1
    2dc4:	d0a03215 	stw	r2,-32568(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2dc8:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2dcc:	d0a02e17 	ldw	r2,-32584(gp)
    2dd0:	10000826 	beq	r2,zero,2df4 <vTaskDelete+0xb8>
		{
			if( pxTCB == pxCurrentTCB )
    2dd4:	d0a02717 	ldw	r2,-32612(gp)
    2dd8:	e0fffe17 	ldw	r3,-8(fp)
    2ddc:	1880021e 	bne	r3,r2,2de8 <vTaskDelete+0xac>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2de0:	003b683a 	trap	0
					prvResetNextTaskUnblockTime();
				}
				taskEXIT_CRITICAL();
			}
		}
	}
    2de4:	00000306 	br	2df4 <vTaskDelete+0xb8>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2de8:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2dec:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2df0:	00040fc0 	call	40fc <vTaskExitCritical>
			}
		}
	}
    2df4:	0001883a 	nop
    2df8:	e037883a 	mov	sp,fp
    2dfc:	dfc00117 	ldw	ra,4(sp)
    2e00:	df000017 	ldw	fp,0(sp)
    2e04:	dec00204 	addi	sp,sp,8
    2e08:	f800283a 	ret

00002e0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2e0c:	defffb04 	addi	sp,sp,-20
    2e10:	dfc00415 	stw	ra,16(sp)
    2e14:	df000315 	stw	fp,12(sp)
    2e18:	df000304 	addi	fp,sp,12
    2e1c:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2e20:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2e24:	e0bfff17 	ldw	r2,-4(fp)
    2e28:	10000d26 	beq	r2,zero,2e60 <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2e2c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2e30:	d0e02c17 	ldw	r3,-32592(gp)
    2e34:	e0bfff17 	ldw	r2,-4(fp)
    2e38:	1885883a 	add	r2,r3,r2
    2e3c:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2e40:	d0a02717 	ldw	r2,-32612(gp)
    2e44:	10800104 	addi	r2,r2,4
    2e48:	1009883a 	mov	r4,r2
    2e4c:	00015fc0 	call	15fc <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2e50:	e13ffe17 	ldw	r4,-8(fp)
    2e54:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2e58:	0002f980 	call	2f98 <xTaskResumeAll>
    2e5c:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2e60:	e0bffd17 	ldw	r2,-12(fp)
    2e64:	1000011e 	bne	r2,zero,2e6c <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
    2e68:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2e6c:	0001883a 	nop
    2e70:	e037883a 	mov	sp,fp
    2e74:	dfc00117 	ldw	ra,4(sp)
    2e78:	df000017 	ldw	fp,0(sp)
    2e7c:	dec00204 	addi	sp,sp,8
    2e80:	f800283a 	ret

00002e84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2e84:	defff804 	addi	sp,sp,-32
    2e88:	dfc00715 	stw	ra,28(sp)
    2e8c:	df000615 	stw	fp,24(sp)
    2e90:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2e94:	d8000315 	stw	zero,12(sp)
    2e98:	d8000215 	stw	zero,8(sp)
    2e9c:	d8000115 	stw	zero,4(sp)
    2ea0:	d8000015 	stw	zero,0(sp)
    2ea4:	000f883a 	mov	r7,zero
    2ea8:	01840004 	movi	r6,4096
    2eac:	01420034 	movhi	r5,2048
    2eb0:	29400d04 	addi	r5,r5,52
    2eb4:	01000034 	movhi	r4,0
    2eb8:	210e2504 	addi	r4,r4,14484
    2ebc:	0002b780 	call	2b78 <xTaskGenericCreate>
    2ec0:	e0bffe15 	stw	r2,-8(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2ec4:	e0bffe17 	ldw	r2,-8(fp)
    2ec8:	10800058 	cmpnei	r2,r2,1
    2ecc:	1000021e 	bne	r2,zero,2ed8 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    2ed0:	00048080 	call	4808 <xTimerCreateTimerTask>
    2ed4:	e0bffe15 	stw	r2,-8(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2ed8:	e0bffe17 	ldw	r2,-8(fp)
    2edc:	10800058 	cmpnei	r2,r2,1
    2ee0:	10000a1e 	bne	r2,zero,2f0c <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2ee4:	0005303a 	rdctl	r2,status
    2ee8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2eec:	e0ffff17 	ldw	r3,-4(fp)
    2ef0:	00bfff84 	movi	r2,-2
    2ef4:	1884703a 	and	r2,r3,r2
    2ef8:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2efc:	00800044 	movi	r2,1
    2f00:	d0a02e15 	stw	r2,-32584(gp)
		xTickCount = ( TickType_t ) 0U;
    2f04:	d0202c15 	stw	zero,-32592(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2f08:	00017e00 	call	17e0 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2f0c:	0001883a 	nop
    2f10:	e037883a 	mov	sp,fp
    2f14:	dfc00117 	ldw	ra,4(sp)
    2f18:	df000017 	ldw	fp,0(sp)
    2f1c:	dec00204 	addi	sp,sp,8
    2f20:	f800283a 	ret

00002f24 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    2f24:	defffd04 	addi	sp,sp,-12
    2f28:	dfc00215 	stw	ra,8(sp)
    2f2c:	df000115 	stw	fp,4(sp)
    2f30:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2f34:	0005303a 	rdctl	r2,status
    2f38:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2f3c:	e0ffff17 	ldw	r3,-4(fp)
    2f40:	00bfff84 	movi	r2,-2
    2f44:	1884703a 	and	r2,r3,r2
    2f48:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    2f4c:	d0202e15 	stw	zero,-32584(gp)
	vPortEndScheduler();
    2f50:	00018180 	call	1818 <vPortEndScheduler>
}
    2f54:	0001883a 	nop
    2f58:	e037883a 	mov	sp,fp
    2f5c:	dfc00117 	ldw	ra,4(sp)
    2f60:	df000017 	ldw	fp,0(sp)
    2f64:	dec00204 	addi	sp,sp,8
    2f68:	f800283a 	ret

00002f6c <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    2f6c:	deffff04 	addi	sp,sp,-4
    2f70:	df000015 	stw	fp,0(sp)
    2f74:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    2f78:	d0a03317 	ldw	r2,-32564(gp)
    2f7c:	10800044 	addi	r2,r2,1
    2f80:	d0a03315 	stw	r2,-32564(gp)
}
    2f84:	0001883a 	nop
    2f88:	e037883a 	mov	sp,fp
    2f8c:	df000017 	ldw	fp,0(sp)
    2f90:	dec00104 	addi	sp,sp,4
    2f94:	f800283a 	ret

00002f98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    2f98:	defffc04 	addi	sp,sp,-16
    2f9c:	dfc00315 	stw	ra,12(sp)
    2fa0:	df000215 	stw	fp,8(sp)
    2fa4:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    2fa8:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    2fac:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    2fb0:	d0a03317 	ldw	r2,-32564(gp)
    2fb4:	10bfffc4 	addi	r2,r2,-1
    2fb8:	d0a03315 	stw	r2,-32564(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    2fbc:	d0a03317 	ldw	r2,-32564(gp)
    2fc0:	10003f1e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    2fc4:	d0a02b17 	ldw	r2,-32596(gp)
    2fc8:	10003d26 	beq	r2,zero,30c0 <xTaskResumeAll+0x128>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    2fcc:	00002606 	br	3068 <xTaskResumeAll+0xd0>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    2fd0:	00820234 	movhi	r2,2056
    2fd4:	10be3104 	addi	r2,r2,-1852
    2fd8:	10800317 	ldw	r2,12(r2)
    2fdc:	10800317 	ldw	r2,12(r2)
    2fe0:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2fe4:	e0bfff17 	ldw	r2,-4(fp)
    2fe8:	10800604 	addi	r2,r2,24
    2fec:	1009883a 	mov	r4,r2
    2ff0:	00015fc0 	call	15fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    2ff4:	e0bfff17 	ldw	r2,-4(fp)
    2ff8:	10800104 	addi	r2,r2,4
    2ffc:	1009883a 	mov	r4,r2
    3000:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    3004:	e0bfff17 	ldw	r2,-4(fp)
    3008:	10800b17 	ldw	r2,44(r2)
    300c:	d0e02d17 	ldw	r3,-32588(gp)
    3010:	1880032e 	bgeu	r3,r2,3020 <xTaskResumeAll+0x88>
    3014:	e0bfff17 	ldw	r2,-4(fp)
    3018:	10800b17 	ldw	r2,44(r2)
    301c:	d0a02d15 	stw	r2,-32588(gp)
    3020:	e0bfff17 	ldw	r2,-4(fp)
    3024:	10800b17 	ldw	r2,44(r2)
    3028:	10c00524 	muli	r3,r2,20
    302c:	00820234 	movhi	r2,2056
    3030:	10bdeb04 	addi	r2,r2,-2132
    3034:	1887883a 	add	r3,r3,r2
    3038:	e0bfff17 	ldw	r2,-4(fp)
    303c:	10800104 	addi	r2,r2,4
    3040:	100b883a 	mov	r5,r2
    3044:	1809883a 	mov	r4,r3
    3048:	00014980 	call	1498 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    304c:	e0bfff17 	ldw	r2,-4(fp)
    3050:	10c00b17 	ldw	r3,44(r2)
    3054:	d0a02717 	ldw	r2,-32612(gp)
    3058:	10800b17 	ldw	r2,44(r2)
    305c:	18800236 	bltu	r3,r2,3068 <xTaskResumeAll+0xd0>
					{
						xYieldPending = pdTRUE;
    3060:	00800044 	movi	r2,1
    3064:	d0a03015 	stw	r2,-32576(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3068:	00820234 	movhi	r2,2056
    306c:	10be3104 	addi	r2,r2,-1852
    3070:	10800017 	ldw	r2,0(r2)
    3074:	103fd61e 	bne	r2,zero,2fd0 <__alt_data_end+0xf0002fd0>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    3078:	d0a02f17 	ldw	r2,-32580(gp)
    307c:	10000a26 	beq	r2,zero,30a8 <xTaskResumeAll+0x110>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3080:	00000706 	br	30a0 <xTaskResumeAll+0x108>
					{
						if( xTaskIncrementTick() != pdFALSE )
    3084:	00031500 	call	3150 <xTaskIncrementTick>
    3088:	10000226 	beq	r2,zero,3094 <xTaskResumeAll+0xfc>
						{
							xYieldPending = pdTRUE;
    308c:	00800044 	movi	r2,1
    3090:	d0a03015 	stw	r2,-32576(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    3094:	d0a02f17 	ldw	r2,-32580(gp)
    3098:	10bfffc4 	addi	r2,r2,-1
    309c:	d0a02f15 	stw	r2,-32580(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    30a0:	d0a02f17 	ldw	r2,-32580(gp)
    30a4:	103ff71e 	bne	r2,zero,3084 <__alt_data_end+0xf0003084>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    30a8:	d0a03017 	ldw	r2,-32576(gp)
    30ac:	10800058 	cmpnei	r2,r2,1
    30b0:	1000031e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    30b4:	00800044 	movi	r2,1
    30b8:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    30bc:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    30c0:	00040fc0 	call	40fc <vTaskExitCritical>

	return xAlreadyYielded;
    30c4:	e0bffe17 	ldw	r2,-8(fp)
}
    30c8:	e037883a 	mov	sp,fp
    30cc:	dfc00117 	ldw	ra,4(sp)
    30d0:	df000017 	ldw	fp,0(sp)
    30d4:	dec00204 	addi	sp,sp,8
    30d8:	f800283a 	ret

000030dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    30dc:	defffe04 	addi	sp,sp,-8
    30e0:	df000115 	stw	fp,4(sp)
    30e4:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    30e8:	d0a02c17 	ldw	r2,-32592(gp)
    30ec:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    30f0:	e0bfff17 	ldw	r2,-4(fp)
}
    30f4:	e037883a 	mov	sp,fp
    30f8:	df000017 	ldw	fp,0(sp)
    30fc:	dec00104 	addi	sp,sp,4
    3100:	f800283a 	ret

00003104 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3104:	defffd04 	addi	sp,sp,-12
    3108:	df000215 	stw	fp,8(sp)
    310c:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    3110:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    3114:	d0a02c17 	ldw	r2,-32592(gp)
    3118:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    311c:	e0bfff17 	ldw	r2,-4(fp)
}
    3120:	e037883a 	mov	sp,fp
    3124:	df000017 	ldw	fp,0(sp)
    3128:	dec00104 	addi	sp,sp,4
    312c:	f800283a 	ret

00003130 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    3130:	deffff04 	addi	sp,sp,-4
    3134:	df000015 	stw	fp,0(sp)
    3138:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    313c:	d0a02b17 	ldw	r2,-32596(gp)
}
    3140:	e037883a 	mov	sp,fp
    3144:	df000017 	ldw	fp,0(sp)
    3148:	dec00104 	addi	sp,sp,4
    314c:	f800283a 	ret

00003150 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    3150:	defff904 	addi	sp,sp,-28
    3154:	dfc00615 	stw	ra,24(sp)
    3158:	df000515 	stw	fp,20(sp)
    315c:	df000504 	addi	fp,sp,20
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    3160:	e03ffb15 	stw	zero,-20(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3164:	d0a03317 	ldw	r2,-32564(gp)
    3168:	10005d1e 	bne	r2,zero,32e0 <xTaskIncrementTick+0x190>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    316c:	d0a02c17 	ldw	r2,-32592(gp)
    3170:	10800044 	addi	r2,r2,1
    3174:	d0a02c15 	stw	r2,-32592(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3178:	d0a02c17 	ldw	r2,-32592(gp)
    317c:	e0bffc15 	stw	r2,-16(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    3180:	e0bffc17 	ldw	r2,-16(fp)
    3184:	10000a1e 	bne	r2,zero,31b0 <xTaskIncrementTick+0x60>
			{
				taskSWITCH_DELAYED_LISTS();
    3188:	d0a02817 	ldw	r2,-32608(gp)
    318c:	e0bffd15 	stw	r2,-12(fp)
    3190:	d0a02917 	ldw	r2,-32604(gp)
    3194:	d0a02815 	stw	r2,-32608(gp)
    3198:	e0bffd17 	ldw	r2,-12(fp)
    319c:	d0a02915 	stw	r2,-32604(gp)
    31a0:	d0a03117 	ldw	r2,-32572(gp)
    31a4:	10800044 	addi	r2,r2,1
    31a8:	d0a03115 	stw	r2,-32572(gp)
    31ac:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    31b0:	d0a00317 	ldw	r2,-32756(gp)
    31b4:	e0fffc17 	ldw	r3,-16(fp)
    31b8:	18803d36 	bltu	r3,r2,32b0 <xTaskIncrementTick+0x160>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    31bc:	d0a02817 	ldw	r2,-32608(gp)
    31c0:	10800017 	ldw	r2,0(r2)
    31c4:	1000021e 	bne	r2,zero,31d0 <xTaskIncrementTick+0x80>
    31c8:	00800044 	movi	r2,1
    31cc:	00000106 	br	31d4 <xTaskIncrementTick+0x84>
    31d0:	0005883a 	mov	r2,zero
    31d4:	10803fcc 	andi	r2,r2,255
    31d8:	10000326 	beq	r2,zero,31e8 <xTaskIncrementTick+0x98>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    31dc:	00bfffc4 	movi	r2,-1
    31e0:	d0a00315 	stw	r2,-32756(gp)
						break;
    31e4:	00003206 	br	32b0 <xTaskIncrementTick+0x160>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    31e8:	d0a02817 	ldw	r2,-32608(gp)
    31ec:	10800317 	ldw	r2,12(r2)
    31f0:	10800317 	ldw	r2,12(r2)
    31f4:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    31f8:	e0bffe17 	ldw	r2,-8(fp)
    31fc:	10800117 	ldw	r2,4(r2)
    3200:	e0bfff15 	stw	r2,-4(fp)

						if( xConstTickCount < xItemValue )
    3204:	e0fffc17 	ldw	r3,-16(fp)
    3208:	e0bfff17 	ldw	r2,-4(fp)
    320c:	1880032e 	bgeu	r3,r2,321c <xTaskIncrementTick+0xcc>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    3210:	e0bfff17 	ldw	r2,-4(fp)
    3214:	d0a00315 	stw	r2,-32756(gp)
							break;
    3218:	00002506 	br	32b0 <xTaskIncrementTick+0x160>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    321c:	e0bffe17 	ldw	r2,-8(fp)
    3220:	10800104 	addi	r2,r2,4
    3224:	1009883a 	mov	r4,r2
    3228:	00015fc0 	call	15fc <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    322c:	e0bffe17 	ldw	r2,-8(fp)
    3230:	10800a17 	ldw	r2,40(r2)
    3234:	10000426 	beq	r2,zero,3248 <xTaskIncrementTick+0xf8>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3238:	e0bffe17 	ldw	r2,-8(fp)
    323c:	10800604 	addi	r2,r2,24
    3240:	1009883a 	mov	r4,r2
    3244:	00015fc0 	call	15fc <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    3248:	e0bffe17 	ldw	r2,-8(fp)
    324c:	10800b17 	ldw	r2,44(r2)
    3250:	d0e02d17 	ldw	r3,-32588(gp)
    3254:	1880032e 	bgeu	r3,r2,3264 <xTaskIncrementTick+0x114>
    3258:	e0bffe17 	ldw	r2,-8(fp)
    325c:	10800b17 	ldw	r2,44(r2)
    3260:	d0a02d15 	stw	r2,-32588(gp)
    3264:	e0bffe17 	ldw	r2,-8(fp)
    3268:	10800b17 	ldw	r2,44(r2)
    326c:	10c00524 	muli	r3,r2,20
    3270:	00820234 	movhi	r2,2056
    3274:	10bdeb04 	addi	r2,r2,-2132
    3278:	1887883a 	add	r3,r3,r2
    327c:	e0bffe17 	ldw	r2,-8(fp)
    3280:	10800104 	addi	r2,r2,4
    3284:	100b883a 	mov	r5,r2
    3288:	1809883a 	mov	r4,r3
    328c:	00014980 	call	1498 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3290:	e0bffe17 	ldw	r2,-8(fp)
    3294:	10c00b17 	ldw	r3,44(r2)
    3298:	d0a02717 	ldw	r2,-32612(gp)
    329c:	10800b17 	ldw	r2,44(r2)
    32a0:	18bfc636 	bltu	r3,r2,31bc <__alt_data_end+0xf00031bc>
							{
								xSwitchRequired = pdTRUE;
    32a4:	00800044 	movi	r2,1
    32a8:	e0bffb15 	stw	r2,-20(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    32ac:	003fc306 	br	31bc <__alt_data_end+0xf00031bc>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    32b0:	d0a02717 	ldw	r2,-32612(gp)
    32b4:	10c00b17 	ldw	r3,44(r2)
    32b8:	00820234 	movhi	r2,2056
    32bc:	10bdeb04 	addi	r2,r2,-2132
    32c0:	18c00524 	muli	r3,r3,20
    32c4:	10c5883a 	add	r2,r2,r3
    32c8:	10800017 	ldw	r2,0(r2)
    32cc:	108000b0 	cmpltui	r2,r2,2
    32d0:	1000061e 	bne	r2,zero,32ec <xTaskIncrementTick+0x19c>
			{
				xSwitchRequired = pdTRUE;
    32d4:	00800044 	movi	r2,1
    32d8:	e0bffb15 	stw	r2,-20(fp)
    32dc:	00000306 	br	32ec <xTaskIncrementTick+0x19c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    32e0:	d0a02f17 	ldw	r2,-32580(gp)
    32e4:	10800044 	addi	r2,r2,1
    32e8:	d0a02f15 	stw	r2,-32580(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    32ec:	d0a03017 	ldw	r2,-32576(gp)
    32f0:	10000226 	beq	r2,zero,32fc <xTaskIncrementTick+0x1ac>
		{
			xSwitchRequired = pdTRUE;
    32f4:	00800044 	movi	r2,1
    32f8:	e0bffb15 	stw	r2,-20(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    32fc:	e0bffb17 	ldw	r2,-20(fp)
}
    3300:	e037883a 	mov	sp,fp
    3304:	dfc00117 	ldw	ra,4(sp)
    3308:	df000017 	ldw	fp,0(sp)
    330c:	dec00204 	addi	sp,sp,8
    3310:	f800283a 	ret

00003314 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    3314:	defffd04 	addi	sp,sp,-12
    3318:	dfc00215 	stw	ra,8(sp)
    331c:	df000115 	stw	fp,4(sp)
    3320:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    3324:	d0a03317 	ldw	r2,-32564(gp)
    3328:	10000326 	beq	r2,zero,3338 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    332c:	00800044 	movi	r2,1
    3330:	d0a03015 	stw	r2,-32576(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3334:	00003e06 	br	3430 <vTaskSwitchContext+0x11c>
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
    3338:	d0203015 	stw	zero,-32576(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    333c:	d0a02717 	ldw	r2,-32612(gp)
    3340:	10800017 	ldw	r2,0(r2)
    3344:	d0e02717 	ldw	r3,-32612(gp)
    3348:	18c00c17 	ldw	r3,48(r3)
    334c:	18800636 	bltu	r3,r2,3368 <vTaskSwitchContext+0x54>
    3350:	d0e02717 	ldw	r3,-32612(gp)
    3354:	d0a02717 	ldw	r2,-32612(gp)
    3358:	10800d04 	addi	r2,r2,52
    335c:	100b883a 	mov	r5,r2
    3360:	1809883a 	mov	r4,r3
    3364:	00016940 	call	1694 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    3368:	d0a02717 	ldw	r2,-32612(gp)
    336c:	10800c17 	ldw	r2,48(r2)
    3370:	01800504 	movi	r6,20
    3374:	01420034 	movhi	r5,2048
    3378:	29400e44 	addi	r5,r5,57
    337c:	1009883a 	mov	r4,r2
    3380:	00087240 	call	8724 <memcmp>
    3384:	10000a26 	beq	r2,zero,33b0 <vTaskSwitchContext+0x9c>
    3388:	d0e02717 	ldw	r3,-32612(gp)
    338c:	d0a02717 	ldw	r2,-32612(gp)
    3390:	10800d04 	addi	r2,r2,52
    3394:	100b883a 	mov	r5,r2
    3398:	1809883a 	mov	r4,r3
    339c:	00016940 	call	1694 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    33a0:	00000306 	br	33b0 <vTaskSwitchContext+0x9c>
    33a4:	d0a02d17 	ldw	r2,-32588(gp)
    33a8:	10bfffc4 	addi	r2,r2,-1
    33ac:	d0a02d15 	stw	r2,-32588(gp)
    33b0:	d0e02d17 	ldw	r3,-32588(gp)
    33b4:	00820234 	movhi	r2,2056
    33b8:	10bdeb04 	addi	r2,r2,-2132
    33bc:	18c00524 	muli	r3,r3,20
    33c0:	10c5883a 	add	r2,r2,r3
    33c4:	10800017 	ldw	r2,0(r2)
    33c8:	103ff626 	beq	r2,zero,33a4 <__alt_data_end+0xf00033a4>
    33cc:	d0a02d17 	ldw	r2,-32588(gp)
    33d0:	10c00524 	muli	r3,r2,20
    33d4:	00820234 	movhi	r2,2056
    33d8:	10bdeb04 	addi	r2,r2,-2132
    33dc:	1885883a 	add	r2,r3,r2
    33e0:	e0bfff15 	stw	r2,-4(fp)
    33e4:	e0bfff17 	ldw	r2,-4(fp)
    33e8:	10800117 	ldw	r2,4(r2)
    33ec:	10c00117 	ldw	r3,4(r2)
    33f0:	e0bfff17 	ldw	r2,-4(fp)
    33f4:	10c00115 	stw	r3,4(r2)
    33f8:	e0bfff17 	ldw	r2,-4(fp)
    33fc:	10c00117 	ldw	r3,4(r2)
    3400:	e0bfff17 	ldw	r2,-4(fp)
    3404:	10800204 	addi	r2,r2,8
    3408:	1880051e 	bne	r3,r2,3420 <vTaskSwitchContext+0x10c>
    340c:	e0bfff17 	ldw	r2,-4(fp)
    3410:	10800117 	ldw	r2,4(r2)
    3414:	10c00117 	ldw	r3,4(r2)
    3418:	e0bfff17 	ldw	r2,-4(fp)
    341c:	10c00115 	stw	r3,4(r2)
    3420:	e0bfff17 	ldw	r2,-4(fp)
    3424:	10800117 	ldw	r2,4(r2)
    3428:	10800317 	ldw	r2,12(r2)
    342c:	d0a02715 	stw	r2,-32612(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3430:	0001883a 	nop
    3434:	e037883a 	mov	sp,fp
    3438:	dfc00117 	ldw	ra,4(sp)
    343c:	df000017 	ldw	fp,0(sp)
    3440:	dec00204 	addi	sp,sp,8
    3444:	f800283a 	ret

00003448 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    3448:	defffb04 	addi	sp,sp,-20
    344c:	dfc00415 	stw	ra,16(sp)
    3450:	df000315 	stw	fp,12(sp)
    3454:	df000304 	addi	fp,sp,12
    3458:	e13ffe15 	stw	r4,-8(fp)
    345c:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3460:	d0a02717 	ldw	r2,-32612(gp)
    3464:	10800604 	addi	r2,r2,24
    3468:	100b883a 	mov	r5,r2
    346c:	e13ffe17 	ldw	r4,-8(fp)
    3470:	00015240 	call	1524 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3474:	d0a02717 	ldw	r2,-32612(gp)
    3478:	10800104 	addi	r2,r2,4
    347c:	1009883a 	mov	r4,r2
    3480:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    3484:	d0e02c17 	ldw	r3,-32592(gp)
    3488:	e0bfff17 	ldw	r2,-4(fp)
    348c:	1885883a 	add	r2,r3,r2
    3490:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3494:	e13ffd17 	ldw	r4,-12(fp)
    3498:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    349c:	0001883a 	nop
    34a0:	e037883a 	mov	sp,fp
    34a4:	dfc00117 	ldw	ra,4(sp)
    34a8:	df000017 	ldw	fp,0(sp)
    34ac:	dec00204 	addi	sp,sp,8
    34b0:	f800283a 	ret

000034b4 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    34b4:	defffa04 	addi	sp,sp,-24
    34b8:	dfc00515 	stw	ra,20(sp)
    34bc:	df000415 	stw	fp,16(sp)
    34c0:	df000404 	addi	fp,sp,16
    34c4:	e13ffd15 	stw	r4,-12(fp)
    34c8:	e17ffe15 	stw	r5,-8(fp)
    34cc:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    34d0:	d0a02717 	ldw	r2,-32612(gp)
    34d4:	e0fffe17 	ldw	r3,-8(fp)
    34d8:	18e00034 	orhi	r3,r3,32768
    34dc:	10c00615 	stw	r3,24(r2)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    34e0:	d0a02717 	ldw	r2,-32612(gp)
    34e4:	10800604 	addi	r2,r2,24
    34e8:	100b883a 	mov	r5,r2
    34ec:	e13ffd17 	ldw	r4,-12(fp)
    34f0:	00014980 	call	1498 <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    34f4:	d0a02717 	ldw	r2,-32612(gp)
    34f8:	10800104 	addi	r2,r2,4
    34fc:	1009883a 	mov	r4,r2
    3500:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    3504:	d0e02c17 	ldw	r3,-32592(gp)
    3508:	e0bfff17 	ldw	r2,-4(fp)
    350c:	1885883a 	add	r2,r3,r2
    3510:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3514:	e13ffc17 	ldw	r4,-16(fp)
    3518:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    351c:	0001883a 	nop
    3520:	e037883a 	mov	sp,fp
    3524:	dfc00117 	ldw	ra,4(sp)
    3528:	df000017 	ldw	fp,0(sp)
    352c:	dec00204 	addi	sp,sp,8
    3530:	f800283a 	ret

00003534 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    3534:	defffb04 	addi	sp,sp,-20
    3538:	dfc00415 	stw	ra,16(sp)
    353c:	df000315 	stw	fp,12(sp)
    3540:	df000304 	addi	fp,sp,12
    3544:	e13ffe15 	stw	r4,-8(fp)
    3548:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    354c:	d0a02717 	ldw	r2,-32612(gp)
    3550:	10800604 	addi	r2,r2,24
    3554:	100b883a 	mov	r5,r2
    3558:	e13ffe17 	ldw	r4,-8(fp)
    355c:	00014980 	call	1498 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3560:	d0a02717 	ldw	r2,-32612(gp)
    3564:	10800104 	addi	r2,r2,4
    3568:	1009883a 	mov	r4,r2
    356c:	00015fc0 	call	15fc <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    3570:	d0e02c17 	ldw	r3,-32592(gp)
    3574:	e0bfff17 	ldw	r2,-4(fp)
    3578:	1885883a 	add	r2,r3,r2
    357c:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    3580:	e13ffd17 	ldw	r4,-12(fp)
    3584:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
    3588:	0001883a 	nop
    358c:	e037883a 	mov	sp,fp
    3590:	dfc00117 	ldw	ra,4(sp)
    3594:	df000017 	ldw	fp,0(sp)
    3598:	dec00204 	addi	sp,sp,8
    359c:	f800283a 	ret

000035a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    35a0:	defffb04 	addi	sp,sp,-20
    35a4:	dfc00415 	stw	ra,16(sp)
    35a8:	df000315 	stw	fp,12(sp)
    35ac:	df000304 	addi	fp,sp,12
    35b0:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    35b4:	e0bfff17 	ldw	r2,-4(fp)
    35b8:	10800317 	ldw	r2,12(r2)
    35bc:	10800317 	ldw	r2,12(r2)
    35c0:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    35c4:	e0bffe17 	ldw	r2,-8(fp)
    35c8:	10800604 	addi	r2,r2,24
    35cc:	1009883a 	mov	r4,r2
    35d0:	00015fc0 	call	15fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    35d4:	d0a03317 	ldw	r2,-32564(gp)
    35d8:	1000171e 	bne	r2,zero,3638 <xTaskRemoveFromEventList+0x98>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    35dc:	e0bffe17 	ldw	r2,-8(fp)
    35e0:	10800104 	addi	r2,r2,4
    35e4:	1009883a 	mov	r4,r2
    35e8:	00015fc0 	call	15fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    35ec:	e0bffe17 	ldw	r2,-8(fp)
    35f0:	10800b17 	ldw	r2,44(r2)
    35f4:	d0e02d17 	ldw	r3,-32588(gp)
    35f8:	1880032e 	bgeu	r3,r2,3608 <xTaskRemoveFromEventList+0x68>
    35fc:	e0bffe17 	ldw	r2,-8(fp)
    3600:	10800b17 	ldw	r2,44(r2)
    3604:	d0a02d15 	stw	r2,-32588(gp)
    3608:	e0bffe17 	ldw	r2,-8(fp)
    360c:	10800b17 	ldw	r2,44(r2)
    3610:	10c00524 	muli	r3,r2,20
    3614:	00820234 	movhi	r2,2056
    3618:	10bdeb04 	addi	r2,r2,-2132
    361c:	1887883a 	add	r3,r3,r2
    3620:	e0bffe17 	ldw	r2,-8(fp)
    3624:	10800104 	addi	r2,r2,4
    3628:	100b883a 	mov	r5,r2
    362c:	1809883a 	mov	r4,r3
    3630:	00014980 	call	1498 <vListInsertEnd>
    3634:	00000606 	br	3650 <xTaskRemoveFromEventList+0xb0>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    3638:	e0bffe17 	ldw	r2,-8(fp)
    363c:	10800604 	addi	r2,r2,24
    3640:	100b883a 	mov	r5,r2
    3644:	01020234 	movhi	r4,2056
    3648:	213e3104 	addi	r4,r4,-1852
    364c:	00014980 	call	1498 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3650:	e0bffe17 	ldw	r2,-8(fp)
    3654:	10800b17 	ldw	r2,44(r2)
    3658:	d0e02717 	ldw	r3,-32612(gp)
    365c:	18c00b17 	ldw	r3,44(r3)
    3660:	1880052e 	bgeu	r3,r2,3678 <xTaskRemoveFromEventList+0xd8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    3664:	00800044 	movi	r2,1
    3668:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    366c:	00800044 	movi	r2,1
    3670:	d0a03015 	stw	r2,-32576(gp)
    3674:	00000106 	br	367c <xTaskRemoveFromEventList+0xdc>
	}
	else
	{
		xReturn = pdFALSE;
    3678:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    367c:	e0bffd17 	ldw	r2,-12(fp)
}
    3680:	e037883a 	mov	sp,fp
    3684:	dfc00117 	ldw	ra,4(sp)
    3688:	df000017 	ldw	fp,0(sp)
    368c:	dec00204 	addi	sp,sp,8
    3690:	f800283a 	ret

00003694 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    3694:	defffa04 	addi	sp,sp,-24
    3698:	dfc00515 	stw	ra,20(sp)
    369c:	df000415 	stw	fp,16(sp)
    36a0:	df000404 	addi	fp,sp,16
    36a4:	e13ffe15 	stw	r4,-8(fp)
    36a8:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    36ac:	e0bfff17 	ldw	r2,-4(fp)
    36b0:	10e00034 	orhi	r3,r2,32768
    36b4:	e0bffe17 	ldw	r2,-8(fp)
    36b8:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    36bc:	e0bffe17 	ldw	r2,-8(fp)
    36c0:	10800317 	ldw	r2,12(r2)
    36c4:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    36c8:	e13ffe17 	ldw	r4,-8(fp)
    36cc:	00015fc0 	call	15fc <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    36d0:	e0bffd17 	ldw	r2,-12(fp)
    36d4:	10800104 	addi	r2,r2,4
    36d8:	1009883a 	mov	r4,r2
    36dc:	00015fc0 	call	15fc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    36e0:	e0bffd17 	ldw	r2,-12(fp)
    36e4:	10800b17 	ldw	r2,44(r2)
    36e8:	d0e02d17 	ldw	r3,-32588(gp)
    36ec:	1880032e 	bgeu	r3,r2,36fc <xTaskRemoveFromUnorderedEventList+0x68>
    36f0:	e0bffd17 	ldw	r2,-12(fp)
    36f4:	10800b17 	ldw	r2,44(r2)
    36f8:	d0a02d15 	stw	r2,-32588(gp)
    36fc:	e0bffd17 	ldw	r2,-12(fp)
    3700:	10800b17 	ldw	r2,44(r2)
    3704:	10c00524 	muli	r3,r2,20
    3708:	00820234 	movhi	r2,2056
    370c:	10bdeb04 	addi	r2,r2,-2132
    3710:	1887883a 	add	r3,r3,r2
    3714:	e0bffd17 	ldw	r2,-12(fp)
    3718:	10800104 	addi	r2,r2,4
    371c:	100b883a 	mov	r5,r2
    3720:	1809883a 	mov	r4,r3
    3724:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3728:	e0bffd17 	ldw	r2,-12(fp)
    372c:	10800b17 	ldw	r2,44(r2)
    3730:	d0e02717 	ldw	r3,-32612(gp)
    3734:	18c00b17 	ldw	r3,44(r3)
    3738:	1880052e 	bgeu	r3,r2,3750 <xTaskRemoveFromUnorderedEventList+0xbc>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    373c:	00800044 	movi	r2,1
    3740:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    3744:	00800044 	movi	r2,1
    3748:	d0a03015 	stw	r2,-32576(gp)
    374c:	00000106 	br	3754 <xTaskRemoveFromUnorderedEventList+0xc0>
	}
	else
	{
		xReturn = pdFALSE;
    3750:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    3754:	e0bffc17 	ldw	r2,-16(fp)
}
    3758:	e037883a 	mov	sp,fp
    375c:	dfc00117 	ldw	ra,4(sp)
    3760:	df000017 	ldw	fp,0(sp)
    3764:	dec00204 	addi	sp,sp,8
    3768:	f800283a 	ret

0000376c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    376c:	defffe04 	addi	sp,sp,-8
    3770:	df000115 	stw	fp,4(sp)
    3774:	df000104 	addi	fp,sp,4
    3778:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    377c:	d0e03117 	ldw	r3,-32572(gp)
    3780:	e0bfff17 	ldw	r2,-4(fp)
    3784:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    3788:	d0e02c17 	ldw	r3,-32592(gp)
    378c:	e0bfff17 	ldw	r2,-4(fp)
    3790:	10c00115 	stw	r3,4(r2)
}
    3794:	0001883a 	nop
    3798:	e037883a 	mov	sp,fp
    379c:	df000017 	ldw	fp,0(sp)
    37a0:	dec00104 	addi	sp,sp,4
    37a4:	f800283a 	ret

000037a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    37a8:	defffa04 	addi	sp,sp,-24
    37ac:	dfc00515 	stw	ra,20(sp)
    37b0:	df000415 	stw	fp,16(sp)
    37b4:	df000404 	addi	fp,sp,16
    37b8:	e13ffe15 	stw	r4,-8(fp)
    37bc:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    37c0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    37c4:	d0a02c17 	ldw	r2,-32592(gp)
    37c8:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    37cc:	e0bffe17 	ldw	r2,-8(fp)
    37d0:	10c00017 	ldw	r3,0(r2)
    37d4:	d0a03117 	ldw	r2,-32572(gp)
    37d8:	18800726 	beq	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
    37dc:	e0bffe17 	ldw	r2,-8(fp)
    37e0:	10800117 	ldw	r2,4(r2)
    37e4:	e0fffd17 	ldw	r3,-12(fp)
    37e8:	18800336 	bltu	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    37ec:	00800044 	movi	r2,1
    37f0:	e0bffc15 	stw	r2,-16(fp)
    37f4:	00001606 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    37f8:	e0bffe17 	ldw	r2,-8(fp)
    37fc:	10800117 	ldw	r2,4(r2)
    3800:	e0fffd17 	ldw	r3,-12(fp)
    3804:	1887c83a 	sub	r3,r3,r2
    3808:	e0bfff17 	ldw	r2,-4(fp)
    380c:	10800017 	ldw	r2,0(r2)
    3810:	18800d2e 	bgeu	r3,r2,3848 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3814:	e0bfff17 	ldw	r2,-4(fp)
    3818:	10c00017 	ldw	r3,0(r2)
    381c:	e0bffe17 	ldw	r2,-8(fp)
    3820:	11000117 	ldw	r4,4(r2)
    3824:	e0bffd17 	ldw	r2,-12(fp)
    3828:	2085c83a 	sub	r2,r4,r2
    382c:	1887883a 	add	r3,r3,r2
    3830:	e0bfff17 	ldw	r2,-4(fp)
    3834:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    3838:	e13ffe17 	ldw	r4,-8(fp)
    383c:	000376c0 	call	376c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    3840:	e03ffc15 	stw	zero,-16(fp)
    3844:	00000206 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    3848:	00800044 	movi	r2,1
    384c:	e0bffc15 	stw	r2,-16(fp)
		}
	}
	taskEXIT_CRITICAL();
    3850:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    3854:	e0bffc17 	ldw	r2,-16(fp)
}
    3858:	e037883a 	mov	sp,fp
    385c:	dfc00117 	ldw	ra,4(sp)
    3860:	df000017 	ldw	fp,0(sp)
    3864:	dec00204 	addi	sp,sp,8
    3868:	f800283a 	ret

0000386c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    386c:	deffff04 	addi	sp,sp,-4
    3870:	df000015 	stw	fp,0(sp)
    3874:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    3878:	00800044 	movi	r2,1
    387c:	d0a03015 	stw	r2,-32576(gp)
}
    3880:	0001883a 	nop
    3884:	e037883a 	mov	sp,fp
    3888:	df000017 	ldw	fp,0(sp)
    388c:	dec00104 	addi	sp,sp,4
    3890:	f800283a 	ret

00003894 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    3894:	defffd04 	addi	sp,sp,-12
    3898:	dfc00215 	stw	ra,8(sp)
    389c:	df000115 	stw	fp,4(sp)
    38a0:	df000104 	addi	fp,sp,4
    38a4:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    38a8:	0003aa80 	call	3aa8 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    38ac:	003ffe06 	br	38a8 <__alt_data_end+0xf00038a8>

000038b0 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    38b0:	defff804 	addi	sp,sp,-32
    38b4:	dfc00715 	stw	ra,28(sp)
    38b8:	df000615 	stw	fp,24(sp)
    38bc:	df000604 	addi	fp,sp,24
    38c0:	e13ffb15 	stw	r4,-20(fp)
    38c4:	e17ffc15 	stw	r5,-16(fp)
    38c8:	e1bffd15 	stw	r6,-12(fp)
    38cc:	e1fffe15 	stw	r7,-8(fp)
    38d0:	e0800217 	ldw	r2,8(fp)
    38d4:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    38d8:	e03ffa15 	stw	zero,-24(fp)
    38dc:	00001406 	br	3930 <prvInitialiseTCBVariables+0x80>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    38e0:	e0fffc17 	ldw	r3,-16(fp)
    38e4:	e0bffa17 	ldw	r2,-24(fp)
    38e8:	1885883a 	add	r2,r3,r2
    38ec:	10c00003 	ldbu	r3,0(r2)
    38f0:	e13ffb17 	ldw	r4,-20(fp)
    38f4:	e0bffa17 	ldw	r2,-24(fp)
    38f8:	2085883a 	add	r2,r4,r2
    38fc:	10800d04 	addi	r2,r2,52
    3900:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3904:	e0fffc17 	ldw	r3,-16(fp)
    3908:	e0bffa17 	ldw	r2,-24(fp)
    390c:	1885883a 	add	r2,r3,r2
    3910:	10800003 	ldbu	r2,0(r2)
    3914:	10803fcc 	andi	r2,r2,255
    3918:	1080201c 	xori	r2,r2,128
    391c:	10bfe004 	addi	r2,r2,-128
    3920:	10000726 	beq	r2,zero,3940 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3924:	e0bffa17 	ldw	r2,-24(fp)
    3928:	10800044 	addi	r2,r2,1
    392c:	e0bffa15 	stw	r2,-24(fp)
    3930:	e0bffa17 	ldw	r2,-24(fp)
    3934:	10800230 	cmpltui	r2,r2,8
    3938:	103fe91e 	bne	r2,zero,38e0 <__alt_data_end+0xf00038e0>
    393c:	00000106 	br	3944 <prvInitialiseTCBVariables+0x94>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
		{
			break;
    3940:	0001883a 	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3944:	e0bffb17 	ldw	r2,-20(fp)
    3948:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    394c:	e0bffd17 	ldw	r2,-12(fp)
    3950:	10800330 	cmpltui	r2,r2,12
    3954:	1000021e 	bne	r2,zero,3960 <prvInitialiseTCBVariables+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    3958:	008002c4 	movi	r2,11
    395c:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    3960:	e0bffb17 	ldw	r2,-20(fp)
    3964:	e0fffd17 	ldw	r3,-12(fp)
    3968:	10c00b15 	stw	r3,44(r2)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    396c:	e0bffb17 	ldw	r2,-20(fp)
    3970:	e0fffd17 	ldw	r3,-12(fp)
    3974:	10c01015 	stw	r3,64(r2)
		pxTCB->uxMutexesHeld = 0;
    3978:	e0bffb17 	ldw	r2,-20(fp)
    397c:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    3980:	e0bffb17 	ldw	r2,-20(fp)
    3984:	10800104 	addi	r2,r2,4
    3988:	1009883a 	mov	r4,r2
    398c:	000146c0 	call	146c <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    3990:	e0bffb17 	ldw	r2,-20(fp)
    3994:	10800604 	addi	r2,r2,24
    3998:	1009883a 	mov	r4,r2
    399c:	000146c0 	call	146c <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    39a0:	e0bffb17 	ldw	r2,-20(fp)
    39a4:	e0fffb17 	ldw	r3,-20(fp)
    39a8:	10c00415 	stw	r3,16(r2)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    39ac:	00c00304 	movi	r3,12
    39b0:	e0bffd17 	ldw	r2,-12(fp)
    39b4:	1887c83a 	sub	r3,r3,r2
    39b8:	e0bffb17 	ldw	r2,-20(fp)
    39bc:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    39c0:	e0bffb17 	ldw	r2,-20(fp)
    39c4:	e0fffb17 	ldw	r3,-20(fp)
    39c8:	10c00915 	stw	r3,36(r2)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    39cc:	e0bffb17 	ldw	r2,-20(fp)
    39d0:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    39d4:	e0bffb17 	ldw	r2,-20(fp)
    39d8:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    39dc:	e0bffb17 	ldw	r2,-20(fp)
    39e0:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    39e4:	0001883a 	nop
    39e8:	e037883a 	mov	sp,fp
    39ec:	dfc00117 	ldw	ra,4(sp)
    39f0:	df000017 	ldw	fp,0(sp)
    39f4:	dec00204 	addi	sp,sp,8
    39f8:	f800283a 	ret

000039fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    39fc:	defffd04 	addi	sp,sp,-12
    3a00:	dfc00215 	stw	ra,8(sp)
    3a04:	df000115 	stw	fp,4(sp)
    3a08:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a0c:	e03fff15 	stw	zero,-4(fp)
    3a10:	00000a06 	br	3a3c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3a14:	e0bfff17 	ldw	r2,-4(fp)
    3a18:	10c00524 	muli	r3,r2,20
    3a1c:	00820234 	movhi	r2,2056
    3a20:	10bdeb04 	addi	r2,r2,-2132
    3a24:	1885883a 	add	r2,r3,r2
    3a28:	1009883a 	mov	r4,r2
    3a2c:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a30:	e0bfff17 	ldw	r2,-4(fp)
    3a34:	10800044 	addi	r2,r2,1
    3a38:	e0bfff15 	stw	r2,-4(fp)
    3a3c:	e0bfff17 	ldw	r2,-4(fp)
    3a40:	10800330 	cmpltui	r2,r2,12
    3a44:	103ff31e 	bne	r2,zero,3a14 <__alt_data_end+0xf0003a14>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3a48:	01020234 	movhi	r4,2056
    3a4c:	213e2704 	addi	r4,r4,-1892
    3a50:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3a54:	01020234 	movhi	r4,2056
    3a58:	213e2c04 	addi	r4,r4,-1872
    3a5c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3a60:	01020234 	movhi	r4,2056
    3a64:	213e3104 	addi	r4,r4,-1852
    3a68:	00014040 	call	1404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3a6c:	01020234 	movhi	r4,2056
    3a70:	213e3604 	addi	r4,r4,-1832
    3a74:	00014040 	call	1404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3a78:	00820234 	movhi	r2,2056
    3a7c:	10be2704 	addi	r2,r2,-1892
    3a80:	d0a02815 	stw	r2,-32608(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3a84:	00820234 	movhi	r2,2056
    3a88:	10be2c04 	addi	r2,r2,-1872
    3a8c:	d0a02915 	stw	r2,-32604(gp)
}
    3a90:	0001883a 	nop
    3a94:	e037883a 	mov	sp,fp
    3a98:	dfc00117 	ldw	ra,4(sp)
    3a9c:	df000017 	ldw	fp,0(sp)
    3aa0:	dec00204 	addi	sp,sp,8
    3aa4:	f800283a 	ret

00003aa8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3aa8:	defffc04 	addi	sp,sp,-16
    3aac:	dfc00315 	stw	ra,12(sp)
    3ab0:	df000215 	stw	fp,8(sp)
    3ab4:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3ab8:	00001d06 	br	3b30 <prvCheckTasksWaitingTermination+0x88>
		{
			vTaskSuspendAll();
    3abc:	0002f6c0 	call	2f6c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3ac0:	00820234 	movhi	r2,2056
    3ac4:	10be3604 	addi	r2,r2,-1832
    3ac8:	10800017 	ldw	r2,0(r2)
    3acc:	1005003a 	cmpeq	r2,r2,zero
    3ad0:	10803fcc 	andi	r2,r2,255
    3ad4:	e0bffe15 	stw	r2,-8(fp)
			}
			( void ) xTaskResumeAll();
    3ad8:	0002f980 	call	2f98 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3adc:	e0bffe17 	ldw	r2,-8(fp)
    3ae0:	1000131e 	bne	r2,zero,3b30 <prvCheckTasksWaitingTermination+0x88>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3ae4:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3ae8:	00820234 	movhi	r2,2056
    3aec:	10be3604 	addi	r2,r2,-1832
    3af0:	10800317 	ldw	r2,12(r2)
    3af4:	10800317 	ldw	r2,12(r2)
    3af8:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3afc:	e0bfff17 	ldw	r2,-4(fp)
    3b00:	10800104 	addi	r2,r2,4
    3b04:	1009883a 	mov	r4,r2
    3b08:	00015fc0 	call	15fc <uxListRemove>
					--uxCurrentNumberOfTasks;
    3b0c:	d0a02b17 	ldw	r2,-32596(gp)
    3b10:	10bfffc4 	addi	r2,r2,-1
    3b14:	d0a02b15 	stw	r2,-32596(gp)
					--uxTasksDeleted;
    3b18:	d0a02a17 	ldw	r2,-32600(gp)
    3b1c:	10bfffc4 	addi	r2,r2,-1
    3b20:	d0a02a15 	stw	r2,-32600(gp)
				}
				taskEXIT_CRITICAL();
    3b24:	00040fc0 	call	40fc <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3b28:	e13fff17 	ldw	r4,-4(fp)
    3b2c:	0003d640 	call	3d64 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b30:	d0a02a17 	ldw	r2,-32600(gp)
    3b34:	103fe11e 	bne	r2,zero,3abc <__alt_data_end+0xf0003abc>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3b38:	0001883a 	nop
    3b3c:	e037883a 	mov	sp,fp
    3b40:	dfc00117 	ldw	ra,4(sp)
    3b44:	df000017 	ldw	fp,0(sp)
    3b48:	dec00204 	addi	sp,sp,8
    3b4c:	f800283a 	ret

00003b50 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3b50:	defffd04 	addi	sp,sp,-12
    3b54:	dfc00215 	stw	ra,8(sp)
    3b58:	df000115 	stw	fp,4(sp)
    3b5c:	df000104 	addi	fp,sp,4
    3b60:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3b64:	d0a02717 	ldw	r2,-32612(gp)
    3b68:	e0ffff17 	ldw	r3,-4(fp)
    3b6c:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xTickCount )
    3b70:	d0a02c17 	ldw	r2,-32592(gp)
    3b74:	e0ffff17 	ldw	r3,-4(fp)
    3b78:	1880072e 	bgeu	r3,r2,3b98 <prvAddCurrentTaskToDelayedList+0x48>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b7c:	d0e02917 	ldw	r3,-32604(gp)
    3b80:	d0a02717 	ldw	r2,-32612(gp)
    3b84:	10800104 	addi	r2,r2,4
    3b88:	100b883a 	mov	r5,r2
    3b8c:	1809883a 	mov	r4,r3
    3b90:	00015240 	call	1524 <vListInsert>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3b94:	00000b06 	br	3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b98:	d0e02817 	ldw	r3,-32608(gp)
    3b9c:	d0a02717 	ldw	r2,-32612(gp)
    3ba0:	10800104 	addi	r2,r2,4
    3ba4:	100b883a 	mov	r5,r2
    3ba8:	1809883a 	mov	r4,r3
    3bac:	00015240 	call	1524 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3bb0:	d0a00317 	ldw	r2,-32756(gp)
    3bb4:	e0ffff17 	ldw	r3,-4(fp)
    3bb8:	1880022e 	bgeu	r3,r2,3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3bbc:	e0bfff17 	ldw	r2,-4(fp)
    3bc0:	d0a00315 	stw	r2,-32756(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3bc4:	0001883a 	nop
    3bc8:	e037883a 	mov	sp,fp
    3bcc:	dfc00117 	ldw	ra,4(sp)
    3bd0:	df000017 	ldw	fp,0(sp)
    3bd4:	dec00204 	addi	sp,sp,8
    3bd8:	f800283a 	ret

00003bdc <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3bdc:	defffa04 	addi	sp,sp,-24
    3be0:	dfc00515 	stw	ra,20(sp)
    3be4:	df000415 	stw	fp,16(sp)
    3be8:	df000404 	addi	fp,sp,16
    3bec:	2005883a 	mov	r2,r4
    3bf0:	e17fff15 	stw	r5,-4(fp)
    3bf4:	e0bffe0d 	sth	r2,-8(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3bf8:	e0bfff17 	ldw	r2,-4(fp)
    3bfc:	1000061e 	bne	r2,zero,3c18 <prvAllocateTCBAndStack+0x3c>
    3c00:	e0bffe0b 	ldhu	r2,-8(fp)
    3c04:	1085883a 	add	r2,r2,r2
    3c08:	1085883a 	add	r2,r2,r2
    3c0c:	1009883a 	mov	r4,r2
    3c10:	0000fd00 	call	fd0 <pvPortMalloc>
    3c14:	00000106 	br	3c1c <prvAllocateTCBAndStack+0x40>
    3c18:	e0bfff17 	ldw	r2,-4(fp)
    3c1c:	e0bffd15 	stw	r2,-12(fp)

		if( pxStack != NULL )
    3c20:	e0bffd17 	ldw	r2,-12(fp)
    3c24:	10000c26 	beq	r2,zero,3c58 <prvAllocateTCBAndStack+0x7c>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3c28:	01001404 	movi	r4,80
    3c2c:	0000fd00 	call	fd0 <pvPortMalloc>
    3c30:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3c34:	e0bffc17 	ldw	r2,-16(fp)
    3c38:	10000426 	beq	r2,zero,3c4c <prvAllocateTCBAndStack+0x70>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3c3c:	e0bffc17 	ldw	r2,-16(fp)
    3c40:	e0fffd17 	ldw	r3,-12(fp)
    3c44:	10c00c15 	stw	r3,48(r2)
    3c48:	00000406 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3c4c:	e13ffd17 	ldw	r4,-12(fp)
    3c50:	00011500 	call	1150 <vPortFree>
    3c54:	00000106 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3c58:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3c5c:	e0bffc17 	ldw	r2,-16(fp)
    3c60:	10000926 	beq	r2,zero,3c88 <prvAllocateTCBAndStack+0xac>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3c64:	e0bffc17 	ldw	r2,-16(fp)
    3c68:	10c00c17 	ldw	r3,48(r2)
    3c6c:	e0bffe0b 	ldhu	r2,-8(fp)
    3c70:	1085883a 	add	r2,r2,r2
    3c74:	1085883a 	add	r2,r2,r2
    3c78:	100d883a 	mov	r6,r2
    3c7c:	01402944 	movi	r5,165
    3c80:	1809883a 	mov	r4,r3
    3c84:	00088e80 	call	88e8 <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3c88:	e0bffc17 	ldw	r2,-16(fp)
}
    3c8c:	e037883a 	mov	sp,fp
    3c90:	dfc00117 	ldw	ra,4(sp)
    3c94:	df000017 	ldw	fp,0(sp)
    3c98:	dec00204 	addi	sp,sp,8
    3c9c:	f800283a 	ret

00003ca0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3ca0:	defffd04 	addi	sp,sp,-12
    3ca4:	df000215 	stw	fp,8(sp)
    3ca8:	df000204 	addi	fp,sp,8
    3cac:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3cb0:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cb4:	00000606 	br	3cd0 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3cb8:	e0bfff17 	ldw	r2,-4(fp)
    3cbc:	10800044 	addi	r2,r2,1
    3cc0:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3cc4:	e0bffe17 	ldw	r2,-8(fp)
    3cc8:	10800044 	addi	r2,r2,1
    3ccc:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cd0:	e0bfff17 	ldw	r2,-4(fp)
    3cd4:	10800003 	ldbu	r2,0(r2)
    3cd8:	10803fcc 	andi	r2,r2,255
    3cdc:	10802960 	cmpeqi	r2,r2,165
    3ce0:	103ff51e 	bne	r2,zero,3cb8 <__alt_data_end+0xf0003cb8>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3ce4:	e0bffe17 	ldw	r2,-8(fp)
    3ce8:	1004d0ba 	srli	r2,r2,2
    3cec:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3cf0:	e0bffe17 	ldw	r2,-8(fp)
	}
    3cf4:	e037883a 	mov	sp,fp
    3cf8:	df000017 	ldw	fp,0(sp)
    3cfc:	dec00104 	addi	sp,sp,4
    3d00:	f800283a 	ret

00003d04 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3d04:	defffa04 	addi	sp,sp,-24
    3d08:	dfc00515 	stw	ra,20(sp)
    3d0c:	df000415 	stw	fp,16(sp)
    3d10:	df000404 	addi	fp,sp,16
    3d14:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3d18:	e0bfff17 	ldw	r2,-4(fp)
    3d1c:	1000021e 	bne	r2,zero,3d28 <uxTaskGetStackHighWaterMark+0x24>
    3d20:	d0a02717 	ldw	r2,-32612(gp)
    3d24:	00000106 	br	3d2c <uxTaskGetStackHighWaterMark+0x28>
    3d28:	e0bfff17 	ldw	r2,-4(fp)
    3d2c:	e0bffc15 	stw	r2,-16(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3d30:	e0bffc17 	ldw	r2,-16(fp)
    3d34:	10800c17 	ldw	r2,48(r2)
    3d38:	e0bffd15 	stw	r2,-12(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3d3c:	e13ffd17 	ldw	r4,-12(fp)
    3d40:	0003ca00 	call	3ca0 <prvTaskCheckFreeStackSpace>
    3d44:	10bfffcc 	andi	r2,r2,65535
    3d48:	e0bffe15 	stw	r2,-8(fp)

		return uxReturn;
    3d4c:	e0bffe17 	ldw	r2,-8(fp)
	}
    3d50:	e037883a 	mov	sp,fp
    3d54:	dfc00117 	ldw	ra,4(sp)
    3d58:	df000017 	ldw	fp,0(sp)
    3d5c:	dec00204 	addi	sp,sp,8
    3d60:	f800283a 	ret

00003d64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3d64:	defffd04 	addi	sp,sp,-12
    3d68:	dfc00215 	stw	ra,8(sp)
    3d6c:	df000115 	stw	fp,4(sp)
    3d70:	df000104 	addi	fp,sp,4
    3d74:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3d78:	e0bfff17 	ldw	r2,-4(fp)
    3d7c:	10800c17 	ldw	r2,48(r2)
    3d80:	1009883a 	mov	r4,r2
    3d84:	00011500 	call	1150 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3d88:	e13fff17 	ldw	r4,-4(fp)
    3d8c:	00011500 	call	1150 <vPortFree>
	}
    3d90:	0001883a 	nop
    3d94:	e037883a 	mov	sp,fp
    3d98:	dfc00117 	ldw	ra,4(sp)
    3d9c:	df000017 	ldw	fp,0(sp)
    3da0:	dec00204 	addi	sp,sp,8
    3da4:	f800283a 	ret

00003da8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3da8:	defffe04 	addi	sp,sp,-8
    3dac:	df000115 	stw	fp,4(sp)
    3db0:	df000104 	addi	fp,sp,4
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3db4:	d0a02817 	ldw	r2,-32608(gp)
    3db8:	10800017 	ldw	r2,0(r2)
    3dbc:	1000021e 	bne	r2,zero,3dc8 <prvResetNextTaskUnblockTime+0x20>
    3dc0:	00800044 	movi	r2,1
    3dc4:	00000106 	br	3dcc <prvResetNextTaskUnblockTime+0x24>
    3dc8:	0005883a 	mov	r2,zero
    3dcc:	10803fcc 	andi	r2,r2,255
    3dd0:	10000326 	beq	r2,zero,3de0 <prvResetNextTaskUnblockTime+0x38>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3dd4:	00bfffc4 	movi	r2,-1
    3dd8:	d0a00315 	stw	r2,-32756(gp)
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
    3ddc:	00000706 	br	3dfc <prvResetNextTaskUnblockTime+0x54>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3de0:	d0a02817 	ldw	r2,-32608(gp)
    3de4:	10800317 	ldw	r2,12(r2)
    3de8:	10800317 	ldw	r2,12(r2)
    3dec:	e0bfff15 	stw	r2,-4(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3df0:	e0bfff17 	ldw	r2,-4(fp)
    3df4:	10800117 	ldw	r2,4(r2)
    3df8:	d0a00315 	stw	r2,-32756(gp)
	}
}
    3dfc:	0001883a 	nop
    3e00:	e037883a 	mov	sp,fp
    3e04:	df000017 	ldw	fp,0(sp)
    3e08:	dec00104 	addi	sp,sp,4
    3e0c:	f800283a 	ret

00003e10 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3e10:	defffe04 	addi	sp,sp,-8
    3e14:	df000115 	stw	fp,4(sp)
    3e18:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3e1c:	d0a02717 	ldw	r2,-32612(gp)
    3e20:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3e24:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e28:	e037883a 	mov	sp,fp
    3e2c:	df000017 	ldw	fp,0(sp)
    3e30:	dec00104 	addi	sp,sp,4
    3e34:	f800283a 	ret

00003e38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3e38:	defffe04 	addi	sp,sp,-8
    3e3c:	df000115 	stw	fp,4(sp)
    3e40:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3e44:	d0a02e17 	ldw	r2,-32584(gp)
    3e48:	1000031e 	bne	r2,zero,3e58 <xTaskGetSchedulerState+0x20>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3e4c:	00800044 	movi	r2,1
    3e50:	e0bfff15 	stw	r2,-4(fp)
    3e54:	00000606 	br	3e70 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3e58:	d0a03317 	ldw	r2,-32564(gp)
    3e5c:	1000031e 	bne	r2,zero,3e6c <xTaskGetSchedulerState+0x34>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3e60:	00800084 	movi	r2,2
    3e64:	e0bfff15 	stw	r2,-4(fp)
    3e68:	00000106 	br	3e70 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3e6c:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3e70:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e74:	e037883a 	mov	sp,fp
    3e78:	df000017 	ldw	fp,0(sp)
    3e7c:	dec00104 	addi	sp,sp,4
    3e80:	f800283a 	ret

00003e84 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3e84:	defffc04 	addi	sp,sp,-16
    3e88:	dfc00315 	stw	ra,12(sp)
    3e8c:	df000215 	stw	fp,8(sp)
    3e90:	df000204 	addi	fp,sp,8
    3e94:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3e98:	e0bfff17 	ldw	r2,-4(fp)
    3e9c:	e0bffe15 	stw	r2,-8(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3ea0:	e0bfff17 	ldw	r2,-4(fp)
    3ea4:	10003b26 	beq	r2,zero,3f94 <vTaskPriorityInherit+0x110>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3ea8:	e0bffe17 	ldw	r2,-8(fp)
    3eac:	10c00b17 	ldw	r3,44(r2)
    3eb0:	d0a02717 	ldw	r2,-32612(gp)
    3eb4:	10800b17 	ldw	r2,44(r2)
    3eb8:	1880362e 	bgeu	r3,r2,3f94 <vTaskPriorityInherit+0x110>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3ebc:	e0bffe17 	ldw	r2,-8(fp)
    3ec0:	10800617 	ldw	r2,24(r2)
    3ec4:	10000616 	blt	r2,zero,3ee0 <vTaskPriorityInherit+0x5c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3ec8:	d0a02717 	ldw	r2,-32612(gp)
    3ecc:	10800b17 	ldw	r2,44(r2)
    3ed0:	00c00304 	movi	r3,12
    3ed4:	1887c83a 	sub	r3,r3,r2
    3ed8:	e0bffe17 	ldw	r2,-8(fp)
    3edc:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3ee0:	e0bffe17 	ldw	r2,-8(fp)
    3ee4:	10c00517 	ldw	r3,20(r2)
    3ee8:	e0bffe17 	ldw	r2,-8(fp)
    3eec:	10800b17 	ldw	r2,44(r2)
    3ef0:	11000524 	muli	r4,r2,20
    3ef4:	00820234 	movhi	r2,2056
    3ef8:	10bdeb04 	addi	r2,r2,-2132
    3efc:	2085883a 	add	r2,r4,r2
    3f00:	1880021e 	bne	r3,r2,3f0c <vTaskPriorityInherit+0x88>
    3f04:	00800044 	movi	r2,1
    3f08:	00000106 	br	3f10 <vTaskPriorityInherit+0x8c>
    3f0c:	0005883a 	mov	r2,zero
    3f10:	10803fcc 	andi	r2,r2,255
    3f14:	10001b26 	beq	r2,zero,3f84 <vTaskPriorityInherit+0x100>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3f18:	e0bffe17 	ldw	r2,-8(fp)
    3f1c:	10800104 	addi	r2,r2,4
    3f20:	1009883a 	mov	r4,r2
    3f24:	00015fc0 	call	15fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f28:	d0a02717 	ldw	r2,-32612(gp)
    3f2c:	10c00b17 	ldw	r3,44(r2)
    3f30:	e0bffe17 	ldw	r2,-8(fp)
    3f34:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    3f38:	e0bffe17 	ldw	r2,-8(fp)
    3f3c:	10800b17 	ldw	r2,44(r2)
    3f40:	d0e02d17 	ldw	r3,-32588(gp)
    3f44:	1880032e 	bgeu	r3,r2,3f54 <vTaskPriorityInherit+0xd0>
    3f48:	e0bffe17 	ldw	r2,-8(fp)
    3f4c:	10800b17 	ldw	r2,44(r2)
    3f50:	d0a02d15 	stw	r2,-32588(gp)
    3f54:	e0bffe17 	ldw	r2,-8(fp)
    3f58:	10800b17 	ldw	r2,44(r2)
    3f5c:	10c00524 	muli	r3,r2,20
    3f60:	00820234 	movhi	r2,2056
    3f64:	10bdeb04 	addi	r2,r2,-2132
    3f68:	1887883a 	add	r3,r3,r2
    3f6c:	e0bffe17 	ldw	r2,-8(fp)
    3f70:	10800104 	addi	r2,r2,4
    3f74:	100b883a 	mov	r5,r2
    3f78:	1809883a 	mov	r4,r3
    3f7c:	00014980 	call	1498 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f80:	00000406 	br	3f94 <vTaskPriorityInherit+0x110>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f84:	d0a02717 	ldw	r2,-32612(gp)
    3f88:	10c00b17 	ldw	r3,44(r2)
    3f8c:	e0bffe17 	ldw	r2,-8(fp)
    3f90:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f94:	0001883a 	nop
    3f98:	e037883a 	mov	sp,fp
    3f9c:	dfc00117 	ldw	ra,4(sp)
    3fa0:	df000017 	ldw	fp,0(sp)
    3fa4:	dec00204 	addi	sp,sp,8
    3fa8:	f800283a 	ret

00003fac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    3fac:	defffb04 	addi	sp,sp,-20
    3fb0:	dfc00415 	stw	ra,16(sp)
    3fb4:	df000315 	stw	fp,12(sp)
    3fb8:	df000304 	addi	fp,sp,12
    3fbc:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3fc0:	e0bfff17 	ldw	r2,-4(fp)
    3fc4:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    3fc8:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    3fcc:	e0bfff17 	ldw	r2,-4(fp)
    3fd0:	10002f26 	beq	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    3fd4:	e0bffe17 	ldw	r2,-8(fp)
    3fd8:	10801117 	ldw	r2,68(r2)
    3fdc:	10ffffc4 	addi	r3,r2,-1
    3fe0:	e0bffe17 	ldw	r2,-8(fp)
    3fe4:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    3fe8:	e0bffe17 	ldw	r2,-8(fp)
    3fec:	10c00b17 	ldw	r3,44(r2)
    3ff0:	e0bffe17 	ldw	r2,-8(fp)
    3ff4:	10801017 	ldw	r2,64(r2)
    3ff8:	18802526 	beq	r3,r2,4090 <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    3ffc:	e0bffe17 	ldw	r2,-8(fp)
    4000:	10801117 	ldw	r2,68(r2)
    4004:	1000221e 	bne	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4008:	e0bffe17 	ldw	r2,-8(fp)
    400c:	10800104 	addi	r2,r2,4
    4010:	1009883a 	mov	r4,r2
    4014:	00015fc0 	call	15fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    4018:	e0bffe17 	ldw	r2,-8(fp)
    401c:	10c01017 	ldw	r3,64(r2)
    4020:	e0bffe17 	ldw	r2,-8(fp)
    4024:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4028:	e0bffe17 	ldw	r2,-8(fp)
    402c:	10800b17 	ldw	r2,44(r2)
    4030:	00c00304 	movi	r3,12
    4034:	1887c83a 	sub	r3,r3,r2
    4038:	e0bffe17 	ldw	r2,-8(fp)
    403c:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    4040:	e0bffe17 	ldw	r2,-8(fp)
    4044:	10800b17 	ldw	r2,44(r2)
    4048:	d0e02d17 	ldw	r3,-32588(gp)
    404c:	1880032e 	bgeu	r3,r2,405c <xTaskPriorityDisinherit+0xb0>
    4050:	e0bffe17 	ldw	r2,-8(fp)
    4054:	10800b17 	ldw	r2,44(r2)
    4058:	d0a02d15 	stw	r2,-32588(gp)
    405c:	e0bffe17 	ldw	r2,-8(fp)
    4060:	10800b17 	ldw	r2,44(r2)
    4064:	10c00524 	muli	r3,r2,20
    4068:	00820234 	movhi	r2,2056
    406c:	10bdeb04 	addi	r2,r2,-2132
    4070:	1887883a 	add	r3,r3,r2
    4074:	e0bffe17 	ldw	r2,-8(fp)
    4078:	10800104 	addi	r2,r2,4
    407c:	100b883a 	mov	r5,r2
    4080:	1809883a 	mov	r4,r3
    4084:	00014980 	call	1498 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    4088:	00800044 	movi	r2,1
    408c:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    4090:	e0bffd17 	ldw	r2,-12(fp)
	}
    4094:	e037883a 	mov	sp,fp
    4098:	dfc00117 	ldw	ra,4(sp)
    409c:	df000017 	ldw	fp,0(sp)
    40a0:	dec00204 	addi	sp,sp,8
    40a4:	f800283a 	ret

000040a8 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    40a8:	defffe04 	addi	sp,sp,-8
    40ac:	df000115 	stw	fp,4(sp)
    40b0:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    40b4:	0005303a 	rdctl	r2,status
    40b8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    40bc:	e0ffff17 	ldw	r3,-4(fp)
    40c0:	00bfff84 	movi	r2,-2
    40c4:	1884703a 	and	r2,r3,r2
    40c8:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    40cc:	d0a02e17 	ldw	r2,-32584(gp)
    40d0:	10000526 	beq	r2,zero,40e8 <vTaskEnterCritical+0x40>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    40d4:	d0a02717 	ldw	r2,-32612(gp)
    40d8:	10c00f17 	ldw	r3,60(r2)
    40dc:	18c00044 	addi	r3,r3,1
    40e0:	10c00f15 	stw	r3,60(r2)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    40e4:	d0a02717 	ldw	r2,-32612(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    40e8:	0001883a 	nop
    40ec:	e037883a 	mov	sp,fp
    40f0:	df000017 	ldw	fp,0(sp)
    40f4:	dec00104 	addi	sp,sp,4
    40f8:	f800283a 	ret

000040fc <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    40fc:	defffe04 	addi	sp,sp,-8
    4100:	df000115 	stw	fp,4(sp)
    4104:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    4108:	d0a02e17 	ldw	r2,-32584(gp)
    410c:	10000e26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4110:	d0a02717 	ldw	r2,-32612(gp)
    4114:	10800f17 	ldw	r2,60(r2)
    4118:	10000b26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    411c:	d0a02717 	ldw	r2,-32612(gp)
    4120:	10c00f17 	ldw	r3,60(r2)
    4124:	18ffffc4 	addi	r3,r3,-1
    4128:	10c00f15 	stw	r3,60(r2)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    412c:	d0a02717 	ldw	r2,-32612(gp)
    4130:	10800f17 	ldw	r2,60(r2)
    4134:	1000041e 	bne	r2,zero,4148 <vTaskExitCritical+0x4c>
    4138:	00800044 	movi	r2,1
    413c:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4140:	e0bfff17 	ldw	r2,-4(fp)
    4144:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4148:	0001883a 	nop
    414c:	e037883a 	mov	sp,fp
    4150:	df000017 	ldw	fp,0(sp)
    4154:	dec00104 	addi	sp,sp,4
    4158:	f800283a 	ret

0000415c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    415c:	defffe04 	addi	sp,sp,-8
    4160:	df000115 	stw	fp,4(sp)
    4164:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    4168:	d0a02717 	ldw	r2,-32612(gp)
    416c:	10800617 	ldw	r2,24(r2)
    4170:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4174:	d0a02717 	ldw	r2,-32612(gp)
    4178:	d0e02717 	ldw	r3,-32612(gp)
    417c:	18c00b17 	ldw	r3,44(r3)
    4180:	01000304 	movi	r4,12
    4184:	20c7c83a 	sub	r3,r4,r3
    4188:	10c00615 	stw	r3,24(r2)

	return uxReturn;
    418c:	e0bfff17 	ldw	r2,-4(fp)
}
    4190:	e037883a 	mov	sp,fp
    4194:	df000017 	ldw	fp,0(sp)
    4198:	dec00104 	addi	sp,sp,4
    419c:	f800283a 	ret

000041a0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    41a0:	deffff04 	addi	sp,sp,-4
    41a4:	df000015 	stw	fp,0(sp)
    41a8:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    41ac:	d0a02717 	ldw	r2,-32612(gp)
    41b0:	10000426 	beq	r2,zero,41c4 <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    41b4:	d0a02717 	ldw	r2,-32612(gp)
    41b8:	10c01117 	ldw	r3,68(r2)
    41bc:	18c00044 	addi	r3,r3,1
    41c0:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    41c4:	d0a02717 	ldw	r2,-32612(gp)
	}
    41c8:	e037883a 	mov	sp,fp
    41cc:	df000017 	ldw	fp,0(sp)
    41d0:	dec00104 	addi	sp,sp,4
    41d4:	f800283a 	ret

000041d8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    41d8:	defffa04 	addi	sp,sp,-24
    41dc:	dfc00515 	stw	ra,20(sp)
    41e0:	df000415 	stw	fp,16(sp)
    41e4:	df000404 	addi	fp,sp,16
    41e8:	e13ffe15 	stw	r4,-8(fp)
    41ec:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    41f0:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    41f4:	d0a02717 	ldw	r2,-32612(gp)
    41f8:	10801217 	ldw	r2,72(r2)
    41fc:	1000101e 	bne	r2,zero,4240 <ulTaskNotifyTake+0x68>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    4200:	d0a02717 	ldw	r2,-32612(gp)
    4204:	00c00044 	movi	r3,1
    4208:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    420c:	e0bfff17 	ldw	r2,-4(fp)
    4210:	10000b26 	beq	r2,zero,4240 <ulTaskNotifyTake+0x68>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4214:	d0a02717 	ldw	r2,-32612(gp)
    4218:	10800104 	addi	r2,r2,4
    421c:	1009883a 	mov	r4,r2
    4220:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4224:	d0e02c17 	ldw	r3,-32592(gp)
    4228:	e0bfff17 	ldw	r2,-4(fp)
    422c:	1885883a 	add	r2,r3,r2
    4230:	e0bffc15 	stw	r2,-16(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4234:	e13ffc17 	ldw	r4,-16(fp)
    4238:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    423c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4240:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4244:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    4248:	d0a02717 	ldw	r2,-32612(gp)
    424c:	10801217 	ldw	r2,72(r2)
    4250:	e0bffd15 	stw	r2,-12(fp)

			if( ulReturn != 0UL )
    4254:	e0bffd17 	ldw	r2,-12(fp)
    4258:	10000926 	beq	r2,zero,4280 <ulTaskNotifyTake+0xa8>
			{
				if( xClearCountOnExit != pdFALSE )
    425c:	e0bffe17 	ldw	r2,-8(fp)
    4260:	10000326 	beq	r2,zero,4270 <ulTaskNotifyTake+0x98>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    4264:	d0a02717 	ldw	r2,-32612(gp)
    4268:	10001215 	stw	zero,72(r2)
    426c:	00000406 	br	4280 <ulTaskNotifyTake+0xa8>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    4270:	d0a02717 	ldw	r2,-32612(gp)
    4274:	10c01217 	ldw	r3,72(r2)
    4278:	18ffffc4 	addi	r3,r3,-1
    427c:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4280:	d0a02717 	ldw	r2,-32612(gp)
    4284:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4288:	00040fc0 	call	40fc <vTaskExitCritical>

		return ulReturn;
    428c:	e0bffd17 	ldw	r2,-12(fp)
	}
    4290:	e037883a 	mov	sp,fp
    4294:	dfc00117 	ldw	ra,4(sp)
    4298:	df000017 	ldw	fp,0(sp)
    429c:	dec00204 	addi	sp,sp,8
    42a0:	f800283a 	ret

000042a4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    42a4:	defff804 	addi	sp,sp,-32
    42a8:	dfc00715 	stw	ra,28(sp)
    42ac:	df000615 	stw	fp,24(sp)
    42b0:	df000604 	addi	fp,sp,24
    42b4:	e13ffc15 	stw	r4,-16(fp)
    42b8:	e17ffd15 	stw	r5,-12(fp)
    42bc:	e1bffe15 	stw	r6,-8(fp)
    42c0:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    42c4:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    42c8:	d0a02717 	ldw	r2,-32612(gp)
    42cc:	10801317 	ldw	r2,76(r2)
    42d0:	108000a0 	cmpeqi	r2,r2,2
    42d4:	1000161e 	bne	r2,zero,4330 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    42d8:	d0a02717 	ldw	r2,-32612(gp)
    42dc:	11001217 	ldw	r4,72(r2)
    42e0:	e0fffc17 	ldw	r3,-16(fp)
    42e4:	00c6303a 	nor	r3,zero,r3
    42e8:	20c6703a 	and	r3,r4,r3
    42ec:	10c01215 	stw	r3,72(r2)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    42f0:	d0a02717 	ldw	r2,-32612(gp)
    42f4:	00c00044 	movi	r3,1
    42f8:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    42fc:	e0bfff17 	ldw	r2,-4(fp)
    4300:	10000b26 	beq	r2,zero,4330 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4304:	d0a02717 	ldw	r2,-32612(gp)
    4308:	10800104 	addi	r2,r2,4
    430c:	1009883a 	mov	r4,r2
    4310:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4314:	d0e02c17 	ldw	r3,-32592(gp)
    4318:	e0bfff17 	ldw	r2,-4(fp)
    431c:	1885883a 	add	r2,r3,r2
    4320:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4324:	e13ffb17 	ldw	r4,-20(fp)
    4328:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    432c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4330:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4334:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    4338:	e0bffe17 	ldw	r2,-8(fp)
    433c:	10000426 	beq	r2,zero,4350 <xTaskNotifyWait+0xac>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    4340:	d0a02717 	ldw	r2,-32612(gp)
    4344:	10c01217 	ldw	r3,72(r2)
    4348:	e0bffe17 	ldw	r2,-8(fp)
    434c:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    4350:	d0a02717 	ldw	r2,-32612(gp)
    4354:	10801317 	ldw	r2,76(r2)
    4358:	10800058 	cmpnei	r2,r2,1
    435c:	1000021e 	bne	r2,zero,4368 <xTaskNotifyWait+0xc4>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    4360:	e03ffa15 	stw	zero,-24(fp)
    4364:	00000806 	br	4388 <xTaskNotifyWait+0xe4>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    4368:	d0a02717 	ldw	r2,-32612(gp)
    436c:	11001217 	ldw	r4,72(r2)
    4370:	e0fffd17 	ldw	r3,-12(fp)
    4374:	00c6303a 	nor	r3,zero,r3
    4378:	20c6703a 	and	r3,r4,r3
    437c:	10c01215 	stw	r3,72(r2)
				xReturn = pdTRUE;
    4380:	00800044 	movi	r2,1
    4384:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4388:	d0a02717 	ldw	r2,-32612(gp)
    438c:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4390:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    4394:	e0bffa17 	ldw	r2,-24(fp)
	}
    4398:	e037883a 	mov	sp,fp
    439c:	dfc00117 	ldw	ra,4(sp)
    43a0:	df000017 	ldw	fp,0(sp)
    43a4:	dec00204 	addi	sp,sp,8
    43a8:	f800283a 	ret

000043ac <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    43ac:	defff804 	addi	sp,sp,-32
    43b0:	dfc00715 	stw	ra,28(sp)
    43b4:	df000615 	stw	fp,24(sp)
    43b8:	df000604 	addi	fp,sp,24
    43bc:	e13ffd15 	stw	r4,-12(fp)
    43c0:	e17ffe15 	stw	r5,-8(fp)
    43c4:	e1bfff15 	stw	r6,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    43c8:	00800044 	movi	r2,1
    43cc:	e0bffa15 	stw	r2,-24(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    43d0:	e0bffd17 	ldw	r2,-12(fp)
    43d4:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    43d8:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    43dc:	e0bffb17 	ldw	r2,-20(fp)
    43e0:	10801317 	ldw	r2,76(r2)
    43e4:	e0bffc15 	stw	r2,-16(fp)

			pxTCB->eNotifyState = eNotified;
    43e8:	e0bffb17 	ldw	r2,-20(fp)
    43ec:	00c00084 	movi	r3,2
    43f0:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    43f4:	e0bfff17 	ldw	r2,-4(fp)
    43f8:	10800168 	cmpgeui	r2,r2,5
    43fc:	1000271e 	bne	r2,zero,449c <xTaskNotify+0xf0>
    4400:	e0bfff17 	ldw	r2,-4(fp)
    4404:	100690ba 	slli	r3,r2,2
    4408:	00800034 	movhi	r2,0
    440c:	10910704 	addi	r2,r2,17436
    4410:	1885883a 	add	r2,r3,r2
    4414:	10800017 	ldw	r2,0(r2)
    4418:	1000683a 	jmp	r2
    441c:	00004498 	cmpnei	zero,zero,274
    4420:	00004430 	cmpltui	zero,zero,272
    4424:	0000444c 	andi	zero,zero,273
    4428:	00004464 	muli	zero,zero,273
    442c:	00004474 	movhi	zero,273
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4430:	e0bffb17 	ldw	r2,-20(fp)
    4434:	10c01217 	ldw	r3,72(r2)
    4438:	e0bffe17 	ldw	r2,-8(fp)
    443c:	1886b03a 	or	r3,r3,r2
    4440:	e0bffb17 	ldw	r2,-20(fp)
    4444:	10c01215 	stw	r3,72(r2)
					break;
    4448:	00001406 	br	449c <xTaskNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    444c:	e0bffb17 	ldw	r2,-20(fp)
    4450:	10801217 	ldw	r2,72(r2)
    4454:	10c00044 	addi	r3,r2,1
    4458:	e0bffb17 	ldw	r2,-20(fp)
    445c:	10c01215 	stw	r3,72(r2)
					break;
    4460:	00000e06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    4464:	e0bffb17 	ldw	r2,-20(fp)
    4468:	e0fffe17 	ldw	r3,-8(fp)
    446c:	10c01215 	stw	r3,72(r2)
					break;
    4470:	00000a06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4474:	e0bffc17 	ldw	r2,-16(fp)
    4478:	108000a0 	cmpeqi	r2,r2,2
    447c:	1000041e 	bne	r2,zero,4490 <xTaskNotify+0xe4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4480:	e0bffb17 	ldw	r2,-20(fp)
    4484:	e0fffe17 	ldw	r3,-8(fp)
    4488:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    448c:	00000306 	br	449c <xTaskNotify+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4490:	e03ffa15 	stw	zero,-24(fp)
					}
					break;
    4494:	00000106 	br	449c <xTaskNotify+0xf0>

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
    4498:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    449c:	e0bffc17 	ldw	r2,-16(fp)
    44a0:	10800058 	cmpnei	r2,r2,1
    44a4:	10001c1e 	bne	r2,zero,4518 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    44a8:	e0bffb17 	ldw	r2,-20(fp)
    44ac:	10800104 	addi	r2,r2,4
    44b0:	1009883a 	mov	r4,r2
    44b4:	00015fc0 	call	15fc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    44b8:	e0bffb17 	ldw	r2,-20(fp)
    44bc:	10800b17 	ldw	r2,44(r2)
    44c0:	d0e02d17 	ldw	r3,-32588(gp)
    44c4:	1880032e 	bgeu	r3,r2,44d4 <xTaskNotify+0x128>
    44c8:	e0bffb17 	ldw	r2,-20(fp)
    44cc:	10800b17 	ldw	r2,44(r2)
    44d0:	d0a02d15 	stw	r2,-32588(gp)
    44d4:	e0bffb17 	ldw	r2,-20(fp)
    44d8:	10800b17 	ldw	r2,44(r2)
    44dc:	10c00524 	muli	r3,r2,20
    44e0:	00820234 	movhi	r2,2056
    44e4:	10bdeb04 	addi	r2,r2,-2132
    44e8:	1887883a 	add	r3,r3,r2
    44ec:	e0bffb17 	ldw	r2,-20(fp)
    44f0:	10800104 	addi	r2,r2,4
    44f4:	100b883a 	mov	r5,r2
    44f8:	1809883a 	mov	r4,r3
    44fc:	00014980 	call	1498 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4500:	e0bffb17 	ldw	r2,-20(fp)
    4504:	10800b17 	ldw	r2,44(r2)
    4508:	d0e02717 	ldw	r3,-32612(gp)
    450c:	18c00b17 	ldw	r3,44(r3)
    4510:	1880012e 	bgeu	r3,r2,4518 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    4514:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4518:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    451c:	e0bffa17 	ldw	r2,-24(fp)
	}
    4520:	e037883a 	mov	sp,fp
    4524:	dfc00117 	ldw	ra,4(sp)
    4528:	df000017 	ldw	fp,0(sp)
    452c:	dec00204 	addi	sp,sp,8
    4530:	f800283a 	ret

00004534 <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    4534:	defff604 	addi	sp,sp,-40
    4538:	dfc00915 	stw	ra,36(sp)
    453c:	df000815 	stw	fp,32(sp)
    4540:	df000804 	addi	fp,sp,32
    4544:	e13ffc15 	stw	r4,-16(fp)
    4548:	e17ffd15 	stw	r5,-12(fp)
    454c:	e1bffe15 	stw	r6,-8(fp)
    4550:	e1ffff15 	stw	r7,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4554:	00800044 	movi	r2,1
    4558:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    455c:	e0bffc17 	ldw	r2,-16(fp)
    4560:	e0bff915 	stw	r2,-28(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4564:	e03ffa15 	stw	zero,-24(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4568:	e0bff917 	ldw	r2,-28(fp)
    456c:	10801317 	ldw	r2,76(r2)
    4570:	e0bffb15 	stw	r2,-20(fp)

			pxTCB->eNotifyState = eNotified;
    4574:	e0bff917 	ldw	r2,-28(fp)
    4578:	00c00084 	movi	r3,2
    457c:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    4580:	e0bffe17 	ldw	r2,-8(fp)
    4584:	10800168 	cmpgeui	r2,r2,5
    4588:	1000271e 	bne	r2,zero,4628 <xTaskNotifyFromISR+0xf4>
    458c:	e0bffe17 	ldw	r2,-8(fp)
    4590:	100690ba 	slli	r3,r2,2
    4594:	00800034 	movhi	r2,0
    4598:	10916a04 	addi	r2,r2,17832
    459c:	1885883a 	add	r2,r3,r2
    45a0:	10800017 	ldw	r2,0(r2)
    45a4:	1000683a 	jmp	r2
    45a8:	00004624 	muli	zero,zero,280
    45ac:	000045bc 	xorhi	zero,zero,278
    45b0:	000045d8 	cmpnei	zero,zero,279
    45b4:	000045f0 	cmpltui	zero,zero,279
    45b8:	00004600 	call	460 <vCoRoutineAddToDelayedList+0x80>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    45bc:	e0bff917 	ldw	r2,-28(fp)
    45c0:	10c01217 	ldw	r3,72(r2)
    45c4:	e0bffd17 	ldw	r2,-12(fp)
    45c8:	1886b03a 	or	r3,r3,r2
    45cc:	e0bff917 	ldw	r2,-28(fp)
    45d0:	10c01215 	stw	r3,72(r2)
					break;
    45d4:	00001406 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    45d8:	e0bff917 	ldw	r2,-28(fp)
    45dc:	10801217 	ldw	r2,72(r2)
    45e0:	10c00044 	addi	r3,r2,1
    45e4:	e0bff917 	ldw	r2,-28(fp)
    45e8:	10c01215 	stw	r3,72(r2)
					break;
    45ec:	00000e06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    45f0:	e0bff917 	ldw	r2,-28(fp)
    45f4:	e0fffd17 	ldw	r3,-12(fp)
    45f8:	10c01215 	stw	r3,72(r2)
					break;
    45fc:	00000a06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4600:	e0bffb17 	ldw	r2,-20(fp)
    4604:	108000a0 	cmpeqi	r2,r2,2
    4608:	1000041e 	bne	r2,zero,461c <xTaskNotifyFromISR+0xe8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    460c:	e0bff917 	ldw	r2,-28(fp)
    4610:	e0fffd17 	ldw	r3,-12(fp)
    4614:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    4618:	00000306 	br	4628 <xTaskNotifyFromISR+0xf4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    461c:	e03ff815 	stw	zero,-32(fp)
					}
					break;
    4620:	00000106 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
    4624:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4628:	e0bffb17 	ldw	r2,-20(fp)
    462c:	10800058 	cmpnei	r2,r2,1
    4630:	1000291e 	bne	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    4634:	d0a03317 	ldw	r2,-32564(gp)
    4638:	1000171e 	bne	r2,zero,4698 <xTaskNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    463c:	e0bff917 	ldw	r2,-28(fp)
    4640:	10800104 	addi	r2,r2,4
    4644:	1009883a 	mov	r4,r2
    4648:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    464c:	e0bff917 	ldw	r2,-28(fp)
    4650:	10800b17 	ldw	r2,44(r2)
    4654:	d0e02d17 	ldw	r3,-32588(gp)
    4658:	1880032e 	bgeu	r3,r2,4668 <xTaskNotifyFromISR+0x134>
    465c:	e0bff917 	ldw	r2,-28(fp)
    4660:	10800b17 	ldw	r2,44(r2)
    4664:	d0a02d15 	stw	r2,-32588(gp)
    4668:	e0bff917 	ldw	r2,-28(fp)
    466c:	10800b17 	ldw	r2,44(r2)
    4670:	10c00524 	muli	r3,r2,20
    4674:	00820234 	movhi	r2,2056
    4678:	10bdeb04 	addi	r2,r2,-2132
    467c:	1887883a 	add	r3,r3,r2
    4680:	e0bff917 	ldw	r2,-28(fp)
    4684:	10800104 	addi	r2,r2,4
    4688:	100b883a 	mov	r5,r2
    468c:	1809883a 	mov	r4,r3
    4690:	00014980 	call	1498 <vListInsertEnd>
    4694:	00000606 	br	46b0 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4698:	e0bff917 	ldw	r2,-28(fp)
    469c:	10800604 	addi	r2,r2,24
    46a0:	100b883a 	mov	r5,r2
    46a4:	01020234 	movhi	r4,2056
    46a8:	213e3104 	addi	r4,r4,-1852
    46ac:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    46b0:	e0bff917 	ldw	r2,-28(fp)
    46b4:	10800b17 	ldw	r2,44(r2)
    46b8:	d0e02717 	ldw	r3,-32612(gp)
    46bc:	18c00b17 	ldw	r3,44(r3)
    46c0:	1880052e 	bgeu	r3,r2,46d8 <xTaskNotifyFromISR+0x1a4>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    46c4:	e0bfff17 	ldw	r2,-4(fp)
    46c8:	10000326 	beq	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    46cc:	e0bfff17 	ldw	r2,-4(fp)
    46d0:	00c00044 	movi	r3,1
    46d4:	10c00015 	stw	r3,0(r2)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    46d8:	e0bff817 	ldw	r2,-32(fp)
	}
    46dc:	e037883a 	mov	sp,fp
    46e0:	dfc00117 	ldw	ra,4(sp)
    46e4:	df000017 	ldw	fp,0(sp)
    46e8:	dec00204 	addi	sp,sp,8
    46ec:	f800283a 	ret

000046f0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    46f0:	defff904 	addi	sp,sp,-28
    46f4:	dfc00615 	stw	ra,24(sp)
    46f8:	df000515 	stw	fp,20(sp)
    46fc:	df000504 	addi	fp,sp,20
    4700:	e13ffe15 	stw	r4,-8(fp)
    4704:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    4708:	e0bffe17 	ldw	r2,-8(fp)
    470c:	e0bffb15 	stw	r2,-20(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4710:	e03ffc15 	stw	zero,-16(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4714:	e0bffb17 	ldw	r2,-20(fp)
    4718:	10801317 	ldw	r2,76(r2)
    471c:	e0bffd15 	stw	r2,-12(fp)
			pxTCB->eNotifyState = eNotified;
    4720:	e0bffb17 	ldw	r2,-20(fp)
    4724:	00c00084 	movi	r3,2
    4728:	10c01315 	stw	r3,76(r2)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    472c:	e0bffb17 	ldw	r2,-20(fp)
    4730:	10801217 	ldw	r2,72(r2)
    4734:	10c00044 	addi	r3,r2,1
    4738:	e0bffb17 	ldw	r2,-20(fp)
    473c:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4740:	e0bffd17 	ldw	r2,-12(fp)
    4744:	10800058 	cmpnei	r2,r2,1
    4748:	1000291e 	bne	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    474c:	d0a03317 	ldw	r2,-32564(gp)
    4750:	1000171e 	bne	r2,zero,47b0 <vTaskNotifyGiveFromISR+0xc0>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4754:	e0bffb17 	ldw	r2,-20(fp)
    4758:	10800104 	addi	r2,r2,4
    475c:	1009883a 	mov	r4,r2
    4760:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    4764:	e0bffb17 	ldw	r2,-20(fp)
    4768:	10800b17 	ldw	r2,44(r2)
    476c:	d0e02d17 	ldw	r3,-32588(gp)
    4770:	1880032e 	bgeu	r3,r2,4780 <vTaskNotifyGiveFromISR+0x90>
    4774:	e0bffb17 	ldw	r2,-20(fp)
    4778:	10800b17 	ldw	r2,44(r2)
    477c:	d0a02d15 	stw	r2,-32588(gp)
    4780:	e0bffb17 	ldw	r2,-20(fp)
    4784:	10800b17 	ldw	r2,44(r2)
    4788:	10c00524 	muli	r3,r2,20
    478c:	00820234 	movhi	r2,2056
    4790:	10bdeb04 	addi	r2,r2,-2132
    4794:	1887883a 	add	r3,r3,r2
    4798:	e0bffb17 	ldw	r2,-20(fp)
    479c:	10800104 	addi	r2,r2,4
    47a0:	100b883a 	mov	r5,r2
    47a4:	1809883a 	mov	r4,r3
    47a8:	00014980 	call	1498 <vListInsertEnd>
    47ac:	00000606 	br	47c8 <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    47b0:	e0bffb17 	ldw	r2,-20(fp)
    47b4:	10800604 	addi	r2,r2,24
    47b8:	100b883a 	mov	r5,r2
    47bc:	01020234 	movhi	r4,2056
    47c0:	213e3104 	addi	r4,r4,-1852
    47c4:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    47c8:	e0bffb17 	ldw	r2,-20(fp)
    47cc:	10800b17 	ldw	r2,44(r2)
    47d0:	d0e02717 	ldw	r3,-32612(gp)
    47d4:	18c00b17 	ldw	r3,44(r3)
    47d8:	1880052e 	bgeu	r3,r2,47f0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    47dc:	e0bfff17 	ldw	r2,-4(fp)
    47e0:	10000326 	beq	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    47e4:	e0bfff17 	ldw	r2,-4(fp)
    47e8:	00c00044 	movi	r3,1
    47ec:	10c00015 	stw	r3,0(r2)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    47f0:	0001883a 	nop
    47f4:	e037883a 	mov	sp,fp
    47f8:	dfc00117 	ldw	ra,4(sp)
    47fc:	df000017 	ldw	fp,0(sp)
    4800:	dec00204 	addi	sp,sp,8
    4804:	f800283a 	ret

00004808 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    4808:	defff904 	addi	sp,sp,-28
    480c:	dfc00615 	stw	ra,24(sp)
    4810:	df000515 	stw	fp,20(sp)
    4814:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    4818:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    481c:	00050080 	call	5008 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    4820:	d0a03617 	ldw	r2,-32552(gp)
    4824:	10000d26 	beq	r2,zero,485c <xTimerCreateTimerTask+0x54>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    4828:	d8000315 	stw	zero,12(sp)
    482c:	d8000215 	stw	zero,8(sp)
    4830:	d8000115 	stw	zero,4(sp)
    4834:	008000c4 	movi	r2,3
    4838:	d8800015 	stw	r2,0(sp)
    483c:	000f883a 	mov	r7,zero
    4840:	01820004 	movi	r6,2048
    4844:	01420034 	movhi	r5,2048
    4848:	29401404 	addi	r5,r5,80
    484c:	01000034 	movhi	r4,0
    4850:	2112b904 	addi	r4,r4,19172
    4854:	0002b780 	call	2b78 <xTaskGenericCreate>
    4858:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    485c:	e0bfff17 	ldw	r2,-4(fp)
}
    4860:	e037883a 	mov	sp,fp
    4864:	dfc00117 	ldw	ra,4(sp)
    4868:	df000017 	ldw	fp,0(sp)
    486c:	dec00204 	addi	sp,sp,8
    4870:	f800283a 	ret

00004874 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    4874:	defff904 	addi	sp,sp,-28
    4878:	dfc00615 	stw	ra,24(sp)
    487c:	df000515 	stw	fp,20(sp)
    4880:	df000504 	addi	fp,sp,20
    4884:	e13ffc15 	stw	r4,-16(fp)
    4888:	e17ffd15 	stw	r5,-12(fp)
    488c:	e1bffe15 	stw	r6,-8(fp)
    4890:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    4894:	e0bffd17 	ldw	r2,-12(fp)
    4898:	1000021e 	bne	r2,zero,48a4 <xTimerCreate+0x30>
	{
		pxNewTimer = NULL;
    489c:	e03ffb15 	stw	zero,-20(fp)
    48a0:	00001906 	br	4908 <xTimerCreate+0x94>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    48a4:	01000a04 	movi	r4,40
    48a8:	0000fd00 	call	fd0 <pvPortMalloc>
    48ac:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    48b0:	e0bffb17 	ldw	r2,-20(fp)
    48b4:	10001426 	beq	r2,zero,4908 <xTimerCreate+0x94>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    48b8:	00050080 	call	5008 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    48bc:	e0bffb17 	ldw	r2,-20(fp)
    48c0:	e0fffc17 	ldw	r3,-16(fp)
    48c4:	10c00015 	stw	r3,0(r2)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    48c8:	e0bffb17 	ldw	r2,-20(fp)
    48cc:	e0fffd17 	ldw	r3,-12(fp)
    48d0:	10c00615 	stw	r3,24(r2)
			pxNewTimer->uxAutoReload = uxAutoReload;
    48d4:	e0bffb17 	ldw	r2,-20(fp)
    48d8:	e0fffe17 	ldw	r3,-8(fp)
    48dc:	10c00715 	stw	r3,28(r2)
			pxNewTimer->pvTimerID = pvTimerID;
    48e0:	e0bffb17 	ldw	r2,-20(fp)
    48e4:	e0ffff17 	ldw	r3,-4(fp)
    48e8:	10c00815 	stw	r3,32(r2)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    48ec:	e0bffb17 	ldw	r2,-20(fp)
    48f0:	e0c00217 	ldw	r3,8(fp)
    48f4:	10c00915 	stw	r3,36(r2)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    48f8:	e0bffb17 	ldw	r2,-20(fp)
    48fc:	10800104 	addi	r2,r2,4
    4900:	1009883a 	mov	r4,r2
    4904:	000146c0 	call	146c <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    4908:	e0bffb17 	ldw	r2,-20(fp)
}
    490c:	e037883a 	mov	sp,fp
    4910:	dfc00117 	ldw	ra,4(sp)
    4914:	df000017 	ldw	fp,0(sp)
    4918:	dec00204 	addi	sp,sp,8
    491c:	f800283a 	ret

00004920 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    4920:	defff604 	addi	sp,sp,-40
    4924:	dfc00915 	stw	ra,36(sp)
    4928:	df000815 	stw	fp,32(sp)
    492c:	df000804 	addi	fp,sp,32
    4930:	e13ffc15 	stw	r4,-16(fp)
    4934:	e17ffd15 	stw	r5,-12(fp)
    4938:	e1bffe15 	stw	r6,-8(fp)
    493c:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    4940:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    4944:	d0a03617 	ldw	r2,-32552(gp)
    4948:	10002626 	beq	r2,zero,49e4 <xTimerGenericCommand+0xc4>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    494c:	e0bffd17 	ldw	r2,-12(fp)
    4950:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    4954:	e0bffe17 	ldw	r2,-8(fp)
    4958:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    495c:	e0bffc17 	ldw	r2,-16(fp)
    4960:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    4964:	e0bffd17 	ldw	r2,-12(fp)
    4968:	10800188 	cmpgei	r2,r2,6
    496c:	1000151e 	bne	r2,zero,49c4 <xTimerGenericCommand+0xa4>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    4970:	0003e380 	call	3e38 <xTaskGetSchedulerState>
    4974:	10800098 	cmpnei	r2,r2,2
    4978:	1000091e 	bne	r2,zero,49a0 <xTimerGenericCommand+0x80>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    497c:	d0a03617 	ldw	r2,-32552(gp)
    4980:	e0fff904 	addi	r3,fp,-28
    4984:	000f883a 	mov	r7,zero
    4988:	e1800217 	ldw	r6,8(fp)
    498c:	180b883a 	mov	r5,r3
    4990:	1009883a 	mov	r4,r2
    4994:	0001edc0 	call	1edc <xQueueGenericSend>
    4998:	e0bff815 	stw	r2,-32(fp)
    499c:	00001106 	br	49e4 <xTimerGenericCommand+0xc4>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    49a0:	d0a03617 	ldw	r2,-32552(gp)
    49a4:	e0fff904 	addi	r3,fp,-28
    49a8:	000f883a 	mov	r7,zero
    49ac:	000d883a 	mov	r6,zero
    49b0:	180b883a 	mov	r5,r3
    49b4:	1009883a 	mov	r4,r2
    49b8:	0001edc0 	call	1edc <xQueueGenericSend>
    49bc:	e0bff815 	stw	r2,-32(fp)
    49c0:	00000806 	br	49e4 <xTimerGenericCommand+0xc4>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    49c4:	d0a03617 	ldw	r2,-32552(gp)
    49c8:	e0fff904 	addi	r3,fp,-28
    49cc:	000f883a 	mov	r7,zero
    49d0:	e1bfff17 	ldw	r6,-4(fp)
    49d4:	180b883a 	mov	r5,r3
    49d8:	1009883a 	mov	r4,r2
    49dc:	000207c0 	call	207c <xQueueGenericSendFromISR>
    49e0:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    49e4:	e0bff817 	ldw	r2,-32(fp)
}
    49e8:	e037883a 	mov	sp,fp
    49ec:	dfc00117 	ldw	ra,4(sp)
    49f0:	df000017 	ldw	fp,0(sp)
    49f4:	dec00204 	addi	sp,sp,8
    49f8:	f800283a 	ret

000049fc <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    49fc:	defffd04 	addi	sp,sp,-12
    4a00:	df000215 	stw	fp,8(sp)
    4a04:	df000204 	addi	fp,sp,8
    4a08:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4a0c:	e0bfff17 	ldw	r2,-4(fp)
    4a10:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4a14:	e0bffe17 	ldw	r2,-8(fp)
    4a18:	10800017 	ldw	r2,0(r2)
}
    4a1c:	e037883a 	mov	sp,fp
    4a20:	df000017 	ldw	fp,0(sp)
    4a24:	dec00104 	addi	sp,sp,4
    4a28:	f800283a 	ret

00004a2c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4a2c:	defff904 	addi	sp,sp,-28
    4a30:	dfc00615 	stw	ra,24(sp)
    4a34:	df000515 	stw	fp,20(sp)
    4a38:	df000504 	addi	fp,sp,20
    4a3c:	e13ffe15 	stw	r4,-8(fp)
    4a40:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4a44:	d0a03417 	ldw	r2,-32560(gp)
    4a48:	10800317 	ldw	r2,12(r2)
    4a4c:	10800317 	ldw	r2,12(r2)
    4a50:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4a54:	e0bffc17 	ldw	r2,-16(fp)
    4a58:	10800104 	addi	r2,r2,4
    4a5c:	1009883a 	mov	r4,r2
    4a60:	00015fc0 	call	15fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4a64:	e0bffc17 	ldw	r2,-16(fp)
    4a68:	10800717 	ldw	r2,28(r2)
    4a6c:	10800058 	cmpnei	r2,r2,1
    4a70:	1000121e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4a74:	e0bffc17 	ldw	r2,-16(fp)
    4a78:	10c00617 	ldw	r3,24(r2)
    4a7c:	e0bffe17 	ldw	r2,-8(fp)
    4a80:	1885883a 	add	r2,r3,r2
    4a84:	e1fffe17 	ldw	r7,-8(fp)
    4a88:	e1bfff17 	ldw	r6,-4(fp)
    4a8c:	100b883a 	mov	r5,r2
    4a90:	e13ffc17 	ldw	r4,-16(fp)
    4a94:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4a98:	10800058 	cmpnei	r2,r2,1
    4a9c:	1000071e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4aa0:	d8000015 	stw	zero,0(sp)
    4aa4:	000f883a 	mov	r7,zero
    4aa8:	e1bffe17 	ldw	r6,-8(fp)
    4aac:	000b883a 	mov	r5,zero
    4ab0:	e13ffc17 	ldw	r4,-16(fp)
    4ab4:	00049200 	call	4920 <xTimerGenericCommand>
    4ab8:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4abc:	e0bffc17 	ldw	r2,-16(fp)
    4ac0:	10800917 	ldw	r2,36(r2)
    4ac4:	e13ffc17 	ldw	r4,-16(fp)
    4ac8:	103ee83a 	callr	r2
}
    4acc:	0001883a 	nop
    4ad0:	e037883a 	mov	sp,fp
    4ad4:	dfc00117 	ldw	ra,4(sp)
    4ad8:	df000017 	ldw	fp,0(sp)
    4adc:	dec00204 	addi	sp,sp,8
    4ae0:	f800283a 	ret

00004ae4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4ae4:	defffb04 	addi	sp,sp,-20
    4ae8:	dfc00415 	stw	ra,16(sp)
    4aec:	df000315 	stw	fp,12(sp)
    4af0:	df000304 	addi	fp,sp,12
    4af4:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4af8:	e0bffe04 	addi	r2,fp,-8
    4afc:	1009883a 	mov	r4,r2
    4b00:	0004bc00 	call	4bc0 <prvGetNextExpireTime>
    4b04:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4b08:	e0bffe17 	ldw	r2,-8(fp)
    4b0c:	100b883a 	mov	r5,r2
    4b10:	e13ffd17 	ldw	r4,-12(fp)
    4b14:	0004b200 	call	4b20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4b18:	0004d600 	call	4d60 <prvProcessReceivedCommands>
	}
    4b1c:	003ff606 	br	4af8 <__alt_data_end+0xf0004af8>

00004b20 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4b20:	defffa04 	addi	sp,sp,-24
    4b24:	dfc00515 	stw	ra,20(sp)
    4b28:	df000415 	stw	fp,16(sp)
    4b2c:	df000404 	addi	fp,sp,16
    4b30:	e13ffe15 	stw	r4,-8(fp)
    4b34:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4b38:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4b3c:	e0bffd04 	addi	r2,fp,-12
    4b40:	1009883a 	mov	r4,r2
    4b44:	0004c200 	call	4c20 <prvSampleTimeNow>
    4b48:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4b4c:	e0bffd17 	ldw	r2,-12(fp)
    4b50:	1000141e 	bne	r2,zero,4ba4 <prvProcessTimerOrBlockTask+0x84>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4b54:	e0bfff17 	ldw	r2,-4(fp)
    4b58:	1000081e 	bne	r2,zero,4b7c <prvProcessTimerOrBlockTask+0x5c>
    4b5c:	e0bffe17 	ldw	r2,-8(fp)
    4b60:	e0fffc17 	ldw	r3,-16(fp)
    4b64:	18800536 	bltu	r3,r2,4b7c <prvProcessTimerOrBlockTask+0x5c>
			{
				( void ) xTaskResumeAll();
    4b68:	0002f980 	call	2f98 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4b6c:	e17ffc17 	ldw	r5,-16(fp)
    4b70:	e13ffe17 	ldw	r4,-8(fp)
    4b74:	0004a2c0 	call	4a2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4b78:	00000b06 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4b7c:	d1203617 	ldw	r4,-32552(gp)
    4b80:	e0fffe17 	ldw	r3,-8(fp)
    4b84:	e0bffc17 	ldw	r2,-16(fp)
    4b88:	1885c83a 	sub	r2,r3,r2
    4b8c:	100b883a 	mov	r5,r2
    4b90:	0002ae00 	call	2ae0 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4b94:	0002f980 	call	2f98 <xTaskResumeAll>
    4b98:	1000031e 	bne	r2,zero,4ba8 <prvProcessTimerOrBlockTask+0x88>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4b9c:	003b683a 	trap	0
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4ba0:	00000106 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4ba4:	0002f980 	call	2f98 <xTaskResumeAll>
		}
	}
}
    4ba8:	0001883a 	nop
    4bac:	e037883a 	mov	sp,fp
    4bb0:	dfc00117 	ldw	ra,4(sp)
    4bb4:	df000017 	ldw	fp,0(sp)
    4bb8:	dec00204 	addi	sp,sp,8
    4bbc:	f800283a 	ret

00004bc0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4bc0:	defffd04 	addi	sp,sp,-12
    4bc4:	df000215 	stw	fp,8(sp)
    4bc8:	df000204 	addi	fp,sp,8
    4bcc:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4bd0:	d0a03417 	ldw	r2,-32560(gp)
    4bd4:	10800017 	ldw	r2,0(r2)
    4bd8:	1005003a 	cmpeq	r2,r2,zero
    4bdc:	10c03fcc 	andi	r3,r2,255
    4be0:	e0bfff17 	ldw	r2,-4(fp)
    4be4:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4be8:	e0bfff17 	ldw	r2,-4(fp)
    4bec:	10800017 	ldw	r2,0(r2)
    4bf0:	1000051e 	bne	r2,zero,4c08 <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4bf4:	d0a03417 	ldw	r2,-32560(gp)
    4bf8:	10800317 	ldw	r2,12(r2)
    4bfc:	10800017 	ldw	r2,0(r2)
    4c00:	e0bffe15 	stw	r2,-8(fp)
    4c04:	00000106 	br	4c0c <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4c08:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4c0c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c10:	e037883a 	mov	sp,fp
    4c14:	df000017 	ldw	fp,0(sp)
    4c18:	dec00104 	addi	sp,sp,4
    4c1c:	f800283a 	ret

00004c20 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4c20:	defffc04 	addi	sp,sp,-16
    4c24:	dfc00315 	stw	ra,12(sp)
    4c28:	df000215 	stw	fp,8(sp)
    4c2c:	df000204 	addi	fp,sp,8
    4c30:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4c34:	00030dc0 	call	30dc <xTaskGetTickCount>
    4c38:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4c3c:	d0a03717 	ldw	r2,-32548(gp)
    4c40:	e0fffe17 	ldw	r3,-8(fp)
    4c44:	1880052e 	bgeu	r3,r2,4c5c <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4c48:	0004ef80 	call	4ef8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4c4c:	e0bfff17 	ldw	r2,-4(fp)
    4c50:	00c00044 	movi	r3,1
    4c54:	10c00015 	stw	r3,0(r2)
    4c58:	00000206 	br	4c64 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4c5c:	e0bfff17 	ldw	r2,-4(fp)
    4c60:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4c64:	e0bffe17 	ldw	r2,-8(fp)
    4c68:	d0a03715 	stw	r2,-32548(gp)

	return xTimeNow;
    4c6c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c70:	e037883a 	mov	sp,fp
    4c74:	dfc00117 	ldw	ra,4(sp)
    4c78:	df000017 	ldw	fp,0(sp)
    4c7c:	dec00204 	addi	sp,sp,8
    4c80:	f800283a 	ret

00004c84 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4c84:	defff904 	addi	sp,sp,-28
    4c88:	dfc00615 	stw	ra,24(sp)
    4c8c:	df000515 	stw	fp,20(sp)
    4c90:	df000504 	addi	fp,sp,20
    4c94:	e13ffc15 	stw	r4,-16(fp)
    4c98:	e17ffd15 	stw	r5,-12(fp)
    4c9c:	e1bffe15 	stw	r6,-8(fp)
    4ca0:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4ca4:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4ca8:	e0bffc17 	ldw	r2,-16(fp)
    4cac:	e0fffd17 	ldw	r3,-12(fp)
    4cb0:	10c00115 	stw	r3,4(r2)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4cb4:	e0bffc17 	ldw	r2,-16(fp)
    4cb8:	e0fffc17 	ldw	r3,-16(fp)
    4cbc:	10c00415 	stw	r3,16(r2)

	if( xNextExpiryTime <= xTimeNow )
    4cc0:	e0bffd17 	ldw	r2,-12(fp)
    4cc4:	e0fffe17 	ldw	r3,-8(fp)
    4cc8:	18801036 	bltu	r3,r2,4d0c <prvInsertTimerInActiveList+0x88>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4ccc:	e0fffe17 	ldw	r3,-8(fp)
    4cd0:	e0bfff17 	ldw	r2,-4(fp)
    4cd4:	1887c83a 	sub	r3,r3,r2
    4cd8:	e0bffc17 	ldw	r2,-16(fp)
    4cdc:	10800617 	ldw	r2,24(r2)
    4ce0:	18800336 	bltu	r3,r2,4cf0 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4ce4:	00800044 	movi	r2,1
    4ce8:	e0bffb15 	stw	r2,-20(fp)
    4cec:	00001606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4cf0:	d0e03517 	ldw	r3,-32556(gp)
    4cf4:	e0bffc17 	ldw	r2,-16(fp)
    4cf8:	10800104 	addi	r2,r2,4
    4cfc:	100b883a 	mov	r5,r2
    4d00:	1809883a 	mov	r4,r3
    4d04:	00015240 	call	1524 <vListInsert>
    4d08:	00000f06 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d0c:	e0fffe17 	ldw	r3,-8(fp)
    4d10:	e0bfff17 	ldw	r2,-4(fp)
    4d14:	1880062e 	bgeu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
    4d18:	e0fffd17 	ldw	r3,-12(fp)
    4d1c:	e0bfff17 	ldw	r2,-4(fp)
    4d20:	18800336 	bltu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4d24:	00800044 	movi	r2,1
    4d28:	e0bffb15 	stw	r2,-20(fp)
    4d2c:	00000606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4d30:	d0e03417 	ldw	r3,-32560(gp)
    4d34:	e0bffc17 	ldw	r2,-16(fp)
    4d38:	10800104 	addi	r2,r2,4
    4d3c:	100b883a 	mov	r5,r2
    4d40:	1809883a 	mov	r4,r3
    4d44:	00015240 	call	1524 <vListInsert>
		}
	}

	return xProcessTimerNow;
    4d48:	e0bffb17 	ldw	r2,-20(fp)
}
    4d4c:	e037883a 	mov	sp,fp
    4d50:	dfc00117 	ldw	ra,4(sp)
    4d54:	df000017 	ldw	fp,0(sp)
    4d58:	dec00204 	addi	sp,sp,8
    4d5c:	f800283a 	ret

00004d60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4d60:	defff604 	addi	sp,sp,-40
    4d64:	dfc00915 	stw	ra,36(sp)
    4d68:	df000815 	stw	fp,32(sp)
    4d6c:	df000804 	addi	fp,sp,32
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4d70:	00005306 	br	4ec0 <prvProcessReceivedCommands+0x160>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4d74:	e0bffc17 	ldw	r2,-16(fp)
    4d78:	10005116 	blt	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4d7c:	e0bffe17 	ldw	r2,-8(fp)
    4d80:	e0bff915 	stw	r2,-28(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4d84:	e0bff917 	ldw	r2,-28(fp)
    4d88:	10800517 	ldw	r2,20(r2)
    4d8c:	10000426 	beq	r2,zero,4da0 <prvProcessReceivedCommands+0x40>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4d90:	e0bff917 	ldw	r2,-28(fp)
    4d94:	10800104 	addi	r2,r2,4
    4d98:	1009883a 	mov	r4,r2
    4d9c:	00015fc0 	call	15fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4da0:	e0bfff04 	addi	r2,fp,-4
    4da4:	1009883a 	mov	r4,r2
    4da8:	0004c200 	call	4c20 <prvSampleTimeNow>
    4dac:	e0bffa15 	stw	r2,-24(fp)

			switch( xMessage.xMessageID )
    4db0:	e0bffc17 	ldw	r2,-16(fp)
    4db4:	10c002a8 	cmpgeui	r3,r2,10
    4db8:	1800401e 	bne	r3,zero,4ebc <prvProcessReceivedCommands+0x15c>
    4dbc:	100690ba 	slli	r3,r2,2
    4dc0:	00800034 	movhi	r2,0
    4dc4:	10937504 	addi	r2,r2,19924
    4dc8:	1885883a 	add	r2,r3,r2
    4dcc:	10800017 	ldw	r2,0(r2)
    4dd0:	1000683a 	jmp	r2
    4dd4:	00004dfc 	xorhi	zero,zero,311
    4dd8:	00004dfc 	xorhi	zero,zero,311
    4ddc:	00004dfc 	xorhi	zero,zero,311
    4de0:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4de4:	00004e7c 	xorhi	zero,zero,313
    4de8:	00004eb0 	cmpltui	zero,zero,314
    4dec:	00004dfc 	xorhi	zero,zero,311
    4df0:	00004dfc 	xorhi	zero,zero,311
    4df4:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4df8:	00004e7c 	xorhi	zero,zero,313
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4dfc:	e0fffd17 	ldw	r3,-12(fp)
    4e00:	e0bff917 	ldw	r2,-28(fp)
    4e04:	10800617 	ldw	r2,24(r2)
    4e08:	1885883a 	add	r2,r3,r2
    4e0c:	e0fffd17 	ldw	r3,-12(fp)
    4e10:	180f883a 	mov	r7,r3
    4e14:	e1bffa17 	ldw	r6,-24(fp)
    4e18:	100b883a 	mov	r5,r2
    4e1c:	e13ff917 	ldw	r4,-28(fp)
    4e20:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4e24:	10800058 	cmpnei	r2,r2,1
    4e28:	1000251e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4e2c:	e0bff917 	ldw	r2,-28(fp)
    4e30:	10800917 	ldw	r2,36(r2)
    4e34:	e13ff917 	ldw	r4,-28(fp)
    4e38:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4e3c:	e0bff917 	ldw	r2,-28(fp)
    4e40:	10800717 	ldw	r2,28(r2)
    4e44:	10800058 	cmpnei	r2,r2,1
    4e48:	10001d1e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4e4c:	e0fffd17 	ldw	r3,-12(fp)
    4e50:	e0bff917 	ldw	r2,-28(fp)
    4e54:	10800617 	ldw	r2,24(r2)
    4e58:	1885883a 	add	r2,r3,r2
    4e5c:	d8000015 	stw	zero,0(sp)
    4e60:	000f883a 	mov	r7,zero
    4e64:	100d883a 	mov	r6,r2
    4e68:	000b883a 	mov	r5,zero
    4e6c:	e13ff917 	ldw	r4,-28(fp)
    4e70:	00049200 	call	4920 <xTimerGenericCommand>
    4e74:	e0bffb15 	stw	r2,-20(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4e78:	00001106 	br	4ec0 <prvProcessReceivedCommands+0x160>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4e7c:	e0fffd17 	ldw	r3,-12(fp)
    4e80:	e0bff917 	ldw	r2,-28(fp)
    4e84:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4e88:	e0bff917 	ldw	r2,-28(fp)
    4e8c:	10c00617 	ldw	r3,24(r2)
    4e90:	e0bffa17 	ldw	r2,-24(fp)
    4e94:	1885883a 	add	r2,r3,r2
    4e98:	e1fffa17 	ldw	r7,-24(fp)
    4e9c:	e1bffa17 	ldw	r6,-24(fp)
    4ea0:	100b883a 	mov	r5,r2
    4ea4:	e13ff917 	ldw	r4,-28(fp)
    4ea8:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
					break;
    4eac:	00000406 	br	4ec0 <prvProcessReceivedCommands+0x160>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4eb0:	e13ff917 	ldw	r4,-28(fp)
    4eb4:	00011500 	call	1150 <vPortFree>
					break;
    4eb8:	00000106 	br	4ec0 <prvProcessReceivedCommands+0x160>

				default	:
					/* Don't expect to get here. */
					break;
    4ebc:	0001883a 	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4ec0:	d0a03617 	ldw	r2,-32552(gp)
    4ec4:	e0fffc04 	addi	r3,fp,-16
    4ec8:	000f883a 	mov	r7,zero
    4ecc:	000d883a 	mov	r6,zero
    4ed0:	180b883a 	mov	r5,r3
    4ed4:	1009883a 	mov	r4,r2
    4ed8:	000222c0 	call	222c <xQueueGenericReceive>
    4edc:	103fa51e 	bne	r2,zero,4d74 <__alt_data_end+0xf0004d74>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    4ee0:	0001883a 	nop
    4ee4:	e037883a 	mov	sp,fp
    4ee8:	dfc00117 	ldw	ra,4(sp)
    4eec:	df000017 	ldw	fp,0(sp)
    4ef0:	dec00204 	addi	sp,sp,8
    4ef4:	f800283a 	ret

00004ef8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4ef8:	defff804 	addi	sp,sp,-32
    4efc:	dfc00715 	stw	ra,28(sp)
    4f00:	df000615 	stw	fp,24(sp)
    4f04:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4f08:	00003006 	br	4fcc <prvSwitchTimerLists+0xd4>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f0c:	d0a03417 	ldw	r2,-32560(gp)
    4f10:	10800317 	ldw	r2,12(r2)
    4f14:	10800017 	ldw	r2,0(r2)
    4f18:	e0bffb15 	stw	r2,-20(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f1c:	d0a03417 	ldw	r2,-32560(gp)
    4f20:	10800317 	ldw	r2,12(r2)
    4f24:	10800317 	ldw	r2,12(r2)
    4f28:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4f2c:	e0bffc17 	ldw	r2,-16(fp)
    4f30:	10800104 	addi	r2,r2,4
    4f34:	1009883a 	mov	r4,r2
    4f38:	00015fc0 	call	15fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f3c:	e0bffc17 	ldw	r2,-16(fp)
    4f40:	10800917 	ldw	r2,36(r2)
    4f44:	e13ffc17 	ldw	r4,-16(fp)
    4f48:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f4c:	e0bffc17 	ldw	r2,-16(fp)
    4f50:	10800717 	ldw	r2,28(r2)
    4f54:	10800058 	cmpnei	r2,r2,1
    4f58:	10001c1e 	bne	r2,zero,4fcc <prvSwitchTimerLists+0xd4>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    4f5c:	e0bffc17 	ldw	r2,-16(fp)
    4f60:	10c00617 	ldw	r3,24(r2)
    4f64:	e0bffb17 	ldw	r2,-20(fp)
    4f68:	1885883a 	add	r2,r3,r2
    4f6c:	e0bffd15 	stw	r2,-12(fp)
			if( xReloadTime > xNextExpireTime )
    4f70:	e0bffd17 	ldw	r2,-12(fp)
    4f74:	e0fffb17 	ldw	r3,-20(fp)
    4f78:	18800d2e 	bgeu	r3,r2,4fb0 <prvSwitchTimerLists+0xb8>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    4f7c:	e0bffc17 	ldw	r2,-16(fp)
    4f80:	e0fffd17 	ldw	r3,-12(fp)
    4f84:	10c00115 	stw	r3,4(r2)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4f88:	e0bffc17 	ldw	r2,-16(fp)
    4f8c:	e0fffc17 	ldw	r3,-16(fp)
    4f90:	10c00415 	stw	r3,16(r2)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4f94:	d0e03417 	ldw	r3,-32560(gp)
    4f98:	e0bffc17 	ldw	r2,-16(fp)
    4f9c:	10800104 	addi	r2,r2,4
    4fa0:	100b883a 	mov	r5,r2
    4fa4:	1809883a 	mov	r4,r3
    4fa8:	00015240 	call	1524 <vListInsert>
    4fac:	00000706 	br	4fcc <prvSwitchTimerLists+0xd4>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4fb0:	d8000015 	stw	zero,0(sp)
    4fb4:	000f883a 	mov	r7,zero
    4fb8:	e1bffb17 	ldw	r6,-20(fp)
    4fbc:	000b883a 	mov	r5,zero
    4fc0:	e13ffc17 	ldw	r4,-16(fp)
    4fc4:	00049200 	call	4920 <xTimerGenericCommand>
    4fc8:	e0bffe15 	stw	r2,-8(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4fcc:	d0a03417 	ldw	r2,-32560(gp)
    4fd0:	10800017 	ldw	r2,0(r2)
    4fd4:	103fcd1e 	bne	r2,zero,4f0c <__alt_data_end+0xf0004f0c>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    4fd8:	d0a03417 	ldw	r2,-32560(gp)
    4fdc:	e0bfff15 	stw	r2,-4(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    4fe0:	d0a03517 	ldw	r2,-32556(gp)
    4fe4:	d0a03415 	stw	r2,-32560(gp)
	pxOverflowTimerList = pxTemp;
    4fe8:	e0bfff17 	ldw	r2,-4(fp)
    4fec:	d0a03515 	stw	r2,-32556(gp)
}
    4ff0:	0001883a 	nop
    4ff4:	e037883a 	mov	sp,fp
    4ff8:	dfc00117 	ldw	ra,4(sp)
    4ffc:	df000017 	ldw	fp,0(sp)
    5000:	dec00204 	addi	sp,sp,8
    5004:	f800283a 	ret

00005008 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    5008:	defffe04 	addi	sp,sp,-8
    500c:	dfc00115 	stw	ra,4(sp)
    5010:	df000015 	stw	fp,0(sp)
    5014:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5018:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    501c:	d0a03617 	ldw	r2,-32552(gp)
    5020:	1000111e 	bne	r2,zero,5068 <prvCheckForValidListAndQueue+0x60>
		{
			vListInitialise( &xActiveTimerList1 );
    5024:	01020234 	movhi	r4,2056
    5028:	213e3b04 	addi	r4,r4,-1812
    502c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5030:	01020234 	movhi	r4,2056
    5034:	213e4004 	addi	r4,r4,-1792
    5038:	00014040 	call	1404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    503c:	00820234 	movhi	r2,2056
    5040:	10be3b04 	addi	r2,r2,-1812
    5044:	d0a03415 	stw	r2,-32560(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    5048:	00820234 	movhi	r2,2056
    504c:	10be4004 	addi	r2,r2,-1792
    5050:	d0a03515 	stw	r2,-32556(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5054:	000d883a 	mov	r6,zero
    5058:	01400304 	movi	r5,12
    505c:	01000284 	movi	r4,10
    5060:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5064:	d0a03615 	stw	r2,-32552(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    5068:	00040fc0 	call	40fc <vTaskExitCritical>
}
    506c:	0001883a 	nop
    5070:	e037883a 	mov	sp,fp
    5074:	dfc00117 	ldw	ra,4(sp)
    5078:	df000017 	ldw	fp,0(sp)
    507c:	dec00204 	addi	sp,sp,8
    5080:	f800283a 	ret

00005084 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    5084:	defffb04 	addi	sp,sp,-20
    5088:	dfc00415 	stw	ra,16(sp)
    508c:	df000315 	stw	fp,12(sp)
    5090:	df000304 	addi	fp,sp,12
    5094:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    5098:	e0bfff17 	ldw	r2,-4(fp)
    509c:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    50a0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    50a4:	e0bffd17 	ldw	r2,-12(fp)
    50a8:	10800517 	ldw	r2,20(r2)
    50ac:	1004c03a 	cmpne	r2,r2,zero
    50b0:	10803fcc 	andi	r2,r2,255
    50b4:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    50b8:	00040fc0 	call	40fc <vTaskExitCritical>

	return xTimerIsInActiveList;
    50bc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    50c0:	e037883a 	mov	sp,fp
    50c4:	dfc00117 	ldw	ra,4(sp)
    50c8:	df000017 	ldw	fp,0(sp)
    50cc:	dec00204 	addi	sp,sp,8
    50d0:	f800283a 	ret

000050d4 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    50d4:	defffd04 	addi	sp,sp,-12
    50d8:	df000215 	stw	fp,8(sp)
    50dc:	df000204 	addi	fp,sp,8
    50e0:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    50e4:	e0bfff17 	ldw	r2,-4(fp)
    50e8:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    50ec:	e0bffe17 	ldw	r2,-8(fp)
    50f0:	10800817 	ldw	r2,32(r2)
}
    50f4:	e037883a 	mov	sp,fp
    50f8:	df000017 	ldw	fp,0(sp)
    50fc:	dec00104 	addi	sp,sp,4
    5100:	f800283a 	ret

00005104 <freq_relay>:
xSemaphoreHandle shedSemaphore;



/****** Frequency Analyzer ISR ******/
void freq_relay(){
    5104:	defffc04 	addi	sp,sp,-16
    5108:	dfc00315 	stw	ra,12(sp)
    510c:	df000215 	stw	fp,8(sp)
    5110:	df000204 	addi	fp,sp,8
	#define SAMPLING_FREQ 16000.0
	double temp = SAMPLING_FREQ/(double)IORD(FREQUENCY_ANALYSER_BASE, 0);
    5114:	00800134 	movhi	r2,4
    5118:	108c4004 	addi	r2,r2,12544
    511c:	10800037 	ldwio	r2,0(r2)
    5120:	1009883a 	mov	r4,r2
    5124:	00084300 	call	8430 <__floatsidf>
    5128:	1009883a 	mov	r4,r2
    512c:	180b883a 	mov	r5,r3
    5130:	200d883a 	mov	r6,r4
    5134:	280f883a 	mov	r7,r5
    5138:	0009883a 	mov	r4,zero
    513c:	015033f4 	movhi	r5,16591
    5140:	29500004 	addi	r5,r5,16384
    5144:	00068e40 	call	68e4 <__divdf3>
    5148:	1009883a 	mov	r4,r2
    514c:	180b883a 	mov	r5,r3
    5150:	2005883a 	mov	r2,r4
    5154:	2807883a 	mov	r3,r5
    5158:	e0bffe15 	stw	r2,-8(fp)
    515c:	e0ffff15 	stw	r3,-4(fp)
	xQueueSendToBackFromISR( Q_freq_data, &temp, pdFALSE );
    5160:	d0a03917 	ldw	r2,-32540(gp)
    5164:	000f883a 	mov	r7,zero
    5168:	000d883a 	mov	r6,zero
    516c:	e17ffe04 	addi	r5,fp,-8
    5170:	1009883a 	mov	r4,r2
    5174:	000207c0 	call	207c <xQueueGenericSendFromISR>
	return;
    5178:	0001883a 	nop
}
    517c:	e037883a 	mov	sp,fp
    5180:	dfc00117 	ldw	ra,4(sp)
    5184:	df000017 	ldw	fp,0(sp)
    5188:	dec00204 	addi	sp,sp,8
    518c:	f800283a 	ret

00005190 <switchPollingTask>:
/****** Frequency Analyzer ISR END ******/

/****** Switch Polling Task ******/
void switchPollingTask(void *pvParameters)
{
    5190:	defffb04 	addi	sp,sp,-20
    5194:	dfc00415 	stw	ra,16(sp)
    5198:	df000315 	stw	fp,12(sp)
    519c:	df000304 	addi	fp,sp,12
    51a0:	e13fff15 	stw	r4,-4(fp)
	while (1)
	{
		int switchState = IORD_ALTERA_AVALON_PIO_DATA(SLIDE_SWITCH_BASE);
    51a4:	00800134 	movhi	r2,4
    51a8:	108c2c04 	addi	r2,r2,12464
    51ac:	10800037 	ldwio	r2,0(r2)
    51b0:	e0bffe15 	stw	r2,-8(fp)
		xSemaphoreTake(ledSemaphore, portMAX_DELAY);
    51b4:	d0a03c17 	ldw	r2,-32528(gp)
    51b8:	000f883a 	mov	r7,zero
    51bc:	01bfffc4 	movi	r6,-1
    51c0:	000b883a 	mov	r5,zero
    51c4:	1009883a 	mov	r4,r2
    51c8:	000222c0 	call	222c <xQueueGenericReceive>
			for (int i = 0; i < 5; i++)
    51cc:	e03ffd15 	stw	zero,-12(fp)
    51d0:	00001806 	br	5234 <switchPollingTask+0xa4>
			{
				if ((switchState & (1 << i)))
    51d4:	e0fffe17 	ldw	r3,-8(fp)
    51d8:	e0bffd17 	ldw	r2,-12(fp)
    51dc:	1885d83a 	sra	r2,r3,r2
    51e0:	1080004c 	andi	r2,r2,1
    51e4:	10000926 	beq	r2,zero,520c <switchPollingTask+0x7c>
				{
					redLEDArray[i] = 1;
    51e8:	00820234 	movhi	r2,2056
    51ec:	10bf1704 	addi	r2,r2,-932
    51f0:	e0fffd17 	ldw	r3,-12(fp)
    51f4:	18c7883a 	add	r3,r3,r3
    51f8:	18c7883a 	add	r3,r3,r3
    51fc:	10c5883a 	add	r2,r2,r3
    5200:	00c00044 	movi	r3,1
    5204:	10c00015 	stw	r3,0(r2)
    5208:	00000706 	br	5228 <switchPollingTask+0x98>

				}
				else
				{
					redLEDArray[i] = 0;
    520c:	00820234 	movhi	r2,2056
    5210:	10bf1704 	addi	r2,r2,-932
    5214:	e0fffd17 	ldw	r3,-12(fp)
    5218:	18c7883a 	add	r3,r3,r3
    521c:	18c7883a 	add	r3,r3,r3
    5220:	10c5883a 	add	r2,r2,r3
    5224:	10000015 	stw	zero,0(r2)
{
	while (1)
	{
		int switchState = IORD_ALTERA_AVALON_PIO_DATA(SLIDE_SWITCH_BASE);
		xSemaphoreTake(ledSemaphore, portMAX_DELAY);
			for (int i = 0; i < 5; i++)
    5228:	e0bffd17 	ldw	r2,-12(fp)
    522c:	10800044 	addi	r2,r2,1
    5230:	e0bffd15 	stw	r2,-12(fp)
    5234:	e0bffd17 	ldw	r2,-12(fp)
    5238:	10800150 	cmplti	r2,r2,5
    523c:	103fe51e 	bne	r2,zero,51d4 <__alt_data_end+0xf00051d4>
				else
				{
					redLEDArray[i] = 0;
				}
			}
			xSemaphoreGive(ledSemaphore);
    5240:	d0a03c17 	ldw	r2,-32528(gp)
    5244:	000f883a 	mov	r7,zero
    5248:	000d883a 	mov	r6,zero
    524c:	000b883a 	mov	r5,zero
    5250:	1009883a 	mov	r4,r2
    5254:	0001edc0 	call	1edc <xQueueGenericSend>
			vTaskDelay(50);
    5258:	01000c84 	movi	r4,50
    525c:	0002e0c0 	call	2e0c <vTaskDelay>
		}
    5260:	003fd006 	br	51a4 <__alt_data_end+0xf00051a4>

00005264 <LEDCtrlTask>:
	}
/****** Switch Polling Task END ******/


/****** LED Control Task ******/
void LEDCtrlTask(void *pvParameters) {
    5264:	defffa04 	addi	sp,sp,-24
    5268:	dfc00515 	stw	ra,20(sp)
    526c:	df000415 	stw	fp,16(sp)
    5270:	df000404 	addi	fp,sp,16
    5274:	e13fff15 	stw	r4,-4(fp)



	while (1) {
		xSemaphoreTake(ledSemaphore, portMAX_DELAY);
    5278:	d0a03c17 	ldw	r2,-32528(gp)
    527c:	000f883a 	mov	r7,zero
    5280:	01bfffc4 	movi	r6,-1
    5284:	000b883a 	mov	r5,zero
    5288:	1009883a 	mov	r4,r2
    528c:	000222c0 	call	222c <xQueueGenericReceive>
		int redLED = 0x00;
    5290:	e03ffc15 	stw	zero,-16(fp)
		int greenLED = 0x00;
    5294:	e03ffe15 	stw	zero,-8(fp)
		for (int i = 0; i < 5; i++) {
    5298:	e03ffd15 	stw	zero,-12(fp)
    529c:	00001306 	br	52ec <LEDCtrlTask+0x88>

			if(redLEDArray[i] == 1){
    52a0:	00820234 	movhi	r2,2056
    52a4:	10bf1704 	addi	r2,r2,-932
    52a8:	e0fffd17 	ldw	r3,-12(fp)
    52ac:	18c7883a 	add	r3,r3,r3
    52b0:	18c7883a 	add	r3,r3,r3
    52b4:	10c5883a 	add	r2,r2,r3
    52b8:	10800017 	ldw	r2,0(r2)
    52bc:	10800058 	cmpnei	r2,r2,1
    52c0:	1000071e 	bne	r2,zero,52e0 <LEDCtrlTask+0x7c>
				redLED |= (0x1 << i);
    52c4:	00c00044 	movi	r3,1
    52c8:	e0bffd17 	ldw	r2,-12(fp)
    52cc:	1884983a 	sll	r2,r3,r2
    52d0:	e0fffc17 	ldw	r3,-16(fp)
    52d4:	1884b03a 	or	r2,r3,r2
    52d8:	e0bffc15 	stw	r2,-16(fp)
				break;
    52dc:	00000606 	br	52f8 <LEDCtrlTask+0x94>

	while (1) {
		xSemaphoreTake(ledSemaphore, portMAX_DELAY);
		int redLED = 0x00;
		int greenLED = 0x00;
		for (int i = 0; i < 5; i++) {
    52e0:	e0bffd17 	ldw	r2,-12(fp)
    52e4:	10800044 	addi	r2,r2,1
    52e8:	e0bffd15 	stw	r2,-12(fp)
    52ec:	e0bffd17 	ldw	r2,-12(fp)
    52f0:	10800150 	cmplti	r2,r2,5
    52f4:	103fea1e 	bne	r2,zero,52a0 <__alt_data_end+0xf00052a0>
			}

			}


		IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, redLED);
    52f8:	00800134 	movhi	r2,4
    52fc:	108c1804 	addi	r2,r2,12384
    5300:	e0fffc17 	ldw	r3,-16(fp)
    5304:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, greenLED);
    5308:	00800134 	movhi	r2,4
    530c:	108c2004 	addi	r2,r2,12416
    5310:	e0fffe17 	ldw	r3,-8(fp)
    5314:	10c00035 	stwio	r3,0(r2)
		xSemaphoreGive(ledSemaphore);
    5318:	d0a03c17 	ldw	r2,-32528(gp)
    531c:	000f883a 	mov	r7,zero
    5320:	000d883a 	mov	r6,zero
    5324:	000b883a 	mov	r5,zero
    5328:	1009883a 	mov	r4,r2
    532c:	0001edc0 	call	1edc <xQueueGenericSend>
		vTaskDelay(50);
    5330:	01000c84 	movi	r4,50
    5334:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    5338:	003fcf06 	br	5278 <__alt_data_end+0xf0005278>

0000533c <stabilityMonitorTask>:
}
/****** LED Control Task END ******/


/****** Stability Monitor Task ******/
void stabilityMonitorTask(void *pvParameters){
    533c:	defffa04 	addi	sp,sp,-24
    5340:	dfc00515 	stw	ra,20(sp)
    5344:	df000415 	stw	fp,16(sp)
    5348:	dc800315 	stw	r18,12(sp)
    534c:	dc400215 	stw	r17,8(sp)
    5350:	dc000115 	stw	r16,4(sp)
    5354:	df000404 	addi	fp,sp,16
    5358:	e13ffc15 	stw	r4,-16(fp)

	while(1){
		while(uxQueueMessagesWaiting( Q_freq_data ) != 0){
    535c:	00011406 	br	57b0 <stabilityMonitorTask+0x474>
					xQueueReceive( Q_freq_data, freq+freqIndex, 0 );
    5360:	d1203917 	ldw	r4,-32540(gp)
    5364:	d0a00417 	ldw	r2,-32752(gp)
    5368:	100690fa 	slli	r3,r2,3
    536c:	00820234 	movhi	r2,2056
    5370:	10be4f04 	addi	r2,r2,-1732
    5374:	1885883a 	add	r2,r3,r2
    5378:	000f883a 	mov	r7,zero
    537c:	000d883a 	mov	r6,zero
    5380:	100b883a 	mov	r5,r2
    5384:	000222c0 	call	222c <xQueueGenericReceive>

					//calculate frequency RoC

					if(freqIndex==0){
    5388:	d0a00417 	ldw	r2,-32752(gp)
    538c:	1000531e 	bne	r2,zero,54dc <stabilityMonitorTask+0x1a0>
						dfreq[0] = (freq[0]-freq[99]) * 2.0 * freq[0] * freq[99] / (freq[0]+freq[99]);
    5390:	01020234 	movhi	r4,2056
    5394:	213e4f04 	addi	r4,r4,-1732
    5398:	20800017 	ldw	r2,0(r4)
    539c:	20c00117 	ldw	r3,4(r4)
    53a0:	01820234 	movhi	r6,2056
    53a4:	31be4f04 	addi	r6,r6,-1732
    53a8:	3100c617 	ldw	r4,792(r6)
    53ac:	3140c717 	ldw	r5,796(r6)
    53b0:	200d883a 	mov	r6,r4
    53b4:	280f883a 	mov	r7,r5
    53b8:	1009883a 	mov	r4,r2
    53bc:	180b883a 	mov	r5,r3
    53c0:	0007ab40 	call	7ab4 <__subdf3>
    53c4:	1009883a 	mov	r4,r2
    53c8:	180b883a 	mov	r5,r3
    53cc:	2005883a 	mov	r2,r4
    53d0:	2807883a 	mov	r3,r5
    53d4:	100d883a 	mov	r6,r2
    53d8:	180f883a 	mov	r7,r3
    53dc:	1009883a 	mov	r4,r2
    53e0:	180b883a 	mov	r5,r3
    53e4:	00060380 	call	6038 <__adddf3>
    53e8:	1009883a 	mov	r4,r2
    53ec:	180b883a 	mov	r5,r3
    53f0:	2011883a 	mov	r8,r4
    53f4:	2813883a 	mov	r9,r5
    53f8:	01020234 	movhi	r4,2056
    53fc:	213e4f04 	addi	r4,r4,-1732
    5400:	20800017 	ldw	r2,0(r4)
    5404:	20c00117 	ldw	r3,4(r4)
    5408:	100d883a 	mov	r6,r2
    540c:	180f883a 	mov	r7,r3
    5410:	4009883a 	mov	r4,r8
    5414:	480b883a 	mov	r5,r9
    5418:	000739c0 	call	739c <__muldf3>
    541c:	1009883a 	mov	r4,r2
    5420:	180b883a 	mov	r5,r3
    5424:	2011883a 	mov	r8,r4
    5428:	2813883a 	mov	r9,r5
    542c:	01020234 	movhi	r4,2056
    5430:	213e4f04 	addi	r4,r4,-1732
    5434:	2080c617 	ldw	r2,792(r4)
    5438:	20c0c717 	ldw	r3,796(r4)
    543c:	100d883a 	mov	r6,r2
    5440:	180f883a 	mov	r7,r3
    5444:	4009883a 	mov	r4,r8
    5448:	480b883a 	mov	r5,r9
    544c:	000739c0 	call	739c <__muldf3>
    5450:	1009883a 	mov	r4,r2
    5454:	180b883a 	mov	r5,r3
    5458:	2021883a 	mov	r16,r4
    545c:	2823883a 	mov	r17,r5
    5460:	01020234 	movhi	r4,2056
    5464:	213e4f04 	addi	r4,r4,-1732
    5468:	20800017 	ldw	r2,0(r4)
    546c:	20c00117 	ldw	r3,4(r4)
    5470:	01820234 	movhi	r6,2056
    5474:	31be4f04 	addi	r6,r6,-1732
    5478:	3100c617 	ldw	r4,792(r6)
    547c:	3140c717 	ldw	r5,796(r6)
    5480:	200d883a 	mov	r6,r4
    5484:	280f883a 	mov	r7,r5
    5488:	1009883a 	mov	r4,r2
    548c:	180b883a 	mov	r5,r3
    5490:	00060380 	call	6038 <__adddf3>
    5494:	1009883a 	mov	r4,r2
    5498:	180b883a 	mov	r5,r3
    549c:	2005883a 	mov	r2,r4
    54a0:	2807883a 	mov	r3,r5
    54a4:	100d883a 	mov	r6,r2
    54a8:	180f883a 	mov	r7,r3
    54ac:	8009883a 	mov	r4,r16
    54b0:	880b883a 	mov	r5,r17
    54b4:	00068e40 	call	68e4 <__divdf3>
    54b8:	100b883a 	mov	r5,r2
    54bc:	180d883a 	mov	r6,r3
    54c0:	2807883a 	mov	r3,r5
    54c4:	3009883a 	mov	r4,r6
    54c8:	00820234 	movhi	r2,2056
    54cc:	10bf1c04 	addi	r2,r2,-912
    54d0:	10c00015 	stw	r3,0(r2)
    54d4:	11000115 	stw	r4,4(r2)
    54d8:	00006a06 	br	5684 <stabilityMonitorTask+0x348>
					}
					else{
						dfreq[freqIndex] = (freq[freqIndex]-freq[freqIndex-1]) * 2.0 * freq[freqIndex]* freq[freqIndex-1] / (freq[freqIndex]+freq[freqIndex-1]);
    54dc:	d4a00417 	ldw	r18,-32752(gp)
    54e0:	d0e00417 	ldw	r3,-32752(gp)
    54e4:	00820234 	movhi	r2,2056
    54e8:	10be4f04 	addi	r2,r2,-1732
    54ec:	180690fa 	slli	r3,r3,3
    54f0:	10c9883a 	add	r4,r2,r3
    54f4:	20800017 	ldw	r2,0(r4)
    54f8:	20c00117 	ldw	r3,4(r4)
    54fc:	d1200417 	ldw	r4,-32752(gp)
    5500:	217fffc4 	addi	r5,r4,-1
    5504:	01020234 	movhi	r4,2056
    5508:	213e4f04 	addi	r4,r4,-1732
    550c:	280a90fa 	slli	r5,r5,3
    5510:	214d883a 	add	r6,r4,r5
    5514:	31000017 	ldw	r4,0(r6)
    5518:	31400117 	ldw	r5,4(r6)
    551c:	200d883a 	mov	r6,r4
    5520:	280f883a 	mov	r7,r5
    5524:	1009883a 	mov	r4,r2
    5528:	180b883a 	mov	r5,r3
    552c:	0007ab40 	call	7ab4 <__subdf3>
    5530:	1009883a 	mov	r4,r2
    5534:	180b883a 	mov	r5,r3
    5538:	2005883a 	mov	r2,r4
    553c:	2807883a 	mov	r3,r5
    5540:	100d883a 	mov	r6,r2
    5544:	180f883a 	mov	r7,r3
    5548:	1009883a 	mov	r4,r2
    554c:	180b883a 	mov	r5,r3
    5550:	00060380 	call	6038 <__adddf3>
    5554:	1009883a 	mov	r4,r2
    5558:	180b883a 	mov	r5,r3
    555c:	2011883a 	mov	r8,r4
    5560:	2813883a 	mov	r9,r5
    5564:	d0e00417 	ldw	r3,-32752(gp)
    5568:	00820234 	movhi	r2,2056
    556c:	10be4f04 	addi	r2,r2,-1732
    5570:	180690fa 	slli	r3,r3,3
    5574:	10c9883a 	add	r4,r2,r3
    5578:	20800017 	ldw	r2,0(r4)
    557c:	20c00117 	ldw	r3,4(r4)
    5580:	100d883a 	mov	r6,r2
    5584:	180f883a 	mov	r7,r3
    5588:	4009883a 	mov	r4,r8
    558c:	480b883a 	mov	r5,r9
    5590:	000739c0 	call	739c <__muldf3>
    5594:	1009883a 	mov	r4,r2
    5598:	180b883a 	mov	r5,r3
    559c:	2011883a 	mov	r8,r4
    55a0:	2813883a 	mov	r9,r5
    55a4:	d0a00417 	ldw	r2,-32752(gp)
    55a8:	10ffffc4 	addi	r3,r2,-1
    55ac:	00820234 	movhi	r2,2056
    55b0:	10be4f04 	addi	r2,r2,-1732
    55b4:	180690fa 	slli	r3,r3,3
    55b8:	10c9883a 	add	r4,r2,r3
    55bc:	20800017 	ldw	r2,0(r4)
    55c0:	20c00117 	ldw	r3,4(r4)
    55c4:	100d883a 	mov	r6,r2
    55c8:	180f883a 	mov	r7,r3
    55cc:	4009883a 	mov	r4,r8
    55d0:	480b883a 	mov	r5,r9
    55d4:	000739c0 	call	739c <__muldf3>
    55d8:	1009883a 	mov	r4,r2
    55dc:	180b883a 	mov	r5,r3
    55e0:	2021883a 	mov	r16,r4
    55e4:	2823883a 	mov	r17,r5
    55e8:	d0e00417 	ldw	r3,-32752(gp)
    55ec:	00820234 	movhi	r2,2056
    55f0:	10be4f04 	addi	r2,r2,-1732
    55f4:	180690fa 	slli	r3,r3,3
    55f8:	10c9883a 	add	r4,r2,r3
    55fc:	20800017 	ldw	r2,0(r4)
    5600:	20c00117 	ldw	r3,4(r4)
    5604:	d1200417 	ldw	r4,-32752(gp)
    5608:	217fffc4 	addi	r5,r4,-1
    560c:	01020234 	movhi	r4,2056
    5610:	213e4f04 	addi	r4,r4,-1732
    5614:	280a90fa 	slli	r5,r5,3
    5618:	214d883a 	add	r6,r4,r5
    561c:	31000017 	ldw	r4,0(r6)
    5620:	31400117 	ldw	r5,4(r6)
    5624:	200d883a 	mov	r6,r4
    5628:	280f883a 	mov	r7,r5
    562c:	1009883a 	mov	r4,r2
    5630:	180b883a 	mov	r5,r3
    5634:	00060380 	call	6038 <__adddf3>
    5638:	1009883a 	mov	r4,r2
    563c:	180b883a 	mov	r5,r3
    5640:	2005883a 	mov	r2,r4
    5644:	2807883a 	mov	r3,r5
    5648:	100d883a 	mov	r6,r2
    564c:	180f883a 	mov	r7,r3
    5650:	8009883a 	mov	r4,r16
    5654:	880b883a 	mov	r5,r17
    5658:	00068e40 	call	68e4 <__divdf3>
    565c:	1009883a 	mov	r4,r2
    5660:	180b883a 	mov	r5,r3
    5664:	2005883a 	mov	r2,r4
    5668:	2807883a 	mov	r3,r5
    566c:	01020234 	movhi	r4,2056
    5670:	213f1c04 	addi	r4,r4,-912
    5674:	900a90fa 	slli	r5,r18,3
    5678:	2149883a 	add	r4,r4,r5
    567c:	20800015 	stw	r2,0(r4)
    5680:	20c00115 	stw	r3,4(r4)
					}

					//check the freq&ROC against thresholds
//					xSemaphoreTake(shedSemaphore, portMAX_DELAY);
					if ((freq[freqIndex] < thresholdFreq) || (abs(dfreq[freqIndex]) > thresholdROC))
    5684:	d0e00417 	ldw	r3,-32752(gp)
    5688:	00820234 	movhi	r2,2056
    568c:	10be4f04 	addi	r2,r2,-1732
    5690:	180690fa 	slli	r3,r3,3
    5694:	10c9883a 	add	r4,r2,r3
    5698:	20800017 	ldw	r2,0(r4)
    569c:	20c00117 	ldw	r3,4(r4)
    56a0:	d1200517 	ldw	r4,-32748(gp)
    56a4:	d1600617 	ldw	r5,-32744(gp)
    56a8:	200d883a 	mov	r6,r4
    56ac:	280f883a 	mov	r7,r5
    56b0:	1009883a 	mov	r4,r2
    56b4:	180b883a 	mov	r5,r3
    56b8:	00072a80 	call	72a8 <__ledf2>
    56bc:	10001816 	blt	r2,zero,5720 <stabilityMonitorTask+0x3e4>
    56c0:	d0e00417 	ldw	r3,-32752(gp)
    56c4:	00820234 	movhi	r2,2056
    56c8:	10bf1c04 	addi	r2,r2,-912
    56cc:	180690fa 	slli	r3,r3,3
    56d0:	10c9883a 	add	r4,r2,r3
    56d4:	20800017 	ldw	r2,0(r4)
    56d8:	20c00117 	ldw	r3,4(r4)
    56dc:	1009883a 	mov	r4,r2
    56e0:	180b883a 	mov	r5,r3
    56e4:	00083b00 	call	83b0 <__fixdfsi>
    56e8:	1000010e 	bge	r2,zero,56f0 <stabilityMonitorTask+0x3b4>
    56ec:	0085c83a 	sub	r2,zero,r2
    56f0:	1009883a 	mov	r4,r2
    56f4:	00084300 	call	8430 <__floatsidf>
    56f8:	1011883a 	mov	r8,r2
    56fc:	1813883a 	mov	r9,r3
    5700:	d0a00717 	ldw	r2,-32740(gp)
    5704:	d0e00817 	ldw	r3,-32736(gp)
    5708:	100d883a 	mov	r6,r2
    570c:	180f883a 	mov	r7,r3
    5710:	4009883a 	mov	r4,r8
    5714:	480b883a 	mov	r5,r9
    5718:	00071cc0 	call	71cc <__gedf2>
    571c:	0080030e 	bge	zero,r2,572c <stabilityMonitorTask+0x3f0>
					{
					systemState = MONITORING;
    5720:	00800044 	movi	r2,1
    5724:	d0a03815 	stw	r2,-32544(gp)
    5728:	00000106 	br	5730 <stabilityMonitorTask+0x3f4>
					}
					else
					{
					systemState = NORMAL;
    572c:	d0203815 	stw	zero,-32544(gp)
					}
//					xSemaphoreGive(shedSemaphore);

					if (dfreq[freqIndex] > 100.0){
    5730:	d0e00417 	ldw	r3,-32752(gp)
    5734:	00820234 	movhi	r2,2056
    5738:	10bf1c04 	addi	r2,r2,-912
    573c:	180690fa 	slli	r3,r3,3
    5740:	10c9883a 	add	r4,r2,r3
    5744:	20800017 	ldw	r2,0(r4)
    5748:	20c00117 	ldw	r3,4(r4)
    574c:	000d883a 	mov	r6,zero
    5750:	01d01674 	movhi	r7,16473
    5754:	1009883a 	mov	r4,r2
    5758:	180b883a 	mov	r5,r3
    575c:	00071cc0 	call	71cc <__gedf2>
    5760:	0080080e 	bge	zero,r2,5784 <stabilityMonitorTask+0x448>
						dfreq[freqIndex] = 100.0;
    5764:	d0e00417 	ldw	r3,-32752(gp)
    5768:	00820234 	movhi	r2,2056
    576c:	10bf1c04 	addi	r2,r2,-912
    5770:	180690fa 	slli	r3,r3,3
    5774:	10c5883a 	add	r2,r2,r3
    5778:	10000015 	stw	zero,0(r2)
    577c:	00d01674 	movhi	r3,16473
    5780:	10c00115 	stw	r3,4(r2)
					}
					freqIndex =	++freqIndex%100; //point to the next data (oldest) to be overwritten(from 0 - 99)
    5784:	d0a00417 	ldw	r2,-32752(gp)
    5788:	10800044 	addi	r2,r2,1
    578c:	d0a00415 	stw	r2,-32752(gp)
    5790:	d0a00417 	ldw	r2,-32752(gp)
    5794:	00c01904 	movi	r3,100
    5798:	10c7283a 	div	r3,r2,r3
    579c:	18c01924 	muli	r3,r3,100
    57a0:	10c5c83a 	sub	r2,r2,r3
    57a4:	d0a00415 	stw	r2,-32752(gp)

					vTaskDelay(10);
    57a8:	01000284 	movi	r4,10
    57ac:	0002e0c0 	call	2e0c <vTaskDelay>

/****** Stability Monitor Task ******/
void stabilityMonitorTask(void *pvParameters){

	while(1){
		while(uxQueueMessagesWaiting( Q_freq_data ) != 0){
    57b0:	d0a03917 	ldw	r2,-32540(gp)
    57b4:	1009883a 	mov	r4,r2
    57b8:	00025900 	call	2590 <uxQueueMessagesWaiting>
    57bc:	103ee81e 	bne	r2,zero,5360 <__alt_data_end+0xf0005360>
					}
					freqIndex =	++freqIndex%100; //point to the next data (oldest) to be overwritten(from 0 - 99)

					vTaskDelay(10);
				}
	}
    57c0:	003ee606 	br	535c <__alt_data_end+0xf000535c>

000057c4 <LoadCtrlTask>:
}
/****** Stability Monitor Task END ******/

/****** Load Control Task ******/
void LoadCtrlTask(void *pvParameters)
{
    57c4:	defffd04 	addi	sp,sp,-12
    57c8:	dfc00215 	stw	ra,8(sp)
    57cc:	df000115 	stw	fp,4(sp)
    57d0:	df000104 	addi	fp,sp,4
    57d4:	e13fff15 	stw	r4,-4(fp)
	while(1){

		switch(systemState){
    57d8:	d0a03817 	ldw	r2,-32544(gp)
    57dc:	10000326 	beq	r2,zero,57ec <LoadCtrlTask+0x28>
    57e0:	10800060 	cmpeqi	r2,r2,1
    57e4:	1000051e 	bne	r2,zero,57fc <LoadCtrlTask+0x38>
    57e8:	00000806 	br	580c <LoadCtrlTask+0x48>

		case NORMAL:
			printf("The system is in normal state \n");
    57ec:	01020034 	movhi	r4,2048
    57f0:	21001604 	addi	r4,r4,88
    57f4:	0008b3c0 	call	8b3c <puts>
			break;
    57f8:	00000406 	br	580c <LoadCtrlTask+0x48>


		case MONITORING:
			printf("The system is in monitoring state \n");
    57fc:	01020034 	movhi	r4,2048
    5800:	21001e04 	addi	r4,r4,120
    5804:	0008b3c0 	call	8b3c <puts>
			break;
    5808:	0001883a 	nop


		}
		vTaskDelay(10);
    580c:	01000284 	movi	r4,10
    5810:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    5814:	003ff006 	br	57d8 <__alt_data_end+0xf00057d8>

00005818 <PRVGADraw_Task>:
	unsigned int y1;
	unsigned int x2;
	unsigned int y2;
}Line;

void PRVGADraw_Task(void *pvParameters ){
    5818:	deffef04 	addi	sp,sp,-68
    581c:	dfc01015 	stw	ra,64(sp)
    5820:	df000f15 	stw	fp,60(sp)
    5824:	df000f04 	addi	fp,sp,60
    5828:	e13fff15 	stw	r4,-4(fp)

	//initialize VGA controllers
	alt_up_pixel_buffer_dma_dev *pixel_buf;
	pixel_buf = alt_up_pixel_buffer_dma_open_dev(VIDEO_PIXEL_BUFFER_DMA_NAME);
    582c:	01020034 	movhi	r4,2048
    5830:	21002704 	addi	r4,r4,156
    5834:	0017f580 	call	17f58 <alt_up_pixel_buffer_dma_open_dev>
    5838:	e0bff515 	stw	r2,-44(fp)
	if(pixel_buf == NULL){
    583c:	e0bff517 	ldw	r2,-44(fp)
    5840:	1000031e 	bne	r2,zero,5850 <PRVGADraw_Task+0x38>
		printf("can't find pixel buffer device\n");
    5844:	01020034 	movhi	r4,2048
    5848:	21002e04 	addi	r4,r4,184
    584c:	0008b3c0 	call	8b3c <puts>
	}
	alt_up_pixel_buffer_dma_clear_screen(pixel_buf, 0);
    5850:	000b883a 	mov	r5,zero
    5854:	e13ff517 	ldw	r4,-44(fp)
    5858:	00182180 	call	18218 <alt_up_pixel_buffer_dma_clear_screen>

	alt_up_char_buffer_dev *char_buf;
	char_buf = alt_up_char_buffer_open_dev("/dev/video_character_buffer_with_dma");
    585c:	01020034 	movhi	r4,2048
    5860:	21003604 	addi	r4,r4,216
    5864:	0017cf80 	call	17cf8 <alt_up_char_buffer_open_dev>
    5868:	e0bff615 	stw	r2,-40(fp)
	if(char_buf == NULL){
    586c:	e0bff617 	ldw	r2,-40(fp)
    5870:	1000031e 	bne	r2,zero,5880 <PRVGADraw_Task+0x68>
		printf("can't find char buffer device\n");
    5874:	01020034 	movhi	r4,2048
    5878:	21004004 	addi	r4,r4,256
    587c:	0008b3c0 	call	8b3c <puts>
	}
	alt_up_char_buffer_clear(char_buf);
    5880:	e13ff617 	ldw	r4,-40(fp)
    5884:	0017efc0 	call	17efc <alt_up_char_buffer_clear>



	//Set up plot axes
	alt_up_pixel_buffer_dma_draw_hline(pixel_buf, 100, 590, 200, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    5888:	d8000115 	stw	zero,4(sp)
    588c:	00900034 	movhi	r2,16384
    5890:	10bfffc4 	addi	r2,r2,-1
    5894:	d8800015 	stw	r2,0(sp)
    5898:	01c03204 	movi	r7,200
    589c:	01809384 	movi	r6,590
    58a0:	01401904 	movi	r5,100
    58a4:	e13ff517 	ldw	r4,-44(fp)
    58a8:	001861c0 	call	1861c <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_hline(pixel_buf, 100, 590, 300, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    58ac:	d8000115 	stw	zero,4(sp)
    58b0:	00900034 	movhi	r2,16384
    58b4:	10bfffc4 	addi	r2,r2,-1
    58b8:	d8800015 	stw	r2,0(sp)
    58bc:	01c04b04 	movi	r7,300
    58c0:	01809384 	movi	r6,590
    58c4:	01401904 	movi	r5,100
    58c8:	e13ff517 	ldw	r4,-44(fp)
    58cc:	001861c0 	call	1861c <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buf, 100, 50, 200, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    58d0:	d8000115 	stw	zero,4(sp)
    58d4:	00900034 	movhi	r2,16384
    58d8:	10bfffc4 	addi	r2,r2,-1
    58dc:	d8800015 	stw	r2,0(sp)
    58e0:	01c03204 	movi	r7,200
    58e4:	01800c84 	movi	r6,50
    58e8:	01401904 	movi	r5,100
    58ec:	e13ff517 	ldw	r4,-44(fp)
    58f0:	001882c0 	call	1882c <alt_up_pixel_buffer_dma_draw_vline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buf, 100, 220, 300, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    58f4:	d8000115 	stw	zero,4(sp)
    58f8:	00900034 	movhi	r2,16384
    58fc:	10bfffc4 	addi	r2,r2,-1
    5900:	d8800015 	stw	r2,0(sp)
    5904:	01c04b04 	movi	r7,300
    5908:	01803704 	movi	r6,220
    590c:	01401904 	movi	r5,100
    5910:	e13ff517 	ldw	r4,-44(fp)
    5914:	001882c0 	call	1882c <alt_up_pixel_buffer_dma_draw_vline>

	alt_up_char_buffer_string(char_buf, "Frequency(Hz)", 4, 4);
    5918:	01c00104 	movi	r7,4
    591c:	01800104 	movi	r6,4
    5920:	01420034 	movhi	r5,2048
    5924:	29404804 	addi	r5,r5,288
    5928:	e13ff617 	ldw	r4,-40(fp)
    592c:	0017e000 	call	17e00 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "52", 10, 7);
    5930:	01c001c4 	movi	r7,7
    5934:	01800284 	movi	r6,10
    5938:	01420034 	movhi	r5,2048
    593c:	29404c04 	addi	r5,r5,304
    5940:	e13ff617 	ldw	r4,-40(fp)
    5944:	0017e000 	call	17e00 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "50", 10, 12);
    5948:	01c00304 	movi	r7,12
    594c:	01800284 	movi	r6,10
    5950:	01420034 	movhi	r5,2048
    5954:	29404d04 	addi	r5,r5,308
    5958:	e13ff617 	ldw	r4,-40(fp)
    595c:	0017e000 	call	17e00 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "48", 10, 17);
    5960:	01c00444 	movi	r7,17
    5964:	01800284 	movi	r6,10
    5968:	01420034 	movhi	r5,2048
    596c:	29404e04 	addi	r5,r5,312
    5970:	e13ff617 	ldw	r4,-40(fp)
    5974:	0017e000 	call	17e00 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "46", 10, 22);
    5978:	01c00584 	movi	r7,22
    597c:	01800284 	movi	r6,10
    5980:	01420034 	movhi	r5,2048
    5984:	29404f04 	addi	r5,r5,316
    5988:	e13ff617 	ldw	r4,-40(fp)
    598c:	0017e000 	call	17e00 <alt_up_char_buffer_string>

	alt_up_char_buffer_string(char_buf, "df/dt(Hz/s)", 4, 26);
    5990:	01c00684 	movi	r7,26
    5994:	01800104 	movi	r6,4
    5998:	01420034 	movhi	r5,2048
    599c:	29405004 	addi	r5,r5,320
    59a0:	e13ff617 	ldw	r4,-40(fp)
    59a4:	0017e000 	call	17e00 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "60", 10, 28);
    59a8:	01c00704 	movi	r7,28
    59ac:	01800284 	movi	r6,10
    59b0:	01420034 	movhi	r5,2048
    59b4:	29405304 	addi	r5,r5,332
    59b8:	e13ff617 	ldw	r4,-40(fp)
    59bc:	0017e000 	call	17e00 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "30", 10, 30);
    59c0:	01c00784 	movi	r7,30
    59c4:	01800284 	movi	r6,10
    59c8:	01420034 	movhi	r5,2048
    59cc:	29405404 	addi	r5,r5,336
    59d0:	e13ff617 	ldw	r4,-40(fp)
    59d4:	0017e000 	call	17e00 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "0", 10, 32);
    59d8:	01c00804 	movi	r7,32
    59dc:	01800284 	movi	r6,10
    59e0:	01420034 	movhi	r5,2048
    59e4:	29405504 	addi	r5,r5,340
    59e8:	e13ff617 	ldw	r4,-40(fp)
    59ec:	0017e000 	call	17e00 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "-30", 9, 34);
    59f0:	01c00884 	movi	r7,34
    59f4:	01800244 	movi	r6,9
    59f8:	01420034 	movhi	r5,2048
    59fc:	29405604 	addi	r5,r5,344
    5a00:	e13ff617 	ldw	r4,-40(fp)
    5a04:	0017e000 	call	17e00 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "-60", 9, 36);
    5a08:	01c00904 	movi	r7,36
    5a0c:	01800244 	movi	r6,9
    5a10:	01420034 	movhi	r5,2048
    5a14:	29405704 	addi	r5,r5,348
    5a18:	e13ff617 	ldw	r4,-40(fp)
    5a1c:	0017e000 	call	17e00 <alt_up_char_buffer_string>
	Line line_freq, line_roc;

	while(1){

		//clear old graph to draw new graph
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 0, 639, 199, 0, 0);
    5a20:	d8000215 	stw	zero,8(sp)
    5a24:	d8000115 	stw	zero,4(sp)
    5a28:	008031c4 	movi	r2,199
    5a2c:	d8800015 	stw	r2,0(sp)
    5a30:	01c09fc4 	movi	r7,639
    5a34:	000d883a 	mov	r6,zero
    5a38:	01401944 	movi	r5,101
    5a3c:	e13ff517 	ldw	r4,-44(fp)
    5a40:	00183400 	call	18340 <alt_up_pixel_buffer_dma_draw_box>
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 201, 639, 299, 0, 0);
    5a44:	d8000215 	stw	zero,8(sp)
    5a48:	d8000115 	stw	zero,4(sp)
    5a4c:	00804ac4 	movi	r2,299
    5a50:	d8800015 	stw	r2,0(sp)
    5a54:	01c09fc4 	movi	r7,639
    5a58:	01803244 	movi	r6,201
    5a5c:	01401944 	movi	r5,101
    5a60:	e13ff517 	ldw	r4,-44(fp)
    5a64:	00183400 	call	18340 <alt_up_pixel_buffer_dma_draw_box>

		for(int j=0;j<99;++j){ //i here points to the oldest data, j loops through all the data to be drawn on VGA
    5a68:	e03ff415 	stw	zero,-48(fp)
    5a6c:	00011406 	br	5ec0 <PRVGADraw_Task+0x6a8>
			if (((int)(freq[(freqIndex+j)%100]) > MIN_FREQ) && ((int)(freq[(freqIndex+j+1)%100]) > MIN_FREQ)){
    5a70:	d0e00417 	ldw	r3,-32752(gp)
    5a74:	e0bff417 	ldw	r2,-48(fp)
    5a78:	1885883a 	add	r2,r3,r2
    5a7c:	00c01904 	movi	r3,100
    5a80:	10c7283a 	div	r3,r2,r3
    5a84:	18c01924 	muli	r3,r3,100
    5a88:	10c7c83a 	sub	r3,r2,r3
    5a8c:	00820234 	movhi	r2,2056
    5a90:	10be4f04 	addi	r2,r2,-1732
    5a94:	180690fa 	slli	r3,r3,3
    5a98:	10c9883a 	add	r4,r2,r3
    5a9c:	20800017 	ldw	r2,0(r4)
    5aa0:	20c00117 	ldw	r3,4(r4)
    5aa4:	1009883a 	mov	r4,r2
    5aa8:	180b883a 	mov	r5,r3
    5aac:	00083b00 	call	83b0 <__fixdfsi>
    5ab0:	1009883a 	mov	r4,r2
    5ab4:	00084300 	call	8430 <__floatsidf>
    5ab8:	1011883a 	mov	r8,r2
    5abc:	1813883a 	mov	r9,r3
    5ac0:	000d883a 	mov	r6,zero
    5ac4:	01d011f4 	movhi	r7,16455
    5ac8:	39e00004 	addi	r7,r7,-32768
    5acc:	4009883a 	mov	r4,r8
    5ad0:	480b883a 	mov	r5,r9
    5ad4:	00071cc0 	call	71cc <__gedf2>
    5ad8:	0080f60e 	bge	zero,r2,5eb4 <PRVGADraw_Task+0x69c>
    5adc:	d0e00417 	ldw	r3,-32752(gp)
    5ae0:	e0bff417 	ldw	r2,-48(fp)
    5ae4:	1885883a 	add	r2,r3,r2
    5ae8:	10800044 	addi	r2,r2,1
    5aec:	00c01904 	movi	r3,100
    5af0:	10c7283a 	div	r3,r2,r3
    5af4:	18c01924 	muli	r3,r3,100
    5af8:	10c7c83a 	sub	r3,r2,r3
    5afc:	00820234 	movhi	r2,2056
    5b00:	10be4f04 	addi	r2,r2,-1732
    5b04:	180690fa 	slli	r3,r3,3
    5b08:	10c9883a 	add	r4,r2,r3
    5b0c:	20800017 	ldw	r2,0(r4)
    5b10:	20c00117 	ldw	r3,4(r4)
    5b14:	1009883a 	mov	r4,r2
    5b18:	180b883a 	mov	r5,r3
    5b1c:	00083b00 	call	83b0 <__fixdfsi>
    5b20:	1009883a 	mov	r4,r2
    5b24:	00084300 	call	8430 <__floatsidf>
    5b28:	1011883a 	mov	r8,r2
    5b2c:	1813883a 	mov	r9,r3
    5b30:	000d883a 	mov	r6,zero
    5b34:	01d011f4 	movhi	r7,16455
    5b38:	39e00004 	addi	r7,r7,-32768
    5b3c:	4009883a 	mov	r4,r8
    5b40:	480b883a 	mov	r5,r9
    5b44:	00071cc0 	call	71cc <__gedf2>
    5b48:	0080da0e 	bge	zero,r2,5eb4 <PRVGADraw_Task+0x69c>
				//Calculate coordinates of the two data points to draw a line in between
				//Frequency plot
				line_freq.x1 = FREQPLT_ORI_X + FREQPLT_GRID_SIZE_X * j;
    5b4c:	e0bff417 	ldw	r2,-48(fp)
    5b50:	10800164 	muli	r2,r2,5
    5b54:	10801944 	addi	r2,r2,101
    5b58:	e0bff715 	stw	r2,-36(fp)
				line_freq.y1 = (int)(FREQPLT_ORI_Y - FREQPLT_FREQ_RES * (freq[(freqIndex+j)%100] - MIN_FREQ));
    5b5c:	d0e00417 	ldw	r3,-32752(gp)
    5b60:	e0bff417 	ldw	r2,-48(fp)
    5b64:	1885883a 	add	r2,r3,r2
    5b68:	00c01904 	movi	r3,100
    5b6c:	10c7283a 	div	r3,r2,r3
    5b70:	18c01924 	muli	r3,r3,100
    5b74:	10c7c83a 	sub	r3,r2,r3
    5b78:	00820234 	movhi	r2,2056
    5b7c:	10be4f04 	addi	r2,r2,-1732
    5b80:	180690fa 	slli	r3,r3,3
    5b84:	10c9883a 	add	r4,r2,r3
    5b88:	20800017 	ldw	r2,0(r4)
    5b8c:	20c00117 	ldw	r3,4(r4)
    5b90:	000d883a 	mov	r6,zero
    5b94:	01d011f4 	movhi	r7,16455
    5b98:	39e00004 	addi	r7,r7,-32768
    5b9c:	1009883a 	mov	r4,r2
    5ba0:	180b883a 	mov	r5,r3
    5ba4:	0007ab40 	call	7ab4 <__subdf3>
    5ba8:	1009883a 	mov	r4,r2
    5bac:	180b883a 	mov	r5,r3
    5bb0:	2005883a 	mov	r2,r4
    5bb4:	2807883a 	mov	r3,r5
    5bb8:	000d883a 	mov	r6,zero
    5bbc:	01d00d34 	movhi	r7,16436
    5bc0:	1009883a 	mov	r4,r2
    5bc4:	180b883a 	mov	r5,r3
    5bc8:	000739c0 	call	739c <__muldf3>
    5bcc:	1009883a 	mov	r4,r2
    5bd0:	180b883a 	mov	r5,r3
    5bd4:	2005883a 	mov	r2,r4
    5bd8:	2807883a 	mov	r3,r5
    5bdc:	100d883a 	mov	r6,r2
    5be0:	180f883a 	mov	r7,r3
    5be4:	0009883a 	mov	r4,zero
    5be8:	01501a74 	movhi	r5,16489
    5bec:	29780004 	addi	r5,r5,-8192
    5bf0:	0007ab40 	call	7ab4 <__subdf3>
    5bf4:	1009883a 	mov	r4,r2
    5bf8:	180b883a 	mov	r5,r3
    5bfc:	2005883a 	mov	r2,r4
    5c00:	2807883a 	mov	r3,r5
    5c04:	1009883a 	mov	r4,r2
    5c08:	180b883a 	mov	r5,r3
    5c0c:	00083b00 	call	83b0 <__fixdfsi>
    5c10:	e0bff815 	stw	r2,-32(fp)

				line_freq.x2 = FREQPLT_ORI_X + FREQPLT_GRID_SIZE_X * (j + 1);
    5c14:	e0bff417 	ldw	r2,-48(fp)
    5c18:	10800044 	addi	r2,r2,1
    5c1c:	10800164 	muli	r2,r2,5
    5c20:	10801944 	addi	r2,r2,101
    5c24:	e0bff915 	stw	r2,-28(fp)
				line_freq.y2 = (int)(FREQPLT_ORI_Y - FREQPLT_FREQ_RES * (freq[(freqIndex+j+1)%100] - MIN_FREQ));
    5c28:	d0e00417 	ldw	r3,-32752(gp)
    5c2c:	e0bff417 	ldw	r2,-48(fp)
    5c30:	1885883a 	add	r2,r3,r2
    5c34:	10800044 	addi	r2,r2,1
    5c38:	00c01904 	movi	r3,100
    5c3c:	10c7283a 	div	r3,r2,r3
    5c40:	18c01924 	muli	r3,r3,100
    5c44:	10c7c83a 	sub	r3,r2,r3
    5c48:	00820234 	movhi	r2,2056
    5c4c:	10be4f04 	addi	r2,r2,-1732
    5c50:	180690fa 	slli	r3,r3,3
    5c54:	10c9883a 	add	r4,r2,r3
    5c58:	20800017 	ldw	r2,0(r4)
    5c5c:	20c00117 	ldw	r3,4(r4)
    5c60:	000d883a 	mov	r6,zero
    5c64:	01d011f4 	movhi	r7,16455
    5c68:	39e00004 	addi	r7,r7,-32768
    5c6c:	1009883a 	mov	r4,r2
    5c70:	180b883a 	mov	r5,r3
    5c74:	0007ab40 	call	7ab4 <__subdf3>
    5c78:	1009883a 	mov	r4,r2
    5c7c:	180b883a 	mov	r5,r3
    5c80:	2005883a 	mov	r2,r4
    5c84:	2807883a 	mov	r3,r5
    5c88:	000d883a 	mov	r6,zero
    5c8c:	01d00d34 	movhi	r7,16436
    5c90:	1009883a 	mov	r4,r2
    5c94:	180b883a 	mov	r5,r3
    5c98:	000739c0 	call	739c <__muldf3>
    5c9c:	1009883a 	mov	r4,r2
    5ca0:	180b883a 	mov	r5,r3
    5ca4:	2005883a 	mov	r2,r4
    5ca8:	2807883a 	mov	r3,r5
    5cac:	100d883a 	mov	r6,r2
    5cb0:	180f883a 	mov	r7,r3
    5cb4:	0009883a 	mov	r4,zero
    5cb8:	01501a74 	movhi	r5,16489
    5cbc:	29780004 	addi	r5,r5,-8192
    5cc0:	0007ab40 	call	7ab4 <__subdf3>
    5cc4:	1009883a 	mov	r4,r2
    5cc8:	180b883a 	mov	r5,r3
    5ccc:	2005883a 	mov	r2,r4
    5cd0:	2807883a 	mov	r3,r5
    5cd4:	1009883a 	mov	r4,r2
    5cd8:	180b883a 	mov	r5,r3
    5cdc:	00083b00 	call	83b0 <__fixdfsi>
    5ce0:	e0bffa15 	stw	r2,-24(fp)

				//Frequency RoC plot
				line_roc.x1 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * j;
    5ce4:	e0bff417 	ldw	r2,-48(fp)
    5ce8:	10800164 	muli	r2,r2,5
    5cec:	10801944 	addi	r2,r2,101
    5cf0:	e0bffb15 	stw	r2,-20(fp)
				line_roc.y1 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[(freqIndex+j)%100]);
    5cf4:	d0e00417 	ldw	r3,-32752(gp)
    5cf8:	e0bff417 	ldw	r2,-48(fp)
    5cfc:	1885883a 	add	r2,r3,r2
    5d00:	00c01904 	movi	r3,100
    5d04:	10c7283a 	div	r3,r2,r3
    5d08:	18c01924 	muli	r3,r3,100
    5d0c:	10c7c83a 	sub	r3,r2,r3
    5d10:	00820234 	movhi	r2,2056
    5d14:	10bf1c04 	addi	r2,r2,-912
    5d18:	180690fa 	slli	r3,r3,3
    5d1c:	10c9883a 	add	r4,r2,r3
    5d20:	20800017 	ldw	r2,0(r4)
    5d24:	20c00117 	ldw	r3,4(r4)
    5d28:	000d883a 	mov	r6,zero
    5d2c:	01cff834 	movhi	r7,16352
    5d30:	1009883a 	mov	r4,r2
    5d34:	180b883a 	mov	r5,r3
    5d38:	000739c0 	call	739c <__muldf3>
    5d3c:	1009883a 	mov	r4,r2
    5d40:	180b883a 	mov	r5,r3
    5d44:	2005883a 	mov	r2,r4
    5d48:	2807883a 	mov	r3,r5
    5d4c:	100d883a 	mov	r6,r2
    5d50:	180f883a 	mov	r7,r3
    5d54:	0009883a 	mov	r4,zero
    5d58:	01501c34 	movhi	r5,16496
    5d5c:	294c0004 	addi	r5,r5,12288
    5d60:	0007ab40 	call	7ab4 <__subdf3>
    5d64:	1009883a 	mov	r4,r2
    5d68:	180b883a 	mov	r5,r3
    5d6c:	2005883a 	mov	r2,r4
    5d70:	2807883a 	mov	r3,r5
    5d74:	1009883a 	mov	r4,r2
    5d78:	180b883a 	mov	r5,r3
    5d7c:	00083b00 	call	83b0 <__fixdfsi>
    5d80:	e0bffc15 	stw	r2,-16(fp)

				line_roc.x2 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * (j + 1);
    5d84:	e0bff417 	ldw	r2,-48(fp)
    5d88:	10800044 	addi	r2,r2,1
    5d8c:	10800164 	muli	r2,r2,5
    5d90:	10801944 	addi	r2,r2,101
    5d94:	e0bffd15 	stw	r2,-12(fp)
				line_roc.y2 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[(freqIndex+j+1)%100]);
    5d98:	d0e00417 	ldw	r3,-32752(gp)
    5d9c:	e0bff417 	ldw	r2,-48(fp)
    5da0:	1885883a 	add	r2,r3,r2
    5da4:	10800044 	addi	r2,r2,1
    5da8:	00c01904 	movi	r3,100
    5dac:	10c7283a 	div	r3,r2,r3
    5db0:	18c01924 	muli	r3,r3,100
    5db4:	10c7c83a 	sub	r3,r2,r3
    5db8:	00820234 	movhi	r2,2056
    5dbc:	10bf1c04 	addi	r2,r2,-912
    5dc0:	180690fa 	slli	r3,r3,3
    5dc4:	10c9883a 	add	r4,r2,r3
    5dc8:	20800017 	ldw	r2,0(r4)
    5dcc:	20c00117 	ldw	r3,4(r4)
    5dd0:	000d883a 	mov	r6,zero
    5dd4:	01cff834 	movhi	r7,16352
    5dd8:	1009883a 	mov	r4,r2
    5ddc:	180b883a 	mov	r5,r3
    5de0:	000739c0 	call	739c <__muldf3>
    5de4:	1009883a 	mov	r4,r2
    5de8:	180b883a 	mov	r5,r3
    5dec:	2005883a 	mov	r2,r4
    5df0:	2807883a 	mov	r3,r5
    5df4:	100d883a 	mov	r6,r2
    5df8:	180f883a 	mov	r7,r3
    5dfc:	0009883a 	mov	r4,zero
    5e00:	01501c34 	movhi	r5,16496
    5e04:	294c0004 	addi	r5,r5,12288
    5e08:	0007ab40 	call	7ab4 <__subdf3>
    5e0c:	1009883a 	mov	r4,r2
    5e10:	180b883a 	mov	r5,r3
    5e14:	2005883a 	mov	r2,r4
    5e18:	2807883a 	mov	r3,r5
    5e1c:	1009883a 	mov	r4,r2
    5e20:	180b883a 	mov	r5,r3
    5e24:	00083b00 	call	83b0 <__fixdfsi>
    5e28:	e0bffe15 	stw	r2,-8(fp)

				//Draw
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1, line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
    5e2c:	e0bff717 	ldw	r2,-36(fp)
    5e30:	1009883a 	mov	r4,r2
    5e34:	e0bff817 	ldw	r2,-32(fp)
    5e38:	100b883a 	mov	r5,r2
    5e3c:	e0bff917 	ldw	r2,-28(fp)
    5e40:	100d883a 	mov	r6,r2
    5e44:	e0bffa17 	ldw	r2,-24(fp)
    5e48:	1007883a 	mov	r3,r2
    5e4c:	d8000215 	stw	zero,8(sp)
    5e50:	0080ffc4 	movi	r2,1023
    5e54:	d8800115 	stw	r2,4(sp)
    5e58:	d8c00015 	stw	r3,0(sp)
    5e5c:	300f883a 	mov	r7,r6
    5e60:	280d883a 	mov	r6,r5
    5e64:	200b883a 	mov	r5,r4
    5e68:	e13ff517 	ldw	r4,-44(fp)
    5e6c:	0018bc40 	call	18bc4 <alt_up_pixel_buffer_dma_draw_line>
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1, line_roc.x2, line_roc.y2, 0x3ff << 0, 0);
    5e70:	e0bffb17 	ldw	r2,-20(fp)
    5e74:	1009883a 	mov	r4,r2
    5e78:	e0bffc17 	ldw	r2,-16(fp)
    5e7c:	100b883a 	mov	r5,r2
    5e80:	e0bffd17 	ldw	r2,-12(fp)
    5e84:	100d883a 	mov	r6,r2
    5e88:	e0bffe17 	ldw	r2,-8(fp)
    5e8c:	1007883a 	mov	r3,r2
    5e90:	d8000215 	stw	zero,8(sp)
    5e94:	0080ffc4 	movi	r2,1023
    5e98:	d8800115 	stw	r2,4(sp)
    5e9c:	d8c00015 	stw	r3,0(sp)
    5ea0:	300f883a 	mov	r7,r6
    5ea4:	280d883a 	mov	r6,r5
    5ea8:	200b883a 	mov	r5,r4
    5eac:	e13ff517 	ldw	r4,-44(fp)
    5eb0:	0018bc40 	call	18bc4 <alt_up_pixel_buffer_dma_draw_line>

		//clear old graph to draw new graph
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 0, 639, 199, 0, 0);
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 201, 639, 299, 0, 0);

		for(int j=0;j<99;++j){ //i here points to the oldest data, j loops through all the data to be drawn on VGA
    5eb4:	e0bff417 	ldw	r2,-48(fp)
    5eb8:	10800044 	addi	r2,r2,1
    5ebc:	e0bff415 	stw	r2,-48(fp)
    5ec0:	e0bff417 	ldw	r2,-48(fp)
    5ec4:	108018d0 	cmplti	r2,r2,99
    5ec8:	103ee91e 	bne	r2,zero,5a70 <__alt_data_end+0xf0005a70>
				//Draw
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1, line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1, line_roc.x2, line_roc.y2, 0x3ff << 0, 0);
			}
		}
		vTaskDelay(10);
    5ecc:	01000284 	movi	r4,10
    5ed0:	0002e0c0 	call	2e0c <vTaskDelay>

	}
    5ed4:	003ed206 	br	5a20 <__alt_data_end+0xf0005a20>

00005ed8 <main>:




int main()
{
    5ed8:	defffa04 	addi	sp,sp,-24
    5edc:	dfc00515 	stw	ra,20(sp)
    5ee0:	df000415 	stw	fp,16(sp)
    5ee4:	df000404 	addi	fp,sp,16
	Q_freq_data = xQueueCreate( 100, sizeof(double) );
    5ee8:	000d883a 	mov	r6,zero
    5eec:	01400204 	movi	r5,8
    5ef0:	01001904 	movi	r4,100
    5ef4:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5ef8:	d0a03915 	stw	r2,-32540(gp)

	ledSemaphore= xSemaphoreCreateMutex();
    5efc:	01000044 	movi	r4,1
    5f00:	0001c800 	call	1c80 <xQueueCreateMutex>
    5f04:	d0a03c15 	stw	r2,-32528(gp)
	shedSemaphore = xSemaphoreCreateMutex();
    5f08:	01000044 	movi	r4,1
    5f0c:	0001c800 	call	1c80 <xQueueCreateMutex>
    5f10:	d0a03b15 	stw	r2,-32532(gp)


	alt_irq_register(FREQUENCY_ANALYSER_IRQ, 0, freq_relay);
    5f14:	01800034 	movhi	r6,0
    5f18:	31944104 	addi	r6,r6,20740
    5f1c:	000b883a 	mov	r5,zero
    5f20:	010001c4 	movi	r4,7
    5f24:	00019200 	call	1920 <alt_irq_register>

	xTaskCreate( PRVGADraw_Task, "DrawTsk", TASK_STACKSIZE, NULL, PRVGADraw_Task_P, &PRVGADraw );
    5f28:	d8000315 	stw	zero,12(sp)
    5f2c:	d8000215 	stw	zero,8(sp)
    5f30:	d0a03a04 	addi	r2,gp,-32536
    5f34:	d8800115 	stw	r2,4(sp)
    5f38:	00800084 	movi	r2,2
    5f3c:	d8800015 	stw	r2,0(sp)
    5f40:	000f883a 	mov	r7,zero
    5f44:	01820004 	movi	r6,2048
    5f48:	01420034 	movhi	r5,2048
    5f4c:	29405804 	addi	r5,r5,352
    5f50:	01000034 	movhi	r4,0
    5f54:	21160604 	addi	r4,r4,22552
    5f58:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( stabilityMonitorTask, "StabilityMontitorTsk", TASK_STACKSIZE, NULL, StabilityMonitor_Task_P, NULL);
    5f5c:	d8000315 	stw	zero,12(sp)
    5f60:	d8000215 	stw	zero,8(sp)
    5f64:	d8000115 	stw	zero,4(sp)
    5f68:	008001c4 	movi	r2,7
    5f6c:	d8800015 	stw	r2,0(sp)
    5f70:	000f883a 	mov	r7,zero
    5f74:	01820004 	movi	r6,2048
    5f78:	01420034 	movhi	r5,2048
    5f7c:	29405a04 	addi	r5,r5,360
    5f80:	01000034 	movhi	r4,0
    5f84:	2114cf04 	addi	r4,r4,21308
    5f88:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( switchPollingTask, "SwitchPollingTsk", TASK_STACKSIZE, NULL, switchPolling_Task_P, NULL);
    5f8c:	d8000315 	stw	zero,12(sp)
    5f90:	d8000215 	stw	zero,8(sp)
    5f94:	d8000115 	stw	zero,4(sp)
    5f98:	00800144 	movi	r2,5
    5f9c:	d8800015 	stw	r2,0(sp)
    5fa0:	000f883a 	mov	r7,zero
    5fa4:	01820004 	movi	r6,2048
    5fa8:	01420034 	movhi	r5,2048
    5fac:	29406004 	addi	r5,r5,384
    5fb0:	01000034 	movhi	r4,0
    5fb4:	21146404 	addi	r4,r4,20880
    5fb8:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( LEDCtrlTask, "LEDCtrlTsk", TASK_STACKSIZE, NULL, LEDCtrl_Task_P, NULL);
    5fbc:	d8000315 	stw	zero,12(sp)
    5fc0:	d8000215 	stw	zero,8(sp)
    5fc4:	d8000115 	stw	zero,4(sp)
    5fc8:	00800104 	movi	r2,4
    5fcc:	d8800015 	stw	r2,0(sp)
    5fd0:	000f883a 	mov	r7,zero
    5fd4:	01820004 	movi	r6,2048
    5fd8:	01420034 	movhi	r5,2048
    5fdc:	29406504 	addi	r5,r5,404
    5fe0:	01000034 	movhi	r4,0
    5fe4:	21149904 	addi	r4,r4,21092
    5fe8:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( LoadCtrlTask, "LoadCtrlTsk", TASK_STACKSIZE, NULL, LoadCtrl_Task_P, NULL);
    5fec:	d8000315 	stw	zero,12(sp)
    5ff0:	d8000215 	stw	zero,8(sp)
    5ff4:	d8000115 	stw	zero,4(sp)
    5ff8:	00800184 	movi	r2,6
    5ffc:	d8800015 	stw	r2,0(sp)
    6000:	000f883a 	mov	r7,zero
    6004:	01820004 	movi	r6,2048
    6008:	01420034 	movhi	r5,2048
    600c:	29406804 	addi	r5,r5,416
    6010:	01000034 	movhi	r4,0
    6014:	2115f104 	addi	r4,r4,22468
    6018:	0002b780 	call	2b78 <xTaskGenericCreate>


	vTaskStartScheduler();
    601c:	0002e840 	call	2e84 <vTaskStartScheduler>

	while(1)

  return 0;
    6020:	0005883a 	mov	r2,zero
}
    6024:	e037883a 	mov	sp,fp
    6028:	dfc00117 	ldw	ra,4(sp)
    602c:	df000017 	ldw	fp,0(sp)
    6030:	dec00204 	addi	sp,sp,8
    6034:	f800283a 	ret

00006038 <__adddf3>:
    6038:	02c00434 	movhi	r11,16
    603c:	5affffc4 	addi	r11,r11,-1
    6040:	2806d7fa 	srli	r3,r5,31
    6044:	2ad4703a 	and	r10,r5,r11
    6048:	3ad2703a 	and	r9,r7,r11
    604c:	3804d53a 	srli	r2,r7,20
    6050:	3018d77a 	srli	r12,r6,29
    6054:	280ad53a 	srli	r5,r5,20
    6058:	501490fa 	slli	r10,r10,3
    605c:	2010d77a 	srli	r8,r4,29
    6060:	481290fa 	slli	r9,r9,3
    6064:	380ed7fa 	srli	r7,r7,31
    6068:	defffb04 	addi	sp,sp,-20
    606c:	dc800215 	stw	r18,8(sp)
    6070:	dc400115 	stw	r17,4(sp)
    6074:	dc000015 	stw	r16,0(sp)
    6078:	dfc00415 	stw	ra,16(sp)
    607c:	dcc00315 	stw	r19,12(sp)
    6080:	1c803fcc 	andi	r18,r3,255
    6084:	2c01ffcc 	andi	r16,r5,2047
    6088:	5210b03a 	or	r8,r10,r8
    608c:	202290fa 	slli	r17,r4,3
    6090:	1081ffcc 	andi	r2,r2,2047
    6094:	4b12b03a 	or	r9,r9,r12
    6098:	300c90fa 	slli	r6,r6,3
    609c:	91c07526 	beq	r18,r7,6274 <__adddf3+0x23c>
    60a0:	8087c83a 	sub	r3,r16,r2
    60a4:	00c0ab0e 	bge	zero,r3,6354 <__adddf3+0x31c>
    60a8:	10002a1e 	bne	r2,zero,6154 <__adddf3+0x11c>
    60ac:	4984b03a 	or	r2,r9,r6
    60b0:	1000961e 	bne	r2,zero,630c <__adddf3+0x2d4>
    60b4:	888001cc 	andi	r2,r17,7
    60b8:	10000726 	beq	r2,zero,60d8 <__adddf3+0xa0>
    60bc:	888003cc 	andi	r2,r17,15
    60c0:	00c00104 	movi	r3,4
    60c4:	10c00426 	beq	r2,r3,60d8 <__adddf3+0xa0>
    60c8:	88c7883a 	add	r3,r17,r3
    60cc:	1c63803a 	cmpltu	r17,r3,r17
    60d0:	4451883a 	add	r8,r8,r17
    60d4:	1823883a 	mov	r17,r3
    60d8:	4080202c 	andhi	r2,r8,128
    60dc:	10005926 	beq	r2,zero,6244 <__adddf3+0x20c>
    60e0:	84000044 	addi	r16,r16,1
    60e4:	0081ffc4 	movi	r2,2047
    60e8:	8080ba26 	beq	r16,r2,63d4 <__adddf3+0x39c>
    60ec:	00bfe034 	movhi	r2,65408
    60f0:	10bfffc4 	addi	r2,r2,-1
    60f4:	4090703a 	and	r8,r8,r2
    60f8:	4004977a 	slli	r2,r8,29
    60fc:	4010927a 	slli	r8,r8,9
    6100:	8822d0fa 	srli	r17,r17,3
    6104:	8401ffcc 	andi	r16,r16,2047
    6108:	4010d33a 	srli	r8,r8,12
    610c:	9007883a 	mov	r3,r18
    6110:	1444b03a 	or	r2,r2,r17
    6114:	8401ffcc 	andi	r16,r16,2047
    6118:	8020953a 	slli	r16,r16,20
    611c:	18c03fcc 	andi	r3,r3,255
    6120:	01000434 	movhi	r4,16
    6124:	213fffc4 	addi	r4,r4,-1
    6128:	180697fa 	slli	r3,r3,31
    612c:	4110703a 	and	r8,r8,r4
    6130:	4410b03a 	or	r8,r8,r16
    6134:	40c6b03a 	or	r3,r8,r3
    6138:	dfc00417 	ldw	ra,16(sp)
    613c:	dcc00317 	ldw	r19,12(sp)
    6140:	dc800217 	ldw	r18,8(sp)
    6144:	dc400117 	ldw	r17,4(sp)
    6148:	dc000017 	ldw	r16,0(sp)
    614c:	dec00504 	addi	sp,sp,20
    6150:	f800283a 	ret
    6154:	0081ffc4 	movi	r2,2047
    6158:	80bfd626 	beq	r16,r2,60b4 <__alt_data_end+0xf00060b4>
    615c:	4a402034 	orhi	r9,r9,128
    6160:	00800e04 	movi	r2,56
    6164:	10c09f16 	blt	r2,r3,63e4 <__adddf3+0x3ac>
    6168:	008007c4 	movi	r2,31
    616c:	10c0c216 	blt	r2,r3,6478 <__adddf3+0x440>
    6170:	00800804 	movi	r2,32
    6174:	10c5c83a 	sub	r2,r2,r3
    6178:	488a983a 	sll	r5,r9,r2
    617c:	30c8d83a 	srl	r4,r6,r3
    6180:	3084983a 	sll	r2,r6,r2
    6184:	48c6d83a 	srl	r3,r9,r3
    6188:	290cb03a 	or	r6,r5,r4
    618c:	1004c03a 	cmpne	r2,r2,zero
    6190:	308cb03a 	or	r6,r6,r2
    6194:	898dc83a 	sub	r6,r17,r6
    6198:	89a3803a 	cmpltu	r17,r17,r6
    619c:	40d1c83a 	sub	r8,r8,r3
    61a0:	4451c83a 	sub	r8,r8,r17
    61a4:	3023883a 	mov	r17,r6
    61a8:	4080202c 	andhi	r2,r8,128
    61ac:	10002326 	beq	r2,zero,623c <__adddf3+0x204>
    61b0:	04c02034 	movhi	r19,128
    61b4:	9cffffc4 	addi	r19,r19,-1
    61b8:	44e6703a 	and	r19,r8,r19
    61bc:	98007626 	beq	r19,zero,6398 <__adddf3+0x360>
    61c0:	9809883a 	mov	r4,r19
    61c4:	000850c0 	call	850c <__clzsi2>
    61c8:	10fffe04 	addi	r3,r2,-8
    61cc:	010007c4 	movi	r4,31
    61d0:	20c07716 	blt	r4,r3,63b0 <__adddf3+0x378>
    61d4:	00800804 	movi	r2,32
    61d8:	10c5c83a 	sub	r2,r2,r3
    61dc:	8884d83a 	srl	r2,r17,r2
    61e0:	98d0983a 	sll	r8,r19,r3
    61e4:	88e2983a 	sll	r17,r17,r3
    61e8:	1204b03a 	or	r2,r2,r8
    61ec:	1c007416 	blt	r3,r16,63c0 <__adddf3+0x388>
    61f0:	1c21c83a 	sub	r16,r3,r16
    61f4:	82000044 	addi	r8,r16,1
    61f8:	00c007c4 	movi	r3,31
    61fc:	1a009116 	blt	r3,r8,6444 <__adddf3+0x40c>
    6200:	00c00804 	movi	r3,32
    6204:	1a07c83a 	sub	r3,r3,r8
    6208:	8a08d83a 	srl	r4,r17,r8
    620c:	88e2983a 	sll	r17,r17,r3
    6210:	10c6983a 	sll	r3,r2,r3
    6214:	1210d83a 	srl	r8,r2,r8
    6218:	8804c03a 	cmpne	r2,r17,zero
    621c:	1906b03a 	or	r3,r3,r4
    6220:	18a2b03a 	or	r17,r3,r2
    6224:	0021883a 	mov	r16,zero
    6228:	003fa206 	br	60b4 <__alt_data_end+0xf00060b4>
    622c:	1890b03a 	or	r8,r3,r2
    6230:	40017d26 	beq	r8,zero,6828 <__adddf3+0x7f0>
    6234:	1011883a 	mov	r8,r2
    6238:	1823883a 	mov	r17,r3
    623c:	888001cc 	andi	r2,r17,7
    6240:	103f9e1e 	bne	r2,zero,60bc <__alt_data_end+0xf00060bc>
    6244:	4004977a 	slli	r2,r8,29
    6248:	8822d0fa 	srli	r17,r17,3
    624c:	4010d0fa 	srli	r8,r8,3
    6250:	9007883a 	mov	r3,r18
    6254:	1444b03a 	or	r2,r2,r17
    6258:	0101ffc4 	movi	r4,2047
    625c:	81002426 	beq	r16,r4,62f0 <__adddf3+0x2b8>
    6260:	8120703a 	and	r16,r16,r4
    6264:	01000434 	movhi	r4,16
    6268:	213fffc4 	addi	r4,r4,-1
    626c:	4110703a 	and	r8,r8,r4
    6270:	003fa806 	br	6114 <__alt_data_end+0xf0006114>
    6274:	8089c83a 	sub	r4,r16,r2
    6278:	01005e0e 	bge	zero,r4,63f4 <__adddf3+0x3bc>
    627c:	10002b26 	beq	r2,zero,632c <__adddf3+0x2f4>
    6280:	0081ffc4 	movi	r2,2047
    6284:	80bf8b26 	beq	r16,r2,60b4 <__alt_data_end+0xf00060b4>
    6288:	4a402034 	orhi	r9,r9,128
    628c:	00800e04 	movi	r2,56
    6290:	1100a40e 	bge	r2,r4,6524 <__adddf3+0x4ec>
    6294:	498cb03a 	or	r6,r9,r6
    6298:	300ac03a 	cmpne	r5,r6,zero
    629c:	0013883a 	mov	r9,zero
    62a0:	2c4b883a 	add	r5,r5,r17
    62a4:	2c63803a 	cmpltu	r17,r5,r17
    62a8:	4a11883a 	add	r8,r9,r8
    62ac:	8a11883a 	add	r8,r17,r8
    62b0:	2823883a 	mov	r17,r5
    62b4:	4080202c 	andhi	r2,r8,128
    62b8:	103fe026 	beq	r2,zero,623c <__alt_data_end+0xf000623c>
    62bc:	84000044 	addi	r16,r16,1
    62c0:	0081ffc4 	movi	r2,2047
    62c4:	8080d226 	beq	r16,r2,6610 <__adddf3+0x5d8>
    62c8:	00bfe034 	movhi	r2,65408
    62cc:	10bfffc4 	addi	r2,r2,-1
    62d0:	4090703a 	and	r8,r8,r2
    62d4:	880ad07a 	srli	r5,r17,1
    62d8:	400897fa 	slli	r4,r8,31
    62dc:	88c0004c 	andi	r3,r17,1
    62e0:	28e2b03a 	or	r17,r5,r3
    62e4:	4010d07a 	srli	r8,r8,1
    62e8:	2462b03a 	or	r17,r4,r17
    62ec:	003f7106 	br	60b4 <__alt_data_end+0xf00060b4>
    62f0:	4088b03a 	or	r4,r8,r2
    62f4:	20014526 	beq	r4,zero,680c <__adddf3+0x7d4>
    62f8:	01000434 	movhi	r4,16
    62fc:	42000234 	orhi	r8,r8,8
    6300:	213fffc4 	addi	r4,r4,-1
    6304:	4110703a 	and	r8,r8,r4
    6308:	003f8206 	br	6114 <__alt_data_end+0xf0006114>
    630c:	18ffffc4 	addi	r3,r3,-1
    6310:	1800491e 	bne	r3,zero,6438 <__adddf3+0x400>
    6314:	898bc83a 	sub	r5,r17,r6
    6318:	8963803a 	cmpltu	r17,r17,r5
    631c:	4251c83a 	sub	r8,r8,r9
    6320:	4451c83a 	sub	r8,r8,r17
    6324:	2823883a 	mov	r17,r5
    6328:	003f9f06 	br	61a8 <__alt_data_end+0xf00061a8>
    632c:	4984b03a 	or	r2,r9,r6
    6330:	103f6026 	beq	r2,zero,60b4 <__alt_data_end+0xf00060b4>
    6334:	213fffc4 	addi	r4,r4,-1
    6338:	2000931e 	bne	r4,zero,6588 <__adddf3+0x550>
    633c:	898d883a 	add	r6,r17,r6
    6340:	3463803a 	cmpltu	r17,r6,r17
    6344:	4251883a 	add	r8,r8,r9
    6348:	8a11883a 	add	r8,r17,r8
    634c:	3023883a 	mov	r17,r6
    6350:	003fd806 	br	62b4 <__alt_data_end+0xf00062b4>
    6354:	1800541e 	bne	r3,zero,64a8 <__adddf3+0x470>
    6358:	80800044 	addi	r2,r16,1
    635c:	1081ffcc 	andi	r2,r2,2047
    6360:	00c00044 	movi	r3,1
    6364:	1880a00e 	bge	r3,r2,65e8 <__adddf3+0x5b0>
    6368:	8989c83a 	sub	r4,r17,r6
    636c:	8905803a 	cmpltu	r2,r17,r4
    6370:	4267c83a 	sub	r19,r8,r9
    6374:	98a7c83a 	sub	r19,r19,r2
    6378:	9880202c 	andhi	r2,r19,128
    637c:	10006326 	beq	r2,zero,650c <__adddf3+0x4d4>
    6380:	3463c83a 	sub	r17,r6,r17
    6384:	4a07c83a 	sub	r3,r9,r8
    6388:	344d803a 	cmpltu	r6,r6,r17
    638c:	19a7c83a 	sub	r19,r3,r6
    6390:	3825883a 	mov	r18,r7
    6394:	983f8a1e 	bne	r19,zero,61c0 <__alt_data_end+0xf00061c0>
    6398:	8809883a 	mov	r4,r17
    639c:	000850c0 	call	850c <__clzsi2>
    63a0:	10800804 	addi	r2,r2,32
    63a4:	10fffe04 	addi	r3,r2,-8
    63a8:	010007c4 	movi	r4,31
    63ac:	20ff890e 	bge	r4,r3,61d4 <__alt_data_end+0xf00061d4>
    63b0:	10bff604 	addi	r2,r2,-40
    63b4:	8884983a 	sll	r2,r17,r2
    63b8:	0023883a 	mov	r17,zero
    63bc:	1c3f8c0e 	bge	r3,r16,61f0 <__alt_data_end+0xf00061f0>
    63c0:	023fe034 	movhi	r8,65408
    63c4:	423fffc4 	addi	r8,r8,-1
    63c8:	80e1c83a 	sub	r16,r16,r3
    63cc:	1210703a 	and	r8,r2,r8
    63d0:	003f3806 	br	60b4 <__alt_data_end+0xf00060b4>
    63d4:	9007883a 	mov	r3,r18
    63d8:	0011883a 	mov	r8,zero
    63dc:	0005883a 	mov	r2,zero
    63e0:	003f4c06 	br	6114 <__alt_data_end+0xf0006114>
    63e4:	498cb03a 	or	r6,r9,r6
    63e8:	300cc03a 	cmpne	r6,r6,zero
    63ec:	0007883a 	mov	r3,zero
    63f0:	003f6806 	br	6194 <__alt_data_end+0xf0006194>
    63f4:	20009c1e 	bne	r4,zero,6668 <__adddf3+0x630>
    63f8:	80800044 	addi	r2,r16,1
    63fc:	1141ffcc 	andi	r5,r2,2047
    6400:	01000044 	movi	r4,1
    6404:	2140670e 	bge	r4,r5,65a4 <__adddf3+0x56c>
    6408:	0101ffc4 	movi	r4,2047
    640c:	11007f26 	beq	r2,r4,660c <__adddf3+0x5d4>
    6410:	898d883a 	add	r6,r17,r6
    6414:	4247883a 	add	r3,r8,r9
    6418:	3451803a 	cmpltu	r8,r6,r17
    641c:	40d1883a 	add	r8,r8,r3
    6420:	402297fa 	slli	r17,r8,31
    6424:	300cd07a 	srli	r6,r6,1
    6428:	4010d07a 	srli	r8,r8,1
    642c:	1021883a 	mov	r16,r2
    6430:	89a2b03a 	or	r17,r17,r6
    6434:	003f1f06 	br	60b4 <__alt_data_end+0xf00060b4>
    6438:	0081ffc4 	movi	r2,2047
    643c:	80bf481e 	bne	r16,r2,6160 <__alt_data_end+0xf0006160>
    6440:	003f1c06 	br	60b4 <__alt_data_end+0xf00060b4>
    6444:	843ff844 	addi	r16,r16,-31
    6448:	01000804 	movi	r4,32
    644c:	1406d83a 	srl	r3,r2,r16
    6450:	41005026 	beq	r8,r4,6594 <__adddf3+0x55c>
    6454:	01001004 	movi	r4,64
    6458:	2211c83a 	sub	r8,r4,r8
    645c:	1204983a 	sll	r2,r2,r8
    6460:	88a2b03a 	or	r17,r17,r2
    6464:	8822c03a 	cmpne	r17,r17,zero
    6468:	1c62b03a 	or	r17,r3,r17
    646c:	0011883a 	mov	r8,zero
    6470:	0021883a 	mov	r16,zero
    6474:	003f7106 	br	623c <__alt_data_end+0xf000623c>
    6478:	193ff804 	addi	r4,r3,-32
    647c:	00800804 	movi	r2,32
    6480:	4908d83a 	srl	r4,r9,r4
    6484:	18804526 	beq	r3,r2,659c <__adddf3+0x564>
    6488:	00801004 	movi	r2,64
    648c:	10c5c83a 	sub	r2,r2,r3
    6490:	4886983a 	sll	r3,r9,r2
    6494:	198cb03a 	or	r6,r3,r6
    6498:	300cc03a 	cmpne	r6,r6,zero
    649c:	218cb03a 	or	r6,r4,r6
    64a0:	0007883a 	mov	r3,zero
    64a4:	003f3b06 	br	6194 <__alt_data_end+0xf0006194>
    64a8:	80002a26 	beq	r16,zero,6554 <__adddf3+0x51c>
    64ac:	0101ffc4 	movi	r4,2047
    64b0:	11006826 	beq	r2,r4,6654 <__adddf3+0x61c>
    64b4:	00c7c83a 	sub	r3,zero,r3
    64b8:	42002034 	orhi	r8,r8,128
    64bc:	01000e04 	movi	r4,56
    64c0:	20c07c16 	blt	r4,r3,66b4 <__adddf3+0x67c>
    64c4:	010007c4 	movi	r4,31
    64c8:	20c0da16 	blt	r4,r3,6834 <__adddf3+0x7fc>
    64cc:	01000804 	movi	r4,32
    64d0:	20c9c83a 	sub	r4,r4,r3
    64d4:	4114983a 	sll	r10,r8,r4
    64d8:	88cad83a 	srl	r5,r17,r3
    64dc:	8908983a 	sll	r4,r17,r4
    64e0:	40c6d83a 	srl	r3,r8,r3
    64e4:	5162b03a 	or	r17,r10,r5
    64e8:	2008c03a 	cmpne	r4,r4,zero
    64ec:	8922b03a 	or	r17,r17,r4
    64f0:	3463c83a 	sub	r17,r6,r17
    64f4:	48c7c83a 	sub	r3,r9,r3
    64f8:	344d803a 	cmpltu	r6,r6,r17
    64fc:	1991c83a 	sub	r8,r3,r6
    6500:	1021883a 	mov	r16,r2
    6504:	3825883a 	mov	r18,r7
    6508:	003f2706 	br	61a8 <__alt_data_end+0xf00061a8>
    650c:	24d0b03a 	or	r8,r4,r19
    6510:	40001b1e 	bne	r8,zero,6580 <__adddf3+0x548>
    6514:	0005883a 	mov	r2,zero
    6518:	0007883a 	mov	r3,zero
    651c:	0021883a 	mov	r16,zero
    6520:	003f4d06 	br	6258 <__alt_data_end+0xf0006258>
    6524:	008007c4 	movi	r2,31
    6528:	11003c16 	blt	r2,r4,661c <__adddf3+0x5e4>
    652c:	00800804 	movi	r2,32
    6530:	1105c83a 	sub	r2,r2,r4
    6534:	488e983a 	sll	r7,r9,r2
    6538:	310ad83a 	srl	r5,r6,r4
    653c:	3084983a 	sll	r2,r6,r2
    6540:	4912d83a 	srl	r9,r9,r4
    6544:	394ab03a 	or	r5,r7,r5
    6548:	1004c03a 	cmpne	r2,r2,zero
    654c:	288ab03a 	or	r5,r5,r2
    6550:	003f5306 	br	62a0 <__alt_data_end+0xf00062a0>
    6554:	4448b03a 	or	r4,r8,r17
    6558:	20003e26 	beq	r4,zero,6654 <__adddf3+0x61c>
    655c:	00c6303a 	nor	r3,zero,r3
    6560:	18003a1e 	bne	r3,zero,664c <__adddf3+0x614>
    6564:	3463c83a 	sub	r17,r6,r17
    6568:	4a07c83a 	sub	r3,r9,r8
    656c:	344d803a 	cmpltu	r6,r6,r17
    6570:	1991c83a 	sub	r8,r3,r6
    6574:	1021883a 	mov	r16,r2
    6578:	3825883a 	mov	r18,r7
    657c:	003f0a06 	br	61a8 <__alt_data_end+0xf00061a8>
    6580:	2023883a 	mov	r17,r4
    6584:	003f0d06 	br	61bc <__alt_data_end+0xf00061bc>
    6588:	0081ffc4 	movi	r2,2047
    658c:	80bf3f1e 	bne	r16,r2,628c <__alt_data_end+0xf000628c>
    6590:	003ec806 	br	60b4 <__alt_data_end+0xf00060b4>
    6594:	0005883a 	mov	r2,zero
    6598:	003fb106 	br	6460 <__alt_data_end+0xf0006460>
    659c:	0007883a 	mov	r3,zero
    65a0:	003fbc06 	br	6494 <__alt_data_end+0xf0006494>
    65a4:	4444b03a 	or	r2,r8,r17
    65a8:	8000871e 	bne	r16,zero,67c8 <__adddf3+0x790>
    65ac:	1000ba26 	beq	r2,zero,6898 <__adddf3+0x860>
    65b0:	4984b03a 	or	r2,r9,r6
    65b4:	103ebf26 	beq	r2,zero,60b4 <__alt_data_end+0xf00060b4>
    65b8:	8985883a 	add	r2,r17,r6
    65bc:	4247883a 	add	r3,r8,r9
    65c0:	1451803a 	cmpltu	r8,r2,r17
    65c4:	40d1883a 	add	r8,r8,r3
    65c8:	40c0202c 	andhi	r3,r8,128
    65cc:	1023883a 	mov	r17,r2
    65d0:	183f1a26 	beq	r3,zero,623c <__alt_data_end+0xf000623c>
    65d4:	00bfe034 	movhi	r2,65408
    65d8:	10bfffc4 	addi	r2,r2,-1
    65dc:	2021883a 	mov	r16,r4
    65e0:	4090703a 	and	r8,r8,r2
    65e4:	003eb306 	br	60b4 <__alt_data_end+0xf00060b4>
    65e8:	4444b03a 	or	r2,r8,r17
    65ec:	8000291e 	bne	r16,zero,6694 <__adddf3+0x65c>
    65f0:	10004b1e 	bne	r2,zero,6720 <__adddf3+0x6e8>
    65f4:	4990b03a 	or	r8,r9,r6
    65f8:	40008b26 	beq	r8,zero,6828 <__adddf3+0x7f0>
    65fc:	4811883a 	mov	r8,r9
    6600:	3023883a 	mov	r17,r6
    6604:	3825883a 	mov	r18,r7
    6608:	003eaa06 	br	60b4 <__alt_data_end+0xf00060b4>
    660c:	1021883a 	mov	r16,r2
    6610:	0011883a 	mov	r8,zero
    6614:	0005883a 	mov	r2,zero
    6618:	003f0f06 	br	6258 <__alt_data_end+0xf0006258>
    661c:	217ff804 	addi	r5,r4,-32
    6620:	00800804 	movi	r2,32
    6624:	494ad83a 	srl	r5,r9,r5
    6628:	20807d26 	beq	r4,r2,6820 <__adddf3+0x7e8>
    662c:	00801004 	movi	r2,64
    6630:	1109c83a 	sub	r4,r2,r4
    6634:	4912983a 	sll	r9,r9,r4
    6638:	498cb03a 	or	r6,r9,r6
    663c:	300cc03a 	cmpne	r6,r6,zero
    6640:	298ab03a 	or	r5,r5,r6
    6644:	0013883a 	mov	r9,zero
    6648:	003f1506 	br	62a0 <__alt_data_end+0xf00062a0>
    664c:	0101ffc4 	movi	r4,2047
    6650:	113f9a1e 	bne	r2,r4,64bc <__alt_data_end+0xf00064bc>
    6654:	4811883a 	mov	r8,r9
    6658:	3023883a 	mov	r17,r6
    665c:	1021883a 	mov	r16,r2
    6660:	3825883a 	mov	r18,r7
    6664:	003e9306 	br	60b4 <__alt_data_end+0xf00060b4>
    6668:	8000161e 	bne	r16,zero,66c4 <__adddf3+0x68c>
    666c:	444ab03a 	or	r5,r8,r17
    6670:	28005126 	beq	r5,zero,67b8 <__adddf3+0x780>
    6674:	0108303a 	nor	r4,zero,r4
    6678:	20004d1e 	bne	r4,zero,67b0 <__adddf3+0x778>
    667c:	89a3883a 	add	r17,r17,r6
    6680:	4253883a 	add	r9,r8,r9
    6684:	898d803a 	cmpltu	r6,r17,r6
    6688:	3251883a 	add	r8,r6,r9
    668c:	1021883a 	mov	r16,r2
    6690:	003f0806 	br	62b4 <__alt_data_end+0xf00062b4>
    6694:	1000301e 	bne	r2,zero,6758 <__adddf3+0x720>
    6698:	4984b03a 	or	r2,r9,r6
    669c:	10007126 	beq	r2,zero,6864 <__adddf3+0x82c>
    66a0:	4811883a 	mov	r8,r9
    66a4:	3023883a 	mov	r17,r6
    66a8:	3825883a 	mov	r18,r7
    66ac:	0401ffc4 	movi	r16,2047
    66b0:	003e8006 	br	60b4 <__alt_data_end+0xf00060b4>
    66b4:	4462b03a 	or	r17,r8,r17
    66b8:	8822c03a 	cmpne	r17,r17,zero
    66bc:	0007883a 	mov	r3,zero
    66c0:	003f8b06 	br	64f0 <__alt_data_end+0xf00064f0>
    66c4:	0141ffc4 	movi	r5,2047
    66c8:	11403b26 	beq	r2,r5,67b8 <__adddf3+0x780>
    66cc:	0109c83a 	sub	r4,zero,r4
    66d0:	42002034 	orhi	r8,r8,128
    66d4:	01400e04 	movi	r5,56
    66d8:	29006716 	blt	r5,r4,6878 <__adddf3+0x840>
    66dc:	014007c4 	movi	r5,31
    66e0:	29007016 	blt	r5,r4,68a4 <__adddf3+0x86c>
    66e4:	01400804 	movi	r5,32
    66e8:	290bc83a 	sub	r5,r5,r4
    66ec:	4154983a 	sll	r10,r8,r5
    66f0:	890ed83a 	srl	r7,r17,r4
    66f4:	894a983a 	sll	r5,r17,r5
    66f8:	4108d83a 	srl	r4,r8,r4
    66fc:	51e2b03a 	or	r17,r10,r7
    6700:	280ac03a 	cmpne	r5,r5,zero
    6704:	8962b03a 	or	r17,r17,r5
    6708:	89a3883a 	add	r17,r17,r6
    670c:	2253883a 	add	r9,r4,r9
    6710:	898d803a 	cmpltu	r6,r17,r6
    6714:	3251883a 	add	r8,r6,r9
    6718:	1021883a 	mov	r16,r2
    671c:	003ee506 	br	62b4 <__alt_data_end+0xf00062b4>
    6720:	4984b03a 	or	r2,r9,r6
    6724:	103e6326 	beq	r2,zero,60b4 <__alt_data_end+0xf00060b4>
    6728:	8987c83a 	sub	r3,r17,r6
    672c:	88c9803a 	cmpltu	r4,r17,r3
    6730:	4245c83a 	sub	r2,r8,r9
    6734:	1105c83a 	sub	r2,r2,r4
    6738:	1100202c 	andhi	r4,r2,128
    673c:	203ebb26 	beq	r4,zero,622c <__alt_data_end+0xf000622c>
    6740:	3463c83a 	sub	r17,r6,r17
    6744:	4a07c83a 	sub	r3,r9,r8
    6748:	344d803a 	cmpltu	r6,r6,r17
    674c:	1991c83a 	sub	r8,r3,r6
    6750:	3825883a 	mov	r18,r7
    6754:	003e5706 	br	60b4 <__alt_data_end+0xf00060b4>
    6758:	4984b03a 	or	r2,r9,r6
    675c:	10002e26 	beq	r2,zero,6818 <__adddf3+0x7e0>
    6760:	4004d0fa 	srli	r2,r8,3
    6764:	8822d0fa 	srli	r17,r17,3
    6768:	4010977a 	slli	r8,r8,29
    676c:	10c0022c 	andhi	r3,r2,8
    6770:	4462b03a 	or	r17,r8,r17
    6774:	18000826 	beq	r3,zero,6798 <__adddf3+0x760>
    6778:	4808d0fa 	srli	r4,r9,3
    677c:	20c0022c 	andhi	r3,r4,8
    6780:	1800051e 	bne	r3,zero,6798 <__adddf3+0x760>
    6784:	300cd0fa 	srli	r6,r6,3
    6788:	4806977a 	slli	r3,r9,29
    678c:	2005883a 	mov	r2,r4
    6790:	3825883a 	mov	r18,r7
    6794:	19a2b03a 	or	r17,r3,r6
    6798:	8810d77a 	srli	r8,r17,29
    679c:	100490fa 	slli	r2,r2,3
    67a0:	882290fa 	slli	r17,r17,3
    67a4:	0401ffc4 	movi	r16,2047
    67a8:	4090b03a 	or	r8,r8,r2
    67ac:	003e4106 	br	60b4 <__alt_data_end+0xf00060b4>
    67b0:	0141ffc4 	movi	r5,2047
    67b4:	117fc71e 	bne	r2,r5,66d4 <__alt_data_end+0xf00066d4>
    67b8:	4811883a 	mov	r8,r9
    67bc:	3023883a 	mov	r17,r6
    67c0:	1021883a 	mov	r16,r2
    67c4:	003e3b06 	br	60b4 <__alt_data_end+0xf00060b4>
    67c8:	10002f26 	beq	r2,zero,6888 <__adddf3+0x850>
    67cc:	4984b03a 	or	r2,r9,r6
    67d0:	10001126 	beq	r2,zero,6818 <__adddf3+0x7e0>
    67d4:	4004d0fa 	srli	r2,r8,3
    67d8:	8822d0fa 	srli	r17,r17,3
    67dc:	4010977a 	slli	r8,r8,29
    67e0:	10c0022c 	andhi	r3,r2,8
    67e4:	4462b03a 	or	r17,r8,r17
    67e8:	183feb26 	beq	r3,zero,6798 <__alt_data_end+0xf0006798>
    67ec:	4808d0fa 	srli	r4,r9,3
    67f0:	20c0022c 	andhi	r3,r4,8
    67f4:	183fe81e 	bne	r3,zero,6798 <__alt_data_end+0xf0006798>
    67f8:	300cd0fa 	srli	r6,r6,3
    67fc:	4806977a 	slli	r3,r9,29
    6800:	2005883a 	mov	r2,r4
    6804:	19a2b03a 	or	r17,r3,r6
    6808:	003fe306 	br	6798 <__alt_data_end+0xf0006798>
    680c:	0011883a 	mov	r8,zero
    6810:	0005883a 	mov	r2,zero
    6814:	003e3f06 	br	6114 <__alt_data_end+0xf0006114>
    6818:	0401ffc4 	movi	r16,2047
    681c:	003e2506 	br	60b4 <__alt_data_end+0xf00060b4>
    6820:	0013883a 	mov	r9,zero
    6824:	003f8406 	br	6638 <__alt_data_end+0xf0006638>
    6828:	0005883a 	mov	r2,zero
    682c:	0007883a 	mov	r3,zero
    6830:	003e8906 	br	6258 <__alt_data_end+0xf0006258>
    6834:	197ff804 	addi	r5,r3,-32
    6838:	01000804 	movi	r4,32
    683c:	414ad83a 	srl	r5,r8,r5
    6840:	19002426 	beq	r3,r4,68d4 <__adddf3+0x89c>
    6844:	01001004 	movi	r4,64
    6848:	20c7c83a 	sub	r3,r4,r3
    684c:	40c6983a 	sll	r3,r8,r3
    6850:	1c46b03a 	or	r3,r3,r17
    6854:	1806c03a 	cmpne	r3,r3,zero
    6858:	28e2b03a 	or	r17,r5,r3
    685c:	0007883a 	mov	r3,zero
    6860:	003f2306 	br	64f0 <__alt_data_end+0xf00064f0>
    6864:	0007883a 	mov	r3,zero
    6868:	5811883a 	mov	r8,r11
    686c:	00bfffc4 	movi	r2,-1
    6870:	0401ffc4 	movi	r16,2047
    6874:	003e7806 	br	6258 <__alt_data_end+0xf0006258>
    6878:	4462b03a 	or	r17,r8,r17
    687c:	8822c03a 	cmpne	r17,r17,zero
    6880:	0009883a 	mov	r4,zero
    6884:	003fa006 	br	6708 <__alt_data_end+0xf0006708>
    6888:	4811883a 	mov	r8,r9
    688c:	3023883a 	mov	r17,r6
    6890:	0401ffc4 	movi	r16,2047
    6894:	003e0706 	br	60b4 <__alt_data_end+0xf00060b4>
    6898:	4811883a 	mov	r8,r9
    689c:	3023883a 	mov	r17,r6
    68a0:	003e0406 	br	60b4 <__alt_data_end+0xf00060b4>
    68a4:	21fff804 	addi	r7,r4,-32
    68a8:	01400804 	movi	r5,32
    68ac:	41ced83a 	srl	r7,r8,r7
    68b0:	21400a26 	beq	r4,r5,68dc <__adddf3+0x8a4>
    68b4:	01401004 	movi	r5,64
    68b8:	2909c83a 	sub	r4,r5,r4
    68bc:	4108983a 	sll	r4,r8,r4
    68c0:	2448b03a 	or	r4,r4,r17
    68c4:	2008c03a 	cmpne	r4,r4,zero
    68c8:	3922b03a 	or	r17,r7,r4
    68cc:	0009883a 	mov	r4,zero
    68d0:	003f8d06 	br	6708 <__alt_data_end+0xf0006708>
    68d4:	0007883a 	mov	r3,zero
    68d8:	003fdd06 	br	6850 <__alt_data_end+0xf0006850>
    68dc:	0009883a 	mov	r4,zero
    68e0:	003ff706 	br	68c0 <__alt_data_end+0xf00068c0>

000068e4 <__divdf3>:
    68e4:	defff204 	addi	sp,sp,-56
    68e8:	dd400915 	stw	r21,36(sp)
    68ec:	282ad53a 	srli	r21,r5,20
    68f0:	dd000815 	stw	r20,32(sp)
    68f4:	2828d7fa 	srli	r20,r5,31
    68f8:	dc000415 	stw	r16,16(sp)
    68fc:	04000434 	movhi	r16,16
    6900:	df000c15 	stw	fp,48(sp)
    6904:	843fffc4 	addi	r16,r16,-1
    6908:	dfc00d15 	stw	ra,52(sp)
    690c:	ddc00b15 	stw	r23,44(sp)
    6910:	dd800a15 	stw	r22,40(sp)
    6914:	dcc00715 	stw	r19,28(sp)
    6918:	dc800615 	stw	r18,24(sp)
    691c:	dc400515 	stw	r17,20(sp)
    6920:	ad41ffcc 	andi	r21,r21,2047
    6924:	2c20703a 	and	r16,r5,r16
    6928:	a7003fcc 	andi	fp,r20,255
    692c:	a8006126 	beq	r21,zero,6ab4 <__divdf3+0x1d0>
    6930:	0081ffc4 	movi	r2,2047
    6934:	2025883a 	mov	r18,r4
    6938:	a8803726 	beq	r21,r2,6a18 <__divdf3+0x134>
    693c:	80800434 	orhi	r2,r16,16
    6940:	100490fa 	slli	r2,r2,3
    6944:	2020d77a 	srli	r16,r4,29
    6948:	202490fa 	slli	r18,r4,3
    694c:	ad7f0044 	addi	r21,r21,-1023
    6950:	80a0b03a 	or	r16,r16,r2
    6954:	0027883a 	mov	r19,zero
    6958:	0013883a 	mov	r9,zero
    695c:	3804d53a 	srli	r2,r7,20
    6960:	382cd7fa 	srli	r22,r7,31
    6964:	04400434 	movhi	r17,16
    6968:	8c7fffc4 	addi	r17,r17,-1
    696c:	1081ffcc 	andi	r2,r2,2047
    6970:	3011883a 	mov	r8,r6
    6974:	3c62703a 	and	r17,r7,r17
    6978:	b5c03fcc 	andi	r23,r22,255
    697c:	10006c26 	beq	r2,zero,6b30 <__divdf3+0x24c>
    6980:	00c1ffc4 	movi	r3,2047
    6984:	10c06426 	beq	r2,r3,6b18 <__divdf3+0x234>
    6988:	88c00434 	orhi	r3,r17,16
    698c:	180690fa 	slli	r3,r3,3
    6990:	3022d77a 	srli	r17,r6,29
    6994:	301090fa 	slli	r8,r6,3
    6998:	10bf0044 	addi	r2,r2,-1023
    699c:	88e2b03a 	or	r17,r17,r3
    69a0:	000f883a 	mov	r7,zero
    69a4:	a58cf03a 	xor	r6,r20,r22
    69a8:	3cc8b03a 	or	r4,r7,r19
    69ac:	a8abc83a 	sub	r21,r21,r2
    69b0:	008003c4 	movi	r2,15
    69b4:	3007883a 	mov	r3,r6
    69b8:	34c03fcc 	andi	r19,r6,255
    69bc:	11009036 	bltu	r2,r4,6c00 <__divdf3+0x31c>
    69c0:	200890ba 	slli	r4,r4,2
    69c4:	00800034 	movhi	r2,0
    69c8:	109a7604 	addi	r2,r2,27096
    69cc:	2089883a 	add	r4,r4,r2
    69d0:	20800017 	ldw	r2,0(r4)
    69d4:	1000683a 	jmp	r2
    69d8:	00006c00 	call	6c0 <prvCheckDelayedList+0x148>
    69dc:	00006a50 	cmplti	zero,zero,425
    69e0:	00006bf0 	cmpltui	zero,zero,431
    69e4:	00006a44 	movi	zero,425
    69e8:	00006bf0 	cmpltui	zero,zero,431
    69ec:	00006bc4 	movi	zero,431
    69f0:	00006bf0 	cmpltui	zero,zero,431
    69f4:	00006a44 	movi	zero,425
    69f8:	00006a50 	cmplti	zero,zero,425
    69fc:	00006a50 	cmplti	zero,zero,425
    6a00:	00006bc4 	movi	zero,431
    6a04:	00006a44 	movi	zero,425
    6a08:	00006a34 	movhi	zero,424
    6a0c:	00006a34 	movhi	zero,424
    6a10:	00006a34 	movhi	zero,424
    6a14:	00006ee4 	muli	zero,zero,443
    6a18:	2404b03a 	or	r2,r4,r16
    6a1c:	1000661e 	bne	r2,zero,6bb8 <__divdf3+0x2d4>
    6a20:	04c00204 	movi	r19,8
    6a24:	0021883a 	mov	r16,zero
    6a28:	0025883a 	mov	r18,zero
    6a2c:	02400084 	movi	r9,2
    6a30:	003fca06 	br	695c <__alt_data_end+0xf000695c>
    6a34:	8023883a 	mov	r17,r16
    6a38:	9011883a 	mov	r8,r18
    6a3c:	e02f883a 	mov	r23,fp
    6a40:	480f883a 	mov	r7,r9
    6a44:	00800084 	movi	r2,2
    6a48:	3881311e 	bne	r7,r2,6f10 <__divdf3+0x62c>
    6a4c:	b827883a 	mov	r19,r23
    6a50:	98c0004c 	andi	r3,r19,1
    6a54:	0081ffc4 	movi	r2,2047
    6a58:	000b883a 	mov	r5,zero
    6a5c:	0025883a 	mov	r18,zero
    6a60:	1004953a 	slli	r2,r2,20
    6a64:	18c03fcc 	andi	r3,r3,255
    6a68:	04400434 	movhi	r17,16
    6a6c:	8c7fffc4 	addi	r17,r17,-1
    6a70:	180697fa 	slli	r3,r3,31
    6a74:	2c4a703a 	and	r5,r5,r17
    6a78:	288ab03a 	or	r5,r5,r2
    6a7c:	28c6b03a 	or	r3,r5,r3
    6a80:	9005883a 	mov	r2,r18
    6a84:	dfc00d17 	ldw	ra,52(sp)
    6a88:	df000c17 	ldw	fp,48(sp)
    6a8c:	ddc00b17 	ldw	r23,44(sp)
    6a90:	dd800a17 	ldw	r22,40(sp)
    6a94:	dd400917 	ldw	r21,36(sp)
    6a98:	dd000817 	ldw	r20,32(sp)
    6a9c:	dcc00717 	ldw	r19,28(sp)
    6aa0:	dc800617 	ldw	r18,24(sp)
    6aa4:	dc400517 	ldw	r17,20(sp)
    6aa8:	dc000417 	ldw	r16,16(sp)
    6aac:	dec00e04 	addi	sp,sp,56
    6ab0:	f800283a 	ret
    6ab4:	2404b03a 	or	r2,r4,r16
    6ab8:	2027883a 	mov	r19,r4
    6abc:	10003926 	beq	r2,zero,6ba4 <__divdf3+0x2c0>
    6ac0:	80012e26 	beq	r16,zero,6f7c <__divdf3+0x698>
    6ac4:	8009883a 	mov	r4,r16
    6ac8:	d9800315 	stw	r6,12(sp)
    6acc:	d9c00215 	stw	r7,8(sp)
    6ad0:	000850c0 	call	850c <__clzsi2>
    6ad4:	d9800317 	ldw	r6,12(sp)
    6ad8:	d9c00217 	ldw	r7,8(sp)
    6adc:	113ffd44 	addi	r4,r2,-11
    6ae0:	00c00704 	movi	r3,28
    6ae4:	19012116 	blt	r3,r4,6f6c <__divdf3+0x688>
    6ae8:	00c00744 	movi	r3,29
    6aec:	147ffe04 	addi	r17,r2,-8
    6af0:	1907c83a 	sub	r3,r3,r4
    6af4:	8460983a 	sll	r16,r16,r17
    6af8:	98c6d83a 	srl	r3,r19,r3
    6afc:	9c64983a 	sll	r18,r19,r17
    6b00:	1c20b03a 	or	r16,r3,r16
    6b04:	1080fcc4 	addi	r2,r2,1011
    6b08:	00abc83a 	sub	r21,zero,r2
    6b0c:	0027883a 	mov	r19,zero
    6b10:	0013883a 	mov	r9,zero
    6b14:	003f9106 	br	695c <__alt_data_end+0xf000695c>
    6b18:	3446b03a 	or	r3,r6,r17
    6b1c:	18001f1e 	bne	r3,zero,6b9c <__divdf3+0x2b8>
    6b20:	0023883a 	mov	r17,zero
    6b24:	0011883a 	mov	r8,zero
    6b28:	01c00084 	movi	r7,2
    6b2c:	003f9d06 	br	69a4 <__alt_data_end+0xf00069a4>
    6b30:	3446b03a 	or	r3,r6,r17
    6b34:	18001526 	beq	r3,zero,6b8c <__divdf3+0x2a8>
    6b38:	88011b26 	beq	r17,zero,6fa8 <__divdf3+0x6c4>
    6b3c:	8809883a 	mov	r4,r17
    6b40:	d9800315 	stw	r6,12(sp)
    6b44:	da400115 	stw	r9,4(sp)
    6b48:	000850c0 	call	850c <__clzsi2>
    6b4c:	d9800317 	ldw	r6,12(sp)
    6b50:	da400117 	ldw	r9,4(sp)
    6b54:	113ffd44 	addi	r4,r2,-11
    6b58:	00c00704 	movi	r3,28
    6b5c:	19010e16 	blt	r3,r4,6f98 <__divdf3+0x6b4>
    6b60:	00c00744 	movi	r3,29
    6b64:	123ffe04 	addi	r8,r2,-8
    6b68:	1907c83a 	sub	r3,r3,r4
    6b6c:	8a22983a 	sll	r17,r17,r8
    6b70:	30c6d83a 	srl	r3,r6,r3
    6b74:	3210983a 	sll	r8,r6,r8
    6b78:	1c62b03a 	or	r17,r3,r17
    6b7c:	1080fcc4 	addi	r2,r2,1011
    6b80:	0085c83a 	sub	r2,zero,r2
    6b84:	000f883a 	mov	r7,zero
    6b88:	003f8606 	br	69a4 <__alt_data_end+0xf00069a4>
    6b8c:	0023883a 	mov	r17,zero
    6b90:	0011883a 	mov	r8,zero
    6b94:	01c00044 	movi	r7,1
    6b98:	003f8206 	br	69a4 <__alt_data_end+0xf00069a4>
    6b9c:	01c000c4 	movi	r7,3
    6ba0:	003f8006 	br	69a4 <__alt_data_end+0xf00069a4>
    6ba4:	04c00104 	movi	r19,4
    6ba8:	0021883a 	mov	r16,zero
    6bac:	0025883a 	mov	r18,zero
    6bb0:	02400044 	movi	r9,1
    6bb4:	003f6906 	br	695c <__alt_data_end+0xf000695c>
    6bb8:	04c00304 	movi	r19,12
    6bbc:	024000c4 	movi	r9,3
    6bc0:	003f6606 	br	695c <__alt_data_end+0xf000695c>
    6bc4:	01400434 	movhi	r5,16
    6bc8:	0007883a 	mov	r3,zero
    6bcc:	297fffc4 	addi	r5,r5,-1
    6bd0:	04bfffc4 	movi	r18,-1
    6bd4:	0081ffc4 	movi	r2,2047
    6bd8:	003fa106 	br	6a60 <__alt_data_end+0xf0006a60>
    6bdc:	00c00044 	movi	r3,1
    6be0:	1887c83a 	sub	r3,r3,r2
    6be4:	01000e04 	movi	r4,56
    6be8:	20c1210e 	bge	r4,r3,7070 <__divdf3+0x78c>
    6bec:	98c0004c 	andi	r3,r19,1
    6bf0:	0005883a 	mov	r2,zero
    6bf4:	000b883a 	mov	r5,zero
    6bf8:	0025883a 	mov	r18,zero
    6bfc:	003f9806 	br	6a60 <__alt_data_end+0xf0006a60>
    6c00:	8c00fd36 	bltu	r17,r16,6ff8 <__divdf3+0x714>
    6c04:	8440fb26 	beq	r16,r17,6ff4 <__divdf3+0x710>
    6c08:	8007883a 	mov	r3,r16
    6c0c:	ad7fffc4 	addi	r21,r21,-1
    6c10:	0021883a 	mov	r16,zero
    6c14:	4004d63a 	srli	r2,r8,24
    6c18:	8822923a 	slli	r17,r17,8
    6c1c:	1809883a 	mov	r4,r3
    6c20:	402c923a 	slli	r22,r8,8
    6c24:	88b8b03a 	or	fp,r17,r2
    6c28:	e028d43a 	srli	r20,fp,16
    6c2c:	d8c00015 	stw	r3,0(sp)
    6c30:	e5ffffcc 	andi	r23,fp,65535
    6c34:	a00b883a 	mov	r5,r20
    6c38:	00086680 	call	8668 <__udivsi3>
    6c3c:	d8c00017 	ldw	r3,0(sp)
    6c40:	a00b883a 	mov	r5,r20
    6c44:	d8800315 	stw	r2,12(sp)
    6c48:	1809883a 	mov	r4,r3
    6c4c:	00086cc0 	call	86cc <__umodsi3>
    6c50:	d9800317 	ldw	r6,12(sp)
    6c54:	1006943a 	slli	r3,r2,16
    6c58:	9004d43a 	srli	r2,r18,16
    6c5c:	b9a3383a 	mul	r17,r23,r6
    6c60:	10c4b03a 	or	r2,r2,r3
    6c64:	1440062e 	bgeu	r2,r17,6c80 <__divdf3+0x39c>
    6c68:	1705883a 	add	r2,r2,fp
    6c6c:	30ffffc4 	addi	r3,r6,-1
    6c70:	1700ee36 	bltu	r2,fp,702c <__divdf3+0x748>
    6c74:	1440ed2e 	bgeu	r2,r17,702c <__divdf3+0x748>
    6c78:	31bfff84 	addi	r6,r6,-2
    6c7c:	1705883a 	add	r2,r2,fp
    6c80:	1463c83a 	sub	r17,r2,r17
    6c84:	a00b883a 	mov	r5,r20
    6c88:	8809883a 	mov	r4,r17
    6c8c:	d9800315 	stw	r6,12(sp)
    6c90:	00086680 	call	8668 <__udivsi3>
    6c94:	a00b883a 	mov	r5,r20
    6c98:	8809883a 	mov	r4,r17
    6c9c:	d8800215 	stw	r2,8(sp)
    6ca0:	00086cc0 	call	86cc <__umodsi3>
    6ca4:	d9c00217 	ldw	r7,8(sp)
    6ca8:	1004943a 	slli	r2,r2,16
    6cac:	94bfffcc 	andi	r18,r18,65535
    6cb0:	b9d1383a 	mul	r8,r23,r7
    6cb4:	90a4b03a 	or	r18,r18,r2
    6cb8:	d9800317 	ldw	r6,12(sp)
    6cbc:	9200062e 	bgeu	r18,r8,6cd8 <__divdf3+0x3f4>
    6cc0:	9725883a 	add	r18,r18,fp
    6cc4:	38bfffc4 	addi	r2,r7,-1
    6cc8:	9700d636 	bltu	r18,fp,7024 <__divdf3+0x740>
    6ccc:	9200d52e 	bgeu	r18,r8,7024 <__divdf3+0x740>
    6cd0:	39ffff84 	addi	r7,r7,-2
    6cd4:	9725883a 	add	r18,r18,fp
    6cd8:	3004943a 	slli	r2,r6,16
    6cdc:	b012d43a 	srli	r9,r22,16
    6ce0:	b1bfffcc 	andi	r6,r22,65535
    6ce4:	11e2b03a 	or	r17,r2,r7
    6ce8:	8806d43a 	srli	r3,r17,16
    6cec:	893fffcc 	andi	r4,r17,65535
    6cf0:	218b383a 	mul	r5,r4,r6
    6cf4:	30c5383a 	mul	r2,r6,r3
    6cf8:	2249383a 	mul	r4,r4,r9
    6cfc:	280ed43a 	srli	r7,r5,16
    6d00:	9225c83a 	sub	r18,r18,r8
    6d04:	2089883a 	add	r4,r4,r2
    6d08:	3909883a 	add	r4,r7,r4
    6d0c:	1a47383a 	mul	r3,r3,r9
    6d10:	2080022e 	bgeu	r4,r2,6d1c <__divdf3+0x438>
    6d14:	00800074 	movhi	r2,1
    6d18:	1887883a 	add	r3,r3,r2
    6d1c:	2004d43a 	srli	r2,r4,16
    6d20:	2008943a 	slli	r4,r4,16
    6d24:	297fffcc 	andi	r5,r5,65535
    6d28:	10c7883a 	add	r3,r2,r3
    6d2c:	2149883a 	add	r4,r4,r5
    6d30:	90c0a536 	bltu	r18,r3,6fc8 <__divdf3+0x6e4>
    6d34:	90c0bf26 	beq	r18,r3,7034 <__divdf3+0x750>
    6d38:	90c7c83a 	sub	r3,r18,r3
    6d3c:	810fc83a 	sub	r7,r16,r4
    6d40:	81e5803a 	cmpltu	r18,r16,r7
    6d44:	1ca5c83a 	sub	r18,r3,r18
    6d48:	e480c126 	beq	fp,r18,7050 <__divdf3+0x76c>
    6d4c:	a00b883a 	mov	r5,r20
    6d50:	9009883a 	mov	r4,r18
    6d54:	d9800315 	stw	r6,12(sp)
    6d58:	d9c00215 	stw	r7,8(sp)
    6d5c:	da400115 	stw	r9,4(sp)
    6d60:	00086680 	call	8668 <__udivsi3>
    6d64:	a00b883a 	mov	r5,r20
    6d68:	9009883a 	mov	r4,r18
    6d6c:	d8800015 	stw	r2,0(sp)
    6d70:	00086cc0 	call	86cc <__umodsi3>
    6d74:	d9c00217 	ldw	r7,8(sp)
    6d78:	da000017 	ldw	r8,0(sp)
    6d7c:	1006943a 	slli	r3,r2,16
    6d80:	3804d43a 	srli	r2,r7,16
    6d84:	ba21383a 	mul	r16,r23,r8
    6d88:	d9800317 	ldw	r6,12(sp)
    6d8c:	10c4b03a 	or	r2,r2,r3
    6d90:	da400117 	ldw	r9,4(sp)
    6d94:	1400062e 	bgeu	r2,r16,6db0 <__divdf3+0x4cc>
    6d98:	1705883a 	add	r2,r2,fp
    6d9c:	40ffffc4 	addi	r3,r8,-1
    6da0:	1700ad36 	bltu	r2,fp,7058 <__divdf3+0x774>
    6da4:	1400ac2e 	bgeu	r2,r16,7058 <__divdf3+0x774>
    6da8:	423fff84 	addi	r8,r8,-2
    6dac:	1705883a 	add	r2,r2,fp
    6db0:	1421c83a 	sub	r16,r2,r16
    6db4:	a00b883a 	mov	r5,r20
    6db8:	8009883a 	mov	r4,r16
    6dbc:	d9800315 	stw	r6,12(sp)
    6dc0:	d9c00215 	stw	r7,8(sp)
    6dc4:	da000015 	stw	r8,0(sp)
    6dc8:	da400115 	stw	r9,4(sp)
    6dcc:	00086680 	call	8668 <__udivsi3>
    6dd0:	8009883a 	mov	r4,r16
    6dd4:	a00b883a 	mov	r5,r20
    6dd8:	1025883a 	mov	r18,r2
    6ddc:	00086cc0 	call	86cc <__umodsi3>
    6de0:	d9c00217 	ldw	r7,8(sp)
    6de4:	1004943a 	slli	r2,r2,16
    6de8:	bcaf383a 	mul	r23,r23,r18
    6dec:	393fffcc 	andi	r4,r7,65535
    6df0:	2088b03a 	or	r4,r4,r2
    6df4:	d9800317 	ldw	r6,12(sp)
    6df8:	da000017 	ldw	r8,0(sp)
    6dfc:	da400117 	ldw	r9,4(sp)
    6e00:	25c0062e 	bgeu	r4,r23,6e1c <__divdf3+0x538>
    6e04:	2709883a 	add	r4,r4,fp
    6e08:	90bfffc4 	addi	r2,r18,-1
    6e0c:	27009436 	bltu	r4,fp,7060 <__divdf3+0x77c>
    6e10:	25c0932e 	bgeu	r4,r23,7060 <__divdf3+0x77c>
    6e14:	94bfff84 	addi	r18,r18,-2
    6e18:	2709883a 	add	r4,r4,fp
    6e1c:	4004943a 	slli	r2,r8,16
    6e20:	25efc83a 	sub	r23,r4,r23
    6e24:	1490b03a 	or	r8,r2,r18
    6e28:	4008d43a 	srli	r4,r8,16
    6e2c:	40ffffcc 	andi	r3,r8,65535
    6e30:	30c5383a 	mul	r2,r6,r3
    6e34:	1a47383a 	mul	r3,r3,r9
    6e38:	310d383a 	mul	r6,r6,r4
    6e3c:	100ad43a 	srli	r5,r2,16
    6e40:	4913383a 	mul	r9,r9,r4
    6e44:	1987883a 	add	r3,r3,r6
    6e48:	28c7883a 	add	r3,r5,r3
    6e4c:	1980022e 	bgeu	r3,r6,6e58 <__divdf3+0x574>
    6e50:	01000074 	movhi	r4,1
    6e54:	4913883a 	add	r9,r9,r4
    6e58:	1808d43a 	srli	r4,r3,16
    6e5c:	1806943a 	slli	r3,r3,16
    6e60:	10bfffcc 	andi	r2,r2,65535
    6e64:	2253883a 	add	r9,r4,r9
    6e68:	1887883a 	add	r3,r3,r2
    6e6c:	ba403836 	bltu	r23,r9,6f50 <__divdf3+0x66c>
    6e70:	ba403626 	beq	r23,r9,6f4c <__divdf3+0x668>
    6e74:	42000054 	ori	r8,r8,1
    6e78:	a880ffc4 	addi	r2,r21,1023
    6e7c:	00bf570e 	bge	zero,r2,6bdc <__alt_data_end+0xf0006bdc>
    6e80:	40c001cc 	andi	r3,r8,7
    6e84:	18000726 	beq	r3,zero,6ea4 <__divdf3+0x5c0>
    6e88:	40c003cc 	andi	r3,r8,15
    6e8c:	01000104 	movi	r4,4
    6e90:	19000426 	beq	r3,r4,6ea4 <__divdf3+0x5c0>
    6e94:	4107883a 	add	r3,r8,r4
    6e98:	1a11803a 	cmpltu	r8,r3,r8
    6e9c:	8a23883a 	add	r17,r17,r8
    6ea0:	1811883a 	mov	r8,r3
    6ea4:	88c0402c 	andhi	r3,r17,256
    6ea8:	18000426 	beq	r3,zero,6ebc <__divdf3+0x5d8>
    6eac:	00ffc034 	movhi	r3,65280
    6eb0:	18ffffc4 	addi	r3,r3,-1
    6eb4:	a8810004 	addi	r2,r21,1024
    6eb8:	88e2703a 	and	r17,r17,r3
    6ebc:	00c1ff84 	movi	r3,2046
    6ec0:	18bee316 	blt	r3,r2,6a50 <__alt_data_end+0xf0006a50>
    6ec4:	8824977a 	slli	r18,r17,29
    6ec8:	4010d0fa 	srli	r8,r8,3
    6ecc:	8822927a 	slli	r17,r17,9
    6ed0:	1081ffcc 	andi	r2,r2,2047
    6ed4:	9224b03a 	or	r18,r18,r8
    6ed8:	880ad33a 	srli	r5,r17,12
    6edc:	98c0004c 	andi	r3,r19,1
    6ee0:	003edf06 	br	6a60 <__alt_data_end+0xf0006a60>
    6ee4:	8080022c 	andhi	r2,r16,8
    6ee8:	10001226 	beq	r2,zero,6f34 <__divdf3+0x650>
    6eec:	8880022c 	andhi	r2,r17,8
    6ef0:	1000101e 	bne	r2,zero,6f34 <__divdf3+0x650>
    6ef4:	00800434 	movhi	r2,16
    6ef8:	89400234 	orhi	r5,r17,8
    6efc:	10bfffc4 	addi	r2,r2,-1
    6f00:	b007883a 	mov	r3,r22
    6f04:	288a703a 	and	r5,r5,r2
    6f08:	4025883a 	mov	r18,r8
    6f0c:	003f3106 	br	6bd4 <__alt_data_end+0xf0006bd4>
    6f10:	008000c4 	movi	r2,3
    6f14:	3880a626 	beq	r7,r2,71b0 <__divdf3+0x8cc>
    6f18:	00800044 	movi	r2,1
    6f1c:	3880521e 	bne	r7,r2,7068 <__divdf3+0x784>
    6f20:	b807883a 	mov	r3,r23
    6f24:	0005883a 	mov	r2,zero
    6f28:	000b883a 	mov	r5,zero
    6f2c:	0025883a 	mov	r18,zero
    6f30:	003ecb06 	br	6a60 <__alt_data_end+0xf0006a60>
    6f34:	00800434 	movhi	r2,16
    6f38:	81400234 	orhi	r5,r16,8
    6f3c:	10bfffc4 	addi	r2,r2,-1
    6f40:	a007883a 	mov	r3,r20
    6f44:	288a703a 	and	r5,r5,r2
    6f48:	003f2206 	br	6bd4 <__alt_data_end+0xf0006bd4>
    6f4c:	183fca26 	beq	r3,zero,6e78 <__alt_data_end+0xf0006e78>
    6f50:	e5ef883a 	add	r23,fp,r23
    6f54:	40bfffc4 	addi	r2,r8,-1
    6f58:	bf00392e 	bgeu	r23,fp,7040 <__divdf3+0x75c>
    6f5c:	1011883a 	mov	r8,r2
    6f60:	ba7fc41e 	bne	r23,r9,6e74 <__alt_data_end+0xf0006e74>
    6f64:	b0ffc31e 	bne	r22,r3,6e74 <__alt_data_end+0xf0006e74>
    6f68:	003fc306 	br	6e78 <__alt_data_end+0xf0006e78>
    6f6c:	143ff604 	addi	r16,r2,-40
    6f70:	9c20983a 	sll	r16,r19,r16
    6f74:	0025883a 	mov	r18,zero
    6f78:	003ee206 	br	6b04 <__alt_data_end+0xf0006b04>
    6f7c:	d9800315 	stw	r6,12(sp)
    6f80:	d9c00215 	stw	r7,8(sp)
    6f84:	000850c0 	call	850c <__clzsi2>
    6f88:	10800804 	addi	r2,r2,32
    6f8c:	d9c00217 	ldw	r7,8(sp)
    6f90:	d9800317 	ldw	r6,12(sp)
    6f94:	003ed106 	br	6adc <__alt_data_end+0xf0006adc>
    6f98:	147ff604 	addi	r17,r2,-40
    6f9c:	3462983a 	sll	r17,r6,r17
    6fa0:	0011883a 	mov	r8,zero
    6fa4:	003ef506 	br	6b7c <__alt_data_end+0xf0006b7c>
    6fa8:	3009883a 	mov	r4,r6
    6fac:	d9800315 	stw	r6,12(sp)
    6fb0:	da400115 	stw	r9,4(sp)
    6fb4:	000850c0 	call	850c <__clzsi2>
    6fb8:	10800804 	addi	r2,r2,32
    6fbc:	da400117 	ldw	r9,4(sp)
    6fc0:	d9800317 	ldw	r6,12(sp)
    6fc4:	003ee306 	br	6b54 <__alt_data_end+0xf0006b54>
    6fc8:	85a1883a 	add	r16,r16,r22
    6fcc:	8585803a 	cmpltu	r2,r16,r22
    6fd0:	1705883a 	add	r2,r2,fp
    6fd4:	14a5883a 	add	r18,r2,r18
    6fd8:	88bfffc4 	addi	r2,r17,-1
    6fdc:	e4800c2e 	bgeu	fp,r18,7010 <__divdf3+0x72c>
    6fe0:	90c03e36 	bltu	r18,r3,70dc <__divdf3+0x7f8>
    6fe4:	1c806926 	beq	r3,r18,718c <__divdf3+0x8a8>
    6fe8:	90c7c83a 	sub	r3,r18,r3
    6fec:	1023883a 	mov	r17,r2
    6ff0:	003f5206 	br	6d3c <__alt_data_end+0xf0006d3c>
    6ff4:	923f0436 	bltu	r18,r8,6c08 <__alt_data_end+0xf0006c08>
    6ff8:	800897fa 	slli	r4,r16,31
    6ffc:	9004d07a 	srli	r2,r18,1
    7000:	8006d07a 	srli	r3,r16,1
    7004:	902097fa 	slli	r16,r18,31
    7008:	20a4b03a 	or	r18,r4,r2
    700c:	003f0106 	br	6c14 <__alt_data_end+0xf0006c14>
    7010:	e4bff51e 	bne	fp,r18,6fe8 <__alt_data_end+0xf0006fe8>
    7014:	85bff22e 	bgeu	r16,r22,6fe0 <__alt_data_end+0xf0006fe0>
    7018:	e0c7c83a 	sub	r3,fp,r3
    701c:	1023883a 	mov	r17,r2
    7020:	003f4606 	br	6d3c <__alt_data_end+0xf0006d3c>
    7024:	100f883a 	mov	r7,r2
    7028:	003f2b06 	br	6cd8 <__alt_data_end+0xf0006cd8>
    702c:	180d883a 	mov	r6,r3
    7030:	003f1306 	br	6c80 <__alt_data_end+0xf0006c80>
    7034:	813fe436 	bltu	r16,r4,6fc8 <__alt_data_end+0xf0006fc8>
    7038:	0007883a 	mov	r3,zero
    703c:	003f3f06 	br	6d3c <__alt_data_end+0xf0006d3c>
    7040:	ba402c36 	bltu	r23,r9,70f4 <__divdf3+0x810>
    7044:	4dc05426 	beq	r9,r23,7198 <__divdf3+0x8b4>
    7048:	1011883a 	mov	r8,r2
    704c:	003f8906 	br	6e74 <__alt_data_end+0xf0006e74>
    7050:	023fffc4 	movi	r8,-1
    7054:	003f8806 	br	6e78 <__alt_data_end+0xf0006e78>
    7058:	1811883a 	mov	r8,r3
    705c:	003f5406 	br	6db0 <__alt_data_end+0xf0006db0>
    7060:	1025883a 	mov	r18,r2
    7064:	003f6d06 	br	6e1c <__alt_data_end+0xf0006e1c>
    7068:	b827883a 	mov	r19,r23
    706c:	003f8206 	br	6e78 <__alt_data_end+0xf0006e78>
    7070:	010007c4 	movi	r4,31
    7074:	20c02616 	blt	r4,r3,7110 <__divdf3+0x82c>
    7078:	00800804 	movi	r2,32
    707c:	10c5c83a 	sub	r2,r2,r3
    7080:	888a983a 	sll	r5,r17,r2
    7084:	40c8d83a 	srl	r4,r8,r3
    7088:	4084983a 	sll	r2,r8,r2
    708c:	88e2d83a 	srl	r17,r17,r3
    7090:	2906b03a 	or	r3,r5,r4
    7094:	1004c03a 	cmpne	r2,r2,zero
    7098:	1886b03a 	or	r3,r3,r2
    709c:	188001cc 	andi	r2,r3,7
    70a0:	10000726 	beq	r2,zero,70c0 <__divdf3+0x7dc>
    70a4:	188003cc 	andi	r2,r3,15
    70a8:	01000104 	movi	r4,4
    70ac:	11000426 	beq	r2,r4,70c0 <__divdf3+0x7dc>
    70b0:	1805883a 	mov	r2,r3
    70b4:	10c00104 	addi	r3,r2,4
    70b8:	1885803a 	cmpltu	r2,r3,r2
    70bc:	88a3883a 	add	r17,r17,r2
    70c0:	8880202c 	andhi	r2,r17,128
    70c4:	10002726 	beq	r2,zero,7164 <__divdf3+0x880>
    70c8:	98c0004c 	andi	r3,r19,1
    70cc:	00800044 	movi	r2,1
    70d0:	000b883a 	mov	r5,zero
    70d4:	0025883a 	mov	r18,zero
    70d8:	003e6106 	br	6a60 <__alt_data_end+0xf0006a60>
    70dc:	85a1883a 	add	r16,r16,r22
    70e0:	8585803a 	cmpltu	r2,r16,r22
    70e4:	1705883a 	add	r2,r2,fp
    70e8:	14a5883a 	add	r18,r2,r18
    70ec:	8c7fff84 	addi	r17,r17,-2
    70f0:	003f1106 	br	6d38 <__alt_data_end+0xf0006d38>
    70f4:	b589883a 	add	r4,r22,r22
    70f8:	25ad803a 	cmpltu	r22,r4,r22
    70fc:	b739883a 	add	fp,r22,fp
    7100:	40bfff84 	addi	r2,r8,-2
    7104:	bf2f883a 	add	r23,r23,fp
    7108:	202d883a 	mov	r22,r4
    710c:	003f9306 	br	6f5c <__alt_data_end+0xf0006f5c>
    7110:	013ff844 	movi	r4,-31
    7114:	2085c83a 	sub	r2,r4,r2
    7118:	8888d83a 	srl	r4,r17,r2
    711c:	00800804 	movi	r2,32
    7120:	18802126 	beq	r3,r2,71a8 <__divdf3+0x8c4>
    7124:	00801004 	movi	r2,64
    7128:	10c5c83a 	sub	r2,r2,r3
    712c:	8884983a 	sll	r2,r17,r2
    7130:	1204b03a 	or	r2,r2,r8
    7134:	1004c03a 	cmpne	r2,r2,zero
    7138:	2084b03a 	or	r2,r4,r2
    713c:	144001cc 	andi	r17,r2,7
    7140:	88000d1e 	bne	r17,zero,7178 <__divdf3+0x894>
    7144:	000b883a 	mov	r5,zero
    7148:	1024d0fa 	srli	r18,r2,3
    714c:	98c0004c 	andi	r3,r19,1
    7150:	0005883a 	mov	r2,zero
    7154:	9464b03a 	or	r18,r18,r17
    7158:	003e4106 	br	6a60 <__alt_data_end+0xf0006a60>
    715c:	1007883a 	mov	r3,r2
    7160:	0023883a 	mov	r17,zero
    7164:	880a927a 	slli	r5,r17,9
    7168:	1805883a 	mov	r2,r3
    716c:	8822977a 	slli	r17,r17,29
    7170:	280ad33a 	srli	r5,r5,12
    7174:	003ff406 	br	7148 <__alt_data_end+0xf0007148>
    7178:	10c003cc 	andi	r3,r2,15
    717c:	01000104 	movi	r4,4
    7180:	193ff626 	beq	r3,r4,715c <__alt_data_end+0xf000715c>
    7184:	0023883a 	mov	r17,zero
    7188:	003fca06 	br	70b4 <__alt_data_end+0xf00070b4>
    718c:	813fd336 	bltu	r16,r4,70dc <__alt_data_end+0xf00070dc>
    7190:	1023883a 	mov	r17,r2
    7194:	003fa806 	br	7038 <__alt_data_end+0xf0007038>
    7198:	b0ffd636 	bltu	r22,r3,70f4 <__alt_data_end+0xf00070f4>
    719c:	1011883a 	mov	r8,r2
    71a0:	b0ff341e 	bne	r22,r3,6e74 <__alt_data_end+0xf0006e74>
    71a4:	003f3406 	br	6e78 <__alt_data_end+0xf0006e78>
    71a8:	0005883a 	mov	r2,zero
    71ac:	003fe006 	br	7130 <__alt_data_end+0xf0007130>
    71b0:	00800434 	movhi	r2,16
    71b4:	89400234 	orhi	r5,r17,8
    71b8:	10bfffc4 	addi	r2,r2,-1
    71bc:	b807883a 	mov	r3,r23
    71c0:	288a703a 	and	r5,r5,r2
    71c4:	4025883a 	mov	r18,r8
    71c8:	003e8206 	br	6bd4 <__alt_data_end+0xf0006bd4>

000071cc <__gedf2>:
    71cc:	2804d53a 	srli	r2,r5,20
    71d0:	3806d53a 	srli	r3,r7,20
    71d4:	02000434 	movhi	r8,16
    71d8:	423fffc4 	addi	r8,r8,-1
    71dc:	1081ffcc 	andi	r2,r2,2047
    71e0:	0241ffc4 	movi	r9,2047
    71e4:	2a14703a 	and	r10,r5,r8
    71e8:	18c1ffcc 	andi	r3,r3,2047
    71ec:	3a10703a 	and	r8,r7,r8
    71f0:	280ad7fa 	srli	r5,r5,31
    71f4:	380ed7fa 	srli	r7,r7,31
    71f8:	12401d26 	beq	r2,r9,7270 <__gedf2+0xa4>
    71fc:	0241ffc4 	movi	r9,2047
    7200:	1a401226 	beq	r3,r9,724c <__gedf2+0x80>
    7204:	1000081e 	bne	r2,zero,7228 <__gedf2+0x5c>
    7208:	2296b03a 	or	r11,r4,r10
    720c:	5813003a 	cmpeq	r9,r11,zero
    7210:	1800091e 	bne	r3,zero,7238 <__gedf2+0x6c>
    7214:	3218b03a 	or	r12,r6,r8
    7218:	6000071e 	bne	r12,zero,7238 <__gedf2+0x6c>
    721c:	0005883a 	mov	r2,zero
    7220:	5800101e 	bne	r11,zero,7264 <__gedf2+0x98>
    7224:	f800283a 	ret
    7228:	18000c1e 	bne	r3,zero,725c <__gedf2+0x90>
    722c:	3212b03a 	or	r9,r6,r8
    7230:	48000c26 	beq	r9,zero,7264 <__gedf2+0x98>
    7234:	0013883a 	mov	r9,zero
    7238:	39c03fcc 	andi	r7,r7,255
    723c:	48000826 	beq	r9,zero,7260 <__gedf2+0x94>
    7240:	38000926 	beq	r7,zero,7268 <__gedf2+0x9c>
    7244:	00800044 	movi	r2,1
    7248:	f800283a 	ret
    724c:	3212b03a 	or	r9,r6,r8
    7250:	483fec26 	beq	r9,zero,7204 <__alt_data_end+0xf0007204>
    7254:	00bfff84 	movi	r2,-2
    7258:	f800283a 	ret
    725c:	39c03fcc 	andi	r7,r7,255
    7260:	29c00626 	beq	r5,r7,727c <__gedf2+0xb0>
    7264:	283ff726 	beq	r5,zero,7244 <__alt_data_end+0xf0007244>
    7268:	00bfffc4 	movi	r2,-1
    726c:	f800283a 	ret
    7270:	2292b03a 	or	r9,r4,r10
    7274:	483fe126 	beq	r9,zero,71fc <__alt_data_end+0xf00071fc>
    7278:	003ff606 	br	7254 <__alt_data_end+0xf0007254>
    727c:	18bff916 	blt	r3,r2,7264 <__alt_data_end+0xf0007264>
    7280:	10c00316 	blt	r2,r3,7290 <__gedf2+0xc4>
    7284:	42bff736 	bltu	r8,r10,7264 <__alt_data_end+0xf0007264>
    7288:	52000326 	beq	r10,r8,7298 <__gedf2+0xcc>
    728c:	5200042e 	bgeu	r10,r8,72a0 <__gedf2+0xd4>
    7290:	283fec1e 	bne	r5,zero,7244 <__alt_data_end+0xf0007244>
    7294:	003ff406 	br	7268 <__alt_data_end+0xf0007268>
    7298:	313ff236 	bltu	r6,r4,7264 <__alt_data_end+0xf0007264>
    729c:	21bffc36 	bltu	r4,r6,7290 <__alt_data_end+0xf0007290>
    72a0:	0005883a 	mov	r2,zero
    72a4:	f800283a 	ret

000072a8 <__ledf2>:
    72a8:	2804d53a 	srli	r2,r5,20
    72ac:	3810d53a 	srli	r8,r7,20
    72b0:	00c00434 	movhi	r3,16
    72b4:	18ffffc4 	addi	r3,r3,-1
    72b8:	1081ffcc 	andi	r2,r2,2047
    72bc:	0241ffc4 	movi	r9,2047
    72c0:	28d4703a 	and	r10,r5,r3
    72c4:	4201ffcc 	andi	r8,r8,2047
    72c8:	38c6703a 	and	r3,r7,r3
    72cc:	280ad7fa 	srli	r5,r5,31
    72d0:	380ed7fa 	srli	r7,r7,31
    72d4:	12401f26 	beq	r2,r9,7354 <__ledf2+0xac>
    72d8:	0241ffc4 	movi	r9,2047
    72dc:	42401426 	beq	r8,r9,7330 <__ledf2+0x88>
    72e0:	1000091e 	bne	r2,zero,7308 <__ledf2+0x60>
    72e4:	2296b03a 	or	r11,r4,r10
    72e8:	5813003a 	cmpeq	r9,r11,zero
    72ec:	29403fcc 	andi	r5,r5,255
    72f0:	40000a1e 	bne	r8,zero,731c <__ledf2+0x74>
    72f4:	30d8b03a 	or	r12,r6,r3
    72f8:	6000081e 	bne	r12,zero,731c <__ledf2+0x74>
    72fc:	0005883a 	mov	r2,zero
    7300:	5800111e 	bne	r11,zero,7348 <__ledf2+0xa0>
    7304:	f800283a 	ret
    7308:	29403fcc 	andi	r5,r5,255
    730c:	40000c1e 	bne	r8,zero,7340 <__ledf2+0x98>
    7310:	30d2b03a 	or	r9,r6,r3
    7314:	48000c26 	beq	r9,zero,7348 <__ledf2+0xa0>
    7318:	0013883a 	mov	r9,zero
    731c:	39c03fcc 	andi	r7,r7,255
    7320:	48000826 	beq	r9,zero,7344 <__ledf2+0x9c>
    7324:	38001126 	beq	r7,zero,736c <__ledf2+0xc4>
    7328:	00800044 	movi	r2,1
    732c:	f800283a 	ret
    7330:	30d2b03a 	or	r9,r6,r3
    7334:	483fea26 	beq	r9,zero,72e0 <__alt_data_end+0xf00072e0>
    7338:	00800084 	movi	r2,2
    733c:	f800283a 	ret
    7340:	39c03fcc 	andi	r7,r7,255
    7344:	39400726 	beq	r7,r5,7364 <__ledf2+0xbc>
    7348:	2800081e 	bne	r5,zero,736c <__ledf2+0xc4>
    734c:	00800044 	movi	r2,1
    7350:	f800283a 	ret
    7354:	2292b03a 	or	r9,r4,r10
    7358:	483fdf26 	beq	r9,zero,72d8 <__alt_data_end+0xf00072d8>
    735c:	00800084 	movi	r2,2
    7360:	f800283a 	ret
    7364:	4080030e 	bge	r8,r2,7374 <__ledf2+0xcc>
    7368:	383fef26 	beq	r7,zero,7328 <__alt_data_end+0xf0007328>
    736c:	00bfffc4 	movi	r2,-1
    7370:	f800283a 	ret
    7374:	123feb16 	blt	r2,r8,7324 <__alt_data_end+0xf0007324>
    7378:	1abff336 	bltu	r3,r10,7348 <__alt_data_end+0xf0007348>
    737c:	50c00326 	beq	r10,r3,738c <__ledf2+0xe4>
    7380:	50c0042e 	bgeu	r10,r3,7394 <__ledf2+0xec>
    7384:	283fe81e 	bne	r5,zero,7328 <__alt_data_end+0xf0007328>
    7388:	003ff806 	br	736c <__alt_data_end+0xf000736c>
    738c:	313fee36 	bltu	r6,r4,7348 <__alt_data_end+0xf0007348>
    7390:	21bffc36 	bltu	r4,r6,7384 <__alt_data_end+0xf0007384>
    7394:	0005883a 	mov	r2,zero
    7398:	f800283a 	ret

0000739c <__muldf3>:
    739c:	defff304 	addi	sp,sp,-52
    73a0:	2804d53a 	srli	r2,r5,20
    73a4:	dd800915 	stw	r22,36(sp)
    73a8:	282cd7fa 	srli	r22,r5,31
    73ac:	dc000315 	stw	r16,12(sp)
    73b0:	04000434 	movhi	r16,16
    73b4:	dd400815 	stw	r21,32(sp)
    73b8:	dc800515 	stw	r18,20(sp)
    73bc:	843fffc4 	addi	r16,r16,-1
    73c0:	dfc00c15 	stw	ra,48(sp)
    73c4:	df000b15 	stw	fp,44(sp)
    73c8:	ddc00a15 	stw	r23,40(sp)
    73cc:	dd000715 	stw	r20,28(sp)
    73d0:	dcc00615 	stw	r19,24(sp)
    73d4:	dc400415 	stw	r17,16(sp)
    73d8:	1481ffcc 	andi	r18,r2,2047
    73dc:	2c20703a 	and	r16,r5,r16
    73e0:	b02b883a 	mov	r21,r22
    73e4:	b2403fcc 	andi	r9,r22,255
    73e8:	90006026 	beq	r18,zero,756c <__muldf3+0x1d0>
    73ec:	0081ffc4 	movi	r2,2047
    73f0:	2029883a 	mov	r20,r4
    73f4:	90803626 	beq	r18,r2,74d0 <__muldf3+0x134>
    73f8:	80800434 	orhi	r2,r16,16
    73fc:	100490fa 	slli	r2,r2,3
    7400:	2020d77a 	srli	r16,r4,29
    7404:	202890fa 	slli	r20,r4,3
    7408:	94bf0044 	addi	r18,r18,-1023
    740c:	80a0b03a 	or	r16,r16,r2
    7410:	0027883a 	mov	r19,zero
    7414:	0039883a 	mov	fp,zero
    7418:	3804d53a 	srli	r2,r7,20
    741c:	382ed7fa 	srli	r23,r7,31
    7420:	04400434 	movhi	r17,16
    7424:	8c7fffc4 	addi	r17,r17,-1
    7428:	1081ffcc 	andi	r2,r2,2047
    742c:	3011883a 	mov	r8,r6
    7430:	3c62703a 	and	r17,r7,r17
    7434:	ba803fcc 	andi	r10,r23,255
    7438:	10006d26 	beq	r2,zero,75f0 <__muldf3+0x254>
    743c:	00c1ffc4 	movi	r3,2047
    7440:	10c06526 	beq	r2,r3,75d8 <__muldf3+0x23c>
    7444:	88c00434 	orhi	r3,r17,16
    7448:	180690fa 	slli	r3,r3,3
    744c:	3022d77a 	srli	r17,r6,29
    7450:	301090fa 	slli	r8,r6,3
    7454:	10bf0044 	addi	r2,r2,-1023
    7458:	88e2b03a 	or	r17,r17,r3
    745c:	000b883a 	mov	r5,zero
    7460:	9085883a 	add	r2,r18,r2
    7464:	2cc8b03a 	or	r4,r5,r19
    7468:	00c003c4 	movi	r3,15
    746c:	bdacf03a 	xor	r22,r23,r22
    7470:	12c00044 	addi	r11,r2,1
    7474:	19009936 	bltu	r3,r4,76dc <__muldf3+0x340>
    7478:	200890ba 	slli	r4,r4,2
    747c:	00c00034 	movhi	r3,0
    7480:	18dd2404 	addi	r3,r3,29840
    7484:	20c9883a 	add	r4,r4,r3
    7488:	20c00017 	ldw	r3,0(r4)
    748c:	1800683a 	jmp	r3
    7490:	000076dc 	xori	zero,zero,475
    7494:	000074f0 	cmpltui	zero,zero,467
    7498:	000074f0 	cmpltui	zero,zero,467
    749c:	000074ec 	andhi	zero,zero,467
    74a0:	000076b8 	rdprs	zero,zero,474
    74a4:	000076b8 	rdprs	zero,zero,474
    74a8:	000076a0 	cmpeqi	zero,zero,474
    74ac:	000074ec 	andhi	zero,zero,467
    74b0:	000076b8 	rdprs	zero,zero,474
    74b4:	000076a0 	cmpeqi	zero,zero,474
    74b8:	000076b8 	rdprs	zero,zero,474
    74bc:	000074ec 	andhi	zero,zero,467
    74c0:	000076c8 	cmpgei	zero,zero,475
    74c4:	000076c8 	cmpgei	zero,zero,475
    74c8:	000076c8 	cmpgei	zero,zero,475
    74cc:	000078e4 	muli	zero,zero,483
    74d0:	2404b03a 	or	r2,r4,r16
    74d4:	10006f1e 	bne	r2,zero,7694 <__muldf3+0x2f8>
    74d8:	04c00204 	movi	r19,8
    74dc:	0021883a 	mov	r16,zero
    74e0:	0029883a 	mov	r20,zero
    74e4:	07000084 	movi	fp,2
    74e8:	003fcb06 	br	7418 <__alt_data_end+0xf0007418>
    74ec:	502d883a 	mov	r22,r10
    74f0:	00800084 	movi	r2,2
    74f4:	28805726 	beq	r5,r2,7654 <__muldf3+0x2b8>
    74f8:	008000c4 	movi	r2,3
    74fc:	28816626 	beq	r5,r2,7a98 <__muldf3+0x6fc>
    7500:	00800044 	movi	r2,1
    7504:	2881411e 	bne	r5,r2,7a0c <__muldf3+0x670>
    7508:	b02b883a 	mov	r21,r22
    750c:	0005883a 	mov	r2,zero
    7510:	000b883a 	mov	r5,zero
    7514:	0029883a 	mov	r20,zero
    7518:	1004953a 	slli	r2,r2,20
    751c:	a8c03fcc 	andi	r3,r21,255
    7520:	04400434 	movhi	r17,16
    7524:	8c7fffc4 	addi	r17,r17,-1
    7528:	180697fa 	slli	r3,r3,31
    752c:	2c4a703a 	and	r5,r5,r17
    7530:	288ab03a 	or	r5,r5,r2
    7534:	28c6b03a 	or	r3,r5,r3
    7538:	a005883a 	mov	r2,r20
    753c:	dfc00c17 	ldw	ra,48(sp)
    7540:	df000b17 	ldw	fp,44(sp)
    7544:	ddc00a17 	ldw	r23,40(sp)
    7548:	dd800917 	ldw	r22,36(sp)
    754c:	dd400817 	ldw	r21,32(sp)
    7550:	dd000717 	ldw	r20,28(sp)
    7554:	dcc00617 	ldw	r19,24(sp)
    7558:	dc800517 	ldw	r18,20(sp)
    755c:	dc400417 	ldw	r17,16(sp)
    7560:	dc000317 	ldw	r16,12(sp)
    7564:	dec00d04 	addi	sp,sp,52
    7568:	f800283a 	ret
    756c:	2404b03a 	or	r2,r4,r16
    7570:	2027883a 	mov	r19,r4
    7574:	10004226 	beq	r2,zero,7680 <__muldf3+0x2e4>
    7578:	8000fc26 	beq	r16,zero,796c <__muldf3+0x5d0>
    757c:	8009883a 	mov	r4,r16
    7580:	d9800215 	stw	r6,8(sp)
    7584:	d9c00015 	stw	r7,0(sp)
    7588:	da400115 	stw	r9,4(sp)
    758c:	000850c0 	call	850c <__clzsi2>
    7590:	d9800217 	ldw	r6,8(sp)
    7594:	d9c00017 	ldw	r7,0(sp)
    7598:	da400117 	ldw	r9,4(sp)
    759c:	113ffd44 	addi	r4,r2,-11
    75a0:	00c00704 	movi	r3,28
    75a4:	1900ed16 	blt	r3,r4,795c <__muldf3+0x5c0>
    75a8:	00c00744 	movi	r3,29
    75ac:	147ffe04 	addi	r17,r2,-8
    75b0:	1907c83a 	sub	r3,r3,r4
    75b4:	8460983a 	sll	r16,r16,r17
    75b8:	98c6d83a 	srl	r3,r19,r3
    75bc:	9c68983a 	sll	r20,r19,r17
    75c0:	1c20b03a 	or	r16,r3,r16
    75c4:	1080fcc4 	addi	r2,r2,1011
    75c8:	00a5c83a 	sub	r18,zero,r2
    75cc:	0027883a 	mov	r19,zero
    75d0:	0039883a 	mov	fp,zero
    75d4:	003f9006 	br	7418 <__alt_data_end+0xf0007418>
    75d8:	3446b03a 	or	r3,r6,r17
    75dc:	1800261e 	bne	r3,zero,7678 <__muldf3+0x2dc>
    75e0:	0023883a 	mov	r17,zero
    75e4:	0011883a 	mov	r8,zero
    75e8:	01400084 	movi	r5,2
    75ec:	003f9c06 	br	7460 <__alt_data_end+0xf0007460>
    75f0:	3446b03a 	or	r3,r6,r17
    75f4:	18001c26 	beq	r3,zero,7668 <__muldf3+0x2cc>
    75f8:	8800ce26 	beq	r17,zero,7934 <__muldf3+0x598>
    75fc:	8809883a 	mov	r4,r17
    7600:	d9800215 	stw	r6,8(sp)
    7604:	da400115 	stw	r9,4(sp)
    7608:	da800015 	stw	r10,0(sp)
    760c:	000850c0 	call	850c <__clzsi2>
    7610:	d9800217 	ldw	r6,8(sp)
    7614:	da400117 	ldw	r9,4(sp)
    7618:	da800017 	ldw	r10,0(sp)
    761c:	113ffd44 	addi	r4,r2,-11
    7620:	00c00704 	movi	r3,28
    7624:	1900bf16 	blt	r3,r4,7924 <__muldf3+0x588>
    7628:	00c00744 	movi	r3,29
    762c:	123ffe04 	addi	r8,r2,-8
    7630:	1907c83a 	sub	r3,r3,r4
    7634:	8a22983a 	sll	r17,r17,r8
    7638:	30c6d83a 	srl	r3,r6,r3
    763c:	3210983a 	sll	r8,r6,r8
    7640:	1c62b03a 	or	r17,r3,r17
    7644:	1080fcc4 	addi	r2,r2,1011
    7648:	0085c83a 	sub	r2,zero,r2
    764c:	000b883a 	mov	r5,zero
    7650:	003f8306 	br	7460 <__alt_data_end+0xf0007460>
    7654:	b02b883a 	mov	r21,r22
    7658:	0081ffc4 	movi	r2,2047
    765c:	000b883a 	mov	r5,zero
    7660:	0029883a 	mov	r20,zero
    7664:	003fac06 	br	7518 <__alt_data_end+0xf0007518>
    7668:	0023883a 	mov	r17,zero
    766c:	0011883a 	mov	r8,zero
    7670:	01400044 	movi	r5,1
    7674:	003f7a06 	br	7460 <__alt_data_end+0xf0007460>
    7678:	014000c4 	movi	r5,3
    767c:	003f7806 	br	7460 <__alt_data_end+0xf0007460>
    7680:	04c00104 	movi	r19,4
    7684:	0021883a 	mov	r16,zero
    7688:	0029883a 	mov	r20,zero
    768c:	07000044 	movi	fp,1
    7690:	003f6106 	br	7418 <__alt_data_end+0xf0007418>
    7694:	04c00304 	movi	r19,12
    7698:	070000c4 	movi	fp,3
    769c:	003f5e06 	br	7418 <__alt_data_end+0xf0007418>
    76a0:	01400434 	movhi	r5,16
    76a4:	002b883a 	mov	r21,zero
    76a8:	297fffc4 	addi	r5,r5,-1
    76ac:	053fffc4 	movi	r20,-1
    76b0:	0081ffc4 	movi	r2,2047
    76b4:	003f9806 	br	7518 <__alt_data_end+0xf0007518>
    76b8:	8023883a 	mov	r17,r16
    76bc:	a011883a 	mov	r8,r20
    76c0:	e00b883a 	mov	r5,fp
    76c4:	003f8a06 	br	74f0 <__alt_data_end+0xf00074f0>
    76c8:	8023883a 	mov	r17,r16
    76cc:	a011883a 	mov	r8,r20
    76d0:	482d883a 	mov	r22,r9
    76d4:	e00b883a 	mov	r5,fp
    76d8:	003f8506 	br	74f0 <__alt_data_end+0xf00074f0>
    76dc:	a00ad43a 	srli	r5,r20,16
    76e0:	401ad43a 	srli	r13,r8,16
    76e4:	a53fffcc 	andi	r20,r20,65535
    76e8:	423fffcc 	andi	r8,r8,65535
    76ec:	4519383a 	mul	r12,r8,r20
    76f0:	4147383a 	mul	r3,r8,r5
    76f4:	6d09383a 	mul	r4,r13,r20
    76f8:	600cd43a 	srli	r6,r12,16
    76fc:	2b5d383a 	mul	r14,r5,r13
    7700:	20c9883a 	add	r4,r4,r3
    7704:	310d883a 	add	r6,r6,r4
    7708:	30c0022e 	bgeu	r6,r3,7714 <__muldf3+0x378>
    770c:	00c00074 	movhi	r3,1
    7710:	70dd883a 	add	r14,r14,r3
    7714:	8826d43a 	srli	r19,r17,16
    7718:	8bffffcc 	andi	r15,r17,65535
    771c:	7d23383a 	mul	r17,r15,r20
    7720:	7949383a 	mul	r4,r15,r5
    7724:	9d29383a 	mul	r20,r19,r20
    7728:	8814d43a 	srli	r10,r17,16
    772c:	3012943a 	slli	r9,r6,16
    7730:	a129883a 	add	r20,r20,r4
    7734:	633fffcc 	andi	r12,r12,65535
    7738:	5515883a 	add	r10,r10,r20
    773c:	3006d43a 	srli	r3,r6,16
    7740:	4b13883a 	add	r9,r9,r12
    7744:	2ccb383a 	mul	r5,r5,r19
    7748:	5100022e 	bgeu	r10,r4,7754 <__muldf3+0x3b8>
    774c:	01000074 	movhi	r4,1
    7750:	290b883a 	add	r5,r5,r4
    7754:	802ad43a 	srli	r21,r16,16
    7758:	843fffcc 	andi	r16,r16,65535
    775c:	440d383a 	mul	r6,r8,r16
    7760:	4565383a 	mul	r18,r8,r21
    7764:	8349383a 	mul	r4,r16,r13
    7768:	500e943a 	slli	r7,r10,16
    776c:	3010d43a 	srli	r8,r6,16
    7770:	5028d43a 	srli	r20,r10,16
    7774:	2489883a 	add	r4,r4,r18
    7778:	8abfffcc 	andi	r10,r17,65535
    777c:	3a95883a 	add	r10,r7,r10
    7780:	4119883a 	add	r12,r8,r4
    7784:	a169883a 	add	r20,r20,r5
    7788:	1a87883a 	add	r3,r3,r10
    778c:	6d5b383a 	mul	r13,r13,r21
    7790:	6480022e 	bgeu	r12,r18,779c <__muldf3+0x400>
    7794:	01000074 	movhi	r4,1
    7798:	691b883a 	add	r13,r13,r4
    779c:	7c25383a 	mul	r18,r15,r16
    77a0:	7d4b383a 	mul	r5,r15,r21
    77a4:	84cf383a 	mul	r7,r16,r19
    77a8:	901ed43a 	srli	r15,r18,16
    77ac:	6008d43a 	srli	r4,r12,16
    77b0:	6010943a 	slli	r8,r12,16
    77b4:	394f883a 	add	r7,r7,r5
    77b8:	333fffcc 	andi	r12,r6,65535
    77bc:	79df883a 	add	r15,r15,r7
    77c0:	235b883a 	add	r13,r4,r13
    77c4:	9d63383a 	mul	r17,r19,r21
    77c8:	4309883a 	add	r4,r8,r12
    77cc:	7940022e 	bgeu	r15,r5,77d8 <__muldf3+0x43c>
    77d0:	01400074 	movhi	r5,1
    77d4:	8963883a 	add	r17,r17,r5
    77d8:	780a943a 	slli	r5,r15,16
    77dc:	91bfffcc 	andi	r6,r18,65535
    77e0:	70c7883a 	add	r3,r14,r3
    77e4:	298d883a 	add	r6,r5,r6
    77e8:	1a8f803a 	cmpltu	r7,r3,r10
    77ec:	350b883a 	add	r5,r6,r20
    77f0:	20c7883a 	add	r3,r4,r3
    77f4:	3955883a 	add	r10,r7,r5
    77f8:	1909803a 	cmpltu	r4,r3,r4
    77fc:	6a91883a 	add	r8,r13,r10
    7800:	780cd43a 	srli	r6,r15,16
    7804:	2219883a 	add	r12,r4,r8
    7808:	2d0b803a 	cmpltu	r5,r5,r20
    780c:	51cf803a 	cmpltu	r7,r10,r7
    7810:	29ceb03a 	or	r7,r5,r7
    7814:	4351803a 	cmpltu	r8,r8,r13
    7818:	610b803a 	cmpltu	r5,r12,r4
    781c:	4148b03a 	or	r4,r8,r5
    7820:	398f883a 	add	r7,r7,r6
    7824:	3909883a 	add	r4,r7,r4
    7828:	1810927a 	slli	r8,r3,9
    782c:	2449883a 	add	r4,r4,r17
    7830:	2008927a 	slli	r4,r4,9
    7834:	6022d5fa 	srli	r17,r12,23
    7838:	1806d5fa 	srli	r3,r3,23
    783c:	4252b03a 	or	r9,r8,r9
    7840:	600a927a 	slli	r5,r12,9
    7844:	4810c03a 	cmpne	r8,r9,zero
    7848:	2462b03a 	or	r17,r4,r17
    784c:	40c6b03a 	or	r3,r8,r3
    7850:	8900402c 	andhi	r4,r17,256
    7854:	1950b03a 	or	r8,r3,r5
    7858:	20000726 	beq	r4,zero,7878 <__muldf3+0x4dc>
    785c:	4006d07a 	srli	r3,r8,1
    7860:	880497fa 	slli	r2,r17,31
    7864:	4200004c 	andi	r8,r8,1
    7868:	8822d07a 	srli	r17,r17,1
    786c:	1a10b03a 	or	r8,r3,r8
    7870:	1210b03a 	or	r8,r2,r8
    7874:	5805883a 	mov	r2,r11
    7878:	1140ffc4 	addi	r5,r2,1023
    787c:	0140440e 	bge	zero,r5,7990 <__muldf3+0x5f4>
    7880:	40c001cc 	andi	r3,r8,7
    7884:	18000726 	beq	r3,zero,78a4 <__muldf3+0x508>
    7888:	40c003cc 	andi	r3,r8,15
    788c:	01000104 	movi	r4,4
    7890:	19000426 	beq	r3,r4,78a4 <__muldf3+0x508>
    7894:	4107883a 	add	r3,r8,r4
    7898:	1a11803a 	cmpltu	r8,r3,r8
    789c:	8a23883a 	add	r17,r17,r8
    78a0:	1811883a 	mov	r8,r3
    78a4:	88c0402c 	andhi	r3,r17,256
    78a8:	18000426 	beq	r3,zero,78bc <__muldf3+0x520>
    78ac:	11410004 	addi	r5,r2,1024
    78b0:	00bfc034 	movhi	r2,65280
    78b4:	10bfffc4 	addi	r2,r2,-1
    78b8:	88a2703a 	and	r17,r17,r2
    78bc:	0081ff84 	movi	r2,2046
    78c0:	117f6416 	blt	r2,r5,7654 <__alt_data_end+0xf0007654>
    78c4:	8828977a 	slli	r20,r17,29
    78c8:	4010d0fa 	srli	r8,r8,3
    78cc:	8822927a 	slli	r17,r17,9
    78d0:	2881ffcc 	andi	r2,r5,2047
    78d4:	a228b03a 	or	r20,r20,r8
    78d8:	880ad33a 	srli	r5,r17,12
    78dc:	b02b883a 	mov	r21,r22
    78e0:	003f0d06 	br	7518 <__alt_data_end+0xf0007518>
    78e4:	8080022c 	andhi	r2,r16,8
    78e8:	10000926 	beq	r2,zero,7910 <__muldf3+0x574>
    78ec:	8880022c 	andhi	r2,r17,8
    78f0:	1000071e 	bne	r2,zero,7910 <__muldf3+0x574>
    78f4:	00800434 	movhi	r2,16
    78f8:	89400234 	orhi	r5,r17,8
    78fc:	10bfffc4 	addi	r2,r2,-1
    7900:	b82b883a 	mov	r21,r23
    7904:	288a703a 	and	r5,r5,r2
    7908:	4029883a 	mov	r20,r8
    790c:	003f6806 	br	76b0 <__alt_data_end+0xf00076b0>
    7910:	00800434 	movhi	r2,16
    7914:	81400234 	orhi	r5,r16,8
    7918:	10bfffc4 	addi	r2,r2,-1
    791c:	288a703a 	and	r5,r5,r2
    7920:	003f6306 	br	76b0 <__alt_data_end+0xf00076b0>
    7924:	147ff604 	addi	r17,r2,-40
    7928:	3462983a 	sll	r17,r6,r17
    792c:	0011883a 	mov	r8,zero
    7930:	003f4406 	br	7644 <__alt_data_end+0xf0007644>
    7934:	3009883a 	mov	r4,r6
    7938:	d9800215 	stw	r6,8(sp)
    793c:	da400115 	stw	r9,4(sp)
    7940:	da800015 	stw	r10,0(sp)
    7944:	000850c0 	call	850c <__clzsi2>
    7948:	10800804 	addi	r2,r2,32
    794c:	da800017 	ldw	r10,0(sp)
    7950:	da400117 	ldw	r9,4(sp)
    7954:	d9800217 	ldw	r6,8(sp)
    7958:	003f3006 	br	761c <__alt_data_end+0xf000761c>
    795c:	143ff604 	addi	r16,r2,-40
    7960:	9c20983a 	sll	r16,r19,r16
    7964:	0029883a 	mov	r20,zero
    7968:	003f1606 	br	75c4 <__alt_data_end+0xf00075c4>
    796c:	d9800215 	stw	r6,8(sp)
    7970:	d9c00015 	stw	r7,0(sp)
    7974:	da400115 	stw	r9,4(sp)
    7978:	000850c0 	call	850c <__clzsi2>
    797c:	10800804 	addi	r2,r2,32
    7980:	da400117 	ldw	r9,4(sp)
    7984:	d9c00017 	ldw	r7,0(sp)
    7988:	d9800217 	ldw	r6,8(sp)
    798c:	003f0306 	br	759c <__alt_data_end+0xf000759c>
    7990:	00c00044 	movi	r3,1
    7994:	1947c83a 	sub	r3,r3,r5
    7998:	00800e04 	movi	r2,56
    799c:	10feda16 	blt	r2,r3,7508 <__alt_data_end+0xf0007508>
    79a0:	008007c4 	movi	r2,31
    79a4:	10c01b16 	blt	r2,r3,7a14 <__muldf3+0x678>
    79a8:	00800804 	movi	r2,32
    79ac:	10c5c83a 	sub	r2,r2,r3
    79b0:	888a983a 	sll	r5,r17,r2
    79b4:	40c8d83a 	srl	r4,r8,r3
    79b8:	4084983a 	sll	r2,r8,r2
    79bc:	88e2d83a 	srl	r17,r17,r3
    79c0:	2906b03a 	or	r3,r5,r4
    79c4:	1004c03a 	cmpne	r2,r2,zero
    79c8:	1886b03a 	or	r3,r3,r2
    79cc:	188001cc 	andi	r2,r3,7
    79d0:	10000726 	beq	r2,zero,79f0 <__muldf3+0x654>
    79d4:	188003cc 	andi	r2,r3,15
    79d8:	01000104 	movi	r4,4
    79dc:	11000426 	beq	r2,r4,79f0 <__muldf3+0x654>
    79e0:	1805883a 	mov	r2,r3
    79e4:	10c00104 	addi	r3,r2,4
    79e8:	1885803a 	cmpltu	r2,r3,r2
    79ec:	88a3883a 	add	r17,r17,r2
    79f0:	8880202c 	andhi	r2,r17,128
    79f4:	10001c26 	beq	r2,zero,7a68 <__muldf3+0x6cc>
    79f8:	b02b883a 	mov	r21,r22
    79fc:	00800044 	movi	r2,1
    7a00:	000b883a 	mov	r5,zero
    7a04:	0029883a 	mov	r20,zero
    7a08:	003ec306 	br	7518 <__alt_data_end+0xf0007518>
    7a0c:	5805883a 	mov	r2,r11
    7a10:	003f9906 	br	7878 <__alt_data_end+0xf0007878>
    7a14:	00bff844 	movi	r2,-31
    7a18:	1145c83a 	sub	r2,r2,r5
    7a1c:	8888d83a 	srl	r4,r17,r2
    7a20:	00800804 	movi	r2,32
    7a24:	18801a26 	beq	r3,r2,7a90 <__muldf3+0x6f4>
    7a28:	00801004 	movi	r2,64
    7a2c:	10c5c83a 	sub	r2,r2,r3
    7a30:	8884983a 	sll	r2,r17,r2
    7a34:	1204b03a 	or	r2,r2,r8
    7a38:	1004c03a 	cmpne	r2,r2,zero
    7a3c:	2084b03a 	or	r2,r4,r2
    7a40:	144001cc 	andi	r17,r2,7
    7a44:	88000d1e 	bne	r17,zero,7a7c <__muldf3+0x6e0>
    7a48:	000b883a 	mov	r5,zero
    7a4c:	1028d0fa 	srli	r20,r2,3
    7a50:	b02b883a 	mov	r21,r22
    7a54:	0005883a 	mov	r2,zero
    7a58:	a468b03a 	or	r20,r20,r17
    7a5c:	003eae06 	br	7518 <__alt_data_end+0xf0007518>
    7a60:	1007883a 	mov	r3,r2
    7a64:	0023883a 	mov	r17,zero
    7a68:	880a927a 	slli	r5,r17,9
    7a6c:	1805883a 	mov	r2,r3
    7a70:	8822977a 	slli	r17,r17,29
    7a74:	280ad33a 	srli	r5,r5,12
    7a78:	003ff406 	br	7a4c <__alt_data_end+0xf0007a4c>
    7a7c:	10c003cc 	andi	r3,r2,15
    7a80:	01000104 	movi	r4,4
    7a84:	193ff626 	beq	r3,r4,7a60 <__alt_data_end+0xf0007a60>
    7a88:	0023883a 	mov	r17,zero
    7a8c:	003fd506 	br	79e4 <__alt_data_end+0xf00079e4>
    7a90:	0005883a 	mov	r2,zero
    7a94:	003fe706 	br	7a34 <__alt_data_end+0xf0007a34>
    7a98:	00800434 	movhi	r2,16
    7a9c:	89400234 	orhi	r5,r17,8
    7aa0:	10bfffc4 	addi	r2,r2,-1
    7aa4:	b02b883a 	mov	r21,r22
    7aa8:	288a703a 	and	r5,r5,r2
    7aac:	4029883a 	mov	r20,r8
    7ab0:	003eff06 	br	76b0 <__alt_data_end+0xf00076b0>

00007ab4 <__subdf3>:
    7ab4:	02000434 	movhi	r8,16
    7ab8:	423fffc4 	addi	r8,r8,-1
    7abc:	defffb04 	addi	sp,sp,-20
    7ac0:	2a14703a 	and	r10,r5,r8
    7ac4:	3812d53a 	srli	r9,r7,20
    7ac8:	3a10703a 	and	r8,r7,r8
    7acc:	2006d77a 	srli	r3,r4,29
    7ad0:	3004d77a 	srli	r2,r6,29
    7ad4:	dc000015 	stw	r16,0(sp)
    7ad8:	501490fa 	slli	r10,r10,3
    7adc:	2820d53a 	srli	r16,r5,20
    7ae0:	401090fa 	slli	r8,r8,3
    7ae4:	dc800215 	stw	r18,8(sp)
    7ae8:	dc400115 	stw	r17,4(sp)
    7aec:	dfc00415 	stw	ra,16(sp)
    7af0:	202290fa 	slli	r17,r4,3
    7af4:	dcc00315 	stw	r19,12(sp)
    7af8:	4a41ffcc 	andi	r9,r9,2047
    7afc:	0101ffc4 	movi	r4,2047
    7b00:	2824d7fa 	srli	r18,r5,31
    7b04:	8401ffcc 	andi	r16,r16,2047
    7b08:	50c6b03a 	or	r3,r10,r3
    7b0c:	380ed7fa 	srli	r7,r7,31
    7b10:	408ab03a 	or	r5,r8,r2
    7b14:	300c90fa 	slli	r6,r6,3
    7b18:	49009626 	beq	r9,r4,7d74 <__subdf3+0x2c0>
    7b1c:	39c0005c 	xori	r7,r7,1
    7b20:	8245c83a 	sub	r2,r16,r9
    7b24:	3c807426 	beq	r7,r18,7cf8 <__subdf3+0x244>
    7b28:	0080af0e 	bge	zero,r2,7de8 <__subdf3+0x334>
    7b2c:	48002a1e 	bne	r9,zero,7bd8 <__subdf3+0x124>
    7b30:	2988b03a 	or	r4,r5,r6
    7b34:	20009a1e 	bne	r4,zero,7da0 <__subdf3+0x2ec>
    7b38:	888001cc 	andi	r2,r17,7
    7b3c:	10000726 	beq	r2,zero,7b5c <__subdf3+0xa8>
    7b40:	888003cc 	andi	r2,r17,15
    7b44:	01000104 	movi	r4,4
    7b48:	11000426 	beq	r2,r4,7b5c <__subdf3+0xa8>
    7b4c:	890b883a 	add	r5,r17,r4
    7b50:	2c63803a 	cmpltu	r17,r5,r17
    7b54:	1c47883a 	add	r3,r3,r17
    7b58:	2823883a 	mov	r17,r5
    7b5c:	1880202c 	andhi	r2,r3,128
    7b60:	10005926 	beq	r2,zero,7cc8 <__subdf3+0x214>
    7b64:	84000044 	addi	r16,r16,1
    7b68:	0081ffc4 	movi	r2,2047
    7b6c:	8080be26 	beq	r16,r2,7e68 <__subdf3+0x3b4>
    7b70:	017fe034 	movhi	r5,65408
    7b74:	297fffc4 	addi	r5,r5,-1
    7b78:	1946703a 	and	r3,r3,r5
    7b7c:	1804977a 	slli	r2,r3,29
    7b80:	1806927a 	slli	r3,r3,9
    7b84:	8822d0fa 	srli	r17,r17,3
    7b88:	8401ffcc 	andi	r16,r16,2047
    7b8c:	180ad33a 	srli	r5,r3,12
    7b90:	9100004c 	andi	r4,r18,1
    7b94:	1444b03a 	or	r2,r2,r17
    7b98:	80c1ffcc 	andi	r3,r16,2047
    7b9c:	1820953a 	slli	r16,r3,20
    7ba0:	20c03fcc 	andi	r3,r4,255
    7ba4:	180897fa 	slli	r4,r3,31
    7ba8:	00c00434 	movhi	r3,16
    7bac:	18ffffc4 	addi	r3,r3,-1
    7bb0:	28c6703a 	and	r3,r5,r3
    7bb4:	1c06b03a 	or	r3,r3,r16
    7bb8:	1906b03a 	or	r3,r3,r4
    7bbc:	dfc00417 	ldw	ra,16(sp)
    7bc0:	dcc00317 	ldw	r19,12(sp)
    7bc4:	dc800217 	ldw	r18,8(sp)
    7bc8:	dc400117 	ldw	r17,4(sp)
    7bcc:	dc000017 	ldw	r16,0(sp)
    7bd0:	dec00504 	addi	sp,sp,20
    7bd4:	f800283a 	ret
    7bd8:	0101ffc4 	movi	r4,2047
    7bdc:	813fd626 	beq	r16,r4,7b38 <__alt_data_end+0xf0007b38>
    7be0:	29402034 	orhi	r5,r5,128
    7be4:	01000e04 	movi	r4,56
    7be8:	2080a316 	blt	r4,r2,7e78 <__subdf3+0x3c4>
    7bec:	010007c4 	movi	r4,31
    7bf0:	2080c616 	blt	r4,r2,7f0c <__subdf3+0x458>
    7bf4:	01000804 	movi	r4,32
    7bf8:	2089c83a 	sub	r4,r4,r2
    7bfc:	2910983a 	sll	r8,r5,r4
    7c00:	308ed83a 	srl	r7,r6,r2
    7c04:	3108983a 	sll	r4,r6,r4
    7c08:	2884d83a 	srl	r2,r5,r2
    7c0c:	41ccb03a 	or	r6,r8,r7
    7c10:	2008c03a 	cmpne	r4,r4,zero
    7c14:	310cb03a 	or	r6,r6,r4
    7c18:	898dc83a 	sub	r6,r17,r6
    7c1c:	89a3803a 	cmpltu	r17,r17,r6
    7c20:	1887c83a 	sub	r3,r3,r2
    7c24:	1c47c83a 	sub	r3,r3,r17
    7c28:	3023883a 	mov	r17,r6
    7c2c:	1880202c 	andhi	r2,r3,128
    7c30:	10002326 	beq	r2,zero,7cc0 <__subdf3+0x20c>
    7c34:	04c02034 	movhi	r19,128
    7c38:	9cffffc4 	addi	r19,r19,-1
    7c3c:	1ce6703a 	and	r19,r3,r19
    7c40:	98007a26 	beq	r19,zero,7e2c <__subdf3+0x378>
    7c44:	9809883a 	mov	r4,r19
    7c48:	000850c0 	call	850c <__clzsi2>
    7c4c:	113ffe04 	addi	r4,r2,-8
    7c50:	00c007c4 	movi	r3,31
    7c54:	19007b16 	blt	r3,r4,7e44 <__subdf3+0x390>
    7c58:	00800804 	movi	r2,32
    7c5c:	1105c83a 	sub	r2,r2,r4
    7c60:	8884d83a 	srl	r2,r17,r2
    7c64:	9906983a 	sll	r3,r19,r4
    7c68:	8922983a 	sll	r17,r17,r4
    7c6c:	10c4b03a 	or	r2,r2,r3
    7c70:	24007816 	blt	r4,r16,7e54 <__subdf3+0x3a0>
    7c74:	2421c83a 	sub	r16,r4,r16
    7c78:	80c00044 	addi	r3,r16,1
    7c7c:	010007c4 	movi	r4,31
    7c80:	20c09516 	blt	r4,r3,7ed8 <__subdf3+0x424>
    7c84:	01400804 	movi	r5,32
    7c88:	28cbc83a 	sub	r5,r5,r3
    7c8c:	88c8d83a 	srl	r4,r17,r3
    7c90:	8962983a 	sll	r17,r17,r5
    7c94:	114a983a 	sll	r5,r2,r5
    7c98:	10c6d83a 	srl	r3,r2,r3
    7c9c:	8804c03a 	cmpne	r2,r17,zero
    7ca0:	290ab03a 	or	r5,r5,r4
    7ca4:	28a2b03a 	or	r17,r5,r2
    7ca8:	0021883a 	mov	r16,zero
    7cac:	003fa206 	br	7b38 <__alt_data_end+0xf0007b38>
    7cb0:	2090b03a 	or	r8,r4,r2
    7cb4:	40018e26 	beq	r8,zero,82f0 <__subdf3+0x83c>
    7cb8:	1007883a 	mov	r3,r2
    7cbc:	2023883a 	mov	r17,r4
    7cc0:	888001cc 	andi	r2,r17,7
    7cc4:	103f9e1e 	bne	r2,zero,7b40 <__alt_data_end+0xf0007b40>
    7cc8:	1804977a 	slli	r2,r3,29
    7ccc:	8822d0fa 	srli	r17,r17,3
    7cd0:	1810d0fa 	srli	r8,r3,3
    7cd4:	9100004c 	andi	r4,r18,1
    7cd8:	1444b03a 	or	r2,r2,r17
    7cdc:	00c1ffc4 	movi	r3,2047
    7ce0:	80c02826 	beq	r16,r3,7d84 <__subdf3+0x2d0>
    7ce4:	01400434 	movhi	r5,16
    7ce8:	297fffc4 	addi	r5,r5,-1
    7cec:	80e0703a 	and	r16,r16,r3
    7cf0:	414a703a 	and	r5,r8,r5
    7cf4:	003fa806 	br	7b98 <__alt_data_end+0xf0007b98>
    7cf8:	0080630e 	bge	zero,r2,7e88 <__subdf3+0x3d4>
    7cfc:	48003026 	beq	r9,zero,7dc0 <__subdf3+0x30c>
    7d00:	0101ffc4 	movi	r4,2047
    7d04:	813f8c26 	beq	r16,r4,7b38 <__alt_data_end+0xf0007b38>
    7d08:	29402034 	orhi	r5,r5,128
    7d0c:	01000e04 	movi	r4,56
    7d10:	2080a90e 	bge	r4,r2,7fb8 <__subdf3+0x504>
    7d14:	298cb03a 	or	r6,r5,r6
    7d18:	3012c03a 	cmpne	r9,r6,zero
    7d1c:	0005883a 	mov	r2,zero
    7d20:	4c53883a 	add	r9,r9,r17
    7d24:	4c63803a 	cmpltu	r17,r9,r17
    7d28:	10c7883a 	add	r3,r2,r3
    7d2c:	88c7883a 	add	r3,r17,r3
    7d30:	4823883a 	mov	r17,r9
    7d34:	1880202c 	andhi	r2,r3,128
    7d38:	1000d026 	beq	r2,zero,807c <__subdf3+0x5c8>
    7d3c:	84000044 	addi	r16,r16,1
    7d40:	0081ffc4 	movi	r2,2047
    7d44:	8080fe26 	beq	r16,r2,8140 <__subdf3+0x68c>
    7d48:	00bfe034 	movhi	r2,65408
    7d4c:	10bfffc4 	addi	r2,r2,-1
    7d50:	1886703a 	and	r3,r3,r2
    7d54:	880ad07a 	srli	r5,r17,1
    7d58:	180497fa 	slli	r2,r3,31
    7d5c:	8900004c 	andi	r4,r17,1
    7d60:	2922b03a 	or	r17,r5,r4
    7d64:	1806d07a 	srli	r3,r3,1
    7d68:	1462b03a 	or	r17,r2,r17
    7d6c:	3825883a 	mov	r18,r7
    7d70:	003f7106 	br	7b38 <__alt_data_end+0xf0007b38>
    7d74:	2984b03a 	or	r2,r5,r6
    7d78:	103f6826 	beq	r2,zero,7b1c <__alt_data_end+0xf0007b1c>
    7d7c:	39c03fcc 	andi	r7,r7,255
    7d80:	003f6706 	br	7b20 <__alt_data_end+0xf0007b20>
    7d84:	4086b03a 	or	r3,r8,r2
    7d88:	18015226 	beq	r3,zero,82d4 <__subdf3+0x820>
    7d8c:	00c00434 	movhi	r3,16
    7d90:	41400234 	orhi	r5,r8,8
    7d94:	18ffffc4 	addi	r3,r3,-1
    7d98:	28ca703a 	and	r5,r5,r3
    7d9c:	003f7e06 	br	7b98 <__alt_data_end+0xf0007b98>
    7da0:	10bfffc4 	addi	r2,r2,-1
    7da4:	1000491e 	bne	r2,zero,7ecc <__subdf3+0x418>
    7da8:	898fc83a 	sub	r7,r17,r6
    7dac:	89e3803a 	cmpltu	r17,r17,r7
    7db0:	1947c83a 	sub	r3,r3,r5
    7db4:	1c47c83a 	sub	r3,r3,r17
    7db8:	3823883a 	mov	r17,r7
    7dbc:	003f9b06 	br	7c2c <__alt_data_end+0xf0007c2c>
    7dc0:	2988b03a 	or	r4,r5,r6
    7dc4:	203f5c26 	beq	r4,zero,7b38 <__alt_data_end+0xf0007b38>
    7dc8:	10bfffc4 	addi	r2,r2,-1
    7dcc:	1000931e 	bne	r2,zero,801c <__subdf3+0x568>
    7dd0:	898d883a 	add	r6,r17,r6
    7dd4:	3463803a 	cmpltu	r17,r6,r17
    7dd8:	1947883a 	add	r3,r3,r5
    7ddc:	88c7883a 	add	r3,r17,r3
    7de0:	3023883a 	mov	r17,r6
    7de4:	003fd306 	br	7d34 <__alt_data_end+0xf0007d34>
    7de8:	1000541e 	bne	r2,zero,7f3c <__subdf3+0x488>
    7dec:	80800044 	addi	r2,r16,1
    7df0:	1081ffcc 	andi	r2,r2,2047
    7df4:	01000044 	movi	r4,1
    7df8:	2080a20e 	bge	r4,r2,8084 <__subdf3+0x5d0>
    7dfc:	8989c83a 	sub	r4,r17,r6
    7e00:	8905803a 	cmpltu	r2,r17,r4
    7e04:	1967c83a 	sub	r19,r3,r5
    7e08:	98a7c83a 	sub	r19,r19,r2
    7e0c:	9880202c 	andhi	r2,r19,128
    7e10:	10006326 	beq	r2,zero,7fa0 <__subdf3+0x4ec>
    7e14:	3463c83a 	sub	r17,r6,r17
    7e18:	28c7c83a 	sub	r3,r5,r3
    7e1c:	344d803a 	cmpltu	r6,r6,r17
    7e20:	19a7c83a 	sub	r19,r3,r6
    7e24:	3825883a 	mov	r18,r7
    7e28:	983f861e 	bne	r19,zero,7c44 <__alt_data_end+0xf0007c44>
    7e2c:	8809883a 	mov	r4,r17
    7e30:	000850c0 	call	850c <__clzsi2>
    7e34:	10800804 	addi	r2,r2,32
    7e38:	113ffe04 	addi	r4,r2,-8
    7e3c:	00c007c4 	movi	r3,31
    7e40:	193f850e 	bge	r3,r4,7c58 <__alt_data_end+0xf0007c58>
    7e44:	10bff604 	addi	r2,r2,-40
    7e48:	8884983a 	sll	r2,r17,r2
    7e4c:	0023883a 	mov	r17,zero
    7e50:	243f880e 	bge	r4,r16,7c74 <__alt_data_end+0xf0007c74>
    7e54:	00ffe034 	movhi	r3,65408
    7e58:	18ffffc4 	addi	r3,r3,-1
    7e5c:	8121c83a 	sub	r16,r16,r4
    7e60:	10c6703a 	and	r3,r2,r3
    7e64:	003f3406 	br	7b38 <__alt_data_end+0xf0007b38>
    7e68:	9100004c 	andi	r4,r18,1
    7e6c:	000b883a 	mov	r5,zero
    7e70:	0005883a 	mov	r2,zero
    7e74:	003f4806 	br	7b98 <__alt_data_end+0xf0007b98>
    7e78:	298cb03a 	or	r6,r5,r6
    7e7c:	300cc03a 	cmpne	r6,r6,zero
    7e80:	0005883a 	mov	r2,zero
    7e84:	003f6406 	br	7c18 <__alt_data_end+0xf0007c18>
    7e88:	10009a1e 	bne	r2,zero,80f4 <__subdf3+0x640>
    7e8c:	82400044 	addi	r9,r16,1
    7e90:	4881ffcc 	andi	r2,r9,2047
    7e94:	02800044 	movi	r10,1
    7e98:	5080670e 	bge	r10,r2,8038 <__subdf3+0x584>
    7e9c:	0081ffc4 	movi	r2,2047
    7ea0:	4880af26 	beq	r9,r2,8160 <__subdf3+0x6ac>
    7ea4:	898d883a 	add	r6,r17,r6
    7ea8:	1945883a 	add	r2,r3,r5
    7eac:	3447803a 	cmpltu	r3,r6,r17
    7eb0:	1887883a 	add	r3,r3,r2
    7eb4:	182297fa 	slli	r17,r3,31
    7eb8:	300cd07a 	srli	r6,r6,1
    7ebc:	1806d07a 	srli	r3,r3,1
    7ec0:	4821883a 	mov	r16,r9
    7ec4:	89a2b03a 	or	r17,r17,r6
    7ec8:	003f1b06 	br	7b38 <__alt_data_end+0xf0007b38>
    7ecc:	0101ffc4 	movi	r4,2047
    7ed0:	813f441e 	bne	r16,r4,7be4 <__alt_data_end+0xf0007be4>
    7ed4:	003f1806 	br	7b38 <__alt_data_end+0xf0007b38>
    7ed8:	843ff844 	addi	r16,r16,-31
    7edc:	01400804 	movi	r5,32
    7ee0:	1408d83a 	srl	r4,r2,r16
    7ee4:	19405026 	beq	r3,r5,8028 <__subdf3+0x574>
    7ee8:	01401004 	movi	r5,64
    7eec:	28c7c83a 	sub	r3,r5,r3
    7ef0:	10c4983a 	sll	r2,r2,r3
    7ef4:	88a2b03a 	or	r17,r17,r2
    7ef8:	8822c03a 	cmpne	r17,r17,zero
    7efc:	2462b03a 	or	r17,r4,r17
    7f00:	0007883a 	mov	r3,zero
    7f04:	0021883a 	mov	r16,zero
    7f08:	003f6d06 	br	7cc0 <__alt_data_end+0xf0007cc0>
    7f0c:	11fff804 	addi	r7,r2,-32
    7f10:	01000804 	movi	r4,32
    7f14:	29ced83a 	srl	r7,r5,r7
    7f18:	11004526 	beq	r2,r4,8030 <__subdf3+0x57c>
    7f1c:	01001004 	movi	r4,64
    7f20:	2089c83a 	sub	r4,r4,r2
    7f24:	2904983a 	sll	r2,r5,r4
    7f28:	118cb03a 	or	r6,r2,r6
    7f2c:	300cc03a 	cmpne	r6,r6,zero
    7f30:	398cb03a 	or	r6,r7,r6
    7f34:	0005883a 	mov	r2,zero
    7f38:	003f3706 	br	7c18 <__alt_data_end+0xf0007c18>
    7f3c:	80002a26 	beq	r16,zero,7fe8 <__subdf3+0x534>
    7f40:	0101ffc4 	movi	r4,2047
    7f44:	49006626 	beq	r9,r4,80e0 <__subdf3+0x62c>
    7f48:	0085c83a 	sub	r2,zero,r2
    7f4c:	18c02034 	orhi	r3,r3,128
    7f50:	01000e04 	movi	r4,56
    7f54:	20807e16 	blt	r4,r2,8150 <__subdf3+0x69c>
    7f58:	010007c4 	movi	r4,31
    7f5c:	2080e716 	blt	r4,r2,82fc <__subdf3+0x848>
    7f60:	01000804 	movi	r4,32
    7f64:	2089c83a 	sub	r4,r4,r2
    7f68:	1914983a 	sll	r10,r3,r4
    7f6c:	8890d83a 	srl	r8,r17,r2
    7f70:	8908983a 	sll	r4,r17,r4
    7f74:	1884d83a 	srl	r2,r3,r2
    7f78:	5222b03a 	or	r17,r10,r8
    7f7c:	2006c03a 	cmpne	r3,r4,zero
    7f80:	88e2b03a 	or	r17,r17,r3
    7f84:	3463c83a 	sub	r17,r6,r17
    7f88:	2885c83a 	sub	r2,r5,r2
    7f8c:	344d803a 	cmpltu	r6,r6,r17
    7f90:	1187c83a 	sub	r3,r2,r6
    7f94:	4821883a 	mov	r16,r9
    7f98:	3825883a 	mov	r18,r7
    7f9c:	003f2306 	br	7c2c <__alt_data_end+0xf0007c2c>
    7fa0:	24d0b03a 	or	r8,r4,r19
    7fa4:	40001b1e 	bne	r8,zero,8014 <__subdf3+0x560>
    7fa8:	0005883a 	mov	r2,zero
    7fac:	0009883a 	mov	r4,zero
    7fb0:	0021883a 	mov	r16,zero
    7fb4:	003f4906 	br	7cdc <__alt_data_end+0xf0007cdc>
    7fb8:	010007c4 	movi	r4,31
    7fbc:	20803a16 	blt	r4,r2,80a8 <__subdf3+0x5f4>
    7fc0:	01000804 	movi	r4,32
    7fc4:	2089c83a 	sub	r4,r4,r2
    7fc8:	2912983a 	sll	r9,r5,r4
    7fcc:	3090d83a 	srl	r8,r6,r2
    7fd0:	3108983a 	sll	r4,r6,r4
    7fd4:	2884d83a 	srl	r2,r5,r2
    7fd8:	4a12b03a 	or	r9,r9,r8
    7fdc:	2008c03a 	cmpne	r4,r4,zero
    7fe0:	4912b03a 	or	r9,r9,r4
    7fe4:	003f4e06 	br	7d20 <__alt_data_end+0xf0007d20>
    7fe8:	1c48b03a 	or	r4,r3,r17
    7fec:	20003c26 	beq	r4,zero,80e0 <__subdf3+0x62c>
    7ff0:	0084303a 	nor	r2,zero,r2
    7ff4:	1000381e 	bne	r2,zero,80d8 <__subdf3+0x624>
    7ff8:	3463c83a 	sub	r17,r6,r17
    7ffc:	28c5c83a 	sub	r2,r5,r3
    8000:	344d803a 	cmpltu	r6,r6,r17
    8004:	1187c83a 	sub	r3,r2,r6
    8008:	4821883a 	mov	r16,r9
    800c:	3825883a 	mov	r18,r7
    8010:	003f0606 	br	7c2c <__alt_data_end+0xf0007c2c>
    8014:	2023883a 	mov	r17,r4
    8018:	003f0906 	br	7c40 <__alt_data_end+0xf0007c40>
    801c:	0101ffc4 	movi	r4,2047
    8020:	813f3a1e 	bne	r16,r4,7d0c <__alt_data_end+0xf0007d0c>
    8024:	003ec406 	br	7b38 <__alt_data_end+0xf0007b38>
    8028:	0005883a 	mov	r2,zero
    802c:	003fb106 	br	7ef4 <__alt_data_end+0xf0007ef4>
    8030:	0005883a 	mov	r2,zero
    8034:	003fbc06 	br	7f28 <__alt_data_end+0xf0007f28>
    8038:	1c44b03a 	or	r2,r3,r17
    803c:	80008e1e 	bne	r16,zero,8278 <__subdf3+0x7c4>
    8040:	1000c826 	beq	r2,zero,8364 <__subdf3+0x8b0>
    8044:	2984b03a 	or	r2,r5,r6
    8048:	103ebb26 	beq	r2,zero,7b38 <__alt_data_end+0xf0007b38>
    804c:	8989883a 	add	r4,r17,r6
    8050:	1945883a 	add	r2,r3,r5
    8054:	2447803a 	cmpltu	r3,r4,r17
    8058:	1887883a 	add	r3,r3,r2
    805c:	1880202c 	andhi	r2,r3,128
    8060:	2023883a 	mov	r17,r4
    8064:	103f1626 	beq	r2,zero,7cc0 <__alt_data_end+0xf0007cc0>
    8068:	00bfe034 	movhi	r2,65408
    806c:	10bfffc4 	addi	r2,r2,-1
    8070:	5021883a 	mov	r16,r10
    8074:	1886703a 	and	r3,r3,r2
    8078:	003eaf06 	br	7b38 <__alt_data_end+0xf0007b38>
    807c:	3825883a 	mov	r18,r7
    8080:	003f0f06 	br	7cc0 <__alt_data_end+0xf0007cc0>
    8084:	1c44b03a 	or	r2,r3,r17
    8088:	8000251e 	bne	r16,zero,8120 <__subdf3+0x66c>
    808c:	1000661e 	bne	r2,zero,8228 <__subdf3+0x774>
    8090:	2990b03a 	or	r8,r5,r6
    8094:	40009626 	beq	r8,zero,82f0 <__subdf3+0x83c>
    8098:	2807883a 	mov	r3,r5
    809c:	3023883a 	mov	r17,r6
    80a0:	3825883a 	mov	r18,r7
    80a4:	003ea406 	br	7b38 <__alt_data_end+0xf0007b38>
    80a8:	127ff804 	addi	r9,r2,-32
    80ac:	01000804 	movi	r4,32
    80b0:	2a52d83a 	srl	r9,r5,r9
    80b4:	11008c26 	beq	r2,r4,82e8 <__subdf3+0x834>
    80b8:	01001004 	movi	r4,64
    80bc:	2085c83a 	sub	r2,r4,r2
    80c0:	2884983a 	sll	r2,r5,r2
    80c4:	118cb03a 	or	r6,r2,r6
    80c8:	300cc03a 	cmpne	r6,r6,zero
    80cc:	4992b03a 	or	r9,r9,r6
    80d0:	0005883a 	mov	r2,zero
    80d4:	003f1206 	br	7d20 <__alt_data_end+0xf0007d20>
    80d8:	0101ffc4 	movi	r4,2047
    80dc:	493f9c1e 	bne	r9,r4,7f50 <__alt_data_end+0xf0007f50>
    80e0:	2807883a 	mov	r3,r5
    80e4:	3023883a 	mov	r17,r6
    80e8:	4821883a 	mov	r16,r9
    80ec:	3825883a 	mov	r18,r7
    80f0:	003e9106 	br	7b38 <__alt_data_end+0xf0007b38>
    80f4:	80001f1e 	bne	r16,zero,8174 <__subdf3+0x6c0>
    80f8:	1c48b03a 	or	r4,r3,r17
    80fc:	20005a26 	beq	r4,zero,8268 <__subdf3+0x7b4>
    8100:	0084303a 	nor	r2,zero,r2
    8104:	1000561e 	bne	r2,zero,8260 <__subdf3+0x7ac>
    8108:	89a3883a 	add	r17,r17,r6
    810c:	1945883a 	add	r2,r3,r5
    8110:	898d803a 	cmpltu	r6,r17,r6
    8114:	3087883a 	add	r3,r6,r2
    8118:	4821883a 	mov	r16,r9
    811c:	003f0506 	br	7d34 <__alt_data_end+0xf0007d34>
    8120:	10002b1e 	bne	r2,zero,81d0 <__subdf3+0x71c>
    8124:	2984b03a 	or	r2,r5,r6
    8128:	10008026 	beq	r2,zero,832c <__subdf3+0x878>
    812c:	2807883a 	mov	r3,r5
    8130:	3023883a 	mov	r17,r6
    8134:	3825883a 	mov	r18,r7
    8138:	0401ffc4 	movi	r16,2047
    813c:	003e7e06 	br	7b38 <__alt_data_end+0xf0007b38>
    8140:	3809883a 	mov	r4,r7
    8144:	0011883a 	mov	r8,zero
    8148:	0005883a 	mov	r2,zero
    814c:	003ee306 	br	7cdc <__alt_data_end+0xf0007cdc>
    8150:	1c62b03a 	or	r17,r3,r17
    8154:	8822c03a 	cmpne	r17,r17,zero
    8158:	0005883a 	mov	r2,zero
    815c:	003f8906 	br	7f84 <__alt_data_end+0xf0007f84>
    8160:	3809883a 	mov	r4,r7
    8164:	4821883a 	mov	r16,r9
    8168:	0011883a 	mov	r8,zero
    816c:	0005883a 	mov	r2,zero
    8170:	003eda06 	br	7cdc <__alt_data_end+0xf0007cdc>
    8174:	0101ffc4 	movi	r4,2047
    8178:	49003b26 	beq	r9,r4,8268 <__subdf3+0x7b4>
    817c:	0085c83a 	sub	r2,zero,r2
    8180:	18c02034 	orhi	r3,r3,128
    8184:	01000e04 	movi	r4,56
    8188:	20806e16 	blt	r4,r2,8344 <__subdf3+0x890>
    818c:	010007c4 	movi	r4,31
    8190:	20807716 	blt	r4,r2,8370 <__subdf3+0x8bc>
    8194:	01000804 	movi	r4,32
    8198:	2089c83a 	sub	r4,r4,r2
    819c:	1914983a 	sll	r10,r3,r4
    81a0:	8890d83a 	srl	r8,r17,r2
    81a4:	8908983a 	sll	r4,r17,r4
    81a8:	1884d83a 	srl	r2,r3,r2
    81ac:	5222b03a 	or	r17,r10,r8
    81b0:	2006c03a 	cmpne	r3,r4,zero
    81b4:	88e2b03a 	or	r17,r17,r3
    81b8:	89a3883a 	add	r17,r17,r6
    81bc:	1145883a 	add	r2,r2,r5
    81c0:	898d803a 	cmpltu	r6,r17,r6
    81c4:	3087883a 	add	r3,r6,r2
    81c8:	4821883a 	mov	r16,r9
    81cc:	003ed906 	br	7d34 <__alt_data_end+0xf0007d34>
    81d0:	2984b03a 	or	r2,r5,r6
    81d4:	10004226 	beq	r2,zero,82e0 <__subdf3+0x82c>
    81d8:	1808d0fa 	srli	r4,r3,3
    81dc:	8822d0fa 	srli	r17,r17,3
    81e0:	1806977a 	slli	r3,r3,29
    81e4:	2080022c 	andhi	r2,r4,8
    81e8:	1c62b03a 	or	r17,r3,r17
    81ec:	10000826 	beq	r2,zero,8210 <__subdf3+0x75c>
    81f0:	2812d0fa 	srli	r9,r5,3
    81f4:	4880022c 	andhi	r2,r9,8
    81f8:	1000051e 	bne	r2,zero,8210 <__subdf3+0x75c>
    81fc:	300cd0fa 	srli	r6,r6,3
    8200:	2804977a 	slli	r2,r5,29
    8204:	4809883a 	mov	r4,r9
    8208:	3825883a 	mov	r18,r7
    820c:	11a2b03a 	or	r17,r2,r6
    8210:	8806d77a 	srli	r3,r17,29
    8214:	200890fa 	slli	r4,r4,3
    8218:	882290fa 	slli	r17,r17,3
    821c:	0401ffc4 	movi	r16,2047
    8220:	1906b03a 	or	r3,r3,r4
    8224:	003e4406 	br	7b38 <__alt_data_end+0xf0007b38>
    8228:	2984b03a 	or	r2,r5,r6
    822c:	103e4226 	beq	r2,zero,7b38 <__alt_data_end+0xf0007b38>
    8230:	8989c83a 	sub	r4,r17,r6
    8234:	8911803a 	cmpltu	r8,r17,r4
    8238:	1945c83a 	sub	r2,r3,r5
    823c:	1205c83a 	sub	r2,r2,r8
    8240:	1200202c 	andhi	r8,r2,128
    8244:	403e9a26 	beq	r8,zero,7cb0 <__alt_data_end+0xf0007cb0>
    8248:	3463c83a 	sub	r17,r6,r17
    824c:	28c5c83a 	sub	r2,r5,r3
    8250:	344d803a 	cmpltu	r6,r6,r17
    8254:	1187c83a 	sub	r3,r2,r6
    8258:	3825883a 	mov	r18,r7
    825c:	003e3606 	br	7b38 <__alt_data_end+0xf0007b38>
    8260:	0101ffc4 	movi	r4,2047
    8264:	493fc71e 	bne	r9,r4,8184 <__alt_data_end+0xf0008184>
    8268:	2807883a 	mov	r3,r5
    826c:	3023883a 	mov	r17,r6
    8270:	4821883a 	mov	r16,r9
    8274:	003e3006 	br	7b38 <__alt_data_end+0xf0007b38>
    8278:	10003626 	beq	r2,zero,8354 <__subdf3+0x8a0>
    827c:	2984b03a 	or	r2,r5,r6
    8280:	10001726 	beq	r2,zero,82e0 <__subdf3+0x82c>
    8284:	1808d0fa 	srli	r4,r3,3
    8288:	8822d0fa 	srli	r17,r17,3
    828c:	1806977a 	slli	r3,r3,29
    8290:	2080022c 	andhi	r2,r4,8
    8294:	1c62b03a 	or	r17,r3,r17
    8298:	10000726 	beq	r2,zero,82b8 <__subdf3+0x804>
    829c:	2812d0fa 	srli	r9,r5,3
    82a0:	4880022c 	andhi	r2,r9,8
    82a4:	1000041e 	bne	r2,zero,82b8 <__subdf3+0x804>
    82a8:	300cd0fa 	srli	r6,r6,3
    82ac:	2804977a 	slli	r2,r5,29
    82b0:	4809883a 	mov	r4,r9
    82b4:	11a2b03a 	or	r17,r2,r6
    82b8:	8806d77a 	srli	r3,r17,29
    82bc:	200890fa 	slli	r4,r4,3
    82c0:	882290fa 	slli	r17,r17,3
    82c4:	3825883a 	mov	r18,r7
    82c8:	1906b03a 	or	r3,r3,r4
    82cc:	0401ffc4 	movi	r16,2047
    82d0:	003e1906 	br	7b38 <__alt_data_end+0xf0007b38>
    82d4:	000b883a 	mov	r5,zero
    82d8:	0005883a 	mov	r2,zero
    82dc:	003e2e06 	br	7b98 <__alt_data_end+0xf0007b98>
    82e0:	0401ffc4 	movi	r16,2047
    82e4:	003e1406 	br	7b38 <__alt_data_end+0xf0007b38>
    82e8:	0005883a 	mov	r2,zero
    82ec:	003f7506 	br	80c4 <__alt_data_end+0xf00080c4>
    82f0:	0005883a 	mov	r2,zero
    82f4:	0009883a 	mov	r4,zero
    82f8:	003e7806 	br	7cdc <__alt_data_end+0xf0007cdc>
    82fc:	123ff804 	addi	r8,r2,-32
    8300:	01000804 	movi	r4,32
    8304:	1a10d83a 	srl	r8,r3,r8
    8308:	11002526 	beq	r2,r4,83a0 <__subdf3+0x8ec>
    830c:	01001004 	movi	r4,64
    8310:	2085c83a 	sub	r2,r4,r2
    8314:	1884983a 	sll	r2,r3,r2
    8318:	1444b03a 	or	r2,r2,r17
    831c:	1004c03a 	cmpne	r2,r2,zero
    8320:	40a2b03a 	or	r17,r8,r2
    8324:	0005883a 	mov	r2,zero
    8328:	003f1606 	br	7f84 <__alt_data_end+0xf0007f84>
    832c:	02000434 	movhi	r8,16
    8330:	0009883a 	mov	r4,zero
    8334:	423fffc4 	addi	r8,r8,-1
    8338:	00bfffc4 	movi	r2,-1
    833c:	0401ffc4 	movi	r16,2047
    8340:	003e6606 	br	7cdc <__alt_data_end+0xf0007cdc>
    8344:	1c62b03a 	or	r17,r3,r17
    8348:	8822c03a 	cmpne	r17,r17,zero
    834c:	0005883a 	mov	r2,zero
    8350:	003f9906 	br	81b8 <__alt_data_end+0xf00081b8>
    8354:	2807883a 	mov	r3,r5
    8358:	3023883a 	mov	r17,r6
    835c:	0401ffc4 	movi	r16,2047
    8360:	003df506 	br	7b38 <__alt_data_end+0xf0007b38>
    8364:	2807883a 	mov	r3,r5
    8368:	3023883a 	mov	r17,r6
    836c:	003df206 	br	7b38 <__alt_data_end+0xf0007b38>
    8370:	123ff804 	addi	r8,r2,-32
    8374:	01000804 	movi	r4,32
    8378:	1a10d83a 	srl	r8,r3,r8
    837c:	11000a26 	beq	r2,r4,83a8 <__subdf3+0x8f4>
    8380:	01001004 	movi	r4,64
    8384:	2085c83a 	sub	r2,r4,r2
    8388:	1884983a 	sll	r2,r3,r2
    838c:	1444b03a 	or	r2,r2,r17
    8390:	1004c03a 	cmpne	r2,r2,zero
    8394:	40a2b03a 	or	r17,r8,r2
    8398:	0005883a 	mov	r2,zero
    839c:	003f8606 	br	81b8 <__alt_data_end+0xf00081b8>
    83a0:	0005883a 	mov	r2,zero
    83a4:	003fdc06 	br	8318 <__alt_data_end+0xf0008318>
    83a8:	0005883a 	mov	r2,zero
    83ac:	003ff706 	br	838c <__alt_data_end+0xf000838c>

000083b0 <__fixdfsi>:
    83b0:	280cd53a 	srli	r6,r5,20
    83b4:	00c00434 	movhi	r3,16
    83b8:	18ffffc4 	addi	r3,r3,-1
    83bc:	3181ffcc 	andi	r6,r6,2047
    83c0:	01c0ff84 	movi	r7,1022
    83c4:	28c6703a 	and	r3,r5,r3
    83c8:	280ad7fa 	srli	r5,r5,31
    83cc:	3980120e 	bge	r7,r6,8418 <__fixdfsi+0x68>
    83d0:	00810744 	movi	r2,1053
    83d4:	11800c16 	blt	r2,r6,8408 <__fixdfsi+0x58>
    83d8:	00810cc4 	movi	r2,1075
    83dc:	1185c83a 	sub	r2,r2,r6
    83e0:	01c007c4 	movi	r7,31
    83e4:	18c00434 	orhi	r3,r3,16
    83e8:	38800d16 	blt	r7,r2,8420 <__fixdfsi+0x70>
    83ec:	31befb44 	addi	r6,r6,-1043
    83f0:	2084d83a 	srl	r2,r4,r2
    83f4:	1986983a 	sll	r3,r3,r6
    83f8:	1884b03a 	or	r2,r3,r2
    83fc:	28000726 	beq	r5,zero,841c <__fixdfsi+0x6c>
    8400:	0085c83a 	sub	r2,zero,r2
    8404:	f800283a 	ret
    8408:	00a00034 	movhi	r2,32768
    840c:	10bfffc4 	addi	r2,r2,-1
    8410:	2885883a 	add	r2,r5,r2
    8414:	f800283a 	ret
    8418:	0005883a 	mov	r2,zero
    841c:	f800283a 	ret
    8420:	008104c4 	movi	r2,1043
    8424:	1185c83a 	sub	r2,r2,r6
    8428:	1884d83a 	srl	r2,r3,r2
    842c:	003ff306 	br	83fc <__alt_data_end+0xf00083fc>

00008430 <__floatsidf>:
    8430:	defffd04 	addi	sp,sp,-12
    8434:	dfc00215 	stw	ra,8(sp)
    8438:	dc400115 	stw	r17,4(sp)
    843c:	dc000015 	stw	r16,0(sp)
    8440:	20002b26 	beq	r4,zero,84f0 <__floatsidf+0xc0>
    8444:	2023883a 	mov	r17,r4
    8448:	2020d7fa 	srli	r16,r4,31
    844c:	20002d16 	blt	r4,zero,8504 <__floatsidf+0xd4>
    8450:	8809883a 	mov	r4,r17
    8454:	000850c0 	call	850c <__clzsi2>
    8458:	01410784 	movi	r5,1054
    845c:	288bc83a 	sub	r5,r5,r2
    8460:	01010cc4 	movi	r4,1075
    8464:	2149c83a 	sub	r4,r4,r5
    8468:	00c007c4 	movi	r3,31
    846c:	1900160e 	bge	r3,r4,84c8 <__floatsidf+0x98>
    8470:	00c104c4 	movi	r3,1043
    8474:	1947c83a 	sub	r3,r3,r5
    8478:	88c6983a 	sll	r3,r17,r3
    847c:	00800434 	movhi	r2,16
    8480:	10bfffc4 	addi	r2,r2,-1
    8484:	1886703a 	and	r3,r3,r2
    8488:	2941ffcc 	andi	r5,r5,2047
    848c:	800d883a 	mov	r6,r16
    8490:	0005883a 	mov	r2,zero
    8494:	280a953a 	slli	r5,r5,20
    8498:	31803fcc 	andi	r6,r6,255
    849c:	01000434 	movhi	r4,16
    84a0:	300c97fa 	slli	r6,r6,31
    84a4:	213fffc4 	addi	r4,r4,-1
    84a8:	1906703a 	and	r3,r3,r4
    84ac:	1946b03a 	or	r3,r3,r5
    84b0:	1986b03a 	or	r3,r3,r6
    84b4:	dfc00217 	ldw	ra,8(sp)
    84b8:	dc400117 	ldw	r17,4(sp)
    84bc:	dc000017 	ldw	r16,0(sp)
    84c0:	dec00304 	addi	sp,sp,12
    84c4:	f800283a 	ret
    84c8:	00c002c4 	movi	r3,11
    84cc:	1887c83a 	sub	r3,r3,r2
    84d0:	88c6d83a 	srl	r3,r17,r3
    84d4:	8904983a 	sll	r2,r17,r4
    84d8:	01000434 	movhi	r4,16
    84dc:	213fffc4 	addi	r4,r4,-1
    84e0:	2941ffcc 	andi	r5,r5,2047
    84e4:	1906703a 	and	r3,r3,r4
    84e8:	800d883a 	mov	r6,r16
    84ec:	003fe906 	br	8494 <__alt_data_end+0xf0008494>
    84f0:	000d883a 	mov	r6,zero
    84f4:	000b883a 	mov	r5,zero
    84f8:	0007883a 	mov	r3,zero
    84fc:	0005883a 	mov	r2,zero
    8500:	003fe406 	br	8494 <__alt_data_end+0xf0008494>
    8504:	0123c83a 	sub	r17,zero,r4
    8508:	003fd106 	br	8450 <__alt_data_end+0xf0008450>

0000850c <__clzsi2>:
    850c:	00bfffd4 	movui	r2,65535
    8510:	11000536 	bltu	r2,r4,8528 <__clzsi2+0x1c>
    8514:	00803fc4 	movi	r2,255
    8518:	11000f36 	bltu	r2,r4,8558 <__clzsi2+0x4c>
    851c:	00800804 	movi	r2,32
    8520:	0007883a 	mov	r3,zero
    8524:	00000506 	br	853c <__clzsi2+0x30>
    8528:	00804034 	movhi	r2,256
    852c:	10bfffc4 	addi	r2,r2,-1
    8530:	11000c2e 	bgeu	r2,r4,8564 <__clzsi2+0x58>
    8534:	00800204 	movi	r2,8
    8538:	00c00604 	movi	r3,24
    853c:	20c8d83a 	srl	r4,r4,r3
    8540:	00c20034 	movhi	r3,2048
    8544:	18c06b04 	addi	r3,r3,428
    8548:	1909883a 	add	r4,r3,r4
    854c:	20c00003 	ldbu	r3,0(r4)
    8550:	10c5c83a 	sub	r2,r2,r3
    8554:	f800283a 	ret
    8558:	00800604 	movi	r2,24
    855c:	00c00204 	movi	r3,8
    8560:	003ff606 	br	853c <__alt_data_end+0xf000853c>
    8564:	00800404 	movi	r2,16
    8568:	1007883a 	mov	r3,r2
    856c:	003ff306 	br	853c <__alt_data_end+0xf000853c>

00008570 <__divsi3>:
    8570:	20001b16 	blt	r4,zero,85e0 <__divsi3+0x70>
    8574:	000f883a 	mov	r7,zero
    8578:	28001616 	blt	r5,zero,85d4 <__divsi3+0x64>
    857c:	200d883a 	mov	r6,r4
    8580:	29001a2e 	bgeu	r5,r4,85ec <__divsi3+0x7c>
    8584:	00800804 	movi	r2,32
    8588:	00c00044 	movi	r3,1
    858c:	00000106 	br	8594 <__divsi3+0x24>
    8590:	10000d26 	beq	r2,zero,85c8 <__divsi3+0x58>
    8594:	294b883a 	add	r5,r5,r5
    8598:	10bfffc4 	addi	r2,r2,-1
    859c:	18c7883a 	add	r3,r3,r3
    85a0:	293ffb36 	bltu	r5,r4,8590 <__alt_data_end+0xf0008590>
    85a4:	0005883a 	mov	r2,zero
    85a8:	18000726 	beq	r3,zero,85c8 <__divsi3+0x58>
    85ac:	0005883a 	mov	r2,zero
    85b0:	31400236 	bltu	r6,r5,85bc <__divsi3+0x4c>
    85b4:	314dc83a 	sub	r6,r6,r5
    85b8:	10c4b03a 	or	r2,r2,r3
    85bc:	1806d07a 	srli	r3,r3,1
    85c0:	280ad07a 	srli	r5,r5,1
    85c4:	183ffa1e 	bne	r3,zero,85b0 <__alt_data_end+0xf00085b0>
    85c8:	38000126 	beq	r7,zero,85d0 <__divsi3+0x60>
    85cc:	0085c83a 	sub	r2,zero,r2
    85d0:	f800283a 	ret
    85d4:	014bc83a 	sub	r5,zero,r5
    85d8:	39c0005c 	xori	r7,r7,1
    85dc:	003fe706 	br	857c <__alt_data_end+0xf000857c>
    85e0:	0109c83a 	sub	r4,zero,r4
    85e4:	01c00044 	movi	r7,1
    85e8:	003fe306 	br	8578 <__alt_data_end+0xf0008578>
    85ec:	00c00044 	movi	r3,1
    85f0:	003fee06 	br	85ac <__alt_data_end+0xf00085ac>

000085f4 <__modsi3>:
    85f4:	20001716 	blt	r4,zero,8654 <__modsi3+0x60>
    85f8:	000f883a 	mov	r7,zero
    85fc:	2005883a 	mov	r2,r4
    8600:	28001216 	blt	r5,zero,864c <__modsi3+0x58>
    8604:	2900162e 	bgeu	r5,r4,8660 <__modsi3+0x6c>
    8608:	01800804 	movi	r6,32
    860c:	00c00044 	movi	r3,1
    8610:	00000106 	br	8618 <__modsi3+0x24>
    8614:	30000a26 	beq	r6,zero,8640 <__modsi3+0x4c>
    8618:	294b883a 	add	r5,r5,r5
    861c:	31bfffc4 	addi	r6,r6,-1
    8620:	18c7883a 	add	r3,r3,r3
    8624:	293ffb36 	bltu	r5,r4,8614 <__alt_data_end+0xf0008614>
    8628:	18000526 	beq	r3,zero,8640 <__modsi3+0x4c>
    862c:	1806d07a 	srli	r3,r3,1
    8630:	11400136 	bltu	r2,r5,8638 <__modsi3+0x44>
    8634:	1145c83a 	sub	r2,r2,r5
    8638:	280ad07a 	srli	r5,r5,1
    863c:	183ffb1e 	bne	r3,zero,862c <__alt_data_end+0xf000862c>
    8640:	38000126 	beq	r7,zero,8648 <__modsi3+0x54>
    8644:	0085c83a 	sub	r2,zero,r2
    8648:	f800283a 	ret
    864c:	014bc83a 	sub	r5,zero,r5
    8650:	003fec06 	br	8604 <__alt_data_end+0xf0008604>
    8654:	0109c83a 	sub	r4,zero,r4
    8658:	01c00044 	movi	r7,1
    865c:	003fe706 	br	85fc <__alt_data_end+0xf00085fc>
    8660:	00c00044 	movi	r3,1
    8664:	003ff106 	br	862c <__alt_data_end+0xf000862c>

00008668 <__udivsi3>:
    8668:	200d883a 	mov	r6,r4
    866c:	2900152e 	bgeu	r5,r4,86c4 <__udivsi3+0x5c>
    8670:	28001416 	blt	r5,zero,86c4 <__udivsi3+0x5c>
    8674:	00800804 	movi	r2,32
    8678:	00c00044 	movi	r3,1
    867c:	00000206 	br	8688 <__udivsi3+0x20>
    8680:	10000e26 	beq	r2,zero,86bc <__udivsi3+0x54>
    8684:	28000516 	blt	r5,zero,869c <__udivsi3+0x34>
    8688:	294b883a 	add	r5,r5,r5
    868c:	10bfffc4 	addi	r2,r2,-1
    8690:	18c7883a 	add	r3,r3,r3
    8694:	293ffa36 	bltu	r5,r4,8680 <__alt_data_end+0xf0008680>
    8698:	18000826 	beq	r3,zero,86bc <__udivsi3+0x54>
    869c:	0005883a 	mov	r2,zero
    86a0:	31400236 	bltu	r6,r5,86ac <__udivsi3+0x44>
    86a4:	314dc83a 	sub	r6,r6,r5
    86a8:	10c4b03a 	or	r2,r2,r3
    86ac:	1806d07a 	srli	r3,r3,1
    86b0:	280ad07a 	srli	r5,r5,1
    86b4:	183ffa1e 	bne	r3,zero,86a0 <__alt_data_end+0xf00086a0>
    86b8:	f800283a 	ret
    86bc:	0005883a 	mov	r2,zero
    86c0:	f800283a 	ret
    86c4:	00c00044 	movi	r3,1
    86c8:	003ff406 	br	869c <__alt_data_end+0xf000869c>

000086cc <__umodsi3>:
    86cc:	2005883a 	mov	r2,r4
    86d0:	2900122e 	bgeu	r5,r4,871c <__umodsi3+0x50>
    86d4:	28001116 	blt	r5,zero,871c <__umodsi3+0x50>
    86d8:	01800804 	movi	r6,32
    86dc:	00c00044 	movi	r3,1
    86e0:	00000206 	br	86ec <__umodsi3+0x20>
    86e4:	30000c26 	beq	r6,zero,8718 <__umodsi3+0x4c>
    86e8:	28000516 	blt	r5,zero,8700 <__umodsi3+0x34>
    86ec:	294b883a 	add	r5,r5,r5
    86f0:	31bfffc4 	addi	r6,r6,-1
    86f4:	18c7883a 	add	r3,r3,r3
    86f8:	293ffa36 	bltu	r5,r4,86e4 <__alt_data_end+0xf00086e4>
    86fc:	18000626 	beq	r3,zero,8718 <__umodsi3+0x4c>
    8700:	1806d07a 	srli	r3,r3,1
    8704:	11400136 	bltu	r2,r5,870c <__umodsi3+0x40>
    8708:	1145c83a 	sub	r2,r2,r5
    870c:	280ad07a 	srli	r5,r5,1
    8710:	183ffb1e 	bne	r3,zero,8700 <__alt_data_end+0xf0008700>
    8714:	f800283a 	ret
    8718:	f800283a 	ret
    871c:	00c00044 	movi	r3,1
    8720:	003ff706 	br	8700 <__alt_data_end+0xf0008700>

00008724 <memcmp>:
    8724:	01c000c4 	movi	r7,3
    8728:	3980192e 	bgeu	r7,r6,8790 <memcmp+0x6c>
    872c:	2144b03a 	or	r2,r4,r5
    8730:	11c4703a 	and	r2,r2,r7
    8734:	10000f26 	beq	r2,zero,8774 <memcmp+0x50>
    8738:	20800003 	ldbu	r2,0(r4)
    873c:	28c00003 	ldbu	r3,0(r5)
    8740:	10c0151e 	bne	r2,r3,8798 <memcmp+0x74>
    8744:	31bfff84 	addi	r6,r6,-2
    8748:	01ffffc4 	movi	r7,-1
    874c:	00000406 	br	8760 <memcmp+0x3c>
    8750:	20800003 	ldbu	r2,0(r4)
    8754:	28c00003 	ldbu	r3,0(r5)
    8758:	31bfffc4 	addi	r6,r6,-1
    875c:	10c00e1e 	bne	r2,r3,8798 <memcmp+0x74>
    8760:	21000044 	addi	r4,r4,1
    8764:	29400044 	addi	r5,r5,1
    8768:	31fff91e 	bne	r6,r7,8750 <__alt_data_end+0xf0008750>
    876c:	0005883a 	mov	r2,zero
    8770:	f800283a 	ret
    8774:	20c00017 	ldw	r3,0(r4)
    8778:	28800017 	ldw	r2,0(r5)
    877c:	18bfee1e 	bne	r3,r2,8738 <__alt_data_end+0xf0008738>
    8780:	31bfff04 	addi	r6,r6,-4
    8784:	21000104 	addi	r4,r4,4
    8788:	29400104 	addi	r5,r5,4
    878c:	39bff936 	bltu	r7,r6,8774 <__alt_data_end+0xf0008774>
    8790:	303fe91e 	bne	r6,zero,8738 <__alt_data_end+0xf0008738>
    8794:	003ff506 	br	876c <__alt_data_end+0xf000876c>
    8798:	10c5c83a 	sub	r2,r2,r3
    879c:	f800283a 	ret

000087a0 <memcpy>:
    87a0:	defffd04 	addi	sp,sp,-12
    87a4:	dfc00215 	stw	ra,8(sp)
    87a8:	dc400115 	stw	r17,4(sp)
    87ac:	dc000015 	stw	r16,0(sp)
    87b0:	00c003c4 	movi	r3,15
    87b4:	2005883a 	mov	r2,r4
    87b8:	1980452e 	bgeu	r3,r6,88d0 <memcpy+0x130>
    87bc:	2906b03a 	or	r3,r5,r4
    87c0:	18c000cc 	andi	r3,r3,3
    87c4:	1800441e 	bne	r3,zero,88d8 <memcpy+0x138>
    87c8:	347ffc04 	addi	r17,r6,-16
    87cc:	8822d13a 	srli	r17,r17,4
    87d0:	28c00104 	addi	r3,r5,4
    87d4:	23400104 	addi	r13,r4,4
    87d8:	8820913a 	slli	r16,r17,4
    87dc:	2b000204 	addi	r12,r5,8
    87e0:	22c00204 	addi	r11,r4,8
    87e4:	84000504 	addi	r16,r16,20
    87e8:	2a800304 	addi	r10,r5,12
    87ec:	22400304 	addi	r9,r4,12
    87f0:	2c21883a 	add	r16,r5,r16
    87f4:	2811883a 	mov	r8,r5
    87f8:	200f883a 	mov	r7,r4
    87fc:	41000017 	ldw	r4,0(r8)
    8800:	1fc00017 	ldw	ra,0(r3)
    8804:	63c00017 	ldw	r15,0(r12)
    8808:	39000015 	stw	r4,0(r7)
    880c:	53800017 	ldw	r14,0(r10)
    8810:	6fc00015 	stw	ra,0(r13)
    8814:	5bc00015 	stw	r15,0(r11)
    8818:	4b800015 	stw	r14,0(r9)
    881c:	18c00404 	addi	r3,r3,16
    8820:	39c00404 	addi	r7,r7,16
    8824:	42000404 	addi	r8,r8,16
    8828:	6b400404 	addi	r13,r13,16
    882c:	63000404 	addi	r12,r12,16
    8830:	5ac00404 	addi	r11,r11,16
    8834:	52800404 	addi	r10,r10,16
    8838:	4a400404 	addi	r9,r9,16
    883c:	1c3fef1e 	bne	r3,r16,87fc <__alt_data_end+0xf00087fc>
    8840:	89c00044 	addi	r7,r17,1
    8844:	380e913a 	slli	r7,r7,4
    8848:	310003cc 	andi	r4,r6,15
    884c:	02c000c4 	movi	r11,3
    8850:	11c7883a 	add	r3,r2,r7
    8854:	29cb883a 	add	r5,r5,r7
    8858:	5900212e 	bgeu	r11,r4,88e0 <memcpy+0x140>
    885c:	1813883a 	mov	r9,r3
    8860:	2811883a 	mov	r8,r5
    8864:	200f883a 	mov	r7,r4
    8868:	42800017 	ldw	r10,0(r8)
    886c:	4a400104 	addi	r9,r9,4
    8870:	39ffff04 	addi	r7,r7,-4
    8874:	4abfff15 	stw	r10,-4(r9)
    8878:	42000104 	addi	r8,r8,4
    887c:	59fffa36 	bltu	r11,r7,8868 <__alt_data_end+0xf0008868>
    8880:	213fff04 	addi	r4,r4,-4
    8884:	2008d0ba 	srli	r4,r4,2
    8888:	318000cc 	andi	r6,r6,3
    888c:	21000044 	addi	r4,r4,1
    8890:	2109883a 	add	r4,r4,r4
    8894:	2109883a 	add	r4,r4,r4
    8898:	1907883a 	add	r3,r3,r4
    889c:	290b883a 	add	r5,r5,r4
    88a0:	30000626 	beq	r6,zero,88bc <memcpy+0x11c>
    88a4:	198d883a 	add	r6,r3,r6
    88a8:	29c00003 	ldbu	r7,0(r5)
    88ac:	18c00044 	addi	r3,r3,1
    88b0:	29400044 	addi	r5,r5,1
    88b4:	19ffffc5 	stb	r7,-1(r3)
    88b8:	19bffb1e 	bne	r3,r6,88a8 <__alt_data_end+0xf00088a8>
    88bc:	dfc00217 	ldw	ra,8(sp)
    88c0:	dc400117 	ldw	r17,4(sp)
    88c4:	dc000017 	ldw	r16,0(sp)
    88c8:	dec00304 	addi	sp,sp,12
    88cc:	f800283a 	ret
    88d0:	2007883a 	mov	r3,r4
    88d4:	003ff206 	br	88a0 <__alt_data_end+0xf00088a0>
    88d8:	2007883a 	mov	r3,r4
    88dc:	003ff106 	br	88a4 <__alt_data_end+0xf00088a4>
    88e0:	200d883a 	mov	r6,r4
    88e4:	003fee06 	br	88a0 <__alt_data_end+0xf00088a0>

000088e8 <memset>:
    88e8:	20c000cc 	andi	r3,r4,3
    88ec:	2005883a 	mov	r2,r4
    88f0:	18004426 	beq	r3,zero,8a04 <memset+0x11c>
    88f4:	31ffffc4 	addi	r7,r6,-1
    88f8:	30004026 	beq	r6,zero,89fc <memset+0x114>
    88fc:	2813883a 	mov	r9,r5
    8900:	200d883a 	mov	r6,r4
    8904:	2007883a 	mov	r3,r4
    8908:	00000406 	br	891c <memset+0x34>
    890c:	3a3fffc4 	addi	r8,r7,-1
    8910:	31800044 	addi	r6,r6,1
    8914:	38003926 	beq	r7,zero,89fc <memset+0x114>
    8918:	400f883a 	mov	r7,r8
    891c:	18c00044 	addi	r3,r3,1
    8920:	32400005 	stb	r9,0(r6)
    8924:	1a0000cc 	andi	r8,r3,3
    8928:	403ff81e 	bne	r8,zero,890c <__alt_data_end+0xf000890c>
    892c:	010000c4 	movi	r4,3
    8930:	21c02d2e 	bgeu	r4,r7,89e8 <memset+0x100>
    8934:	29003fcc 	andi	r4,r5,255
    8938:	200c923a 	slli	r6,r4,8
    893c:	3108b03a 	or	r4,r6,r4
    8940:	200c943a 	slli	r6,r4,16
    8944:	218cb03a 	or	r6,r4,r6
    8948:	010003c4 	movi	r4,15
    894c:	21c0182e 	bgeu	r4,r7,89b0 <memset+0xc8>
    8950:	3b3ffc04 	addi	r12,r7,-16
    8954:	6018d13a 	srli	r12,r12,4
    8958:	1a000104 	addi	r8,r3,4
    895c:	1ac00204 	addi	r11,r3,8
    8960:	6008913a 	slli	r4,r12,4
    8964:	1a800304 	addi	r10,r3,12
    8968:	1813883a 	mov	r9,r3
    896c:	21000504 	addi	r4,r4,20
    8970:	1909883a 	add	r4,r3,r4
    8974:	49800015 	stw	r6,0(r9)
    8978:	41800015 	stw	r6,0(r8)
    897c:	59800015 	stw	r6,0(r11)
    8980:	51800015 	stw	r6,0(r10)
    8984:	42000404 	addi	r8,r8,16
    8988:	4a400404 	addi	r9,r9,16
    898c:	5ac00404 	addi	r11,r11,16
    8990:	52800404 	addi	r10,r10,16
    8994:	413ff71e 	bne	r8,r4,8974 <__alt_data_end+0xf0008974>
    8998:	63000044 	addi	r12,r12,1
    899c:	6018913a 	slli	r12,r12,4
    89a0:	39c003cc 	andi	r7,r7,15
    89a4:	010000c4 	movi	r4,3
    89a8:	1b07883a 	add	r3,r3,r12
    89ac:	21c00e2e 	bgeu	r4,r7,89e8 <memset+0x100>
    89b0:	1813883a 	mov	r9,r3
    89b4:	3811883a 	mov	r8,r7
    89b8:	010000c4 	movi	r4,3
    89bc:	49800015 	stw	r6,0(r9)
    89c0:	423fff04 	addi	r8,r8,-4
    89c4:	4a400104 	addi	r9,r9,4
    89c8:	223ffc36 	bltu	r4,r8,89bc <__alt_data_end+0xf00089bc>
    89cc:	393fff04 	addi	r4,r7,-4
    89d0:	2008d0ba 	srli	r4,r4,2
    89d4:	39c000cc 	andi	r7,r7,3
    89d8:	21000044 	addi	r4,r4,1
    89dc:	2109883a 	add	r4,r4,r4
    89e0:	2109883a 	add	r4,r4,r4
    89e4:	1907883a 	add	r3,r3,r4
    89e8:	38000526 	beq	r7,zero,8a00 <memset+0x118>
    89ec:	19cf883a 	add	r7,r3,r7
    89f0:	19400005 	stb	r5,0(r3)
    89f4:	18c00044 	addi	r3,r3,1
    89f8:	38fffd1e 	bne	r7,r3,89f0 <__alt_data_end+0xf00089f0>
    89fc:	f800283a 	ret
    8a00:	f800283a 	ret
    8a04:	2007883a 	mov	r3,r4
    8a08:	300f883a 	mov	r7,r6
    8a0c:	003fc706 	br	892c <__alt_data_end+0xf000892c>

00008a10 <_printf_r>:
    8a10:	defffd04 	addi	sp,sp,-12
    8a14:	2805883a 	mov	r2,r5
    8a18:	dfc00015 	stw	ra,0(sp)
    8a1c:	d9800115 	stw	r6,4(sp)
    8a20:	d9c00215 	stw	r7,8(sp)
    8a24:	21400217 	ldw	r5,8(r4)
    8a28:	d9c00104 	addi	r7,sp,4
    8a2c:	100d883a 	mov	r6,r2
    8a30:	0008be80 	call	8be8 <___vfprintf_internal_r>
    8a34:	dfc00017 	ldw	ra,0(sp)
    8a38:	dec00304 	addi	sp,sp,12
    8a3c:	f800283a 	ret

00008a40 <printf>:
    8a40:	defffc04 	addi	sp,sp,-16
    8a44:	dfc00015 	stw	ra,0(sp)
    8a48:	d9400115 	stw	r5,4(sp)
    8a4c:	d9800215 	stw	r6,8(sp)
    8a50:	d9c00315 	stw	r7,12(sp)
    8a54:	00820034 	movhi	r2,2048
    8a58:	10899204 	addi	r2,r2,9800
    8a5c:	10800017 	ldw	r2,0(r2)
    8a60:	200b883a 	mov	r5,r4
    8a64:	d9800104 	addi	r6,sp,4
    8a68:	11000217 	ldw	r4,8(r2)
    8a6c:	000ade00 	call	ade0 <__vfprintf_internal>
    8a70:	dfc00017 	ldw	ra,0(sp)
    8a74:	dec00404 	addi	sp,sp,16
    8a78:	f800283a 	ret

00008a7c <_puts_r>:
    8a7c:	defff604 	addi	sp,sp,-40
    8a80:	dc000715 	stw	r16,28(sp)
    8a84:	2021883a 	mov	r16,r4
    8a88:	2809883a 	mov	r4,r5
    8a8c:	dc400815 	stw	r17,32(sp)
    8a90:	dfc00915 	stw	ra,36(sp)
    8a94:	2823883a 	mov	r17,r5
    8a98:	0008b500 	call	8b50 <strlen>
    8a9c:	10c00044 	addi	r3,r2,1
    8aa0:	d8800115 	stw	r2,4(sp)
    8aa4:	00820034 	movhi	r2,2048
    8aa8:	1080ab04 	addi	r2,r2,684
    8aac:	d8800215 	stw	r2,8(sp)
    8ab0:	00800044 	movi	r2,1
    8ab4:	d8800315 	stw	r2,12(sp)
    8ab8:	00800084 	movi	r2,2
    8abc:	dc400015 	stw	r17,0(sp)
    8ac0:	d8c00615 	stw	r3,24(sp)
    8ac4:	dec00415 	stw	sp,16(sp)
    8ac8:	d8800515 	stw	r2,20(sp)
    8acc:	80000226 	beq	r16,zero,8ad8 <_puts_r+0x5c>
    8ad0:	80800e17 	ldw	r2,56(r16)
    8ad4:	10001426 	beq	r2,zero,8b28 <_puts_r+0xac>
    8ad8:	81400217 	ldw	r5,8(r16)
    8adc:	2880030b 	ldhu	r2,12(r5)
    8ae0:	10c8000c 	andi	r3,r2,8192
    8ae4:	1800061e 	bne	r3,zero,8b00 <_puts_r+0x84>
    8ae8:	29001917 	ldw	r4,100(r5)
    8aec:	00f7ffc4 	movi	r3,-8193
    8af0:	10880014 	ori	r2,r2,8192
    8af4:	20c6703a 	and	r3,r4,r3
    8af8:	2880030d 	sth	r2,12(r5)
    8afc:	28c01915 	stw	r3,100(r5)
    8b00:	d9800404 	addi	r6,sp,16
    8b04:	8009883a 	mov	r4,r16
    8b08:	000d3100 	call	d310 <__sfvwrite_r>
    8b0c:	1000091e 	bne	r2,zero,8b34 <_puts_r+0xb8>
    8b10:	00800284 	movi	r2,10
    8b14:	dfc00917 	ldw	ra,36(sp)
    8b18:	dc400817 	ldw	r17,32(sp)
    8b1c:	dc000717 	ldw	r16,28(sp)
    8b20:	dec00a04 	addi	sp,sp,40
    8b24:	f800283a 	ret
    8b28:	8009883a 	mov	r4,r16
    8b2c:	000ce8c0 	call	ce8c <__sinit>
    8b30:	003fe906 	br	8ad8 <__alt_data_end+0xf0008ad8>
    8b34:	00bfffc4 	movi	r2,-1
    8b38:	003ff606 	br	8b14 <__alt_data_end+0xf0008b14>

00008b3c <puts>:
    8b3c:	00820034 	movhi	r2,2048
    8b40:	10899204 	addi	r2,r2,9800
    8b44:	200b883a 	mov	r5,r4
    8b48:	11000017 	ldw	r4,0(r2)
    8b4c:	0008a7c1 	jmpi	8a7c <_puts_r>

00008b50 <strlen>:
    8b50:	208000cc 	andi	r2,r4,3
    8b54:	10002026 	beq	r2,zero,8bd8 <strlen+0x88>
    8b58:	20800007 	ldb	r2,0(r4)
    8b5c:	10002026 	beq	r2,zero,8be0 <strlen+0x90>
    8b60:	2005883a 	mov	r2,r4
    8b64:	00000206 	br	8b70 <strlen+0x20>
    8b68:	10c00007 	ldb	r3,0(r2)
    8b6c:	18001826 	beq	r3,zero,8bd0 <strlen+0x80>
    8b70:	10800044 	addi	r2,r2,1
    8b74:	10c000cc 	andi	r3,r2,3
    8b78:	183ffb1e 	bne	r3,zero,8b68 <__alt_data_end+0xf0008b68>
    8b7c:	10c00017 	ldw	r3,0(r2)
    8b80:	01ffbff4 	movhi	r7,65279
    8b84:	39ffbfc4 	addi	r7,r7,-257
    8b88:	00ca303a 	nor	r5,zero,r3
    8b8c:	01a02074 	movhi	r6,32897
    8b90:	19c7883a 	add	r3,r3,r7
    8b94:	31a02004 	addi	r6,r6,-32640
    8b98:	1946703a 	and	r3,r3,r5
    8b9c:	1986703a 	and	r3,r3,r6
    8ba0:	1800091e 	bne	r3,zero,8bc8 <strlen+0x78>
    8ba4:	10800104 	addi	r2,r2,4
    8ba8:	10c00017 	ldw	r3,0(r2)
    8bac:	19cb883a 	add	r5,r3,r7
    8bb0:	00c6303a 	nor	r3,zero,r3
    8bb4:	28c6703a 	and	r3,r5,r3
    8bb8:	1986703a 	and	r3,r3,r6
    8bbc:	183ff926 	beq	r3,zero,8ba4 <__alt_data_end+0xf0008ba4>
    8bc0:	00000106 	br	8bc8 <strlen+0x78>
    8bc4:	10800044 	addi	r2,r2,1
    8bc8:	10c00007 	ldb	r3,0(r2)
    8bcc:	183ffd1e 	bne	r3,zero,8bc4 <__alt_data_end+0xf0008bc4>
    8bd0:	1105c83a 	sub	r2,r2,r4
    8bd4:	f800283a 	ret
    8bd8:	2005883a 	mov	r2,r4
    8bdc:	003fe706 	br	8b7c <__alt_data_end+0xf0008b7c>
    8be0:	0005883a 	mov	r2,zero
    8be4:	f800283a 	ret

00008be8 <___vfprintf_internal_r>:
    8be8:	deffb804 	addi	sp,sp,-288
    8bec:	dfc04715 	stw	ra,284(sp)
    8bf0:	ddc04515 	stw	r23,276(sp)
    8bf4:	dd404315 	stw	r21,268(sp)
    8bf8:	d9002c15 	stw	r4,176(sp)
    8bfc:	282f883a 	mov	r23,r5
    8c00:	302b883a 	mov	r21,r6
    8c04:	d9c02d15 	stw	r7,180(sp)
    8c08:	df004615 	stw	fp,280(sp)
    8c0c:	dd804415 	stw	r22,272(sp)
    8c10:	dd004215 	stw	r20,264(sp)
    8c14:	dcc04115 	stw	r19,260(sp)
    8c18:	dc804015 	stw	r18,256(sp)
    8c1c:	dc403f15 	stw	r17,252(sp)
    8c20:	dc003e15 	stw	r16,248(sp)
    8c24:	000da000 	call	da00 <_localeconv_r>
    8c28:	10800017 	ldw	r2,0(r2)
    8c2c:	1009883a 	mov	r4,r2
    8c30:	d8803415 	stw	r2,208(sp)
    8c34:	0008b500 	call	8b50 <strlen>
    8c38:	d8803715 	stw	r2,220(sp)
    8c3c:	d8802c17 	ldw	r2,176(sp)
    8c40:	10000226 	beq	r2,zero,8c4c <___vfprintf_internal_r+0x64>
    8c44:	10800e17 	ldw	r2,56(r2)
    8c48:	1000f926 	beq	r2,zero,9030 <___vfprintf_internal_r+0x448>
    8c4c:	b880030b 	ldhu	r2,12(r23)
    8c50:	10c8000c 	andi	r3,r2,8192
    8c54:	1800061e 	bne	r3,zero,8c70 <___vfprintf_internal_r+0x88>
    8c58:	b9001917 	ldw	r4,100(r23)
    8c5c:	00f7ffc4 	movi	r3,-8193
    8c60:	10880014 	ori	r2,r2,8192
    8c64:	20c6703a 	and	r3,r4,r3
    8c68:	b880030d 	sth	r2,12(r23)
    8c6c:	b8c01915 	stw	r3,100(r23)
    8c70:	10c0020c 	andi	r3,r2,8
    8c74:	1800c126 	beq	r3,zero,8f7c <___vfprintf_internal_r+0x394>
    8c78:	b8c00417 	ldw	r3,16(r23)
    8c7c:	1800bf26 	beq	r3,zero,8f7c <___vfprintf_internal_r+0x394>
    8c80:	1080068c 	andi	r2,r2,26
    8c84:	00c00284 	movi	r3,10
    8c88:	10c0c426 	beq	r2,r3,8f9c <___vfprintf_internal_r+0x3b4>
    8c8c:	d8c00404 	addi	r3,sp,16
    8c90:	05020034 	movhi	r20,2048
    8c94:	d9001e04 	addi	r4,sp,120
    8c98:	a500bc84 	addi	r20,r20,754
    8c9c:	d8c01e15 	stw	r3,120(sp)
    8ca0:	d8002015 	stw	zero,128(sp)
    8ca4:	d8001f15 	stw	zero,124(sp)
    8ca8:	d8003315 	stw	zero,204(sp)
    8cac:	d8003615 	stw	zero,216(sp)
    8cb0:	d8003815 	stw	zero,224(sp)
    8cb4:	1811883a 	mov	r8,r3
    8cb8:	d8003915 	stw	zero,228(sp)
    8cbc:	d8003a15 	stw	zero,232(sp)
    8cc0:	d8002f15 	stw	zero,188(sp)
    8cc4:	d9002815 	stw	r4,160(sp)
    8cc8:	a8800007 	ldb	r2,0(r21)
    8ccc:	10027b26 	beq	r2,zero,96bc <___vfprintf_internal_r+0xad4>
    8cd0:	00c00944 	movi	r3,37
    8cd4:	a821883a 	mov	r16,r21
    8cd8:	10c0021e 	bne	r2,r3,8ce4 <___vfprintf_internal_r+0xfc>
    8cdc:	00001406 	br	8d30 <___vfprintf_internal_r+0x148>
    8ce0:	10c00326 	beq	r2,r3,8cf0 <___vfprintf_internal_r+0x108>
    8ce4:	84000044 	addi	r16,r16,1
    8ce8:	80800007 	ldb	r2,0(r16)
    8cec:	103ffc1e 	bne	r2,zero,8ce0 <__alt_data_end+0xf0008ce0>
    8cf0:	8563c83a 	sub	r17,r16,r21
    8cf4:	88000e26 	beq	r17,zero,8d30 <___vfprintf_internal_r+0x148>
    8cf8:	d8c02017 	ldw	r3,128(sp)
    8cfc:	d8801f17 	ldw	r2,124(sp)
    8d00:	45400015 	stw	r21,0(r8)
    8d04:	1c47883a 	add	r3,r3,r17
    8d08:	10800044 	addi	r2,r2,1
    8d0c:	d8c02015 	stw	r3,128(sp)
    8d10:	44400115 	stw	r17,4(r8)
    8d14:	d8801f15 	stw	r2,124(sp)
    8d18:	00c001c4 	movi	r3,7
    8d1c:	1880a716 	blt	r3,r2,8fbc <___vfprintf_internal_r+0x3d4>
    8d20:	42000204 	addi	r8,r8,8
    8d24:	d9402f17 	ldw	r5,188(sp)
    8d28:	2c4b883a 	add	r5,r5,r17
    8d2c:	d9402f15 	stw	r5,188(sp)
    8d30:	80800007 	ldb	r2,0(r16)
    8d34:	1000a826 	beq	r2,zero,8fd8 <___vfprintf_internal_r+0x3f0>
    8d38:	84400047 	ldb	r17,1(r16)
    8d3c:	00bfffc4 	movi	r2,-1
    8d40:	85400044 	addi	r21,r16,1
    8d44:	d8002785 	stb	zero,158(sp)
    8d48:	0007883a 	mov	r3,zero
    8d4c:	000f883a 	mov	r7,zero
    8d50:	d8802915 	stw	r2,164(sp)
    8d54:	d8003115 	stw	zero,196(sp)
    8d58:	0025883a 	mov	r18,zero
    8d5c:	01401604 	movi	r5,88
    8d60:	01800244 	movi	r6,9
    8d64:	02800a84 	movi	r10,42
    8d68:	02401b04 	movi	r9,108
    8d6c:	ad400044 	addi	r21,r21,1
    8d70:	88bff804 	addi	r2,r17,-32
    8d74:	28830436 	bltu	r5,r2,9988 <___vfprintf_internal_r+0xda0>
    8d78:	100490ba 	slli	r2,r2,2
    8d7c:	01000074 	movhi	r4,1
    8d80:	21236404 	addi	r4,r4,-29296
    8d84:	1105883a 	add	r2,r2,r4
    8d88:	10800017 	ldw	r2,0(r2)
    8d8c:	1000683a 	jmp	r2
    8d90:	000098a8 	cmpgeui	zero,zero,610
    8d94:	00009988 	cmpgei	zero,zero,614
    8d98:	00009988 	cmpgei	zero,zero,614
    8d9c:	000098c8 	cmpgei	zero,zero,611
    8da0:	00009988 	cmpgei	zero,zero,614
    8da4:	00009988 	cmpgei	zero,zero,614
    8da8:	00009988 	cmpgei	zero,zero,614
    8dac:	00009988 	cmpgei	zero,zero,614
    8db0:	00009988 	cmpgei	zero,zero,614
    8db4:	00009988 	cmpgei	zero,zero,614
    8db8:	0000903c 	xorhi	zero,zero,576
    8dbc:	000097e4 	muli	zero,zero,607
    8dc0:	00009988 	cmpgei	zero,zero,614
    8dc4:	00008f04 	movi	zero,572
    8dc8:	00009064 	muli	zero,zero,577
    8dcc:	00009988 	cmpgei	zero,zero,614
    8dd0:	000090a4 	muli	zero,zero,578
    8dd4:	000090b0 	cmpltui	zero,zero,578
    8dd8:	000090b0 	cmpltui	zero,zero,578
    8ddc:	000090b0 	cmpltui	zero,zero,578
    8de0:	000090b0 	cmpltui	zero,zero,578
    8de4:	000090b0 	cmpltui	zero,zero,578
    8de8:	000090b0 	cmpltui	zero,zero,578
    8dec:	000090b0 	cmpltui	zero,zero,578
    8df0:	000090b0 	cmpltui	zero,zero,578
    8df4:	000090b0 	cmpltui	zero,zero,578
    8df8:	00009988 	cmpgei	zero,zero,614
    8dfc:	00009988 	cmpgei	zero,zero,614
    8e00:	00009988 	cmpgei	zero,zero,614
    8e04:	00009988 	cmpgei	zero,zero,614
    8e08:	00009988 	cmpgei	zero,zero,614
    8e0c:	00009988 	cmpgei	zero,zero,614
    8e10:	00009988 	cmpgei	zero,zero,614
    8e14:	00009988 	cmpgei	zero,zero,614
    8e18:	00009988 	cmpgei	zero,zero,614
    8e1c:	00009988 	cmpgei	zero,zero,614
    8e20:	000090e4 	muli	zero,zero,579
    8e24:	000091a0 	cmpeqi	zero,zero,582
    8e28:	00009988 	cmpgei	zero,zero,614
    8e2c:	000091a0 	cmpeqi	zero,zero,582
    8e30:	00009988 	cmpgei	zero,zero,614
    8e34:	00009988 	cmpgei	zero,zero,614
    8e38:	00009988 	cmpgei	zero,zero,614
    8e3c:	00009988 	cmpgei	zero,zero,614
    8e40:	00009240 	call	924 <xEventGroupCreate+0x40>
    8e44:	00009988 	cmpgei	zero,zero,614
    8e48:	00009988 	cmpgei	zero,zero,614
    8e4c:	0000924c 	andi	zero,zero,585
    8e50:	00009988 	cmpgei	zero,zero,614
    8e54:	00009988 	cmpgei	zero,zero,614
    8e58:	00009988 	cmpgei	zero,zero,614
    8e5c:	00009988 	cmpgei	zero,zero,614
    8e60:	00009988 	cmpgei	zero,zero,614
    8e64:	000096c4 	movi	zero,603
    8e68:	00009988 	cmpgei	zero,zero,614
    8e6c:	00009988 	cmpgei	zero,zero,614
    8e70:	00009724 	muli	zero,zero,604
    8e74:	00009988 	cmpgei	zero,zero,614
    8e78:	00009988 	cmpgei	zero,zero,614
    8e7c:	00009988 	cmpgei	zero,zero,614
    8e80:	00009988 	cmpgei	zero,zero,614
    8e84:	00009988 	cmpgei	zero,zero,614
    8e88:	00009988 	cmpgei	zero,zero,614
    8e8c:	00009988 	cmpgei	zero,zero,614
    8e90:	00009988 	cmpgei	zero,zero,614
    8e94:	00009988 	cmpgei	zero,zero,614
    8e98:	00009988 	cmpgei	zero,zero,614
    8e9c:	00009934 	movhi	zero,612
    8ea0:	000098d4 	movui	zero,611
    8ea4:	000091a0 	cmpeqi	zero,zero,582
    8ea8:	000091a0 	cmpeqi	zero,zero,582
    8eac:	000091a0 	cmpeqi	zero,zero,582
    8eb0:	000098e4 	muli	zero,zero,611
    8eb4:	000098d4 	movui	zero,611
    8eb8:	00009988 	cmpgei	zero,zero,614
    8ebc:	00009988 	cmpgei	zero,zero,614
    8ec0:	000098f0 	cmpltui	zero,zero,611
    8ec4:	00009988 	cmpgei	zero,zero,614
    8ec8:	00009900 	call	990 <xEventGroupSync+0x58>
    8ecc:	000097d4 	movui	zero,607
    8ed0:	00008f10 	cmplti	zero,zero,572
    8ed4:	000097f4 	movhi	zero,607
    8ed8:	00009988 	cmpgei	zero,zero,614
    8edc:	00009800 	call	980 <xEventGroupSync+0x48>
    8ee0:	00009988 	cmpgei	zero,zero,614
    8ee4:	0000985c 	xori	zero,zero,609
    8ee8:	00009988 	cmpgei	zero,zero,614
    8eec:	00009988 	cmpgei	zero,zero,614
    8ef0:	0000986c 	andhi	zero,zero,609
    8ef4:	d9003117 	ldw	r4,196(sp)
    8ef8:	d8802d15 	stw	r2,180(sp)
    8efc:	0109c83a 	sub	r4,zero,r4
    8f00:	d9003115 	stw	r4,196(sp)
    8f04:	94800114 	ori	r18,r18,4
    8f08:	ac400007 	ldb	r17,0(r21)
    8f0c:	003f9706 	br	8d6c <__alt_data_end+0xf0008d6c>
    8f10:	00800c04 	movi	r2,48
    8f14:	d9002d17 	ldw	r4,180(sp)
    8f18:	d9402917 	ldw	r5,164(sp)
    8f1c:	d8802705 	stb	r2,156(sp)
    8f20:	00801e04 	movi	r2,120
    8f24:	d8802745 	stb	r2,157(sp)
    8f28:	d8002785 	stb	zero,158(sp)
    8f2c:	20c00104 	addi	r3,r4,4
    8f30:	24c00017 	ldw	r19,0(r4)
    8f34:	002d883a 	mov	r22,zero
    8f38:	90800094 	ori	r2,r18,2
    8f3c:	28029a16 	blt	r5,zero,99a8 <___vfprintf_internal_r+0xdc0>
    8f40:	00bfdfc4 	movi	r2,-129
    8f44:	90a4703a 	and	r18,r18,r2
    8f48:	d8c02d15 	stw	r3,180(sp)
    8f4c:	94800094 	ori	r18,r18,2
    8f50:	9802871e 	bne	r19,zero,9970 <___vfprintf_internal_r+0xd88>
    8f54:	00820034 	movhi	r2,2048
    8f58:	1080b504 	addi	r2,r2,724
    8f5c:	d8803915 	stw	r2,228(sp)
    8f60:	04401e04 	movi	r17,120
    8f64:	d8802917 	ldw	r2,164(sp)
    8f68:	0039883a 	mov	fp,zero
    8f6c:	1001e926 	beq	r2,zero,9714 <___vfprintf_internal_r+0xb2c>
    8f70:	0027883a 	mov	r19,zero
    8f74:	002d883a 	mov	r22,zero
    8f78:	00020506 	br	9790 <___vfprintf_internal_r+0xba8>
    8f7c:	d9002c17 	ldw	r4,176(sp)
    8f80:	b80b883a 	mov	r5,r23
    8f84:	000aeb80 	call	aeb8 <__swsetup_r>
    8f88:	1005ac1e 	bne	r2,zero,a63c <___vfprintf_internal_r+0x1a54>
    8f8c:	b880030b 	ldhu	r2,12(r23)
    8f90:	00c00284 	movi	r3,10
    8f94:	1080068c 	andi	r2,r2,26
    8f98:	10ff3c1e 	bne	r2,r3,8c8c <__alt_data_end+0xf0008c8c>
    8f9c:	b880038f 	ldh	r2,14(r23)
    8fa0:	103f3a16 	blt	r2,zero,8c8c <__alt_data_end+0xf0008c8c>
    8fa4:	d9c02d17 	ldw	r7,180(sp)
    8fa8:	d9002c17 	ldw	r4,176(sp)
    8fac:	a80d883a 	mov	r6,r21
    8fb0:	b80b883a 	mov	r5,r23
    8fb4:	000adfc0 	call	adfc <__sbprintf>
    8fb8:	00001106 	br	9000 <___vfprintf_internal_r+0x418>
    8fbc:	d9002c17 	ldw	r4,176(sp)
    8fc0:	d9801e04 	addi	r6,sp,120
    8fc4:	b80b883a 	mov	r5,r23
    8fc8:	000ff740 	call	ff74 <__sprint_r>
    8fcc:	1000081e 	bne	r2,zero,8ff0 <___vfprintf_internal_r+0x408>
    8fd0:	da000404 	addi	r8,sp,16
    8fd4:	003f5306 	br	8d24 <__alt_data_end+0xf0008d24>
    8fd8:	d8802017 	ldw	r2,128(sp)
    8fdc:	10000426 	beq	r2,zero,8ff0 <___vfprintf_internal_r+0x408>
    8fe0:	d9002c17 	ldw	r4,176(sp)
    8fe4:	d9801e04 	addi	r6,sp,120
    8fe8:	b80b883a 	mov	r5,r23
    8fec:	000ff740 	call	ff74 <__sprint_r>
    8ff0:	b880030b 	ldhu	r2,12(r23)
    8ff4:	1080100c 	andi	r2,r2,64
    8ff8:	1005901e 	bne	r2,zero,a63c <___vfprintf_internal_r+0x1a54>
    8ffc:	d8802f17 	ldw	r2,188(sp)
    9000:	dfc04717 	ldw	ra,284(sp)
    9004:	df004617 	ldw	fp,280(sp)
    9008:	ddc04517 	ldw	r23,276(sp)
    900c:	dd804417 	ldw	r22,272(sp)
    9010:	dd404317 	ldw	r21,268(sp)
    9014:	dd004217 	ldw	r20,264(sp)
    9018:	dcc04117 	ldw	r19,260(sp)
    901c:	dc804017 	ldw	r18,256(sp)
    9020:	dc403f17 	ldw	r17,252(sp)
    9024:	dc003e17 	ldw	r16,248(sp)
    9028:	dec04804 	addi	sp,sp,288
    902c:	f800283a 	ret
    9030:	d9002c17 	ldw	r4,176(sp)
    9034:	000ce8c0 	call	ce8c <__sinit>
    9038:	003f0406 	br	8c4c <__alt_data_end+0xf0008c4c>
    903c:	d8802d17 	ldw	r2,180(sp)
    9040:	d9002d17 	ldw	r4,180(sp)
    9044:	10800017 	ldw	r2,0(r2)
    9048:	d8803115 	stw	r2,196(sp)
    904c:	20800104 	addi	r2,r4,4
    9050:	d9003117 	ldw	r4,196(sp)
    9054:	203fa716 	blt	r4,zero,8ef4 <__alt_data_end+0xf0008ef4>
    9058:	d8802d15 	stw	r2,180(sp)
    905c:	ac400007 	ldb	r17,0(r21)
    9060:	003f4206 	br	8d6c <__alt_data_end+0xf0008d6c>
    9064:	ac400007 	ldb	r17,0(r21)
    9068:	aac00044 	addi	r11,r21,1
    906c:	8a872826 	beq	r17,r10,ad10 <___vfprintf_internal_r+0x2128>
    9070:	88bff404 	addi	r2,r17,-48
    9074:	0009883a 	mov	r4,zero
    9078:	30867d36 	bltu	r6,r2,aa70 <___vfprintf_internal_r+0x1e88>
    907c:	5c400007 	ldb	r17,0(r11)
    9080:	210002a4 	muli	r4,r4,10
    9084:	5d400044 	addi	r21,r11,1
    9088:	a817883a 	mov	r11,r21
    908c:	2089883a 	add	r4,r4,r2
    9090:	88bff404 	addi	r2,r17,-48
    9094:	30bff92e 	bgeu	r6,r2,907c <__alt_data_end+0xf000907c>
    9098:	2005c916 	blt	r4,zero,a7c0 <___vfprintf_internal_r+0x1bd8>
    909c:	d9002915 	stw	r4,164(sp)
    90a0:	003f3306 	br	8d70 <__alt_data_end+0xf0008d70>
    90a4:	94802014 	ori	r18,r18,128
    90a8:	ac400007 	ldb	r17,0(r21)
    90ac:	003f2f06 	br	8d6c <__alt_data_end+0xf0008d6c>
    90b0:	a809883a 	mov	r4,r21
    90b4:	d8003115 	stw	zero,196(sp)
    90b8:	88bff404 	addi	r2,r17,-48
    90bc:	0017883a 	mov	r11,zero
    90c0:	24400007 	ldb	r17,0(r4)
    90c4:	5ac002a4 	muli	r11,r11,10
    90c8:	ad400044 	addi	r21,r21,1
    90cc:	a809883a 	mov	r4,r21
    90d0:	12d7883a 	add	r11,r2,r11
    90d4:	88bff404 	addi	r2,r17,-48
    90d8:	30bff92e 	bgeu	r6,r2,90c0 <__alt_data_end+0xf00090c0>
    90dc:	dac03115 	stw	r11,196(sp)
    90e0:	003f2306 	br	8d70 <__alt_data_end+0xf0008d70>
    90e4:	18c03fcc 	andi	r3,r3,255
    90e8:	18072b1e 	bne	r3,zero,ad98 <___vfprintf_internal_r+0x21b0>
    90ec:	94800414 	ori	r18,r18,16
    90f0:	9080080c 	andi	r2,r18,32
    90f4:	10037b26 	beq	r2,zero,9ee4 <___vfprintf_internal_r+0x12fc>
    90f8:	d9402d17 	ldw	r5,180(sp)
    90fc:	28800117 	ldw	r2,4(r5)
    9100:	2cc00017 	ldw	r19,0(r5)
    9104:	29400204 	addi	r5,r5,8
    9108:	d9402d15 	stw	r5,180(sp)
    910c:	102d883a 	mov	r22,r2
    9110:	10044b16 	blt	r2,zero,a240 <___vfprintf_internal_r+0x1658>
    9114:	d9402917 	ldw	r5,164(sp)
    9118:	df002783 	ldbu	fp,158(sp)
    911c:	2803bc16 	blt	r5,zero,a010 <___vfprintf_internal_r+0x1428>
    9120:	00ffdfc4 	movi	r3,-129
    9124:	9d84b03a 	or	r2,r19,r22
    9128:	90e4703a 	and	r18,r18,r3
    912c:	10017726 	beq	r2,zero,970c <___vfprintf_internal_r+0xb24>
    9130:	b0038326 	beq	r22,zero,9f40 <___vfprintf_internal_r+0x1358>
    9134:	dc402a15 	stw	r17,168(sp)
    9138:	dc001e04 	addi	r16,sp,120
    913c:	b023883a 	mov	r17,r22
    9140:	402d883a 	mov	r22,r8
    9144:	9809883a 	mov	r4,r19
    9148:	880b883a 	mov	r5,r17
    914c:	01800284 	movi	r6,10
    9150:	000f883a 	mov	r7,zero
    9154:	001236c0 	call	1236c <__umoddi3>
    9158:	10800c04 	addi	r2,r2,48
    915c:	843fffc4 	addi	r16,r16,-1
    9160:	9809883a 	mov	r4,r19
    9164:	880b883a 	mov	r5,r17
    9168:	80800005 	stb	r2,0(r16)
    916c:	01800284 	movi	r6,10
    9170:	000f883a 	mov	r7,zero
    9174:	0011df40 	call	11df4 <__udivdi3>
    9178:	1027883a 	mov	r19,r2
    917c:	10c4b03a 	or	r2,r2,r3
    9180:	1823883a 	mov	r17,r3
    9184:	103fef1e 	bne	r2,zero,9144 <__alt_data_end+0xf0009144>
    9188:	d8c02817 	ldw	r3,160(sp)
    918c:	dc402a17 	ldw	r17,168(sp)
    9190:	b011883a 	mov	r8,r22
    9194:	1c07c83a 	sub	r3,r3,r16
    9198:	d8c02e15 	stw	r3,184(sp)
    919c:	00005906 	br	9304 <___vfprintf_internal_r+0x71c>
    91a0:	18c03fcc 	andi	r3,r3,255
    91a4:	1806fa1e 	bne	r3,zero,ad90 <___vfprintf_internal_r+0x21a8>
    91a8:	9080020c 	andi	r2,r18,8
    91ac:	10048a26 	beq	r2,zero,a3d8 <___vfprintf_internal_r+0x17f0>
    91b0:	d8c02d17 	ldw	r3,180(sp)
    91b4:	d9002d17 	ldw	r4,180(sp)
    91b8:	d9402d17 	ldw	r5,180(sp)
    91bc:	18c00017 	ldw	r3,0(r3)
    91c0:	21000117 	ldw	r4,4(r4)
    91c4:	29400204 	addi	r5,r5,8
    91c8:	d8c03615 	stw	r3,216(sp)
    91cc:	d9003815 	stw	r4,224(sp)
    91d0:	d9402d15 	stw	r5,180(sp)
    91d4:	d9003617 	ldw	r4,216(sp)
    91d8:	d9403817 	ldw	r5,224(sp)
    91dc:	da003d15 	stw	r8,244(sp)
    91e0:	04000044 	movi	r16,1
    91e4:	000fb980 	call	fb98 <__fpclassifyd>
    91e8:	da003d17 	ldw	r8,244(sp)
    91ec:	14041f1e 	bne	r2,r16,a26c <___vfprintf_internal_r+0x1684>
    91f0:	d9003617 	ldw	r4,216(sp)
    91f4:	d9403817 	ldw	r5,224(sp)
    91f8:	000d883a 	mov	r6,zero
    91fc:	000f883a 	mov	r7,zero
    9200:	00072a80 	call	72a8 <__ledf2>
    9204:	da003d17 	ldw	r8,244(sp)
    9208:	1005be16 	blt	r2,zero,a904 <___vfprintf_internal_r+0x1d1c>
    920c:	df002783 	ldbu	fp,158(sp)
    9210:	008011c4 	movi	r2,71
    9214:	1445330e 	bge	r2,r17,a6e4 <___vfprintf_internal_r+0x1afc>
    9218:	04020034 	movhi	r16,2048
    921c:	8400ad04 	addi	r16,r16,692
    9220:	00c000c4 	movi	r3,3
    9224:	00bfdfc4 	movi	r2,-129
    9228:	d8c02a15 	stw	r3,168(sp)
    922c:	90a4703a 	and	r18,r18,r2
    9230:	d8c02e15 	stw	r3,184(sp)
    9234:	d8002915 	stw	zero,164(sp)
    9238:	d8003215 	stw	zero,200(sp)
    923c:	00003706 	br	931c <___vfprintf_internal_r+0x734>
    9240:	94800214 	ori	r18,r18,8
    9244:	ac400007 	ldb	r17,0(r21)
    9248:	003ec806 	br	8d6c <__alt_data_end+0xf0008d6c>
    924c:	18c03fcc 	andi	r3,r3,255
    9250:	1806db1e 	bne	r3,zero,adc0 <___vfprintf_internal_r+0x21d8>
    9254:	94800414 	ori	r18,r18,16
    9258:	9080080c 	andi	r2,r18,32
    925c:	1002d826 	beq	r2,zero,9dc0 <___vfprintf_internal_r+0x11d8>
    9260:	d9402d17 	ldw	r5,180(sp)
    9264:	d8c02917 	ldw	r3,164(sp)
    9268:	d8002785 	stb	zero,158(sp)
    926c:	28800204 	addi	r2,r5,8
    9270:	2cc00017 	ldw	r19,0(r5)
    9274:	2d800117 	ldw	r22,4(r5)
    9278:	18048f16 	blt	r3,zero,a4b8 <___vfprintf_internal_r+0x18d0>
    927c:	013fdfc4 	movi	r4,-129
    9280:	9d86b03a 	or	r3,r19,r22
    9284:	d8802d15 	stw	r2,180(sp)
    9288:	9124703a 	and	r18,r18,r4
    928c:	1802d91e 	bne	r3,zero,9df4 <___vfprintf_internal_r+0x120c>
    9290:	d8c02917 	ldw	r3,164(sp)
    9294:	0039883a 	mov	fp,zero
    9298:	1805c326 	beq	r3,zero,a9a8 <___vfprintf_internal_r+0x1dc0>
    929c:	0027883a 	mov	r19,zero
    92a0:	002d883a 	mov	r22,zero
    92a4:	dc001e04 	addi	r16,sp,120
    92a8:	9806d0fa 	srli	r3,r19,3
    92ac:	b008977a 	slli	r4,r22,29
    92b0:	b02cd0fa 	srli	r22,r22,3
    92b4:	9cc001cc 	andi	r19,r19,7
    92b8:	98800c04 	addi	r2,r19,48
    92bc:	843fffc4 	addi	r16,r16,-1
    92c0:	20e6b03a 	or	r19,r4,r3
    92c4:	80800005 	stb	r2,0(r16)
    92c8:	9d86b03a 	or	r3,r19,r22
    92cc:	183ff61e 	bne	r3,zero,92a8 <__alt_data_end+0xf00092a8>
    92d0:	90c0004c 	andi	r3,r18,1
    92d4:	18013b26 	beq	r3,zero,97c4 <___vfprintf_internal_r+0xbdc>
    92d8:	10803fcc 	andi	r2,r2,255
    92dc:	1080201c 	xori	r2,r2,128
    92e0:	10bfe004 	addi	r2,r2,-128
    92e4:	00c00c04 	movi	r3,48
    92e8:	10c13626 	beq	r2,r3,97c4 <___vfprintf_internal_r+0xbdc>
    92ec:	80ffffc5 	stb	r3,-1(r16)
    92f0:	d8c02817 	ldw	r3,160(sp)
    92f4:	80bfffc4 	addi	r2,r16,-1
    92f8:	1021883a 	mov	r16,r2
    92fc:	1887c83a 	sub	r3,r3,r2
    9300:	d8c02e15 	stw	r3,184(sp)
    9304:	d8802e17 	ldw	r2,184(sp)
    9308:	d9002917 	ldw	r4,164(sp)
    930c:	1100010e 	bge	r2,r4,9314 <___vfprintf_internal_r+0x72c>
    9310:	2005883a 	mov	r2,r4
    9314:	d8802a15 	stw	r2,168(sp)
    9318:	d8003215 	stw	zero,200(sp)
    931c:	e7003fcc 	andi	fp,fp,255
    9320:	e700201c 	xori	fp,fp,128
    9324:	e73fe004 	addi	fp,fp,-128
    9328:	e0000326 	beq	fp,zero,9338 <___vfprintf_internal_r+0x750>
    932c:	d8c02a17 	ldw	r3,168(sp)
    9330:	18c00044 	addi	r3,r3,1
    9334:	d8c02a15 	stw	r3,168(sp)
    9338:	90c0008c 	andi	r3,r18,2
    933c:	d8c02b15 	stw	r3,172(sp)
    9340:	18000326 	beq	r3,zero,9350 <___vfprintf_internal_r+0x768>
    9344:	d8c02a17 	ldw	r3,168(sp)
    9348:	18c00084 	addi	r3,r3,2
    934c:	d8c02a15 	stw	r3,168(sp)
    9350:	90c0210c 	andi	r3,r18,132
    9354:	d8c03015 	stw	r3,192(sp)
    9358:	1801a31e 	bne	r3,zero,99e8 <___vfprintf_internal_r+0xe00>
    935c:	d9003117 	ldw	r4,196(sp)
    9360:	d8c02a17 	ldw	r3,168(sp)
    9364:	20e7c83a 	sub	r19,r4,r3
    9368:	04c19f0e 	bge	zero,r19,99e8 <___vfprintf_internal_r+0xe00>
    936c:	02400404 	movi	r9,16
    9370:	d8c02017 	ldw	r3,128(sp)
    9374:	d8801f17 	ldw	r2,124(sp)
    9378:	4cc50d0e 	bge	r9,r19,a7b0 <___vfprintf_internal_r+0x1bc8>
    937c:	01420034 	movhi	r5,2048
    9380:	2940c084 	addi	r5,r5,770
    9384:	dc403b15 	stw	r17,236(sp)
    9388:	d9403515 	stw	r5,212(sp)
    938c:	9823883a 	mov	r17,r19
    9390:	482d883a 	mov	r22,r9
    9394:	9027883a 	mov	r19,r18
    9398:	070001c4 	movi	fp,7
    939c:	8025883a 	mov	r18,r16
    93a0:	dc002c17 	ldw	r16,176(sp)
    93a4:	00000306 	br	93b4 <___vfprintf_internal_r+0x7cc>
    93a8:	8c7ffc04 	addi	r17,r17,-16
    93ac:	42000204 	addi	r8,r8,8
    93b0:	b440130e 	bge	r22,r17,9400 <___vfprintf_internal_r+0x818>
    93b4:	01020034 	movhi	r4,2048
    93b8:	18c00404 	addi	r3,r3,16
    93bc:	10800044 	addi	r2,r2,1
    93c0:	2100c084 	addi	r4,r4,770
    93c4:	41000015 	stw	r4,0(r8)
    93c8:	45800115 	stw	r22,4(r8)
    93cc:	d8c02015 	stw	r3,128(sp)
    93d0:	d8801f15 	stw	r2,124(sp)
    93d4:	e0bff40e 	bge	fp,r2,93a8 <__alt_data_end+0xf00093a8>
    93d8:	d9801e04 	addi	r6,sp,120
    93dc:	b80b883a 	mov	r5,r23
    93e0:	8009883a 	mov	r4,r16
    93e4:	000ff740 	call	ff74 <__sprint_r>
    93e8:	103f011e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    93ec:	8c7ffc04 	addi	r17,r17,-16
    93f0:	d8c02017 	ldw	r3,128(sp)
    93f4:	d8801f17 	ldw	r2,124(sp)
    93f8:	da000404 	addi	r8,sp,16
    93fc:	b47fed16 	blt	r22,r17,93b4 <__alt_data_end+0xf00093b4>
    9400:	9021883a 	mov	r16,r18
    9404:	9825883a 	mov	r18,r19
    9408:	8827883a 	mov	r19,r17
    940c:	dc403b17 	ldw	r17,236(sp)
    9410:	d9403517 	ldw	r5,212(sp)
    9414:	98c7883a 	add	r3,r19,r3
    9418:	10800044 	addi	r2,r2,1
    941c:	41400015 	stw	r5,0(r8)
    9420:	44c00115 	stw	r19,4(r8)
    9424:	d8c02015 	stw	r3,128(sp)
    9428:	d8801f15 	stw	r2,124(sp)
    942c:	010001c4 	movi	r4,7
    9430:	2082a316 	blt	r4,r2,9ec0 <___vfprintf_internal_r+0x12d8>
    9434:	df002787 	ldb	fp,158(sp)
    9438:	42000204 	addi	r8,r8,8
    943c:	e0000c26 	beq	fp,zero,9470 <___vfprintf_internal_r+0x888>
    9440:	d8801f17 	ldw	r2,124(sp)
    9444:	d9002784 	addi	r4,sp,158
    9448:	18c00044 	addi	r3,r3,1
    944c:	10800044 	addi	r2,r2,1
    9450:	41000015 	stw	r4,0(r8)
    9454:	01000044 	movi	r4,1
    9458:	41000115 	stw	r4,4(r8)
    945c:	d8c02015 	stw	r3,128(sp)
    9460:	d8801f15 	stw	r2,124(sp)
    9464:	010001c4 	movi	r4,7
    9468:	20823c16 	blt	r4,r2,9d5c <___vfprintf_internal_r+0x1174>
    946c:	42000204 	addi	r8,r8,8
    9470:	d8802b17 	ldw	r2,172(sp)
    9474:	10000c26 	beq	r2,zero,94a8 <___vfprintf_internal_r+0x8c0>
    9478:	d8801f17 	ldw	r2,124(sp)
    947c:	d9002704 	addi	r4,sp,156
    9480:	18c00084 	addi	r3,r3,2
    9484:	10800044 	addi	r2,r2,1
    9488:	41000015 	stw	r4,0(r8)
    948c:	01000084 	movi	r4,2
    9490:	41000115 	stw	r4,4(r8)
    9494:	d8c02015 	stw	r3,128(sp)
    9498:	d8801f15 	stw	r2,124(sp)
    949c:	010001c4 	movi	r4,7
    94a0:	20823616 	blt	r4,r2,9d7c <___vfprintf_internal_r+0x1194>
    94a4:	42000204 	addi	r8,r8,8
    94a8:	d9003017 	ldw	r4,192(sp)
    94ac:	00802004 	movi	r2,128
    94b0:	20819926 	beq	r4,r2,9b18 <___vfprintf_internal_r+0xf30>
    94b4:	d9402917 	ldw	r5,164(sp)
    94b8:	d8802e17 	ldw	r2,184(sp)
    94bc:	28adc83a 	sub	r22,r5,r2
    94c0:	0580310e 	bge	zero,r22,9588 <___vfprintf_internal_r+0x9a0>
    94c4:	07000404 	movi	fp,16
    94c8:	d8801f17 	ldw	r2,124(sp)
    94cc:	e584140e 	bge	fp,r22,a520 <___vfprintf_internal_r+0x1938>
    94d0:	01420034 	movhi	r5,2048
    94d4:	2940bc84 	addi	r5,r5,754
    94d8:	dc402915 	stw	r17,164(sp)
    94dc:	d9402b15 	stw	r5,172(sp)
    94e0:	b023883a 	mov	r17,r22
    94e4:	04c001c4 	movi	r19,7
    94e8:	a82d883a 	mov	r22,r21
    94ec:	902b883a 	mov	r21,r18
    94f0:	8025883a 	mov	r18,r16
    94f4:	dc002c17 	ldw	r16,176(sp)
    94f8:	00000306 	br	9508 <___vfprintf_internal_r+0x920>
    94fc:	8c7ffc04 	addi	r17,r17,-16
    9500:	42000204 	addi	r8,r8,8
    9504:	e440110e 	bge	fp,r17,954c <___vfprintf_internal_r+0x964>
    9508:	18c00404 	addi	r3,r3,16
    950c:	10800044 	addi	r2,r2,1
    9510:	45000015 	stw	r20,0(r8)
    9514:	47000115 	stw	fp,4(r8)
    9518:	d8c02015 	stw	r3,128(sp)
    951c:	d8801f15 	stw	r2,124(sp)
    9520:	98bff60e 	bge	r19,r2,94fc <__alt_data_end+0xf00094fc>
    9524:	d9801e04 	addi	r6,sp,120
    9528:	b80b883a 	mov	r5,r23
    952c:	8009883a 	mov	r4,r16
    9530:	000ff740 	call	ff74 <__sprint_r>
    9534:	103eae1e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    9538:	8c7ffc04 	addi	r17,r17,-16
    953c:	d8c02017 	ldw	r3,128(sp)
    9540:	d8801f17 	ldw	r2,124(sp)
    9544:	da000404 	addi	r8,sp,16
    9548:	e47fef16 	blt	fp,r17,9508 <__alt_data_end+0xf0009508>
    954c:	9021883a 	mov	r16,r18
    9550:	a825883a 	mov	r18,r21
    9554:	b02b883a 	mov	r21,r22
    9558:	882d883a 	mov	r22,r17
    955c:	dc402917 	ldw	r17,164(sp)
    9560:	d9002b17 	ldw	r4,172(sp)
    9564:	1d87883a 	add	r3,r3,r22
    9568:	10800044 	addi	r2,r2,1
    956c:	41000015 	stw	r4,0(r8)
    9570:	45800115 	stw	r22,4(r8)
    9574:	d8c02015 	stw	r3,128(sp)
    9578:	d8801f15 	stw	r2,124(sp)
    957c:	010001c4 	movi	r4,7
    9580:	2081ee16 	blt	r4,r2,9d3c <___vfprintf_internal_r+0x1154>
    9584:	42000204 	addi	r8,r8,8
    9588:	9080400c 	andi	r2,r18,256
    958c:	1001181e 	bne	r2,zero,99f0 <___vfprintf_internal_r+0xe08>
    9590:	d9402e17 	ldw	r5,184(sp)
    9594:	d8801f17 	ldw	r2,124(sp)
    9598:	44000015 	stw	r16,0(r8)
    959c:	1947883a 	add	r3,r3,r5
    95a0:	10800044 	addi	r2,r2,1
    95a4:	41400115 	stw	r5,4(r8)
    95a8:	d8c02015 	stw	r3,128(sp)
    95ac:	d8801f15 	stw	r2,124(sp)
    95b0:	010001c4 	movi	r4,7
    95b4:	2081d316 	blt	r4,r2,9d04 <___vfprintf_internal_r+0x111c>
    95b8:	42000204 	addi	r8,r8,8
    95bc:	9480010c 	andi	r18,r18,4
    95c0:	90003226 	beq	r18,zero,968c <___vfprintf_internal_r+0xaa4>
    95c4:	d9403117 	ldw	r5,196(sp)
    95c8:	d8802a17 	ldw	r2,168(sp)
    95cc:	28a1c83a 	sub	r16,r5,r2
    95d0:	04002e0e 	bge	zero,r16,968c <___vfprintf_internal_r+0xaa4>
    95d4:	04400404 	movi	r17,16
    95d8:	d8801f17 	ldw	r2,124(sp)
    95dc:	8c04a20e 	bge	r17,r16,a868 <___vfprintf_internal_r+0x1c80>
    95e0:	01420034 	movhi	r5,2048
    95e4:	2940c084 	addi	r5,r5,770
    95e8:	d9403515 	stw	r5,212(sp)
    95ec:	048001c4 	movi	r18,7
    95f0:	dcc02c17 	ldw	r19,176(sp)
    95f4:	00000306 	br	9604 <___vfprintf_internal_r+0xa1c>
    95f8:	843ffc04 	addi	r16,r16,-16
    95fc:	42000204 	addi	r8,r8,8
    9600:	8c00130e 	bge	r17,r16,9650 <___vfprintf_internal_r+0xa68>
    9604:	01020034 	movhi	r4,2048
    9608:	18c00404 	addi	r3,r3,16
    960c:	10800044 	addi	r2,r2,1
    9610:	2100c084 	addi	r4,r4,770
    9614:	41000015 	stw	r4,0(r8)
    9618:	44400115 	stw	r17,4(r8)
    961c:	d8c02015 	stw	r3,128(sp)
    9620:	d8801f15 	stw	r2,124(sp)
    9624:	90bff40e 	bge	r18,r2,95f8 <__alt_data_end+0xf00095f8>
    9628:	d9801e04 	addi	r6,sp,120
    962c:	b80b883a 	mov	r5,r23
    9630:	9809883a 	mov	r4,r19
    9634:	000ff740 	call	ff74 <__sprint_r>
    9638:	103e6d1e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    963c:	843ffc04 	addi	r16,r16,-16
    9640:	d8c02017 	ldw	r3,128(sp)
    9644:	d8801f17 	ldw	r2,124(sp)
    9648:	da000404 	addi	r8,sp,16
    964c:	8c3fed16 	blt	r17,r16,9604 <__alt_data_end+0xf0009604>
    9650:	d9403517 	ldw	r5,212(sp)
    9654:	1c07883a 	add	r3,r3,r16
    9658:	10800044 	addi	r2,r2,1
    965c:	41400015 	stw	r5,0(r8)
    9660:	44000115 	stw	r16,4(r8)
    9664:	d8c02015 	stw	r3,128(sp)
    9668:	d8801f15 	stw	r2,124(sp)
    966c:	010001c4 	movi	r4,7
    9670:	2080060e 	bge	r4,r2,968c <___vfprintf_internal_r+0xaa4>
    9674:	d9002c17 	ldw	r4,176(sp)
    9678:	d9801e04 	addi	r6,sp,120
    967c:	b80b883a 	mov	r5,r23
    9680:	000ff740 	call	ff74 <__sprint_r>
    9684:	103e5a1e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    9688:	d8c02017 	ldw	r3,128(sp)
    968c:	d8803117 	ldw	r2,196(sp)
    9690:	d9002a17 	ldw	r4,168(sp)
    9694:	1100010e 	bge	r2,r4,969c <___vfprintf_internal_r+0xab4>
    9698:	2005883a 	mov	r2,r4
    969c:	d9402f17 	ldw	r5,188(sp)
    96a0:	288b883a 	add	r5,r5,r2
    96a4:	d9402f15 	stw	r5,188(sp)
    96a8:	18019e1e 	bne	r3,zero,9d24 <___vfprintf_internal_r+0x113c>
    96ac:	a8800007 	ldb	r2,0(r21)
    96b0:	d8001f15 	stw	zero,124(sp)
    96b4:	da000404 	addi	r8,sp,16
    96b8:	103d851e 	bne	r2,zero,8cd0 <__alt_data_end+0xf0008cd0>
    96bc:	a821883a 	mov	r16,r21
    96c0:	003d9b06 	br	8d30 <__alt_data_end+0xf0008d30>
    96c4:	18c03fcc 	andi	r3,r3,255
    96c8:	1805c11e 	bne	r3,zero,add0 <___vfprintf_internal_r+0x21e8>
    96cc:	94800414 	ori	r18,r18,16
    96d0:	9080080c 	andi	r2,r18,32
    96d4:	10020c26 	beq	r2,zero,9f08 <___vfprintf_internal_r+0x1320>
    96d8:	d8802d17 	ldw	r2,180(sp)
    96dc:	d9002917 	ldw	r4,164(sp)
    96e0:	d8002785 	stb	zero,158(sp)
    96e4:	10c00204 	addi	r3,r2,8
    96e8:	14c00017 	ldw	r19,0(r2)
    96ec:	15800117 	ldw	r22,4(r2)
    96f0:	20040f16 	blt	r4,zero,a730 <___vfprintf_internal_r+0x1b48>
    96f4:	013fdfc4 	movi	r4,-129
    96f8:	9d84b03a 	or	r2,r19,r22
    96fc:	d8c02d15 	stw	r3,180(sp)
    9700:	9124703a 	and	r18,r18,r4
    9704:	0039883a 	mov	fp,zero
    9708:	103e891e 	bne	r2,zero,9130 <__alt_data_end+0xf0009130>
    970c:	d9002917 	ldw	r4,164(sp)
    9710:	2002c11e 	bne	r4,zero,a218 <___vfprintf_internal_r+0x1630>
    9714:	d8002915 	stw	zero,164(sp)
    9718:	d8002e15 	stw	zero,184(sp)
    971c:	dc001e04 	addi	r16,sp,120
    9720:	003ef806 	br	9304 <__alt_data_end+0xf0009304>
    9724:	18c03fcc 	andi	r3,r3,255
    9728:	18059d1e 	bne	r3,zero,ada0 <___vfprintf_internal_r+0x21b8>
    972c:	01420034 	movhi	r5,2048
    9730:	2940b004 	addi	r5,r5,704
    9734:	d9403915 	stw	r5,228(sp)
    9738:	9080080c 	andi	r2,r18,32
    973c:	10005226 	beq	r2,zero,9888 <___vfprintf_internal_r+0xca0>
    9740:	d8802d17 	ldw	r2,180(sp)
    9744:	14c00017 	ldw	r19,0(r2)
    9748:	15800117 	ldw	r22,4(r2)
    974c:	10800204 	addi	r2,r2,8
    9750:	d8802d15 	stw	r2,180(sp)
    9754:	9080004c 	andi	r2,r18,1
    9758:	10019026 	beq	r2,zero,9d9c <___vfprintf_internal_r+0x11b4>
    975c:	9d84b03a 	or	r2,r19,r22
    9760:	10036926 	beq	r2,zero,a508 <___vfprintf_internal_r+0x1920>
    9764:	d8c02917 	ldw	r3,164(sp)
    9768:	00800c04 	movi	r2,48
    976c:	d8802705 	stb	r2,156(sp)
    9770:	dc402745 	stb	r17,157(sp)
    9774:	d8002785 	stb	zero,158(sp)
    9778:	90800094 	ori	r2,r18,2
    977c:	18045d16 	blt	r3,zero,a8f4 <___vfprintf_internal_r+0x1d0c>
    9780:	00bfdfc4 	movi	r2,-129
    9784:	90a4703a 	and	r18,r18,r2
    9788:	94800094 	ori	r18,r18,2
    978c:	0039883a 	mov	fp,zero
    9790:	d9003917 	ldw	r4,228(sp)
    9794:	dc001e04 	addi	r16,sp,120
    9798:	988003cc 	andi	r2,r19,15
    979c:	b006973a 	slli	r3,r22,28
    97a0:	2085883a 	add	r2,r4,r2
    97a4:	9826d13a 	srli	r19,r19,4
    97a8:	10800003 	ldbu	r2,0(r2)
    97ac:	b02cd13a 	srli	r22,r22,4
    97b0:	843fffc4 	addi	r16,r16,-1
    97b4:	1ce6b03a 	or	r19,r3,r19
    97b8:	80800005 	stb	r2,0(r16)
    97bc:	9d84b03a 	or	r2,r19,r22
    97c0:	103ff51e 	bne	r2,zero,9798 <__alt_data_end+0xf0009798>
    97c4:	d8c02817 	ldw	r3,160(sp)
    97c8:	1c07c83a 	sub	r3,r3,r16
    97cc:	d8c02e15 	stw	r3,184(sp)
    97d0:	003ecc06 	br	9304 <__alt_data_end+0xf0009304>
    97d4:	18c03fcc 	andi	r3,r3,255
    97d8:	183e9f26 	beq	r3,zero,9258 <__alt_data_end+0xf0009258>
    97dc:	d9c02785 	stb	r7,158(sp)
    97e0:	003e9d06 	br	9258 <__alt_data_end+0xf0009258>
    97e4:	00c00044 	movi	r3,1
    97e8:	01c00ac4 	movi	r7,43
    97ec:	ac400007 	ldb	r17,0(r21)
    97f0:	003d5e06 	br	8d6c <__alt_data_end+0xf0008d6c>
    97f4:	94800814 	ori	r18,r18,32
    97f8:	ac400007 	ldb	r17,0(r21)
    97fc:	003d5b06 	br	8d6c <__alt_data_end+0xf0008d6c>
    9800:	d8c02d17 	ldw	r3,180(sp)
    9804:	d8002785 	stb	zero,158(sp)
    9808:	1c000017 	ldw	r16,0(r3)
    980c:	1cc00104 	addi	r19,r3,4
    9810:	80041926 	beq	r16,zero,a878 <___vfprintf_internal_r+0x1c90>
    9814:	d9002917 	ldw	r4,164(sp)
    9818:	2003d016 	blt	r4,zero,a75c <___vfprintf_internal_r+0x1b74>
    981c:	200d883a 	mov	r6,r4
    9820:	000b883a 	mov	r5,zero
    9824:	8009883a 	mov	r4,r16
    9828:	da003d15 	stw	r8,244(sp)
    982c:	000e3f80 	call	e3f8 <memchr>
    9830:	da003d17 	ldw	r8,244(sp)
    9834:	10045426 	beq	r2,zero,a988 <___vfprintf_internal_r+0x1da0>
    9838:	1405c83a 	sub	r2,r2,r16
    983c:	d8802e15 	stw	r2,184(sp)
    9840:	1003cc16 	blt	r2,zero,a774 <___vfprintf_internal_r+0x1b8c>
    9844:	df002783 	ldbu	fp,158(sp)
    9848:	d8802a15 	stw	r2,168(sp)
    984c:	dcc02d15 	stw	r19,180(sp)
    9850:	d8002915 	stw	zero,164(sp)
    9854:	d8003215 	stw	zero,200(sp)
    9858:	003eb006 	br	931c <__alt_data_end+0xf000931c>
    985c:	18c03fcc 	andi	r3,r3,255
    9860:	183f9b26 	beq	r3,zero,96d0 <__alt_data_end+0xf00096d0>
    9864:	d9c02785 	stb	r7,158(sp)
    9868:	003f9906 	br	96d0 <__alt_data_end+0xf00096d0>
    986c:	18c03fcc 	andi	r3,r3,255
    9870:	1805551e 	bne	r3,zero,adc8 <___vfprintf_internal_r+0x21e0>
    9874:	01420034 	movhi	r5,2048
    9878:	2940b504 	addi	r5,r5,724
    987c:	d9403915 	stw	r5,228(sp)
    9880:	9080080c 	andi	r2,r18,32
    9884:	103fae1e 	bne	r2,zero,9740 <__alt_data_end+0xf0009740>
    9888:	9080040c 	andi	r2,r18,16
    988c:	1002de26 	beq	r2,zero,a408 <___vfprintf_internal_r+0x1820>
    9890:	d8c02d17 	ldw	r3,180(sp)
    9894:	002d883a 	mov	r22,zero
    9898:	1cc00017 	ldw	r19,0(r3)
    989c:	18c00104 	addi	r3,r3,4
    98a0:	d8c02d15 	stw	r3,180(sp)
    98a4:	003fab06 	br	9754 <__alt_data_end+0xf0009754>
    98a8:	38803fcc 	andi	r2,r7,255
    98ac:	1080201c 	xori	r2,r2,128
    98b0:	10bfe004 	addi	r2,r2,-128
    98b4:	1002d21e 	bne	r2,zero,a400 <___vfprintf_internal_r+0x1818>
    98b8:	00c00044 	movi	r3,1
    98bc:	01c00804 	movi	r7,32
    98c0:	ac400007 	ldb	r17,0(r21)
    98c4:	003d2906 	br	8d6c <__alt_data_end+0xf0008d6c>
    98c8:	94800054 	ori	r18,r18,1
    98cc:	ac400007 	ldb	r17,0(r21)
    98d0:	003d2606 	br	8d6c <__alt_data_end+0xf0008d6c>
    98d4:	18c03fcc 	andi	r3,r3,255
    98d8:	183e0526 	beq	r3,zero,90f0 <__alt_data_end+0xf00090f0>
    98dc:	d9c02785 	stb	r7,158(sp)
    98e0:	003e0306 	br	90f0 <__alt_data_end+0xf00090f0>
    98e4:	94801014 	ori	r18,r18,64
    98e8:	ac400007 	ldb	r17,0(r21)
    98ec:	003d1f06 	br	8d6c <__alt_data_end+0xf0008d6c>
    98f0:	ac400007 	ldb	r17,0(r21)
    98f4:	8a438726 	beq	r17,r9,a714 <___vfprintf_internal_r+0x1b2c>
    98f8:	94800414 	ori	r18,r18,16
    98fc:	003d1b06 	br	8d6c <__alt_data_end+0xf0008d6c>
    9900:	18c03fcc 	andi	r3,r3,255
    9904:	1805341e 	bne	r3,zero,add8 <___vfprintf_internal_r+0x21f0>
    9908:	9080080c 	andi	r2,r18,32
    990c:	1002cd26 	beq	r2,zero,a444 <___vfprintf_internal_r+0x185c>
    9910:	d9402d17 	ldw	r5,180(sp)
    9914:	d9002f17 	ldw	r4,188(sp)
    9918:	28800017 	ldw	r2,0(r5)
    991c:	2007d7fa 	srai	r3,r4,31
    9920:	29400104 	addi	r5,r5,4
    9924:	d9402d15 	stw	r5,180(sp)
    9928:	11000015 	stw	r4,0(r2)
    992c:	10c00115 	stw	r3,4(r2)
    9930:	003ce506 	br	8cc8 <__alt_data_end+0xf0008cc8>
    9934:	d8c02d17 	ldw	r3,180(sp)
    9938:	d9002d17 	ldw	r4,180(sp)
    993c:	d8002785 	stb	zero,158(sp)
    9940:	18800017 	ldw	r2,0(r3)
    9944:	21000104 	addi	r4,r4,4
    9948:	00c00044 	movi	r3,1
    994c:	d8c02a15 	stw	r3,168(sp)
    9950:	d8801405 	stb	r2,80(sp)
    9954:	d9002d15 	stw	r4,180(sp)
    9958:	d8c02e15 	stw	r3,184(sp)
    995c:	d8002915 	stw	zero,164(sp)
    9960:	d8003215 	stw	zero,200(sp)
    9964:	dc001404 	addi	r16,sp,80
    9968:	0039883a 	mov	fp,zero
    996c:	003e7206 	br	9338 <__alt_data_end+0xf0009338>
    9970:	01020034 	movhi	r4,2048
    9974:	2100b504 	addi	r4,r4,724
    9978:	0039883a 	mov	fp,zero
    997c:	d9003915 	stw	r4,228(sp)
    9980:	04401e04 	movi	r17,120
    9984:	003f8206 	br	9790 <__alt_data_end+0xf0009790>
    9988:	18c03fcc 	andi	r3,r3,255
    998c:	1805061e 	bne	r3,zero,ada8 <___vfprintf_internal_r+0x21c0>
    9990:	883d9126 	beq	r17,zero,8fd8 <__alt_data_end+0xf0008fd8>
    9994:	00c00044 	movi	r3,1
    9998:	d8c02a15 	stw	r3,168(sp)
    999c:	dc401405 	stb	r17,80(sp)
    99a0:	d8002785 	stb	zero,158(sp)
    99a4:	003fec06 	br	9958 <__alt_data_end+0xf0009958>
    99a8:	01420034 	movhi	r5,2048
    99ac:	2940b504 	addi	r5,r5,724
    99b0:	d9403915 	stw	r5,228(sp)
    99b4:	d8c02d15 	stw	r3,180(sp)
    99b8:	1025883a 	mov	r18,r2
    99bc:	04401e04 	movi	r17,120
    99c0:	9d84b03a 	or	r2,r19,r22
    99c4:	1000fc1e 	bne	r2,zero,9db8 <___vfprintf_internal_r+0x11d0>
    99c8:	0039883a 	mov	fp,zero
    99cc:	00800084 	movi	r2,2
    99d0:	10803fcc 	andi	r2,r2,255
    99d4:	00c00044 	movi	r3,1
    99d8:	10c20f26 	beq	r2,r3,a218 <___vfprintf_internal_r+0x1630>
    99dc:	00c00084 	movi	r3,2
    99e0:	10fd6326 	beq	r2,r3,8f70 <__alt_data_end+0xf0008f70>
    99e4:	003e2d06 	br	929c <__alt_data_end+0xf000929c>
    99e8:	d8c02017 	ldw	r3,128(sp)
    99ec:	003e9306 	br	943c <__alt_data_end+0xf000943c>
    99f0:	00801944 	movi	r2,101
    99f4:	14407e0e 	bge	r2,r17,9bf0 <___vfprintf_internal_r+0x1008>
    99f8:	d9003617 	ldw	r4,216(sp)
    99fc:	d9403817 	ldw	r5,224(sp)
    9a00:	000d883a 	mov	r6,zero
    9a04:	000f883a 	mov	r7,zero
    9a08:	d8c03c15 	stw	r3,240(sp)
    9a0c:	da003d15 	stw	r8,244(sp)
    9a10:	00128a40 	call	128a4 <__eqdf2>
    9a14:	d8c03c17 	ldw	r3,240(sp)
    9a18:	da003d17 	ldw	r8,244(sp)
    9a1c:	1000f71e 	bne	r2,zero,9dfc <___vfprintf_internal_r+0x1214>
    9a20:	d8801f17 	ldw	r2,124(sp)
    9a24:	01020034 	movhi	r4,2048
    9a28:	2100bc04 	addi	r4,r4,752
    9a2c:	18c00044 	addi	r3,r3,1
    9a30:	10800044 	addi	r2,r2,1
    9a34:	41000015 	stw	r4,0(r8)
    9a38:	01000044 	movi	r4,1
    9a3c:	41000115 	stw	r4,4(r8)
    9a40:	d8c02015 	stw	r3,128(sp)
    9a44:	d8801f15 	stw	r2,124(sp)
    9a48:	010001c4 	movi	r4,7
    9a4c:	2082b816 	blt	r4,r2,a530 <___vfprintf_internal_r+0x1948>
    9a50:	42000204 	addi	r8,r8,8
    9a54:	d8802617 	ldw	r2,152(sp)
    9a58:	d9403317 	ldw	r5,204(sp)
    9a5c:	11400216 	blt	r2,r5,9a68 <___vfprintf_internal_r+0xe80>
    9a60:	9080004c 	andi	r2,r18,1
    9a64:	103ed526 	beq	r2,zero,95bc <__alt_data_end+0xf00095bc>
    9a68:	d8803717 	ldw	r2,220(sp)
    9a6c:	d9003417 	ldw	r4,208(sp)
    9a70:	d9403717 	ldw	r5,220(sp)
    9a74:	1887883a 	add	r3,r3,r2
    9a78:	d8801f17 	ldw	r2,124(sp)
    9a7c:	41000015 	stw	r4,0(r8)
    9a80:	41400115 	stw	r5,4(r8)
    9a84:	10800044 	addi	r2,r2,1
    9a88:	d8c02015 	stw	r3,128(sp)
    9a8c:	d8801f15 	stw	r2,124(sp)
    9a90:	010001c4 	movi	r4,7
    9a94:	20832916 	blt	r4,r2,a73c <___vfprintf_internal_r+0x1b54>
    9a98:	42000204 	addi	r8,r8,8
    9a9c:	d8803317 	ldw	r2,204(sp)
    9aa0:	143fffc4 	addi	r16,r2,-1
    9aa4:	043ec50e 	bge	zero,r16,95bc <__alt_data_end+0xf00095bc>
    9aa8:	04400404 	movi	r17,16
    9aac:	d8801f17 	ldw	r2,124(sp)
    9ab0:	8c00880e 	bge	r17,r16,9cd4 <___vfprintf_internal_r+0x10ec>
    9ab4:	01420034 	movhi	r5,2048
    9ab8:	2940bc84 	addi	r5,r5,754
    9abc:	d9402b15 	stw	r5,172(sp)
    9ac0:	058001c4 	movi	r22,7
    9ac4:	dcc02c17 	ldw	r19,176(sp)
    9ac8:	00000306 	br	9ad8 <___vfprintf_internal_r+0xef0>
    9acc:	42000204 	addi	r8,r8,8
    9ad0:	843ffc04 	addi	r16,r16,-16
    9ad4:	8c00820e 	bge	r17,r16,9ce0 <___vfprintf_internal_r+0x10f8>
    9ad8:	18c00404 	addi	r3,r3,16
    9adc:	10800044 	addi	r2,r2,1
    9ae0:	45000015 	stw	r20,0(r8)
    9ae4:	44400115 	stw	r17,4(r8)
    9ae8:	d8c02015 	stw	r3,128(sp)
    9aec:	d8801f15 	stw	r2,124(sp)
    9af0:	b0bff60e 	bge	r22,r2,9acc <__alt_data_end+0xf0009acc>
    9af4:	d9801e04 	addi	r6,sp,120
    9af8:	b80b883a 	mov	r5,r23
    9afc:	9809883a 	mov	r4,r19
    9b00:	000ff740 	call	ff74 <__sprint_r>
    9b04:	103d3a1e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    9b08:	d8c02017 	ldw	r3,128(sp)
    9b0c:	d8801f17 	ldw	r2,124(sp)
    9b10:	da000404 	addi	r8,sp,16
    9b14:	003fee06 	br	9ad0 <__alt_data_end+0xf0009ad0>
    9b18:	d9403117 	ldw	r5,196(sp)
    9b1c:	d8802a17 	ldw	r2,168(sp)
    9b20:	28adc83a 	sub	r22,r5,r2
    9b24:	05be630e 	bge	zero,r22,94b4 <__alt_data_end+0xf00094b4>
    9b28:	07000404 	movi	fp,16
    9b2c:	d8801f17 	ldw	r2,124(sp)
    9b30:	e5838f0e 	bge	fp,r22,a970 <___vfprintf_internal_r+0x1d88>
    9b34:	01420034 	movhi	r5,2048
    9b38:	2940bc84 	addi	r5,r5,754
    9b3c:	dc403015 	stw	r17,192(sp)
    9b40:	d9402b15 	stw	r5,172(sp)
    9b44:	b023883a 	mov	r17,r22
    9b48:	04c001c4 	movi	r19,7
    9b4c:	a82d883a 	mov	r22,r21
    9b50:	902b883a 	mov	r21,r18
    9b54:	8025883a 	mov	r18,r16
    9b58:	dc002c17 	ldw	r16,176(sp)
    9b5c:	00000306 	br	9b6c <___vfprintf_internal_r+0xf84>
    9b60:	8c7ffc04 	addi	r17,r17,-16
    9b64:	42000204 	addi	r8,r8,8
    9b68:	e440110e 	bge	fp,r17,9bb0 <___vfprintf_internal_r+0xfc8>
    9b6c:	18c00404 	addi	r3,r3,16
    9b70:	10800044 	addi	r2,r2,1
    9b74:	45000015 	stw	r20,0(r8)
    9b78:	47000115 	stw	fp,4(r8)
    9b7c:	d8c02015 	stw	r3,128(sp)
    9b80:	d8801f15 	stw	r2,124(sp)
    9b84:	98bff60e 	bge	r19,r2,9b60 <__alt_data_end+0xf0009b60>
    9b88:	d9801e04 	addi	r6,sp,120
    9b8c:	b80b883a 	mov	r5,r23
    9b90:	8009883a 	mov	r4,r16
    9b94:	000ff740 	call	ff74 <__sprint_r>
    9b98:	103d151e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    9b9c:	8c7ffc04 	addi	r17,r17,-16
    9ba0:	d8c02017 	ldw	r3,128(sp)
    9ba4:	d8801f17 	ldw	r2,124(sp)
    9ba8:	da000404 	addi	r8,sp,16
    9bac:	e47fef16 	blt	fp,r17,9b6c <__alt_data_end+0xf0009b6c>
    9bb0:	9021883a 	mov	r16,r18
    9bb4:	a825883a 	mov	r18,r21
    9bb8:	b02b883a 	mov	r21,r22
    9bbc:	882d883a 	mov	r22,r17
    9bc0:	dc403017 	ldw	r17,192(sp)
    9bc4:	d9002b17 	ldw	r4,172(sp)
    9bc8:	1d87883a 	add	r3,r3,r22
    9bcc:	10800044 	addi	r2,r2,1
    9bd0:	41000015 	stw	r4,0(r8)
    9bd4:	45800115 	stw	r22,4(r8)
    9bd8:	d8c02015 	stw	r3,128(sp)
    9bdc:	d8801f15 	stw	r2,124(sp)
    9be0:	010001c4 	movi	r4,7
    9be4:	20818e16 	blt	r4,r2,a220 <___vfprintf_internal_r+0x1638>
    9be8:	42000204 	addi	r8,r8,8
    9bec:	003e3106 	br	94b4 <__alt_data_end+0xf00094b4>
    9bf0:	d9403317 	ldw	r5,204(sp)
    9bf4:	00800044 	movi	r2,1
    9bf8:	18c00044 	addi	r3,r3,1
    9bfc:	1141530e 	bge	r2,r5,a14c <___vfprintf_internal_r+0x1564>
    9c00:	dc401f17 	ldw	r17,124(sp)
    9c04:	00800044 	movi	r2,1
    9c08:	40800115 	stw	r2,4(r8)
    9c0c:	8c400044 	addi	r17,r17,1
    9c10:	44000015 	stw	r16,0(r8)
    9c14:	d8c02015 	stw	r3,128(sp)
    9c18:	dc401f15 	stw	r17,124(sp)
    9c1c:	008001c4 	movi	r2,7
    9c20:	14416b16 	blt	r2,r17,a1d0 <___vfprintf_internal_r+0x15e8>
    9c24:	42000204 	addi	r8,r8,8
    9c28:	d8803717 	ldw	r2,220(sp)
    9c2c:	d9003417 	ldw	r4,208(sp)
    9c30:	8c400044 	addi	r17,r17,1
    9c34:	10c7883a 	add	r3,r2,r3
    9c38:	40800115 	stw	r2,4(r8)
    9c3c:	41000015 	stw	r4,0(r8)
    9c40:	d8c02015 	stw	r3,128(sp)
    9c44:	dc401f15 	stw	r17,124(sp)
    9c48:	008001c4 	movi	r2,7
    9c4c:	14416916 	blt	r2,r17,a1f4 <___vfprintf_internal_r+0x160c>
    9c50:	45800204 	addi	r22,r8,8
    9c54:	d9003617 	ldw	r4,216(sp)
    9c58:	d9403817 	ldw	r5,224(sp)
    9c5c:	000d883a 	mov	r6,zero
    9c60:	000f883a 	mov	r7,zero
    9c64:	d8c03c15 	stw	r3,240(sp)
    9c68:	00128a40 	call	128a4 <__eqdf2>
    9c6c:	d8c03c17 	ldw	r3,240(sp)
    9c70:	1000bc26 	beq	r2,zero,9f64 <___vfprintf_internal_r+0x137c>
    9c74:	d9403317 	ldw	r5,204(sp)
    9c78:	84000044 	addi	r16,r16,1
    9c7c:	8c400044 	addi	r17,r17,1
    9c80:	28bfffc4 	addi	r2,r5,-1
    9c84:	1887883a 	add	r3,r3,r2
    9c88:	b0800115 	stw	r2,4(r22)
    9c8c:	b4000015 	stw	r16,0(r22)
    9c90:	d8c02015 	stw	r3,128(sp)
    9c94:	dc401f15 	stw	r17,124(sp)
    9c98:	008001c4 	movi	r2,7
    9c9c:	14414316 	blt	r2,r17,a1ac <___vfprintf_internal_r+0x15c4>
    9ca0:	b5800204 	addi	r22,r22,8
    9ca4:	d9003a17 	ldw	r4,232(sp)
    9ca8:	df0022c4 	addi	fp,sp,139
    9cac:	8c400044 	addi	r17,r17,1
    9cb0:	20c7883a 	add	r3,r4,r3
    9cb4:	b7000015 	stw	fp,0(r22)
    9cb8:	b1000115 	stw	r4,4(r22)
    9cbc:	d8c02015 	stw	r3,128(sp)
    9cc0:	dc401f15 	stw	r17,124(sp)
    9cc4:	008001c4 	movi	r2,7
    9cc8:	14400e16 	blt	r2,r17,9d04 <___vfprintf_internal_r+0x111c>
    9ccc:	b2000204 	addi	r8,r22,8
    9cd0:	003e3a06 	br	95bc <__alt_data_end+0xf00095bc>
    9cd4:	01020034 	movhi	r4,2048
    9cd8:	2100bc84 	addi	r4,r4,754
    9cdc:	d9002b15 	stw	r4,172(sp)
    9ce0:	d9002b17 	ldw	r4,172(sp)
    9ce4:	1c07883a 	add	r3,r3,r16
    9ce8:	44000115 	stw	r16,4(r8)
    9cec:	41000015 	stw	r4,0(r8)
    9cf0:	10800044 	addi	r2,r2,1
    9cf4:	d8c02015 	stw	r3,128(sp)
    9cf8:	d8801f15 	stw	r2,124(sp)
    9cfc:	010001c4 	movi	r4,7
    9d00:	20be2d0e 	bge	r4,r2,95b8 <__alt_data_end+0xf00095b8>
    9d04:	d9002c17 	ldw	r4,176(sp)
    9d08:	d9801e04 	addi	r6,sp,120
    9d0c:	b80b883a 	mov	r5,r23
    9d10:	000ff740 	call	ff74 <__sprint_r>
    9d14:	103cb61e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    9d18:	d8c02017 	ldw	r3,128(sp)
    9d1c:	da000404 	addi	r8,sp,16
    9d20:	003e2606 	br	95bc <__alt_data_end+0xf00095bc>
    9d24:	d9002c17 	ldw	r4,176(sp)
    9d28:	d9801e04 	addi	r6,sp,120
    9d2c:	b80b883a 	mov	r5,r23
    9d30:	000ff740 	call	ff74 <__sprint_r>
    9d34:	103e5d26 	beq	r2,zero,96ac <__alt_data_end+0xf00096ac>
    9d38:	003cad06 	br	8ff0 <__alt_data_end+0xf0008ff0>
    9d3c:	d9002c17 	ldw	r4,176(sp)
    9d40:	d9801e04 	addi	r6,sp,120
    9d44:	b80b883a 	mov	r5,r23
    9d48:	000ff740 	call	ff74 <__sprint_r>
    9d4c:	103ca81e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    9d50:	d8c02017 	ldw	r3,128(sp)
    9d54:	da000404 	addi	r8,sp,16
    9d58:	003e0b06 	br	9588 <__alt_data_end+0xf0009588>
    9d5c:	d9002c17 	ldw	r4,176(sp)
    9d60:	d9801e04 	addi	r6,sp,120
    9d64:	b80b883a 	mov	r5,r23
    9d68:	000ff740 	call	ff74 <__sprint_r>
    9d6c:	103ca01e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    9d70:	d8c02017 	ldw	r3,128(sp)
    9d74:	da000404 	addi	r8,sp,16
    9d78:	003dbd06 	br	9470 <__alt_data_end+0xf0009470>
    9d7c:	d9002c17 	ldw	r4,176(sp)
    9d80:	d9801e04 	addi	r6,sp,120
    9d84:	b80b883a 	mov	r5,r23
    9d88:	000ff740 	call	ff74 <__sprint_r>
    9d8c:	103c981e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    9d90:	d8c02017 	ldw	r3,128(sp)
    9d94:	da000404 	addi	r8,sp,16
    9d98:	003dc306 	br	94a8 <__alt_data_end+0xf00094a8>
    9d9c:	d8802917 	ldw	r2,164(sp)
    9da0:	d8002785 	stb	zero,158(sp)
    9da4:	103f0616 	blt	r2,zero,99c0 <__alt_data_end+0xf00099c0>
    9da8:	00ffdfc4 	movi	r3,-129
    9dac:	9d84b03a 	or	r2,r19,r22
    9db0:	90e4703a 	and	r18,r18,r3
    9db4:	103c6b26 	beq	r2,zero,8f64 <__alt_data_end+0xf0008f64>
    9db8:	0039883a 	mov	fp,zero
    9dbc:	003e7406 	br	9790 <__alt_data_end+0xf0009790>
    9dc0:	9080040c 	andi	r2,r18,16
    9dc4:	1001b326 	beq	r2,zero,a494 <___vfprintf_internal_r+0x18ac>
    9dc8:	d9002d17 	ldw	r4,180(sp)
    9dcc:	d9402917 	ldw	r5,164(sp)
    9dd0:	d8002785 	stb	zero,158(sp)
    9dd4:	20800104 	addi	r2,r4,4
    9dd8:	24c00017 	ldw	r19,0(r4)
    9ddc:	002d883a 	mov	r22,zero
    9de0:	2801b516 	blt	r5,zero,a4b8 <___vfprintf_internal_r+0x18d0>
    9de4:	00ffdfc4 	movi	r3,-129
    9de8:	d8802d15 	stw	r2,180(sp)
    9dec:	90e4703a 	and	r18,r18,r3
    9df0:	983d2726 	beq	r19,zero,9290 <__alt_data_end+0xf0009290>
    9df4:	0039883a 	mov	fp,zero
    9df8:	003d2a06 	br	92a4 <__alt_data_end+0xf00092a4>
    9dfc:	dc402617 	ldw	r17,152(sp)
    9e00:	0441d30e 	bge	zero,r17,a550 <___vfprintf_internal_r+0x1968>
    9e04:	dc403217 	ldw	r17,200(sp)
    9e08:	d8803317 	ldw	r2,204(sp)
    9e0c:	1440010e 	bge	r2,r17,9e14 <___vfprintf_internal_r+0x122c>
    9e10:	1023883a 	mov	r17,r2
    9e14:	04400a0e 	bge	zero,r17,9e40 <___vfprintf_internal_r+0x1258>
    9e18:	d8801f17 	ldw	r2,124(sp)
    9e1c:	1c47883a 	add	r3,r3,r17
    9e20:	44000015 	stw	r16,0(r8)
    9e24:	10800044 	addi	r2,r2,1
    9e28:	44400115 	stw	r17,4(r8)
    9e2c:	d8c02015 	stw	r3,128(sp)
    9e30:	d8801f15 	stw	r2,124(sp)
    9e34:	010001c4 	movi	r4,7
    9e38:	20826516 	blt	r4,r2,a7d0 <___vfprintf_internal_r+0x1be8>
    9e3c:	42000204 	addi	r8,r8,8
    9e40:	88026116 	blt	r17,zero,a7c8 <___vfprintf_internal_r+0x1be0>
    9e44:	d9003217 	ldw	r4,200(sp)
    9e48:	2463c83a 	sub	r17,r4,r17
    9e4c:	04407b0e 	bge	zero,r17,a03c <___vfprintf_internal_r+0x1454>
    9e50:	05800404 	movi	r22,16
    9e54:	d8801f17 	ldw	r2,124(sp)
    9e58:	b4419d0e 	bge	r22,r17,a4d0 <___vfprintf_internal_r+0x18e8>
    9e5c:	01020034 	movhi	r4,2048
    9e60:	2100bc84 	addi	r4,r4,754
    9e64:	d9002b15 	stw	r4,172(sp)
    9e68:	070001c4 	movi	fp,7
    9e6c:	dcc02c17 	ldw	r19,176(sp)
    9e70:	00000306 	br	9e80 <___vfprintf_internal_r+0x1298>
    9e74:	42000204 	addi	r8,r8,8
    9e78:	8c7ffc04 	addi	r17,r17,-16
    9e7c:	b441970e 	bge	r22,r17,a4dc <___vfprintf_internal_r+0x18f4>
    9e80:	18c00404 	addi	r3,r3,16
    9e84:	10800044 	addi	r2,r2,1
    9e88:	45000015 	stw	r20,0(r8)
    9e8c:	45800115 	stw	r22,4(r8)
    9e90:	d8c02015 	stw	r3,128(sp)
    9e94:	d8801f15 	stw	r2,124(sp)
    9e98:	e0bff60e 	bge	fp,r2,9e74 <__alt_data_end+0xf0009e74>
    9e9c:	d9801e04 	addi	r6,sp,120
    9ea0:	b80b883a 	mov	r5,r23
    9ea4:	9809883a 	mov	r4,r19
    9ea8:	000ff740 	call	ff74 <__sprint_r>
    9eac:	103c501e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    9eb0:	d8c02017 	ldw	r3,128(sp)
    9eb4:	d8801f17 	ldw	r2,124(sp)
    9eb8:	da000404 	addi	r8,sp,16
    9ebc:	003fee06 	br	9e78 <__alt_data_end+0xf0009e78>
    9ec0:	d9002c17 	ldw	r4,176(sp)
    9ec4:	d9801e04 	addi	r6,sp,120
    9ec8:	b80b883a 	mov	r5,r23
    9ecc:	000ff740 	call	ff74 <__sprint_r>
    9ed0:	103c471e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    9ed4:	d8c02017 	ldw	r3,128(sp)
    9ed8:	df002787 	ldb	fp,158(sp)
    9edc:	da000404 	addi	r8,sp,16
    9ee0:	003d5606 	br	943c <__alt_data_end+0xf000943c>
    9ee4:	9080040c 	andi	r2,r18,16
    9ee8:	10016126 	beq	r2,zero,a470 <___vfprintf_internal_r+0x1888>
    9eec:	d8802d17 	ldw	r2,180(sp)
    9ef0:	14c00017 	ldw	r19,0(r2)
    9ef4:	10800104 	addi	r2,r2,4
    9ef8:	d8802d15 	stw	r2,180(sp)
    9efc:	982dd7fa 	srai	r22,r19,31
    9f00:	b005883a 	mov	r2,r22
    9f04:	003c8206 	br	9110 <__alt_data_end+0xf0009110>
    9f08:	9080040c 	andi	r2,r18,16
    9f0c:	10003526 	beq	r2,zero,9fe4 <___vfprintf_internal_r+0x13fc>
    9f10:	d9402d17 	ldw	r5,180(sp)
    9f14:	d8c02917 	ldw	r3,164(sp)
    9f18:	d8002785 	stb	zero,158(sp)
    9f1c:	28800104 	addi	r2,r5,4
    9f20:	2cc00017 	ldw	r19,0(r5)
    9f24:	002d883a 	mov	r22,zero
    9f28:	18003716 	blt	r3,zero,a008 <___vfprintf_internal_r+0x1420>
    9f2c:	00ffdfc4 	movi	r3,-129
    9f30:	d8802d15 	stw	r2,180(sp)
    9f34:	90e4703a 	and	r18,r18,r3
    9f38:	0039883a 	mov	fp,zero
    9f3c:	983df326 	beq	r19,zero,970c <__alt_data_end+0xf000970c>
    9f40:	00800244 	movi	r2,9
    9f44:	14fc7b36 	bltu	r2,r19,9134 <__alt_data_end+0xf0009134>
    9f48:	d8c02817 	ldw	r3,160(sp)
    9f4c:	dc001dc4 	addi	r16,sp,119
    9f50:	9cc00c04 	addi	r19,r19,48
    9f54:	1c07c83a 	sub	r3,r3,r16
    9f58:	dcc01dc5 	stb	r19,119(sp)
    9f5c:	d8c02e15 	stw	r3,184(sp)
    9f60:	003ce806 	br	9304 <__alt_data_end+0xf0009304>
    9f64:	d8803317 	ldw	r2,204(sp)
    9f68:	143fffc4 	addi	r16,r2,-1
    9f6c:	043f4d0e 	bge	zero,r16,9ca4 <__alt_data_end+0xf0009ca4>
    9f70:	07000404 	movi	fp,16
    9f74:	e400810e 	bge	fp,r16,a17c <___vfprintf_internal_r+0x1594>
    9f78:	01420034 	movhi	r5,2048
    9f7c:	2940bc84 	addi	r5,r5,754
    9f80:	d9402b15 	stw	r5,172(sp)
    9f84:	01c001c4 	movi	r7,7
    9f88:	dcc02c17 	ldw	r19,176(sp)
    9f8c:	00000306 	br	9f9c <___vfprintf_internal_r+0x13b4>
    9f90:	b5800204 	addi	r22,r22,8
    9f94:	843ffc04 	addi	r16,r16,-16
    9f98:	e4007b0e 	bge	fp,r16,a188 <___vfprintf_internal_r+0x15a0>
    9f9c:	18c00404 	addi	r3,r3,16
    9fa0:	8c400044 	addi	r17,r17,1
    9fa4:	b5000015 	stw	r20,0(r22)
    9fa8:	b7000115 	stw	fp,4(r22)
    9fac:	d8c02015 	stw	r3,128(sp)
    9fb0:	dc401f15 	stw	r17,124(sp)
    9fb4:	3c7ff60e 	bge	r7,r17,9f90 <__alt_data_end+0xf0009f90>
    9fb8:	d9801e04 	addi	r6,sp,120
    9fbc:	b80b883a 	mov	r5,r23
    9fc0:	9809883a 	mov	r4,r19
    9fc4:	d9c03c15 	stw	r7,240(sp)
    9fc8:	000ff740 	call	ff74 <__sprint_r>
    9fcc:	d9c03c17 	ldw	r7,240(sp)
    9fd0:	103c071e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    9fd4:	d8c02017 	ldw	r3,128(sp)
    9fd8:	dc401f17 	ldw	r17,124(sp)
    9fdc:	dd800404 	addi	r22,sp,16
    9fe0:	003fec06 	br	9f94 <__alt_data_end+0xf0009f94>
    9fe4:	9080100c 	andi	r2,r18,64
    9fe8:	d8002785 	stb	zero,158(sp)
    9fec:	10010e26 	beq	r2,zero,a428 <___vfprintf_internal_r+0x1840>
    9ff0:	d9002d17 	ldw	r4,180(sp)
    9ff4:	d9402917 	ldw	r5,164(sp)
    9ff8:	002d883a 	mov	r22,zero
    9ffc:	20800104 	addi	r2,r4,4
    a000:	24c0000b 	ldhu	r19,0(r4)
    a004:	283fc90e 	bge	r5,zero,9f2c <__alt_data_end+0xf0009f2c>
    a008:	d8802d15 	stw	r2,180(sp)
    a00c:	0039883a 	mov	fp,zero
    a010:	9d84b03a 	or	r2,r19,r22
    a014:	103c461e 	bne	r2,zero,9130 <__alt_data_end+0xf0009130>
    a018:	00800044 	movi	r2,1
    a01c:	003e6c06 	br	99d0 <__alt_data_end+0xf00099d0>
    a020:	d9002c17 	ldw	r4,176(sp)
    a024:	d9801e04 	addi	r6,sp,120
    a028:	b80b883a 	mov	r5,r23
    a02c:	000ff740 	call	ff74 <__sprint_r>
    a030:	103bef1e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    a034:	d8c02017 	ldw	r3,128(sp)
    a038:	da000404 	addi	r8,sp,16
    a03c:	d9003217 	ldw	r4,200(sp)
    a040:	d8802617 	ldw	r2,152(sp)
    a044:	d9403317 	ldw	r5,204(sp)
    a048:	8123883a 	add	r17,r16,r4
    a04c:	11400216 	blt	r2,r5,a058 <___vfprintf_internal_r+0x1470>
    a050:	9100004c 	andi	r4,r18,1
    a054:	20000d26 	beq	r4,zero,a08c <___vfprintf_internal_r+0x14a4>
    a058:	d9003717 	ldw	r4,220(sp)
    a05c:	d9403417 	ldw	r5,208(sp)
    a060:	1907883a 	add	r3,r3,r4
    a064:	d9001f17 	ldw	r4,124(sp)
    a068:	41400015 	stw	r5,0(r8)
    a06c:	d9403717 	ldw	r5,220(sp)
    a070:	21000044 	addi	r4,r4,1
    a074:	d8c02015 	stw	r3,128(sp)
    a078:	41400115 	stw	r5,4(r8)
    a07c:	d9001f15 	stw	r4,124(sp)
    a080:	014001c4 	movi	r5,7
    a084:	2901e816 	blt	r5,r4,a828 <___vfprintf_internal_r+0x1c40>
    a088:	42000204 	addi	r8,r8,8
    a08c:	d9003317 	ldw	r4,204(sp)
    a090:	8121883a 	add	r16,r16,r4
    a094:	2085c83a 	sub	r2,r4,r2
    a098:	8461c83a 	sub	r16,r16,r17
    a09c:	1400010e 	bge	r2,r16,a0a4 <___vfprintf_internal_r+0x14bc>
    a0a0:	1021883a 	mov	r16,r2
    a0a4:	04000a0e 	bge	zero,r16,a0d0 <___vfprintf_internal_r+0x14e8>
    a0a8:	d9001f17 	ldw	r4,124(sp)
    a0ac:	1c07883a 	add	r3,r3,r16
    a0b0:	44400015 	stw	r17,0(r8)
    a0b4:	21000044 	addi	r4,r4,1
    a0b8:	44000115 	stw	r16,4(r8)
    a0bc:	d8c02015 	stw	r3,128(sp)
    a0c0:	d9001f15 	stw	r4,124(sp)
    a0c4:	014001c4 	movi	r5,7
    a0c8:	2901fb16 	blt	r5,r4,a8b8 <___vfprintf_internal_r+0x1cd0>
    a0cc:	42000204 	addi	r8,r8,8
    a0d0:	8001f716 	blt	r16,zero,a8b0 <___vfprintf_internal_r+0x1cc8>
    a0d4:	1421c83a 	sub	r16,r2,r16
    a0d8:	043d380e 	bge	zero,r16,95bc <__alt_data_end+0xf00095bc>
    a0dc:	04400404 	movi	r17,16
    a0e0:	d8801f17 	ldw	r2,124(sp)
    a0e4:	8c3efb0e 	bge	r17,r16,9cd4 <__alt_data_end+0xf0009cd4>
    a0e8:	01420034 	movhi	r5,2048
    a0ec:	2940bc84 	addi	r5,r5,754
    a0f0:	d9402b15 	stw	r5,172(sp)
    a0f4:	058001c4 	movi	r22,7
    a0f8:	dcc02c17 	ldw	r19,176(sp)
    a0fc:	00000306 	br	a10c <___vfprintf_internal_r+0x1524>
    a100:	42000204 	addi	r8,r8,8
    a104:	843ffc04 	addi	r16,r16,-16
    a108:	8c3ef50e 	bge	r17,r16,9ce0 <__alt_data_end+0xf0009ce0>
    a10c:	18c00404 	addi	r3,r3,16
    a110:	10800044 	addi	r2,r2,1
    a114:	45000015 	stw	r20,0(r8)
    a118:	44400115 	stw	r17,4(r8)
    a11c:	d8c02015 	stw	r3,128(sp)
    a120:	d8801f15 	stw	r2,124(sp)
    a124:	b0bff60e 	bge	r22,r2,a100 <__alt_data_end+0xf000a100>
    a128:	d9801e04 	addi	r6,sp,120
    a12c:	b80b883a 	mov	r5,r23
    a130:	9809883a 	mov	r4,r19
    a134:	000ff740 	call	ff74 <__sprint_r>
    a138:	103bad1e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    a13c:	d8c02017 	ldw	r3,128(sp)
    a140:	d8801f17 	ldw	r2,124(sp)
    a144:	da000404 	addi	r8,sp,16
    a148:	003fee06 	br	a104 <__alt_data_end+0xf000a104>
    a14c:	9088703a 	and	r4,r18,r2
    a150:	203eab1e 	bne	r4,zero,9c00 <__alt_data_end+0xf0009c00>
    a154:	dc401f17 	ldw	r17,124(sp)
    a158:	40800115 	stw	r2,4(r8)
    a15c:	44000015 	stw	r16,0(r8)
    a160:	8c400044 	addi	r17,r17,1
    a164:	d8c02015 	stw	r3,128(sp)
    a168:	dc401f15 	stw	r17,124(sp)
    a16c:	008001c4 	movi	r2,7
    a170:	14400e16 	blt	r2,r17,a1ac <___vfprintf_internal_r+0x15c4>
    a174:	45800204 	addi	r22,r8,8
    a178:	003eca06 	br	9ca4 <__alt_data_end+0xf0009ca4>
    a17c:	01020034 	movhi	r4,2048
    a180:	2100bc84 	addi	r4,r4,754
    a184:	d9002b15 	stw	r4,172(sp)
    a188:	d8802b17 	ldw	r2,172(sp)
    a18c:	1c07883a 	add	r3,r3,r16
    a190:	8c400044 	addi	r17,r17,1
    a194:	b0800015 	stw	r2,0(r22)
    a198:	b4000115 	stw	r16,4(r22)
    a19c:	d8c02015 	stw	r3,128(sp)
    a1a0:	dc401f15 	stw	r17,124(sp)
    a1a4:	008001c4 	movi	r2,7
    a1a8:	147ebd0e 	bge	r2,r17,9ca0 <__alt_data_end+0xf0009ca0>
    a1ac:	d9002c17 	ldw	r4,176(sp)
    a1b0:	d9801e04 	addi	r6,sp,120
    a1b4:	b80b883a 	mov	r5,r23
    a1b8:	000ff740 	call	ff74 <__sprint_r>
    a1bc:	103b8c1e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    a1c0:	d8c02017 	ldw	r3,128(sp)
    a1c4:	dc401f17 	ldw	r17,124(sp)
    a1c8:	dd800404 	addi	r22,sp,16
    a1cc:	003eb506 	br	9ca4 <__alt_data_end+0xf0009ca4>
    a1d0:	d9002c17 	ldw	r4,176(sp)
    a1d4:	d9801e04 	addi	r6,sp,120
    a1d8:	b80b883a 	mov	r5,r23
    a1dc:	000ff740 	call	ff74 <__sprint_r>
    a1e0:	103b831e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    a1e4:	d8c02017 	ldw	r3,128(sp)
    a1e8:	dc401f17 	ldw	r17,124(sp)
    a1ec:	da000404 	addi	r8,sp,16
    a1f0:	003e8d06 	br	9c28 <__alt_data_end+0xf0009c28>
    a1f4:	d9002c17 	ldw	r4,176(sp)
    a1f8:	d9801e04 	addi	r6,sp,120
    a1fc:	b80b883a 	mov	r5,r23
    a200:	000ff740 	call	ff74 <__sprint_r>
    a204:	103b7a1e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    a208:	d8c02017 	ldw	r3,128(sp)
    a20c:	dc401f17 	ldw	r17,124(sp)
    a210:	dd800404 	addi	r22,sp,16
    a214:	003e8f06 	br	9c54 <__alt_data_end+0xf0009c54>
    a218:	0027883a 	mov	r19,zero
    a21c:	003f4a06 	br	9f48 <__alt_data_end+0xf0009f48>
    a220:	d9002c17 	ldw	r4,176(sp)
    a224:	d9801e04 	addi	r6,sp,120
    a228:	b80b883a 	mov	r5,r23
    a22c:	000ff740 	call	ff74 <__sprint_r>
    a230:	103b6f1e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    a234:	d8c02017 	ldw	r3,128(sp)
    a238:	da000404 	addi	r8,sp,16
    a23c:	003c9d06 	br	94b4 <__alt_data_end+0xf00094b4>
    a240:	04e7c83a 	sub	r19,zero,r19
    a244:	9804c03a 	cmpne	r2,r19,zero
    a248:	05adc83a 	sub	r22,zero,r22
    a24c:	b0adc83a 	sub	r22,r22,r2
    a250:	d8802917 	ldw	r2,164(sp)
    a254:	07000b44 	movi	fp,45
    a258:	df002785 	stb	fp,158(sp)
    a25c:	10017b16 	blt	r2,zero,a84c <___vfprintf_internal_r+0x1c64>
    a260:	00bfdfc4 	movi	r2,-129
    a264:	90a4703a 	and	r18,r18,r2
    a268:	003bb106 	br	9130 <__alt_data_end+0xf0009130>
    a26c:	d9003617 	ldw	r4,216(sp)
    a270:	d9403817 	ldw	r5,224(sp)
    a274:	da003d15 	stw	r8,244(sp)
    a278:	000fb980 	call	fb98 <__fpclassifyd>
    a27c:	da003d17 	ldw	r8,244(sp)
    a280:	1000f026 	beq	r2,zero,a644 <___vfprintf_internal_r+0x1a5c>
    a284:	d9002917 	ldw	r4,164(sp)
    a288:	05bff7c4 	movi	r22,-33
    a28c:	00bfffc4 	movi	r2,-1
    a290:	8dac703a 	and	r22,r17,r22
    a294:	20820026 	beq	r4,r2,aa98 <___vfprintf_internal_r+0x1eb0>
    a298:	008011c4 	movi	r2,71
    a29c:	b081f726 	beq	r22,r2,aa7c <___vfprintf_internal_r+0x1e94>
    a2a0:	d9003817 	ldw	r4,224(sp)
    a2a4:	90c04014 	ori	r3,r18,256
    a2a8:	d8c02b15 	stw	r3,172(sp)
    a2ac:	20021516 	blt	r4,zero,ab04 <___vfprintf_internal_r+0x1f1c>
    a2b0:	dcc03817 	ldw	r19,224(sp)
    a2b4:	d8002a05 	stb	zero,168(sp)
    a2b8:	00801984 	movi	r2,102
    a2bc:	8881f926 	beq	r17,r2,aaa4 <___vfprintf_internal_r+0x1ebc>
    a2c0:	00801184 	movi	r2,70
    a2c4:	88821c26 	beq	r17,r2,ab38 <___vfprintf_internal_r+0x1f50>
    a2c8:	00801144 	movi	r2,69
    a2cc:	b081ef26 	beq	r22,r2,aa8c <___vfprintf_internal_r+0x1ea4>
    a2d0:	d8c02917 	ldw	r3,164(sp)
    a2d4:	d8802104 	addi	r2,sp,132
    a2d8:	d8800315 	stw	r2,12(sp)
    a2dc:	d9403617 	ldw	r5,216(sp)
    a2e0:	d8802504 	addi	r2,sp,148
    a2e4:	d9002c17 	ldw	r4,176(sp)
    a2e8:	d8800215 	stw	r2,8(sp)
    a2ec:	d8802604 	addi	r2,sp,152
    a2f0:	d8c00015 	stw	r3,0(sp)
    a2f4:	d8800115 	stw	r2,4(sp)
    a2f8:	01c00084 	movi	r7,2
    a2fc:	980d883a 	mov	r6,r19
    a300:	d8c03c15 	stw	r3,240(sp)
    a304:	da003d15 	stw	r8,244(sp)
    a308:	000b20c0 	call	b20c <_dtoa_r>
    a30c:	1021883a 	mov	r16,r2
    a310:	008019c4 	movi	r2,103
    a314:	d8c03c17 	ldw	r3,240(sp)
    a318:	da003d17 	ldw	r8,244(sp)
    a31c:	88817126 	beq	r17,r2,a8e4 <___vfprintf_internal_r+0x1cfc>
    a320:	008011c4 	movi	r2,71
    a324:	88829226 	beq	r17,r2,ad70 <___vfprintf_internal_r+0x2188>
    a328:	80f9883a 	add	fp,r16,r3
    a32c:	d9003617 	ldw	r4,216(sp)
    a330:	000d883a 	mov	r6,zero
    a334:	000f883a 	mov	r7,zero
    a338:	980b883a 	mov	r5,r19
    a33c:	da003d15 	stw	r8,244(sp)
    a340:	00128a40 	call	128a4 <__eqdf2>
    a344:	da003d17 	ldw	r8,244(sp)
    a348:	10018d26 	beq	r2,zero,a980 <___vfprintf_internal_r+0x1d98>
    a34c:	d8802117 	ldw	r2,132(sp)
    a350:	1700062e 	bgeu	r2,fp,a36c <___vfprintf_internal_r+0x1784>
    a354:	01000c04 	movi	r4,48
    a358:	10c00044 	addi	r3,r2,1
    a35c:	d8c02115 	stw	r3,132(sp)
    a360:	11000005 	stb	r4,0(r2)
    a364:	d8802117 	ldw	r2,132(sp)
    a368:	173ffb36 	bltu	r2,fp,a358 <__alt_data_end+0xf000a358>
    a36c:	1405c83a 	sub	r2,r2,r16
    a370:	d8803315 	stw	r2,204(sp)
    a374:	008011c4 	movi	r2,71
    a378:	b0817626 	beq	r22,r2,a954 <___vfprintf_internal_r+0x1d6c>
    a37c:	00801944 	movi	r2,101
    a380:	1442810e 	bge	r2,r17,ad88 <___vfprintf_internal_r+0x21a0>
    a384:	d8c02617 	ldw	r3,152(sp)
    a388:	00801984 	movi	r2,102
    a38c:	d8c03215 	stw	r3,200(sp)
    a390:	8881fe26 	beq	r17,r2,ab8c <___vfprintf_internal_r+0x1fa4>
    a394:	d8c03217 	ldw	r3,200(sp)
    a398:	d9003317 	ldw	r4,204(sp)
    a39c:	1901dd16 	blt	r3,r4,ab14 <___vfprintf_internal_r+0x1f2c>
    a3a0:	9480004c 	andi	r18,r18,1
    a3a4:	90022b1e 	bne	r18,zero,ac54 <___vfprintf_internal_r+0x206c>
    a3a8:	1805883a 	mov	r2,r3
    a3ac:	18028016 	blt	r3,zero,adb0 <___vfprintf_internal_r+0x21c8>
    a3b0:	d8c03217 	ldw	r3,200(sp)
    a3b4:	044019c4 	movi	r17,103
    a3b8:	d8c02e15 	stw	r3,184(sp)
    a3bc:	df002a07 	ldb	fp,168(sp)
    a3c0:	e001531e 	bne	fp,zero,a910 <___vfprintf_internal_r+0x1d28>
    a3c4:	df002783 	ldbu	fp,158(sp)
    a3c8:	d8802a15 	stw	r2,168(sp)
    a3cc:	dc802b17 	ldw	r18,172(sp)
    a3d0:	d8002915 	stw	zero,164(sp)
    a3d4:	003bd106 	br	931c <__alt_data_end+0xf000931c>
    a3d8:	d8802d17 	ldw	r2,180(sp)
    a3dc:	d8c02d17 	ldw	r3,180(sp)
    a3e0:	d9002d17 	ldw	r4,180(sp)
    a3e4:	10800017 	ldw	r2,0(r2)
    a3e8:	18c00117 	ldw	r3,4(r3)
    a3ec:	21000204 	addi	r4,r4,8
    a3f0:	d8803615 	stw	r2,216(sp)
    a3f4:	d8c03815 	stw	r3,224(sp)
    a3f8:	d9002d15 	stw	r4,180(sp)
    a3fc:	003b7506 	br	91d4 <__alt_data_end+0xf00091d4>
    a400:	ac400007 	ldb	r17,0(r21)
    a404:	003a5906 	br	8d6c <__alt_data_end+0xf0008d6c>
    a408:	9080100c 	andi	r2,r18,64
    a40c:	1000a826 	beq	r2,zero,a6b0 <___vfprintf_internal_r+0x1ac8>
    a410:	d9002d17 	ldw	r4,180(sp)
    a414:	002d883a 	mov	r22,zero
    a418:	24c0000b 	ldhu	r19,0(r4)
    a41c:	21000104 	addi	r4,r4,4
    a420:	d9002d15 	stw	r4,180(sp)
    a424:	003ccb06 	br	9754 <__alt_data_end+0xf0009754>
    a428:	d8c02d17 	ldw	r3,180(sp)
    a42c:	d9002917 	ldw	r4,164(sp)
    a430:	002d883a 	mov	r22,zero
    a434:	18800104 	addi	r2,r3,4
    a438:	1cc00017 	ldw	r19,0(r3)
    a43c:	203ebb0e 	bge	r4,zero,9f2c <__alt_data_end+0xf0009f2c>
    a440:	003ef106 	br	a008 <__alt_data_end+0xf000a008>
    a444:	9080040c 	andi	r2,r18,16
    a448:	1000921e 	bne	r2,zero,a694 <___vfprintf_internal_r+0x1aac>
    a44c:	9480100c 	andi	r18,r18,64
    a450:	90013926 	beq	r18,zero,a938 <___vfprintf_internal_r+0x1d50>
    a454:	d9002d17 	ldw	r4,180(sp)
    a458:	d9402f17 	ldw	r5,188(sp)
    a45c:	20800017 	ldw	r2,0(r4)
    a460:	21000104 	addi	r4,r4,4
    a464:	d9002d15 	stw	r4,180(sp)
    a468:	1140000d 	sth	r5,0(r2)
    a46c:	003a1606 	br	8cc8 <__alt_data_end+0xf0008cc8>
    a470:	9080100c 	andi	r2,r18,64
    a474:	10008026 	beq	r2,zero,a678 <___vfprintf_internal_r+0x1a90>
    a478:	d8c02d17 	ldw	r3,180(sp)
    a47c:	1cc0000f 	ldh	r19,0(r3)
    a480:	18c00104 	addi	r3,r3,4
    a484:	d8c02d15 	stw	r3,180(sp)
    a488:	982dd7fa 	srai	r22,r19,31
    a48c:	b005883a 	mov	r2,r22
    a490:	003b1f06 	br	9110 <__alt_data_end+0xf0009110>
    a494:	9080100c 	andi	r2,r18,64
    a498:	d8002785 	stb	zero,158(sp)
    a49c:	10008a1e 	bne	r2,zero,a6c8 <___vfprintf_internal_r+0x1ae0>
    a4a0:	d9402d17 	ldw	r5,180(sp)
    a4a4:	d8c02917 	ldw	r3,164(sp)
    a4a8:	002d883a 	mov	r22,zero
    a4ac:	28800104 	addi	r2,r5,4
    a4b0:	2cc00017 	ldw	r19,0(r5)
    a4b4:	183e4b0e 	bge	r3,zero,9de4 <__alt_data_end+0xf0009de4>
    a4b8:	9d86b03a 	or	r3,r19,r22
    a4bc:	d8802d15 	stw	r2,180(sp)
    a4c0:	183e4c1e 	bne	r3,zero,9df4 <__alt_data_end+0xf0009df4>
    a4c4:	0039883a 	mov	fp,zero
    a4c8:	0005883a 	mov	r2,zero
    a4cc:	003d4006 	br	99d0 <__alt_data_end+0xf00099d0>
    a4d0:	01420034 	movhi	r5,2048
    a4d4:	2940bc84 	addi	r5,r5,754
    a4d8:	d9402b15 	stw	r5,172(sp)
    a4dc:	d9402b17 	ldw	r5,172(sp)
    a4e0:	1c47883a 	add	r3,r3,r17
    a4e4:	10800044 	addi	r2,r2,1
    a4e8:	41400015 	stw	r5,0(r8)
    a4ec:	44400115 	stw	r17,4(r8)
    a4f0:	d8c02015 	stw	r3,128(sp)
    a4f4:	d8801f15 	stw	r2,124(sp)
    a4f8:	010001c4 	movi	r4,7
    a4fc:	20bec816 	blt	r4,r2,a020 <__alt_data_end+0xf000a020>
    a500:	42000204 	addi	r8,r8,8
    a504:	003ecd06 	br	a03c <__alt_data_end+0xf000a03c>
    a508:	d9002917 	ldw	r4,164(sp)
    a50c:	d8002785 	stb	zero,158(sp)
    a510:	203d2d16 	blt	r4,zero,99c8 <__alt_data_end+0xf00099c8>
    a514:	00bfdfc4 	movi	r2,-129
    a518:	90a4703a 	and	r18,r18,r2
    a51c:	003a9106 	br	8f64 <__alt_data_end+0xf0008f64>
    a520:	01020034 	movhi	r4,2048
    a524:	2100bc84 	addi	r4,r4,754
    a528:	d9002b15 	stw	r4,172(sp)
    a52c:	003c0c06 	br	9560 <__alt_data_end+0xf0009560>
    a530:	d9002c17 	ldw	r4,176(sp)
    a534:	d9801e04 	addi	r6,sp,120
    a538:	b80b883a 	mov	r5,r23
    a53c:	000ff740 	call	ff74 <__sprint_r>
    a540:	103aab1e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    a544:	d8c02017 	ldw	r3,128(sp)
    a548:	da000404 	addi	r8,sp,16
    a54c:	003d4106 	br	9a54 <__alt_data_end+0xf0009a54>
    a550:	d8801f17 	ldw	r2,124(sp)
    a554:	01420034 	movhi	r5,2048
    a558:	01000044 	movi	r4,1
    a55c:	18c00044 	addi	r3,r3,1
    a560:	10800044 	addi	r2,r2,1
    a564:	2940bc04 	addi	r5,r5,752
    a568:	41000115 	stw	r4,4(r8)
    a56c:	41400015 	stw	r5,0(r8)
    a570:	d8c02015 	stw	r3,128(sp)
    a574:	d8801f15 	stw	r2,124(sp)
    a578:	010001c4 	movi	r4,7
    a57c:	20805c16 	blt	r4,r2,a6f0 <___vfprintf_internal_r+0x1b08>
    a580:	42000204 	addi	r8,r8,8
    a584:	8800041e 	bne	r17,zero,a598 <___vfprintf_internal_r+0x19b0>
    a588:	d8803317 	ldw	r2,204(sp)
    a58c:	1000021e 	bne	r2,zero,a598 <___vfprintf_internal_r+0x19b0>
    a590:	9080004c 	andi	r2,r18,1
    a594:	103c0926 	beq	r2,zero,95bc <__alt_data_end+0xf00095bc>
    a598:	d9003717 	ldw	r4,220(sp)
    a59c:	d8801f17 	ldw	r2,124(sp)
    a5a0:	d9403417 	ldw	r5,208(sp)
    a5a4:	20c7883a 	add	r3,r4,r3
    a5a8:	10800044 	addi	r2,r2,1
    a5ac:	41000115 	stw	r4,4(r8)
    a5b0:	41400015 	stw	r5,0(r8)
    a5b4:	d8c02015 	stw	r3,128(sp)
    a5b8:	d8801f15 	stw	r2,124(sp)
    a5bc:	010001c4 	movi	r4,7
    a5c0:	20812116 	blt	r4,r2,aa48 <___vfprintf_internal_r+0x1e60>
    a5c4:	42000204 	addi	r8,r8,8
    a5c8:	0463c83a 	sub	r17,zero,r17
    a5cc:	0440730e 	bge	zero,r17,a79c <___vfprintf_internal_r+0x1bb4>
    a5d0:	05800404 	movi	r22,16
    a5d4:	b440860e 	bge	r22,r17,a7f0 <___vfprintf_internal_r+0x1c08>
    a5d8:	01420034 	movhi	r5,2048
    a5dc:	2940bc84 	addi	r5,r5,754
    a5e0:	d9402b15 	stw	r5,172(sp)
    a5e4:	070001c4 	movi	fp,7
    a5e8:	dcc02c17 	ldw	r19,176(sp)
    a5ec:	00000306 	br	a5fc <___vfprintf_internal_r+0x1a14>
    a5f0:	42000204 	addi	r8,r8,8
    a5f4:	8c7ffc04 	addi	r17,r17,-16
    a5f8:	b440800e 	bge	r22,r17,a7fc <___vfprintf_internal_r+0x1c14>
    a5fc:	18c00404 	addi	r3,r3,16
    a600:	10800044 	addi	r2,r2,1
    a604:	45000015 	stw	r20,0(r8)
    a608:	45800115 	stw	r22,4(r8)
    a60c:	d8c02015 	stw	r3,128(sp)
    a610:	d8801f15 	stw	r2,124(sp)
    a614:	e0bff60e 	bge	fp,r2,a5f0 <__alt_data_end+0xf000a5f0>
    a618:	d9801e04 	addi	r6,sp,120
    a61c:	b80b883a 	mov	r5,r23
    a620:	9809883a 	mov	r4,r19
    a624:	000ff740 	call	ff74 <__sprint_r>
    a628:	103a711e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    a62c:	d8c02017 	ldw	r3,128(sp)
    a630:	d8801f17 	ldw	r2,124(sp)
    a634:	da000404 	addi	r8,sp,16
    a638:	003fee06 	br	a5f4 <__alt_data_end+0xf000a5f4>
    a63c:	00bfffc4 	movi	r2,-1
    a640:	003a6f06 	br	9000 <__alt_data_end+0xf0009000>
    a644:	008011c4 	movi	r2,71
    a648:	1440b816 	blt	r2,r17,a92c <___vfprintf_internal_r+0x1d44>
    a64c:	04020034 	movhi	r16,2048
    a650:	8400ae04 	addi	r16,r16,696
    a654:	00c000c4 	movi	r3,3
    a658:	00bfdfc4 	movi	r2,-129
    a65c:	d8c02a15 	stw	r3,168(sp)
    a660:	90a4703a 	and	r18,r18,r2
    a664:	df002783 	ldbu	fp,158(sp)
    a668:	d8c02e15 	stw	r3,184(sp)
    a66c:	d8002915 	stw	zero,164(sp)
    a670:	d8003215 	stw	zero,200(sp)
    a674:	003b2906 	br	931c <__alt_data_end+0xf000931c>
    a678:	d9002d17 	ldw	r4,180(sp)
    a67c:	24c00017 	ldw	r19,0(r4)
    a680:	21000104 	addi	r4,r4,4
    a684:	d9002d15 	stw	r4,180(sp)
    a688:	982dd7fa 	srai	r22,r19,31
    a68c:	b005883a 	mov	r2,r22
    a690:	003a9f06 	br	9110 <__alt_data_end+0xf0009110>
    a694:	d9402d17 	ldw	r5,180(sp)
    a698:	d8c02f17 	ldw	r3,188(sp)
    a69c:	28800017 	ldw	r2,0(r5)
    a6a0:	29400104 	addi	r5,r5,4
    a6a4:	d9402d15 	stw	r5,180(sp)
    a6a8:	10c00015 	stw	r3,0(r2)
    a6ac:	00398606 	br	8cc8 <__alt_data_end+0xf0008cc8>
    a6b0:	d9402d17 	ldw	r5,180(sp)
    a6b4:	002d883a 	mov	r22,zero
    a6b8:	2cc00017 	ldw	r19,0(r5)
    a6bc:	29400104 	addi	r5,r5,4
    a6c0:	d9402d15 	stw	r5,180(sp)
    a6c4:	003c2306 	br	9754 <__alt_data_end+0xf0009754>
    a6c8:	d8c02d17 	ldw	r3,180(sp)
    a6cc:	d9002917 	ldw	r4,164(sp)
    a6d0:	002d883a 	mov	r22,zero
    a6d4:	18800104 	addi	r2,r3,4
    a6d8:	1cc0000b 	ldhu	r19,0(r3)
    a6dc:	203dc10e 	bge	r4,zero,9de4 <__alt_data_end+0xf0009de4>
    a6e0:	003f7506 	br	a4b8 <__alt_data_end+0xf000a4b8>
    a6e4:	04020034 	movhi	r16,2048
    a6e8:	8400ac04 	addi	r16,r16,688
    a6ec:	003acc06 	br	9220 <__alt_data_end+0xf0009220>
    a6f0:	d9002c17 	ldw	r4,176(sp)
    a6f4:	d9801e04 	addi	r6,sp,120
    a6f8:	b80b883a 	mov	r5,r23
    a6fc:	000ff740 	call	ff74 <__sprint_r>
    a700:	103a3b1e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    a704:	dc402617 	ldw	r17,152(sp)
    a708:	d8c02017 	ldw	r3,128(sp)
    a70c:	da000404 	addi	r8,sp,16
    a710:	003f9c06 	br	a584 <__alt_data_end+0xf000a584>
    a714:	ac400043 	ldbu	r17,1(r21)
    a718:	94800814 	ori	r18,r18,32
    a71c:	ad400044 	addi	r21,r21,1
    a720:	8c403fcc 	andi	r17,r17,255
    a724:	8c40201c 	xori	r17,r17,128
    a728:	8c7fe004 	addi	r17,r17,-128
    a72c:	00398f06 	br	8d6c <__alt_data_end+0xf0008d6c>
    a730:	d8c02d15 	stw	r3,180(sp)
    a734:	0039883a 	mov	fp,zero
    a738:	003e3506 	br	a010 <__alt_data_end+0xf000a010>
    a73c:	d9002c17 	ldw	r4,176(sp)
    a740:	d9801e04 	addi	r6,sp,120
    a744:	b80b883a 	mov	r5,r23
    a748:	000ff740 	call	ff74 <__sprint_r>
    a74c:	103a281e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    a750:	d8c02017 	ldw	r3,128(sp)
    a754:	da000404 	addi	r8,sp,16
    a758:	003cd006 	br	9a9c <__alt_data_end+0xf0009a9c>
    a75c:	8009883a 	mov	r4,r16
    a760:	da003d15 	stw	r8,244(sp)
    a764:	0008b500 	call	8b50 <strlen>
    a768:	d8802e15 	stw	r2,184(sp)
    a76c:	da003d17 	ldw	r8,244(sp)
    a770:	103c340e 	bge	r2,zero,9844 <__alt_data_end+0xf0009844>
    a774:	0005883a 	mov	r2,zero
    a778:	003c3206 	br	9844 <__alt_data_end+0xf0009844>
    a77c:	d9002c17 	ldw	r4,176(sp)
    a780:	d9801e04 	addi	r6,sp,120
    a784:	b80b883a 	mov	r5,r23
    a788:	000ff740 	call	ff74 <__sprint_r>
    a78c:	103a181e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    a790:	d8c02017 	ldw	r3,128(sp)
    a794:	d8801f17 	ldw	r2,124(sp)
    a798:	da000404 	addi	r8,sp,16
    a79c:	d9403317 	ldw	r5,204(sp)
    a7a0:	10800044 	addi	r2,r2,1
    a7a4:	44000015 	stw	r16,0(r8)
    a7a8:	28c7883a 	add	r3,r5,r3
    a7ac:	003b7d06 	br	95a4 <__alt_data_end+0xf00095a4>
    a7b0:	01020034 	movhi	r4,2048
    a7b4:	2100c084 	addi	r4,r4,770
    a7b8:	d9003515 	stw	r4,212(sp)
    a7bc:	003b1406 	br	9410 <__alt_data_end+0xf0009410>
    a7c0:	013fffc4 	movi	r4,-1
    a7c4:	003a3506 	br	909c <__alt_data_end+0xf000909c>
    a7c8:	0023883a 	mov	r17,zero
    a7cc:	003d9d06 	br	9e44 <__alt_data_end+0xf0009e44>
    a7d0:	d9002c17 	ldw	r4,176(sp)
    a7d4:	d9801e04 	addi	r6,sp,120
    a7d8:	b80b883a 	mov	r5,r23
    a7dc:	000ff740 	call	ff74 <__sprint_r>
    a7e0:	103a031e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    a7e4:	d8c02017 	ldw	r3,128(sp)
    a7e8:	da000404 	addi	r8,sp,16
    a7ec:	003d9406 	br	9e40 <__alt_data_end+0xf0009e40>
    a7f0:	01020034 	movhi	r4,2048
    a7f4:	2100bc84 	addi	r4,r4,754
    a7f8:	d9002b15 	stw	r4,172(sp)
    a7fc:	d9002b17 	ldw	r4,172(sp)
    a800:	1c47883a 	add	r3,r3,r17
    a804:	10800044 	addi	r2,r2,1
    a808:	41000015 	stw	r4,0(r8)
    a80c:	44400115 	stw	r17,4(r8)
    a810:	d8c02015 	stw	r3,128(sp)
    a814:	d8801f15 	stw	r2,124(sp)
    a818:	010001c4 	movi	r4,7
    a81c:	20bfd716 	blt	r4,r2,a77c <__alt_data_end+0xf000a77c>
    a820:	42000204 	addi	r8,r8,8
    a824:	003fdd06 	br	a79c <__alt_data_end+0xf000a79c>
    a828:	d9002c17 	ldw	r4,176(sp)
    a82c:	d9801e04 	addi	r6,sp,120
    a830:	b80b883a 	mov	r5,r23
    a834:	000ff740 	call	ff74 <__sprint_r>
    a838:	1039ed1e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    a83c:	d8802617 	ldw	r2,152(sp)
    a840:	d8c02017 	ldw	r3,128(sp)
    a844:	da000404 	addi	r8,sp,16
    a848:	003e1006 	br	a08c <__alt_data_end+0xf000a08c>
    a84c:	00800044 	movi	r2,1
    a850:	10803fcc 	andi	r2,r2,255
    a854:	00c00044 	movi	r3,1
    a858:	10fa3526 	beq	r2,r3,9130 <__alt_data_end+0xf0009130>
    a85c:	00c00084 	movi	r3,2
    a860:	10fbcb26 	beq	r2,r3,9790 <__alt_data_end+0xf0009790>
    a864:	003a8f06 	br	92a4 <__alt_data_end+0xf00092a4>
    a868:	01020034 	movhi	r4,2048
    a86c:	2100c084 	addi	r4,r4,770
    a870:	d9003515 	stw	r4,212(sp)
    a874:	003b7606 	br	9650 <__alt_data_end+0xf0009650>
    a878:	d8802917 	ldw	r2,164(sp)
    a87c:	00c00184 	movi	r3,6
    a880:	1880012e 	bgeu	r3,r2,a888 <___vfprintf_internal_r+0x1ca0>
    a884:	1805883a 	mov	r2,r3
    a888:	d8802e15 	stw	r2,184(sp)
    a88c:	1000ef16 	blt	r2,zero,ac4c <___vfprintf_internal_r+0x2064>
    a890:	04020034 	movhi	r16,2048
    a894:	d8802a15 	stw	r2,168(sp)
    a898:	dcc02d15 	stw	r19,180(sp)
    a89c:	d8002915 	stw	zero,164(sp)
    a8a0:	d8003215 	stw	zero,200(sp)
    a8a4:	8400ba04 	addi	r16,r16,744
    a8a8:	0039883a 	mov	fp,zero
    a8ac:	003aa206 	br	9338 <__alt_data_end+0xf0009338>
    a8b0:	0021883a 	mov	r16,zero
    a8b4:	003e0706 	br	a0d4 <__alt_data_end+0xf000a0d4>
    a8b8:	d9002c17 	ldw	r4,176(sp)
    a8bc:	d9801e04 	addi	r6,sp,120
    a8c0:	b80b883a 	mov	r5,r23
    a8c4:	000ff740 	call	ff74 <__sprint_r>
    a8c8:	1039c91e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    a8cc:	d8802617 	ldw	r2,152(sp)
    a8d0:	d9403317 	ldw	r5,204(sp)
    a8d4:	d8c02017 	ldw	r3,128(sp)
    a8d8:	da000404 	addi	r8,sp,16
    a8dc:	2885c83a 	sub	r2,r5,r2
    a8e0:	003dfb06 	br	a0d0 <__alt_data_end+0xf000a0d0>
    a8e4:	9080004c 	andi	r2,r18,1
    a8e8:	103e8f1e 	bne	r2,zero,a328 <__alt_data_end+0xf000a328>
    a8ec:	d8802117 	ldw	r2,132(sp)
    a8f0:	003e9e06 	br	a36c <__alt_data_end+0xf000a36c>
    a8f4:	1025883a 	mov	r18,r2
    a8f8:	0039883a 	mov	fp,zero
    a8fc:	00800084 	movi	r2,2
    a900:	003fd306 	br	a850 <__alt_data_end+0xf000a850>
    a904:	07000b44 	movi	fp,45
    a908:	df002785 	stb	fp,158(sp)
    a90c:	003a4006 	br	9210 <__alt_data_end+0xf0009210>
    a910:	00c00b44 	movi	r3,45
    a914:	d8c02785 	stb	r3,158(sp)
    a918:	d8802a15 	stw	r2,168(sp)
    a91c:	dc802b17 	ldw	r18,172(sp)
    a920:	d8002915 	stw	zero,164(sp)
    a924:	07000b44 	movi	fp,45
    a928:	003a8006 	br	932c <__alt_data_end+0xf000932c>
    a92c:	04020034 	movhi	r16,2048
    a930:	8400af04 	addi	r16,r16,700
    a934:	003f4706 	br	a654 <__alt_data_end+0xf000a654>
    a938:	d8c02d17 	ldw	r3,180(sp)
    a93c:	d9002f17 	ldw	r4,188(sp)
    a940:	18800017 	ldw	r2,0(r3)
    a944:	18c00104 	addi	r3,r3,4
    a948:	d8c02d15 	stw	r3,180(sp)
    a94c:	11000015 	stw	r4,0(r2)
    a950:	0038dd06 	br	8cc8 <__alt_data_end+0xf0008cc8>
    a954:	dd802617 	ldw	r22,152(sp)
    a958:	00bfff44 	movi	r2,-3
    a95c:	b0801c16 	blt	r22,r2,a9d0 <___vfprintf_internal_r+0x1de8>
    a960:	d9402917 	ldw	r5,164(sp)
    a964:	2d801a16 	blt	r5,r22,a9d0 <___vfprintf_internal_r+0x1de8>
    a968:	dd803215 	stw	r22,200(sp)
    a96c:	003e8906 	br	a394 <__alt_data_end+0xf000a394>
    a970:	01020034 	movhi	r4,2048
    a974:	2100bc84 	addi	r4,r4,754
    a978:	d9002b15 	stw	r4,172(sp)
    a97c:	003c9106 	br	9bc4 <__alt_data_end+0xf0009bc4>
    a980:	e005883a 	mov	r2,fp
    a984:	003e7906 	br	a36c <__alt_data_end+0xf000a36c>
    a988:	d9402917 	ldw	r5,164(sp)
    a98c:	df002783 	ldbu	fp,158(sp)
    a990:	dcc02d15 	stw	r19,180(sp)
    a994:	d9402a15 	stw	r5,168(sp)
    a998:	d9402e15 	stw	r5,184(sp)
    a99c:	d8002915 	stw	zero,164(sp)
    a9a0:	d8003215 	stw	zero,200(sp)
    a9a4:	003a5d06 	br	931c <__alt_data_end+0xf000931c>
    a9a8:	9080004c 	andi	r2,r18,1
    a9ac:	0039883a 	mov	fp,zero
    a9b0:	10000426 	beq	r2,zero,a9c4 <___vfprintf_internal_r+0x1ddc>
    a9b4:	00800c04 	movi	r2,48
    a9b8:	dc001dc4 	addi	r16,sp,119
    a9bc:	d8801dc5 	stb	r2,119(sp)
    a9c0:	003b8006 	br	97c4 <__alt_data_end+0xf00097c4>
    a9c4:	d8002e15 	stw	zero,184(sp)
    a9c8:	dc001e04 	addi	r16,sp,120
    a9cc:	003a4d06 	br	9304 <__alt_data_end+0xf0009304>
    a9d0:	8c7fff84 	addi	r17,r17,-2
    a9d4:	b5bfffc4 	addi	r22,r22,-1
    a9d8:	dd802615 	stw	r22,152(sp)
    a9dc:	dc4022c5 	stb	r17,139(sp)
    a9e0:	b000bf16 	blt	r22,zero,ace0 <___vfprintf_internal_r+0x20f8>
    a9e4:	00800ac4 	movi	r2,43
    a9e8:	d8802305 	stb	r2,140(sp)
    a9ec:	00800244 	movi	r2,9
    a9f0:	15807016 	blt	r2,r22,abb4 <___vfprintf_internal_r+0x1fcc>
    a9f4:	00800c04 	movi	r2,48
    a9f8:	b5800c04 	addi	r22,r22,48
    a9fc:	d8802345 	stb	r2,141(sp)
    aa00:	dd802385 	stb	r22,142(sp)
    aa04:	d88023c4 	addi	r2,sp,143
    aa08:	df0022c4 	addi	fp,sp,139
    aa0c:	d8c03317 	ldw	r3,204(sp)
    aa10:	1739c83a 	sub	fp,r2,fp
    aa14:	d9003317 	ldw	r4,204(sp)
    aa18:	e0c7883a 	add	r3,fp,r3
    aa1c:	df003a15 	stw	fp,232(sp)
    aa20:	d8c02e15 	stw	r3,184(sp)
    aa24:	00800044 	movi	r2,1
    aa28:	1100b30e 	bge	r2,r4,acf8 <___vfprintf_internal_r+0x2110>
    aa2c:	d8c02e17 	ldw	r3,184(sp)
    aa30:	18c00044 	addi	r3,r3,1
    aa34:	d8c02e15 	stw	r3,184(sp)
    aa38:	1805883a 	mov	r2,r3
    aa3c:	1800ac16 	blt	r3,zero,acf0 <___vfprintf_internal_r+0x2108>
    aa40:	d8003215 	stw	zero,200(sp)
    aa44:	003e5d06 	br	a3bc <__alt_data_end+0xf000a3bc>
    aa48:	d9002c17 	ldw	r4,176(sp)
    aa4c:	d9801e04 	addi	r6,sp,120
    aa50:	b80b883a 	mov	r5,r23
    aa54:	000ff740 	call	ff74 <__sprint_r>
    aa58:	1039651e 	bne	r2,zero,8ff0 <__alt_data_end+0xf0008ff0>
    aa5c:	dc402617 	ldw	r17,152(sp)
    aa60:	d8c02017 	ldw	r3,128(sp)
    aa64:	d8801f17 	ldw	r2,124(sp)
    aa68:	da000404 	addi	r8,sp,16
    aa6c:	003ed606 	br	a5c8 <__alt_data_end+0xf000a5c8>
    aa70:	582b883a 	mov	r21,r11
    aa74:	d8002915 	stw	zero,164(sp)
    aa78:	0038bd06 	br	8d70 <__alt_data_end+0xf0008d70>
    aa7c:	d8802917 	ldw	r2,164(sp)
    aa80:	103e071e 	bne	r2,zero,a2a0 <__alt_data_end+0xf000a2a0>
    aa84:	dc002915 	stw	r16,164(sp)
    aa88:	003e0506 	br	a2a0 <__alt_data_end+0xf000a2a0>
    aa8c:	d9002917 	ldw	r4,164(sp)
    aa90:	20c00044 	addi	r3,r4,1
    aa94:	003e0f06 	br	a2d4 <__alt_data_end+0xf000a2d4>
    aa98:	01400184 	movi	r5,6
    aa9c:	d9402915 	stw	r5,164(sp)
    aaa0:	003dff06 	br	a2a0 <__alt_data_end+0xf000a2a0>
    aaa4:	d8802104 	addi	r2,sp,132
    aaa8:	d8800315 	stw	r2,12(sp)
    aaac:	d8802504 	addi	r2,sp,148
    aab0:	d8800215 	stw	r2,8(sp)
    aab4:	d8802604 	addi	r2,sp,152
    aab8:	d8800115 	stw	r2,4(sp)
    aabc:	d8802917 	ldw	r2,164(sp)
    aac0:	d9403617 	ldw	r5,216(sp)
    aac4:	d9002c17 	ldw	r4,176(sp)
    aac8:	d8800015 	stw	r2,0(sp)
    aacc:	01c000c4 	movi	r7,3
    aad0:	980d883a 	mov	r6,r19
    aad4:	da003d15 	stw	r8,244(sp)
    aad8:	000b20c0 	call	b20c <_dtoa_r>
    aadc:	d8c02917 	ldw	r3,164(sp)
    aae0:	da003d17 	ldw	r8,244(sp)
    aae4:	1021883a 	mov	r16,r2
    aae8:	10f9883a 	add	fp,r2,r3
    aaec:	81000007 	ldb	r4,0(r16)
    aaf0:	00800c04 	movi	r2,48
    aaf4:	20805e26 	beq	r4,r2,ac70 <___vfprintf_internal_r+0x2088>
    aaf8:	d8c02617 	ldw	r3,152(sp)
    aafc:	e0f9883a 	add	fp,fp,r3
    ab00:	003e0a06 	br	a32c <__alt_data_end+0xf000a32c>
    ab04:	00c00b44 	movi	r3,45
    ab08:	24e0003c 	xorhi	r19,r4,32768
    ab0c:	d8c02a05 	stb	r3,168(sp)
    ab10:	003de906 	br	a2b8 <__alt_data_end+0xf000a2b8>
    ab14:	d8c03217 	ldw	r3,200(sp)
    ab18:	00c07a0e 	bge	zero,r3,ad04 <___vfprintf_internal_r+0x211c>
    ab1c:	00800044 	movi	r2,1
    ab20:	d9003317 	ldw	r4,204(sp)
    ab24:	1105883a 	add	r2,r2,r4
    ab28:	d8802e15 	stw	r2,184(sp)
    ab2c:	10004e16 	blt	r2,zero,ac68 <___vfprintf_internal_r+0x2080>
    ab30:	044019c4 	movi	r17,103
    ab34:	003e2106 	br	a3bc <__alt_data_end+0xf000a3bc>
    ab38:	d9002917 	ldw	r4,164(sp)
    ab3c:	d8802104 	addi	r2,sp,132
    ab40:	d8800315 	stw	r2,12(sp)
    ab44:	d9000015 	stw	r4,0(sp)
    ab48:	d8802504 	addi	r2,sp,148
    ab4c:	d9403617 	ldw	r5,216(sp)
    ab50:	d9002c17 	ldw	r4,176(sp)
    ab54:	d8800215 	stw	r2,8(sp)
    ab58:	d8802604 	addi	r2,sp,152
    ab5c:	d8800115 	stw	r2,4(sp)
    ab60:	01c000c4 	movi	r7,3
    ab64:	980d883a 	mov	r6,r19
    ab68:	da003d15 	stw	r8,244(sp)
    ab6c:	000b20c0 	call	b20c <_dtoa_r>
    ab70:	d8c02917 	ldw	r3,164(sp)
    ab74:	da003d17 	ldw	r8,244(sp)
    ab78:	1021883a 	mov	r16,r2
    ab7c:	00801184 	movi	r2,70
    ab80:	80f9883a 	add	fp,r16,r3
    ab84:	88bfd926 	beq	r17,r2,aaec <__alt_data_end+0xf000aaec>
    ab88:	003de806 	br	a32c <__alt_data_end+0xf000a32c>
    ab8c:	d9002917 	ldw	r4,164(sp)
    ab90:	00c04d0e 	bge	zero,r3,acc8 <___vfprintf_internal_r+0x20e0>
    ab94:	2000441e 	bne	r4,zero,aca8 <___vfprintf_internal_r+0x20c0>
    ab98:	9480004c 	andi	r18,r18,1
    ab9c:	9000421e 	bne	r18,zero,aca8 <___vfprintf_internal_r+0x20c0>
    aba0:	1805883a 	mov	r2,r3
    aba4:	18007016 	blt	r3,zero,ad68 <___vfprintf_internal_r+0x2180>
    aba8:	d8c03217 	ldw	r3,200(sp)
    abac:	d8c02e15 	stw	r3,184(sp)
    abb0:	003e0206 	br	a3bc <__alt_data_end+0xf000a3bc>
    abb4:	df0022c4 	addi	fp,sp,139
    abb8:	dc002915 	stw	r16,164(sp)
    abbc:	4027883a 	mov	r19,r8
    abc0:	e021883a 	mov	r16,fp
    abc4:	b009883a 	mov	r4,r22
    abc8:	01400284 	movi	r5,10
    abcc:	00085f40 	call	85f4 <__modsi3>
    abd0:	10800c04 	addi	r2,r2,48
    abd4:	843fffc4 	addi	r16,r16,-1
    abd8:	b009883a 	mov	r4,r22
    abdc:	01400284 	movi	r5,10
    abe0:	80800005 	stb	r2,0(r16)
    abe4:	00085700 	call	8570 <__divsi3>
    abe8:	102d883a 	mov	r22,r2
    abec:	00800244 	movi	r2,9
    abf0:	15bff416 	blt	r2,r22,abc4 <__alt_data_end+0xf000abc4>
    abf4:	9811883a 	mov	r8,r19
    abf8:	b0800c04 	addi	r2,r22,48
    abfc:	8027883a 	mov	r19,r16
    ac00:	997fffc4 	addi	r5,r19,-1
    ac04:	98bfffc5 	stb	r2,-1(r19)
    ac08:	dc002917 	ldw	r16,164(sp)
    ac0c:	2f006a2e 	bgeu	r5,fp,adb8 <___vfprintf_internal_r+0x21d0>
    ac10:	d9c02384 	addi	r7,sp,142
    ac14:	3ccfc83a 	sub	r7,r7,r19
    ac18:	d9002344 	addi	r4,sp,141
    ac1c:	e1cf883a 	add	r7,fp,r7
    ac20:	00000106 	br	ac28 <___vfprintf_internal_r+0x2040>
    ac24:	28800003 	ldbu	r2,0(r5)
    ac28:	20800005 	stb	r2,0(r4)
    ac2c:	21000044 	addi	r4,r4,1
    ac30:	29400044 	addi	r5,r5,1
    ac34:	393ffb1e 	bne	r7,r4,ac24 <__alt_data_end+0xf000ac24>
    ac38:	d8802304 	addi	r2,sp,140
    ac3c:	14c5c83a 	sub	r2,r2,r19
    ac40:	d8c02344 	addi	r3,sp,141
    ac44:	1885883a 	add	r2,r3,r2
    ac48:	003f7006 	br	aa0c <__alt_data_end+0xf000aa0c>
    ac4c:	0005883a 	mov	r2,zero
    ac50:	003f0f06 	br	a890 <__alt_data_end+0xf000a890>
    ac54:	d8c03217 	ldw	r3,200(sp)
    ac58:	18c00044 	addi	r3,r3,1
    ac5c:	d8c02e15 	stw	r3,184(sp)
    ac60:	1805883a 	mov	r2,r3
    ac64:	183fb20e 	bge	r3,zero,ab30 <__alt_data_end+0xf000ab30>
    ac68:	0005883a 	mov	r2,zero
    ac6c:	003fb006 	br	ab30 <__alt_data_end+0xf000ab30>
    ac70:	d9003617 	ldw	r4,216(sp)
    ac74:	000d883a 	mov	r6,zero
    ac78:	000f883a 	mov	r7,zero
    ac7c:	980b883a 	mov	r5,r19
    ac80:	d8c03c15 	stw	r3,240(sp)
    ac84:	da003d15 	stw	r8,244(sp)
    ac88:	00128a40 	call	128a4 <__eqdf2>
    ac8c:	d8c03c17 	ldw	r3,240(sp)
    ac90:	da003d17 	ldw	r8,244(sp)
    ac94:	103f9826 	beq	r2,zero,aaf8 <__alt_data_end+0xf000aaf8>
    ac98:	00800044 	movi	r2,1
    ac9c:	10c7c83a 	sub	r3,r2,r3
    aca0:	d8c02615 	stw	r3,152(sp)
    aca4:	003f9506 	br	aafc <__alt_data_end+0xf000aafc>
    aca8:	d9002917 	ldw	r4,164(sp)
    acac:	d8c03217 	ldw	r3,200(sp)
    acb0:	20800044 	addi	r2,r4,1
    acb4:	1885883a 	add	r2,r3,r2
    acb8:	d8802e15 	stw	r2,184(sp)
    acbc:	103dbf0e 	bge	r2,zero,a3bc <__alt_data_end+0xf000a3bc>
    acc0:	0005883a 	mov	r2,zero
    acc4:	003dbd06 	br	a3bc <__alt_data_end+0xf000a3bc>
    acc8:	2000211e 	bne	r4,zero,ad50 <___vfprintf_internal_r+0x2168>
    accc:	9480004c 	andi	r18,r18,1
    acd0:	90001f1e 	bne	r18,zero,ad50 <___vfprintf_internal_r+0x2168>
    acd4:	00800044 	movi	r2,1
    acd8:	d8802e15 	stw	r2,184(sp)
    acdc:	003db706 	br	a3bc <__alt_data_end+0xf000a3bc>
    ace0:	00800b44 	movi	r2,45
    ace4:	05adc83a 	sub	r22,zero,r22
    ace8:	d8802305 	stb	r2,140(sp)
    acec:	003f3f06 	br	a9ec <__alt_data_end+0xf000a9ec>
    acf0:	0005883a 	mov	r2,zero
    acf4:	003f5206 	br	aa40 <__alt_data_end+0xf000aa40>
    acf8:	90a4703a 	and	r18,r18,r2
    acfc:	903f4e26 	beq	r18,zero,aa38 <__alt_data_end+0xf000aa38>
    ad00:	003f4a06 	br	aa2c <__alt_data_end+0xf000aa2c>
    ad04:	00800084 	movi	r2,2
    ad08:	10c5c83a 	sub	r2,r2,r3
    ad0c:	003f8406 	br	ab20 <__alt_data_end+0xf000ab20>
    ad10:	d8802d17 	ldw	r2,180(sp)
    ad14:	d9002d17 	ldw	r4,180(sp)
    ad18:	ac400043 	ldbu	r17,1(r21)
    ad1c:	10800017 	ldw	r2,0(r2)
    ad20:	582b883a 	mov	r21,r11
    ad24:	d8802915 	stw	r2,164(sp)
    ad28:	20800104 	addi	r2,r4,4
    ad2c:	d9002917 	ldw	r4,164(sp)
    ad30:	d8802d15 	stw	r2,180(sp)
    ad34:	203e7a0e 	bge	r4,zero,a720 <__alt_data_end+0xf000a720>
    ad38:	8c403fcc 	andi	r17,r17,255
    ad3c:	00bfffc4 	movi	r2,-1
    ad40:	8c40201c 	xori	r17,r17,128
    ad44:	d8802915 	stw	r2,164(sp)
    ad48:	8c7fe004 	addi	r17,r17,-128
    ad4c:	00380706 	br	8d6c <__alt_data_end+0xf0008d6c>
    ad50:	d8c02917 	ldw	r3,164(sp)
    ad54:	18c00084 	addi	r3,r3,2
    ad58:	d8c02e15 	stw	r3,184(sp)
    ad5c:	1805883a 	mov	r2,r3
    ad60:	183d960e 	bge	r3,zero,a3bc <__alt_data_end+0xf000a3bc>
    ad64:	003fd606 	br	acc0 <__alt_data_end+0xf000acc0>
    ad68:	0005883a 	mov	r2,zero
    ad6c:	003f8e06 	br	aba8 <__alt_data_end+0xf000aba8>
    ad70:	9080004c 	andi	r2,r18,1
    ad74:	103f811e 	bne	r2,zero,ab7c <__alt_data_end+0xf000ab7c>
    ad78:	d8802117 	ldw	r2,132(sp)
    ad7c:	1405c83a 	sub	r2,r2,r16
    ad80:	d8803315 	stw	r2,204(sp)
    ad84:	b47ef326 	beq	r22,r17,a954 <__alt_data_end+0xf000a954>
    ad88:	dd802617 	ldw	r22,152(sp)
    ad8c:	003f1106 	br	a9d4 <__alt_data_end+0xf000a9d4>
    ad90:	d9c02785 	stb	r7,158(sp)
    ad94:	00390406 	br	91a8 <__alt_data_end+0xf00091a8>
    ad98:	d9c02785 	stb	r7,158(sp)
    ad9c:	0038d306 	br	90ec <__alt_data_end+0xf00090ec>
    ada0:	d9c02785 	stb	r7,158(sp)
    ada4:	003a6106 	br	972c <__alt_data_end+0xf000972c>
    ada8:	d9c02785 	stb	r7,158(sp)
    adac:	003af806 	br	9990 <__alt_data_end+0xf0009990>
    adb0:	0005883a 	mov	r2,zero
    adb4:	003d7e06 	br	a3b0 <__alt_data_end+0xf000a3b0>
    adb8:	d8802344 	addi	r2,sp,141
    adbc:	003f1306 	br	aa0c <__alt_data_end+0xf000aa0c>
    adc0:	d9c02785 	stb	r7,158(sp)
    adc4:	00392306 	br	9254 <__alt_data_end+0xf0009254>
    adc8:	d9c02785 	stb	r7,158(sp)
    adcc:	003aa906 	br	9874 <__alt_data_end+0xf0009874>
    add0:	d9c02785 	stb	r7,158(sp)
    add4:	003a3d06 	br	96cc <__alt_data_end+0xf00096cc>
    add8:	d9c02785 	stb	r7,158(sp)
    addc:	003aca06 	br	9908 <__alt_data_end+0xf0009908>

0000ade0 <__vfprintf_internal>:
    ade0:	00820034 	movhi	r2,2048
    ade4:	10899204 	addi	r2,r2,9800
    ade8:	300f883a 	mov	r7,r6
    adec:	280d883a 	mov	r6,r5
    adf0:	200b883a 	mov	r5,r4
    adf4:	11000017 	ldw	r4,0(r2)
    adf8:	0008be81 	jmpi	8be8 <___vfprintf_internal_r>

0000adfc <__sbprintf>:
    adfc:	2880030b 	ldhu	r2,12(r5)
    ae00:	2ac01917 	ldw	r11,100(r5)
    ae04:	2a80038b 	ldhu	r10,14(r5)
    ae08:	2a400717 	ldw	r9,28(r5)
    ae0c:	2a000917 	ldw	r8,36(r5)
    ae10:	defee204 	addi	sp,sp,-1144
    ae14:	00c10004 	movi	r3,1024
    ae18:	dc011a15 	stw	r16,1128(sp)
    ae1c:	10bfff4c 	andi	r2,r2,65533
    ae20:	2821883a 	mov	r16,r5
    ae24:	d8cb883a 	add	r5,sp,r3
    ae28:	dc811c15 	stw	r18,1136(sp)
    ae2c:	dc411b15 	stw	r17,1132(sp)
    ae30:	dfc11d15 	stw	ra,1140(sp)
    ae34:	2025883a 	mov	r18,r4
    ae38:	d881030d 	sth	r2,1036(sp)
    ae3c:	dac11915 	stw	r11,1124(sp)
    ae40:	da81038d 	sth	r10,1038(sp)
    ae44:	da410715 	stw	r9,1052(sp)
    ae48:	da010915 	stw	r8,1060(sp)
    ae4c:	dec10015 	stw	sp,1024(sp)
    ae50:	dec10415 	stw	sp,1040(sp)
    ae54:	d8c10215 	stw	r3,1032(sp)
    ae58:	d8c10515 	stw	r3,1044(sp)
    ae5c:	d8010615 	stw	zero,1048(sp)
    ae60:	0008be80 	call	8be8 <___vfprintf_internal_r>
    ae64:	1023883a 	mov	r17,r2
    ae68:	10000416 	blt	r2,zero,ae7c <__sbprintf+0x80>
    ae6c:	d9410004 	addi	r5,sp,1024
    ae70:	9009883a 	mov	r4,r18
    ae74:	000cab00 	call	cab0 <_fflush_r>
    ae78:	10000d1e 	bne	r2,zero,aeb0 <__sbprintf+0xb4>
    ae7c:	d881030b 	ldhu	r2,1036(sp)
    ae80:	1080100c 	andi	r2,r2,64
    ae84:	10000326 	beq	r2,zero,ae94 <__sbprintf+0x98>
    ae88:	8080030b 	ldhu	r2,12(r16)
    ae8c:	10801014 	ori	r2,r2,64
    ae90:	8080030d 	sth	r2,12(r16)
    ae94:	8805883a 	mov	r2,r17
    ae98:	dfc11d17 	ldw	ra,1140(sp)
    ae9c:	dc811c17 	ldw	r18,1136(sp)
    aea0:	dc411b17 	ldw	r17,1132(sp)
    aea4:	dc011a17 	ldw	r16,1128(sp)
    aea8:	dec11e04 	addi	sp,sp,1144
    aeac:	f800283a 	ret
    aeb0:	047fffc4 	movi	r17,-1
    aeb4:	003ff106 	br	ae7c <__alt_data_end+0xf000ae7c>

0000aeb8 <__swsetup_r>:
    aeb8:	00820034 	movhi	r2,2048
    aebc:	defffd04 	addi	sp,sp,-12
    aec0:	10899204 	addi	r2,r2,9800
    aec4:	dc400115 	stw	r17,4(sp)
    aec8:	2023883a 	mov	r17,r4
    aecc:	11000017 	ldw	r4,0(r2)
    aed0:	dc000015 	stw	r16,0(sp)
    aed4:	dfc00215 	stw	ra,8(sp)
    aed8:	2821883a 	mov	r16,r5
    aedc:	20000226 	beq	r4,zero,aee8 <__swsetup_r+0x30>
    aee0:	20800e17 	ldw	r2,56(r4)
    aee4:	10003126 	beq	r2,zero,afac <__swsetup_r+0xf4>
    aee8:	8080030b 	ldhu	r2,12(r16)
    aeec:	10c0020c 	andi	r3,r2,8
    aef0:	1009883a 	mov	r4,r2
    aef4:	18000f26 	beq	r3,zero,af34 <__swsetup_r+0x7c>
    aef8:	80c00417 	ldw	r3,16(r16)
    aefc:	18001526 	beq	r3,zero,af54 <__swsetup_r+0x9c>
    af00:	1100004c 	andi	r4,r2,1
    af04:	20001c1e 	bne	r4,zero,af78 <__swsetup_r+0xc0>
    af08:	1080008c 	andi	r2,r2,2
    af0c:	1000291e 	bne	r2,zero,afb4 <__swsetup_r+0xfc>
    af10:	80800517 	ldw	r2,20(r16)
    af14:	80800215 	stw	r2,8(r16)
    af18:	18001c26 	beq	r3,zero,af8c <__swsetup_r+0xd4>
    af1c:	0005883a 	mov	r2,zero
    af20:	dfc00217 	ldw	ra,8(sp)
    af24:	dc400117 	ldw	r17,4(sp)
    af28:	dc000017 	ldw	r16,0(sp)
    af2c:	dec00304 	addi	sp,sp,12
    af30:	f800283a 	ret
    af34:	2080040c 	andi	r2,r4,16
    af38:	10002e26 	beq	r2,zero,aff4 <__swsetup_r+0x13c>
    af3c:	2080010c 	andi	r2,r4,4
    af40:	10001e1e 	bne	r2,zero,afbc <__swsetup_r+0x104>
    af44:	80c00417 	ldw	r3,16(r16)
    af48:	20800214 	ori	r2,r4,8
    af4c:	8080030d 	sth	r2,12(r16)
    af50:	183feb1e 	bne	r3,zero,af00 <__alt_data_end+0xf000af00>
    af54:	1100a00c 	andi	r4,r2,640
    af58:	01408004 	movi	r5,512
    af5c:	217fe826 	beq	r4,r5,af00 <__alt_data_end+0xf000af00>
    af60:	800b883a 	mov	r5,r16
    af64:	8809883a 	mov	r4,r17
    af68:	000da300 	call	da30 <__smakebuf_r>
    af6c:	8080030b 	ldhu	r2,12(r16)
    af70:	80c00417 	ldw	r3,16(r16)
    af74:	003fe206 	br	af00 <__alt_data_end+0xf000af00>
    af78:	80800517 	ldw	r2,20(r16)
    af7c:	80000215 	stw	zero,8(r16)
    af80:	0085c83a 	sub	r2,zero,r2
    af84:	80800615 	stw	r2,24(r16)
    af88:	183fe41e 	bne	r3,zero,af1c <__alt_data_end+0xf000af1c>
    af8c:	80c0030b 	ldhu	r3,12(r16)
    af90:	0005883a 	mov	r2,zero
    af94:	1900200c 	andi	r4,r3,128
    af98:	203fe126 	beq	r4,zero,af20 <__alt_data_end+0xf000af20>
    af9c:	18c01014 	ori	r3,r3,64
    afa0:	80c0030d 	sth	r3,12(r16)
    afa4:	00bfffc4 	movi	r2,-1
    afa8:	003fdd06 	br	af20 <__alt_data_end+0xf000af20>
    afac:	000ce8c0 	call	ce8c <__sinit>
    afb0:	003fcd06 	br	aee8 <__alt_data_end+0xf000aee8>
    afb4:	0005883a 	mov	r2,zero
    afb8:	003fd606 	br	af14 <__alt_data_end+0xf000af14>
    afbc:	81400c17 	ldw	r5,48(r16)
    afc0:	28000626 	beq	r5,zero,afdc <__swsetup_r+0x124>
    afc4:	80801004 	addi	r2,r16,64
    afc8:	28800326 	beq	r5,r2,afd8 <__swsetup_r+0x120>
    afcc:	8809883a 	mov	r4,r17
    afd0:	000d0000 	call	d000 <_free_r>
    afd4:	8100030b 	ldhu	r4,12(r16)
    afd8:	80000c15 	stw	zero,48(r16)
    afdc:	80c00417 	ldw	r3,16(r16)
    afe0:	00bff6c4 	movi	r2,-37
    afe4:	1108703a 	and	r4,r2,r4
    afe8:	80000115 	stw	zero,4(r16)
    afec:	80c00015 	stw	r3,0(r16)
    aff0:	003fd506 	br	af48 <__alt_data_end+0xf000af48>
    aff4:	00800244 	movi	r2,9
    aff8:	88800015 	stw	r2,0(r17)
    affc:	20801014 	ori	r2,r4,64
    b000:	8080030d 	sth	r2,12(r16)
    b004:	00bfffc4 	movi	r2,-1
    b008:	003fc506 	br	af20 <__alt_data_end+0xf000af20>

0000b00c <quorem>:
    b00c:	defff704 	addi	sp,sp,-36
    b010:	dc800215 	stw	r18,8(sp)
    b014:	20800417 	ldw	r2,16(r4)
    b018:	2c800417 	ldw	r18,16(r5)
    b01c:	dfc00815 	stw	ra,32(sp)
    b020:	ddc00715 	stw	r23,28(sp)
    b024:	dd800615 	stw	r22,24(sp)
    b028:	dd400515 	stw	r21,20(sp)
    b02c:	dd000415 	stw	r20,16(sp)
    b030:	dcc00315 	stw	r19,12(sp)
    b034:	dc400115 	stw	r17,4(sp)
    b038:	dc000015 	stw	r16,0(sp)
    b03c:	14807116 	blt	r2,r18,b204 <quorem+0x1f8>
    b040:	94bfffc4 	addi	r18,r18,-1
    b044:	94ad883a 	add	r22,r18,r18
    b048:	b5ad883a 	add	r22,r22,r22
    b04c:	2c400504 	addi	r17,r5,20
    b050:	8da9883a 	add	r20,r17,r22
    b054:	25400504 	addi	r21,r4,20
    b058:	282f883a 	mov	r23,r5
    b05c:	adad883a 	add	r22,r21,r22
    b060:	a1400017 	ldw	r5,0(r20)
    b064:	2021883a 	mov	r16,r4
    b068:	b1000017 	ldw	r4,0(r22)
    b06c:	29400044 	addi	r5,r5,1
    b070:	00086680 	call	8668 <__udivsi3>
    b074:	1027883a 	mov	r19,r2
    b078:	10002c26 	beq	r2,zero,b12c <quorem+0x120>
    b07c:	a813883a 	mov	r9,r21
    b080:	880b883a 	mov	r5,r17
    b084:	0009883a 	mov	r4,zero
    b088:	000d883a 	mov	r6,zero
    b08c:	2a000017 	ldw	r8,0(r5)
    b090:	49c00017 	ldw	r7,0(r9)
    b094:	29400104 	addi	r5,r5,4
    b098:	40bfffcc 	andi	r2,r8,65535
    b09c:	14c5383a 	mul	r2,r2,r19
    b0a0:	4010d43a 	srli	r8,r8,16
    b0a4:	38ffffcc 	andi	r3,r7,65535
    b0a8:	1105883a 	add	r2,r2,r4
    b0ac:	1008d43a 	srli	r4,r2,16
    b0b0:	44d1383a 	mul	r8,r8,r19
    b0b4:	198d883a 	add	r6,r3,r6
    b0b8:	10ffffcc 	andi	r3,r2,65535
    b0bc:	30c7c83a 	sub	r3,r6,r3
    b0c0:	380ed43a 	srli	r7,r7,16
    b0c4:	4105883a 	add	r2,r8,r4
    b0c8:	180dd43a 	srai	r6,r3,16
    b0cc:	113fffcc 	andi	r4,r2,65535
    b0d0:	390fc83a 	sub	r7,r7,r4
    b0d4:	398d883a 	add	r6,r7,r6
    b0d8:	300e943a 	slli	r7,r6,16
    b0dc:	18ffffcc 	andi	r3,r3,65535
    b0e0:	1008d43a 	srli	r4,r2,16
    b0e4:	38ceb03a 	or	r7,r7,r3
    b0e8:	49c00015 	stw	r7,0(r9)
    b0ec:	300dd43a 	srai	r6,r6,16
    b0f0:	4a400104 	addi	r9,r9,4
    b0f4:	a17fe52e 	bgeu	r20,r5,b08c <__alt_data_end+0xf000b08c>
    b0f8:	b0800017 	ldw	r2,0(r22)
    b0fc:	10000b1e 	bne	r2,zero,b12c <quorem+0x120>
    b100:	b0bfff04 	addi	r2,r22,-4
    b104:	a880082e 	bgeu	r21,r2,b128 <quorem+0x11c>
    b108:	b0ffff17 	ldw	r3,-4(r22)
    b10c:	18000326 	beq	r3,zero,b11c <quorem+0x110>
    b110:	00000506 	br	b128 <quorem+0x11c>
    b114:	10c00017 	ldw	r3,0(r2)
    b118:	1800031e 	bne	r3,zero,b128 <quorem+0x11c>
    b11c:	10bfff04 	addi	r2,r2,-4
    b120:	94bfffc4 	addi	r18,r18,-1
    b124:	a8bffb36 	bltu	r21,r2,b114 <__alt_data_end+0xf000b114>
    b128:	84800415 	stw	r18,16(r16)
    b12c:	b80b883a 	mov	r5,r23
    b130:	8009883a 	mov	r4,r16
    b134:	000ef000 	call	ef00 <__mcmp>
    b138:	10002616 	blt	r2,zero,b1d4 <quorem+0x1c8>
    b13c:	9cc00044 	addi	r19,r19,1
    b140:	a805883a 	mov	r2,r21
    b144:	000b883a 	mov	r5,zero
    b148:	11000017 	ldw	r4,0(r2)
    b14c:	89800017 	ldw	r6,0(r17)
    b150:	10800104 	addi	r2,r2,4
    b154:	20ffffcc 	andi	r3,r4,65535
    b158:	194b883a 	add	r5,r3,r5
    b15c:	30ffffcc 	andi	r3,r6,65535
    b160:	28c7c83a 	sub	r3,r5,r3
    b164:	300cd43a 	srli	r6,r6,16
    b168:	2008d43a 	srli	r4,r4,16
    b16c:	180bd43a 	srai	r5,r3,16
    b170:	18ffffcc 	andi	r3,r3,65535
    b174:	2189c83a 	sub	r4,r4,r6
    b178:	2149883a 	add	r4,r4,r5
    b17c:	200c943a 	slli	r6,r4,16
    b180:	8c400104 	addi	r17,r17,4
    b184:	200bd43a 	srai	r5,r4,16
    b188:	30c6b03a 	or	r3,r6,r3
    b18c:	10ffff15 	stw	r3,-4(r2)
    b190:	a47fed2e 	bgeu	r20,r17,b148 <__alt_data_end+0xf000b148>
    b194:	9485883a 	add	r2,r18,r18
    b198:	1085883a 	add	r2,r2,r2
    b19c:	a887883a 	add	r3,r21,r2
    b1a0:	18800017 	ldw	r2,0(r3)
    b1a4:	10000b1e 	bne	r2,zero,b1d4 <quorem+0x1c8>
    b1a8:	18bfff04 	addi	r2,r3,-4
    b1ac:	a880082e 	bgeu	r21,r2,b1d0 <quorem+0x1c4>
    b1b0:	18ffff17 	ldw	r3,-4(r3)
    b1b4:	18000326 	beq	r3,zero,b1c4 <quorem+0x1b8>
    b1b8:	00000506 	br	b1d0 <quorem+0x1c4>
    b1bc:	10c00017 	ldw	r3,0(r2)
    b1c0:	1800031e 	bne	r3,zero,b1d0 <quorem+0x1c4>
    b1c4:	10bfff04 	addi	r2,r2,-4
    b1c8:	94bfffc4 	addi	r18,r18,-1
    b1cc:	a8bffb36 	bltu	r21,r2,b1bc <__alt_data_end+0xf000b1bc>
    b1d0:	84800415 	stw	r18,16(r16)
    b1d4:	9805883a 	mov	r2,r19
    b1d8:	dfc00817 	ldw	ra,32(sp)
    b1dc:	ddc00717 	ldw	r23,28(sp)
    b1e0:	dd800617 	ldw	r22,24(sp)
    b1e4:	dd400517 	ldw	r21,20(sp)
    b1e8:	dd000417 	ldw	r20,16(sp)
    b1ec:	dcc00317 	ldw	r19,12(sp)
    b1f0:	dc800217 	ldw	r18,8(sp)
    b1f4:	dc400117 	ldw	r17,4(sp)
    b1f8:	dc000017 	ldw	r16,0(sp)
    b1fc:	dec00904 	addi	sp,sp,36
    b200:	f800283a 	ret
    b204:	0005883a 	mov	r2,zero
    b208:	003ff306 	br	b1d8 <__alt_data_end+0xf000b1d8>

0000b20c <_dtoa_r>:
    b20c:	20801017 	ldw	r2,64(r4)
    b210:	deffde04 	addi	sp,sp,-136
    b214:	df002015 	stw	fp,128(sp)
    b218:	dcc01b15 	stw	r19,108(sp)
    b21c:	dc801a15 	stw	r18,104(sp)
    b220:	dc401915 	stw	r17,100(sp)
    b224:	dc001815 	stw	r16,96(sp)
    b228:	dfc02115 	stw	ra,132(sp)
    b22c:	ddc01f15 	stw	r23,124(sp)
    b230:	dd801e15 	stw	r22,120(sp)
    b234:	dd401d15 	stw	r21,116(sp)
    b238:	dd001c15 	stw	r20,112(sp)
    b23c:	d9c00315 	stw	r7,12(sp)
    b240:	2039883a 	mov	fp,r4
    b244:	3023883a 	mov	r17,r6
    b248:	2825883a 	mov	r18,r5
    b24c:	dc002417 	ldw	r16,144(sp)
    b250:	3027883a 	mov	r19,r6
    b254:	10000826 	beq	r2,zero,b278 <_dtoa_r+0x6c>
    b258:	21801117 	ldw	r6,68(r4)
    b25c:	00c00044 	movi	r3,1
    b260:	100b883a 	mov	r5,r2
    b264:	1986983a 	sll	r3,r3,r6
    b268:	11800115 	stw	r6,4(r2)
    b26c:	10c00215 	stw	r3,8(r2)
    b270:	000e6e00 	call	e6e0 <_Bfree>
    b274:	e0001015 	stw	zero,64(fp)
    b278:	88002e16 	blt	r17,zero,b334 <_dtoa_r+0x128>
    b27c:	80000015 	stw	zero,0(r16)
    b280:	889ffc2c 	andhi	r2,r17,32752
    b284:	00dffc34 	movhi	r3,32752
    b288:	10c01c26 	beq	r2,r3,b2fc <_dtoa_r+0xf0>
    b28c:	000d883a 	mov	r6,zero
    b290:	000f883a 	mov	r7,zero
    b294:	9009883a 	mov	r4,r18
    b298:	980b883a 	mov	r5,r19
    b29c:	00128a40 	call	128a4 <__eqdf2>
    b2a0:	10002b1e 	bne	r2,zero,b350 <_dtoa_r+0x144>
    b2a4:	d9c02317 	ldw	r7,140(sp)
    b2a8:	00800044 	movi	r2,1
    b2ac:	38800015 	stw	r2,0(r7)
    b2b0:	d8802517 	ldw	r2,148(sp)
    b2b4:	10019e26 	beq	r2,zero,b930 <_dtoa_r+0x724>
    b2b8:	d8c02517 	ldw	r3,148(sp)
    b2bc:	00820034 	movhi	r2,2048
    b2c0:	1080bc44 	addi	r2,r2,753
    b2c4:	18800015 	stw	r2,0(r3)
    b2c8:	10bfffc4 	addi	r2,r2,-1
    b2cc:	dfc02117 	ldw	ra,132(sp)
    b2d0:	df002017 	ldw	fp,128(sp)
    b2d4:	ddc01f17 	ldw	r23,124(sp)
    b2d8:	dd801e17 	ldw	r22,120(sp)
    b2dc:	dd401d17 	ldw	r21,116(sp)
    b2e0:	dd001c17 	ldw	r20,112(sp)
    b2e4:	dcc01b17 	ldw	r19,108(sp)
    b2e8:	dc801a17 	ldw	r18,104(sp)
    b2ec:	dc401917 	ldw	r17,100(sp)
    b2f0:	dc001817 	ldw	r16,96(sp)
    b2f4:	dec02204 	addi	sp,sp,136
    b2f8:	f800283a 	ret
    b2fc:	d8c02317 	ldw	r3,140(sp)
    b300:	0089c3c4 	movi	r2,9999
    b304:	18800015 	stw	r2,0(r3)
    b308:	90017726 	beq	r18,zero,b8e8 <_dtoa_r+0x6dc>
    b30c:	00820034 	movhi	r2,2048
    b310:	1080c804 	addi	r2,r2,800
    b314:	d9002517 	ldw	r4,148(sp)
    b318:	203fec26 	beq	r4,zero,b2cc <__alt_data_end+0xf000b2cc>
    b31c:	10c000c7 	ldb	r3,3(r2)
    b320:	1801781e 	bne	r3,zero,b904 <_dtoa_r+0x6f8>
    b324:	10c000c4 	addi	r3,r2,3
    b328:	d9802517 	ldw	r6,148(sp)
    b32c:	30c00015 	stw	r3,0(r6)
    b330:	003fe606 	br	b2cc <__alt_data_end+0xf000b2cc>
    b334:	04e00034 	movhi	r19,32768
    b338:	9cffffc4 	addi	r19,r19,-1
    b33c:	00800044 	movi	r2,1
    b340:	8ce6703a 	and	r19,r17,r19
    b344:	80800015 	stw	r2,0(r16)
    b348:	9823883a 	mov	r17,r19
    b34c:	003fcc06 	br	b280 <__alt_data_end+0xf000b280>
    b350:	d8800204 	addi	r2,sp,8
    b354:	d8800015 	stw	r2,0(sp)
    b358:	d9c00104 	addi	r7,sp,4
    b35c:	900b883a 	mov	r5,r18
    b360:	980d883a 	mov	r6,r19
    b364:	e009883a 	mov	r4,fp
    b368:	8820d53a 	srli	r16,r17,20
    b36c:	000f2cc0 	call	f2cc <__d2b>
    b370:	d8800915 	stw	r2,36(sp)
    b374:	8001651e 	bne	r16,zero,b90c <_dtoa_r+0x700>
    b378:	dd800217 	ldw	r22,8(sp)
    b37c:	dc000117 	ldw	r16,4(sp)
    b380:	00800804 	movi	r2,32
    b384:	b421883a 	add	r16,r22,r16
    b388:	80c10c84 	addi	r3,r16,1074
    b38c:	10c2d10e 	bge	r2,r3,bed4 <_dtoa_r+0xcc8>
    b390:	00801004 	movi	r2,64
    b394:	81010484 	addi	r4,r16,1042
    b398:	10c7c83a 	sub	r3,r2,r3
    b39c:	9108d83a 	srl	r4,r18,r4
    b3a0:	88e2983a 	sll	r17,r17,r3
    b3a4:	2448b03a 	or	r4,r4,r17
    b3a8:	001292c0 	call	1292c <__floatunsidf>
    b3ac:	017f8434 	movhi	r5,65040
    b3b0:	01800044 	movi	r6,1
    b3b4:	1009883a 	mov	r4,r2
    b3b8:	194b883a 	add	r5,r3,r5
    b3bc:	843fffc4 	addi	r16,r16,-1
    b3c0:	d9801115 	stw	r6,68(sp)
    b3c4:	000d883a 	mov	r6,zero
    b3c8:	01cffe34 	movhi	r7,16376
    b3cc:	0007ab40 	call	7ab4 <__subdf3>
    b3d0:	0198dbf4 	movhi	r6,25455
    b3d4:	01cff4f4 	movhi	r7,16339
    b3d8:	3190d844 	addi	r6,r6,17249
    b3dc:	39e1e9c4 	addi	r7,r7,-30809
    b3e0:	1009883a 	mov	r4,r2
    b3e4:	180b883a 	mov	r5,r3
    b3e8:	000739c0 	call	739c <__muldf3>
    b3ec:	01a2d874 	movhi	r6,35681
    b3f0:	01cff1f4 	movhi	r7,16327
    b3f4:	31b22cc4 	addi	r6,r6,-14157
    b3f8:	39e28a04 	addi	r7,r7,-30168
    b3fc:	180b883a 	mov	r5,r3
    b400:	1009883a 	mov	r4,r2
    b404:	00060380 	call	6038 <__adddf3>
    b408:	8009883a 	mov	r4,r16
    b40c:	1029883a 	mov	r20,r2
    b410:	1823883a 	mov	r17,r3
    b414:	00084300 	call	8430 <__floatsidf>
    b418:	019427f4 	movhi	r6,20639
    b41c:	01cff4f4 	movhi	r7,16339
    b420:	319e7ec4 	addi	r6,r6,31227
    b424:	39d104c4 	addi	r7,r7,17427
    b428:	1009883a 	mov	r4,r2
    b42c:	180b883a 	mov	r5,r3
    b430:	000739c0 	call	739c <__muldf3>
    b434:	100d883a 	mov	r6,r2
    b438:	180f883a 	mov	r7,r3
    b43c:	a009883a 	mov	r4,r20
    b440:	880b883a 	mov	r5,r17
    b444:	00060380 	call	6038 <__adddf3>
    b448:	1009883a 	mov	r4,r2
    b44c:	180b883a 	mov	r5,r3
    b450:	1029883a 	mov	r20,r2
    b454:	1823883a 	mov	r17,r3
    b458:	00083b00 	call	83b0 <__fixdfsi>
    b45c:	000d883a 	mov	r6,zero
    b460:	000f883a 	mov	r7,zero
    b464:	a009883a 	mov	r4,r20
    b468:	880b883a 	mov	r5,r17
    b46c:	d8800515 	stw	r2,20(sp)
    b470:	00072a80 	call	72a8 <__ledf2>
    b474:	10028716 	blt	r2,zero,be94 <_dtoa_r+0xc88>
    b478:	d8c00517 	ldw	r3,20(sp)
    b47c:	00800584 	movi	r2,22
    b480:	10c27536 	bltu	r2,r3,be58 <_dtoa_r+0xc4c>
    b484:	180490fa 	slli	r2,r3,3
    b488:	00c20034 	movhi	r3,2048
    b48c:	18c0e404 	addi	r3,r3,912
    b490:	1885883a 	add	r2,r3,r2
    b494:	11000017 	ldw	r4,0(r2)
    b498:	11400117 	ldw	r5,4(r2)
    b49c:	900d883a 	mov	r6,r18
    b4a0:	980f883a 	mov	r7,r19
    b4a4:	00071cc0 	call	71cc <__gedf2>
    b4a8:	00828d0e 	bge	zero,r2,bee0 <_dtoa_r+0xcd4>
    b4ac:	d9000517 	ldw	r4,20(sp)
    b4b0:	d8000e15 	stw	zero,56(sp)
    b4b4:	213fffc4 	addi	r4,r4,-1
    b4b8:	d9000515 	stw	r4,20(sp)
    b4bc:	b42dc83a 	sub	r22,r22,r16
    b4c0:	b5bfffc4 	addi	r22,r22,-1
    b4c4:	b0026f16 	blt	r22,zero,be84 <_dtoa_r+0xc78>
    b4c8:	d8000815 	stw	zero,32(sp)
    b4cc:	d9c00517 	ldw	r7,20(sp)
    b4d0:	38026416 	blt	r7,zero,be64 <_dtoa_r+0xc58>
    b4d4:	b1ed883a 	add	r22,r22,r7
    b4d8:	d9c00d15 	stw	r7,52(sp)
    b4dc:	d8000a15 	stw	zero,40(sp)
    b4e0:	d9800317 	ldw	r6,12(sp)
    b4e4:	00800244 	movi	r2,9
    b4e8:	11811436 	bltu	r2,r6,b93c <_dtoa_r+0x730>
    b4ec:	00800144 	movi	r2,5
    b4f0:	1184e10e 	bge	r2,r6,c878 <_dtoa_r+0x166c>
    b4f4:	31bfff04 	addi	r6,r6,-4
    b4f8:	d9800315 	stw	r6,12(sp)
    b4fc:	0023883a 	mov	r17,zero
    b500:	d9800317 	ldw	r6,12(sp)
    b504:	008000c4 	movi	r2,3
    b508:	30836726 	beq	r6,r2,c2a8 <_dtoa_r+0x109c>
    b50c:	1183410e 	bge	r2,r6,c214 <_dtoa_r+0x1008>
    b510:	d9c00317 	ldw	r7,12(sp)
    b514:	00800104 	movi	r2,4
    b518:	38827c26 	beq	r7,r2,bf0c <_dtoa_r+0xd00>
    b51c:	00800144 	movi	r2,5
    b520:	3884c41e 	bne	r7,r2,c834 <_dtoa_r+0x1628>
    b524:	00800044 	movi	r2,1
    b528:	d8800b15 	stw	r2,44(sp)
    b52c:	d8c00517 	ldw	r3,20(sp)
    b530:	d9002217 	ldw	r4,136(sp)
    b534:	1907883a 	add	r3,r3,r4
    b538:	19800044 	addi	r6,r3,1
    b53c:	d8c00c15 	stw	r3,48(sp)
    b540:	d9800615 	stw	r6,24(sp)
    b544:	0183a40e 	bge	zero,r6,c3d8 <_dtoa_r+0x11cc>
    b548:	d9800617 	ldw	r6,24(sp)
    b54c:	3021883a 	mov	r16,r6
    b550:	e0001115 	stw	zero,68(fp)
    b554:	008005c4 	movi	r2,23
    b558:	1184c92e 	bgeu	r2,r6,c880 <_dtoa_r+0x1674>
    b55c:	00c00044 	movi	r3,1
    b560:	00800104 	movi	r2,4
    b564:	1085883a 	add	r2,r2,r2
    b568:	11000504 	addi	r4,r2,20
    b56c:	180b883a 	mov	r5,r3
    b570:	18c00044 	addi	r3,r3,1
    b574:	313ffb2e 	bgeu	r6,r4,b564 <__alt_data_end+0xf000b564>
    b578:	e1401115 	stw	r5,68(fp)
    b57c:	e009883a 	mov	r4,fp
    b580:	000e6380 	call	e638 <_Balloc>
    b584:	d8800715 	stw	r2,28(sp)
    b588:	e0801015 	stw	r2,64(fp)
    b58c:	00800384 	movi	r2,14
    b590:	1400f736 	bltu	r2,r16,b970 <_dtoa_r+0x764>
    b594:	8800f626 	beq	r17,zero,b970 <_dtoa_r+0x764>
    b598:	d9c00517 	ldw	r7,20(sp)
    b59c:	01c39a0e 	bge	zero,r7,c408 <_dtoa_r+0x11fc>
    b5a0:	388003cc 	andi	r2,r7,15
    b5a4:	100490fa 	slli	r2,r2,3
    b5a8:	382bd13a 	srai	r21,r7,4
    b5ac:	00c20034 	movhi	r3,2048
    b5b0:	18c0e404 	addi	r3,r3,912
    b5b4:	1885883a 	add	r2,r3,r2
    b5b8:	a8c0040c 	andi	r3,r21,16
    b5bc:	12400017 	ldw	r9,0(r2)
    b5c0:	12000117 	ldw	r8,4(r2)
    b5c4:	18037926 	beq	r3,zero,c3ac <_dtoa_r+0x11a0>
    b5c8:	00820034 	movhi	r2,2048
    b5cc:	1080da04 	addi	r2,r2,872
    b5d0:	11800817 	ldw	r6,32(r2)
    b5d4:	11c00917 	ldw	r7,36(r2)
    b5d8:	9009883a 	mov	r4,r18
    b5dc:	980b883a 	mov	r5,r19
    b5e0:	da001715 	stw	r8,92(sp)
    b5e4:	da401615 	stw	r9,88(sp)
    b5e8:	00068e40 	call	68e4 <__divdf3>
    b5ec:	da001717 	ldw	r8,92(sp)
    b5f0:	da401617 	ldw	r9,88(sp)
    b5f4:	ad4003cc 	andi	r21,r21,15
    b5f8:	040000c4 	movi	r16,3
    b5fc:	1023883a 	mov	r17,r2
    b600:	1829883a 	mov	r20,r3
    b604:	a8001126 	beq	r21,zero,b64c <_dtoa_r+0x440>
    b608:	05c20034 	movhi	r23,2048
    b60c:	bdc0da04 	addi	r23,r23,872
    b610:	4805883a 	mov	r2,r9
    b614:	4007883a 	mov	r3,r8
    b618:	a980004c 	andi	r6,r21,1
    b61c:	1009883a 	mov	r4,r2
    b620:	a82bd07a 	srai	r21,r21,1
    b624:	180b883a 	mov	r5,r3
    b628:	30000426 	beq	r6,zero,b63c <_dtoa_r+0x430>
    b62c:	b9800017 	ldw	r6,0(r23)
    b630:	b9c00117 	ldw	r7,4(r23)
    b634:	84000044 	addi	r16,r16,1
    b638:	000739c0 	call	739c <__muldf3>
    b63c:	bdc00204 	addi	r23,r23,8
    b640:	a83ff51e 	bne	r21,zero,b618 <__alt_data_end+0xf000b618>
    b644:	1013883a 	mov	r9,r2
    b648:	1811883a 	mov	r8,r3
    b64c:	480d883a 	mov	r6,r9
    b650:	400f883a 	mov	r7,r8
    b654:	8809883a 	mov	r4,r17
    b658:	a00b883a 	mov	r5,r20
    b65c:	00068e40 	call	68e4 <__divdf3>
    b660:	d8800f15 	stw	r2,60(sp)
    b664:	d8c01015 	stw	r3,64(sp)
    b668:	d8c00e17 	ldw	r3,56(sp)
    b66c:	18000626 	beq	r3,zero,b688 <_dtoa_r+0x47c>
    b670:	d9000f17 	ldw	r4,60(sp)
    b674:	d9401017 	ldw	r5,64(sp)
    b678:	000d883a 	mov	r6,zero
    b67c:	01cffc34 	movhi	r7,16368
    b680:	00072a80 	call	72a8 <__ledf2>
    b684:	10040b16 	blt	r2,zero,c6b4 <_dtoa_r+0x14a8>
    b688:	8009883a 	mov	r4,r16
    b68c:	00084300 	call	8430 <__floatsidf>
    b690:	d9800f17 	ldw	r6,60(sp)
    b694:	d9c01017 	ldw	r7,64(sp)
    b698:	1009883a 	mov	r4,r2
    b69c:	180b883a 	mov	r5,r3
    b6a0:	000739c0 	call	739c <__muldf3>
    b6a4:	000d883a 	mov	r6,zero
    b6a8:	01d00734 	movhi	r7,16412
    b6ac:	1009883a 	mov	r4,r2
    b6b0:	180b883a 	mov	r5,r3
    b6b4:	00060380 	call	6038 <__adddf3>
    b6b8:	1021883a 	mov	r16,r2
    b6bc:	d8800617 	ldw	r2,24(sp)
    b6c0:	047f3034 	movhi	r17,64704
    b6c4:	1c63883a 	add	r17,r3,r17
    b6c8:	10031826 	beq	r2,zero,c32c <_dtoa_r+0x1120>
    b6cc:	d8c00517 	ldw	r3,20(sp)
    b6d0:	db000617 	ldw	r12,24(sp)
    b6d4:	d8c01315 	stw	r3,76(sp)
    b6d8:	d9000b17 	ldw	r4,44(sp)
    b6dc:	20038f26 	beq	r4,zero,c51c <_dtoa_r+0x1310>
    b6e0:	60bfffc4 	addi	r2,r12,-1
    b6e4:	100490fa 	slli	r2,r2,3
    b6e8:	00c20034 	movhi	r3,2048
    b6ec:	18c0e404 	addi	r3,r3,912
    b6f0:	1885883a 	add	r2,r3,r2
    b6f4:	11800017 	ldw	r6,0(r2)
    b6f8:	11c00117 	ldw	r7,4(r2)
    b6fc:	d8800717 	ldw	r2,28(sp)
    b700:	0009883a 	mov	r4,zero
    b704:	014ff834 	movhi	r5,16352
    b708:	db001615 	stw	r12,88(sp)
    b70c:	15c00044 	addi	r23,r2,1
    b710:	00068e40 	call	68e4 <__divdf3>
    b714:	800d883a 	mov	r6,r16
    b718:	880f883a 	mov	r7,r17
    b71c:	1009883a 	mov	r4,r2
    b720:	180b883a 	mov	r5,r3
    b724:	0007ab40 	call	7ab4 <__subdf3>
    b728:	d9401017 	ldw	r5,64(sp)
    b72c:	d9000f17 	ldw	r4,60(sp)
    b730:	102b883a 	mov	r21,r2
    b734:	d8c01215 	stw	r3,72(sp)
    b738:	00083b00 	call	83b0 <__fixdfsi>
    b73c:	1009883a 	mov	r4,r2
    b740:	1029883a 	mov	r20,r2
    b744:	00084300 	call	8430 <__floatsidf>
    b748:	d9000f17 	ldw	r4,60(sp)
    b74c:	d9401017 	ldw	r5,64(sp)
    b750:	100d883a 	mov	r6,r2
    b754:	180f883a 	mov	r7,r3
    b758:	0007ab40 	call	7ab4 <__subdf3>
    b75c:	1823883a 	mov	r17,r3
    b760:	d8c00717 	ldw	r3,28(sp)
    b764:	d9401217 	ldw	r5,72(sp)
    b768:	a2000c04 	addi	r8,r20,48
    b76c:	1021883a 	mov	r16,r2
    b770:	1a000005 	stb	r8,0(r3)
    b774:	800d883a 	mov	r6,r16
    b778:	880f883a 	mov	r7,r17
    b77c:	a809883a 	mov	r4,r21
    b780:	4029883a 	mov	r20,r8
    b784:	00071cc0 	call	71cc <__gedf2>
    b788:	00841d16 	blt	zero,r2,c800 <_dtoa_r+0x15f4>
    b78c:	800d883a 	mov	r6,r16
    b790:	880f883a 	mov	r7,r17
    b794:	0009883a 	mov	r4,zero
    b798:	014ffc34 	movhi	r5,16368
    b79c:	0007ab40 	call	7ab4 <__subdf3>
    b7a0:	d9401217 	ldw	r5,72(sp)
    b7a4:	100d883a 	mov	r6,r2
    b7a8:	180f883a 	mov	r7,r3
    b7ac:	a809883a 	mov	r4,r21
    b7b0:	00071cc0 	call	71cc <__gedf2>
    b7b4:	db001617 	ldw	r12,88(sp)
    b7b8:	00840e16 	blt	zero,r2,c7f4 <_dtoa_r+0x15e8>
    b7bc:	00800044 	movi	r2,1
    b7c0:	13006b0e 	bge	r2,r12,b970 <_dtoa_r+0x764>
    b7c4:	d9000717 	ldw	r4,28(sp)
    b7c8:	dd800f15 	stw	r22,60(sp)
    b7cc:	dcc01015 	stw	r19,64(sp)
    b7d0:	2319883a 	add	r12,r4,r12
    b7d4:	dcc01217 	ldw	r19,72(sp)
    b7d8:	602d883a 	mov	r22,r12
    b7dc:	dc801215 	stw	r18,72(sp)
    b7e0:	b825883a 	mov	r18,r23
    b7e4:	00000906 	br	b80c <_dtoa_r+0x600>
    b7e8:	0007ab40 	call	7ab4 <__subdf3>
    b7ec:	a80d883a 	mov	r6,r21
    b7f0:	980f883a 	mov	r7,r19
    b7f4:	1009883a 	mov	r4,r2
    b7f8:	180b883a 	mov	r5,r3
    b7fc:	00072a80 	call	72a8 <__ledf2>
    b800:	1003e816 	blt	r2,zero,c7a4 <_dtoa_r+0x1598>
    b804:	b825883a 	mov	r18,r23
    b808:	bd83e926 	beq	r23,r22,c7b0 <_dtoa_r+0x15a4>
    b80c:	a809883a 	mov	r4,r21
    b810:	980b883a 	mov	r5,r19
    b814:	000d883a 	mov	r6,zero
    b818:	01d00934 	movhi	r7,16420
    b81c:	000739c0 	call	739c <__muldf3>
    b820:	000d883a 	mov	r6,zero
    b824:	01d00934 	movhi	r7,16420
    b828:	8009883a 	mov	r4,r16
    b82c:	880b883a 	mov	r5,r17
    b830:	102b883a 	mov	r21,r2
    b834:	1827883a 	mov	r19,r3
    b838:	000739c0 	call	739c <__muldf3>
    b83c:	180b883a 	mov	r5,r3
    b840:	1009883a 	mov	r4,r2
    b844:	1821883a 	mov	r16,r3
    b848:	1023883a 	mov	r17,r2
    b84c:	00083b00 	call	83b0 <__fixdfsi>
    b850:	1009883a 	mov	r4,r2
    b854:	1029883a 	mov	r20,r2
    b858:	00084300 	call	8430 <__floatsidf>
    b85c:	8809883a 	mov	r4,r17
    b860:	800b883a 	mov	r5,r16
    b864:	100d883a 	mov	r6,r2
    b868:	180f883a 	mov	r7,r3
    b86c:	0007ab40 	call	7ab4 <__subdf3>
    b870:	a5000c04 	addi	r20,r20,48
    b874:	a80d883a 	mov	r6,r21
    b878:	980f883a 	mov	r7,r19
    b87c:	1009883a 	mov	r4,r2
    b880:	180b883a 	mov	r5,r3
    b884:	95000005 	stb	r20,0(r18)
    b888:	1021883a 	mov	r16,r2
    b88c:	1823883a 	mov	r17,r3
    b890:	00072a80 	call	72a8 <__ledf2>
    b894:	bdc00044 	addi	r23,r23,1
    b898:	800d883a 	mov	r6,r16
    b89c:	880f883a 	mov	r7,r17
    b8a0:	0009883a 	mov	r4,zero
    b8a4:	014ffc34 	movhi	r5,16368
    b8a8:	103fcf0e 	bge	r2,zero,b7e8 <__alt_data_end+0xf000b7e8>
    b8ac:	d8c01317 	ldw	r3,76(sp)
    b8b0:	d8c00515 	stw	r3,20(sp)
    b8b4:	d9400917 	ldw	r5,36(sp)
    b8b8:	e009883a 	mov	r4,fp
    b8bc:	000e6e00 	call	e6e0 <_Bfree>
    b8c0:	d9000517 	ldw	r4,20(sp)
    b8c4:	d9802317 	ldw	r6,140(sp)
    b8c8:	d9c02517 	ldw	r7,148(sp)
    b8cc:	b8000005 	stb	zero,0(r23)
    b8d0:	20800044 	addi	r2,r4,1
    b8d4:	30800015 	stw	r2,0(r6)
    b8d8:	3802aa26 	beq	r7,zero,c384 <_dtoa_r+0x1178>
    b8dc:	3dc00015 	stw	r23,0(r7)
    b8e0:	d8800717 	ldw	r2,28(sp)
    b8e4:	003e7906 	br	b2cc <__alt_data_end+0xf000b2cc>
    b8e8:	00800434 	movhi	r2,16
    b8ec:	10bfffc4 	addi	r2,r2,-1
    b8f0:	88a2703a 	and	r17,r17,r2
    b8f4:	883e851e 	bne	r17,zero,b30c <__alt_data_end+0xf000b30c>
    b8f8:	00820034 	movhi	r2,2048
    b8fc:	1080c504 	addi	r2,r2,788
    b900:	003e8406 	br	b314 <__alt_data_end+0xf000b314>
    b904:	10c00204 	addi	r3,r2,8
    b908:	003e8706 	br	b328 <__alt_data_end+0xf000b328>
    b90c:	01400434 	movhi	r5,16
    b910:	297fffc4 	addi	r5,r5,-1
    b914:	994a703a 	and	r5,r19,r5
    b918:	9009883a 	mov	r4,r18
    b91c:	843f0044 	addi	r16,r16,-1023
    b920:	294ffc34 	orhi	r5,r5,16368
    b924:	dd800217 	ldw	r22,8(sp)
    b928:	d8001115 	stw	zero,68(sp)
    b92c:	003ea506 	br	b3c4 <__alt_data_end+0xf000b3c4>
    b930:	00820034 	movhi	r2,2048
    b934:	1080bc04 	addi	r2,r2,752
    b938:	003e6406 	br	b2cc <__alt_data_end+0xf000b2cc>
    b93c:	e0001115 	stw	zero,68(fp)
    b940:	000b883a 	mov	r5,zero
    b944:	e009883a 	mov	r4,fp
    b948:	000e6380 	call	e638 <_Balloc>
    b94c:	01bfffc4 	movi	r6,-1
    b950:	01c00044 	movi	r7,1
    b954:	d8800715 	stw	r2,28(sp)
    b958:	d9800c15 	stw	r6,48(sp)
    b95c:	e0801015 	stw	r2,64(fp)
    b960:	d8000315 	stw	zero,12(sp)
    b964:	d9c00b15 	stw	r7,44(sp)
    b968:	d9800615 	stw	r6,24(sp)
    b96c:	d8002215 	stw	zero,136(sp)
    b970:	d8800117 	ldw	r2,4(sp)
    b974:	10008916 	blt	r2,zero,bb9c <_dtoa_r+0x990>
    b978:	d9000517 	ldw	r4,20(sp)
    b97c:	00c00384 	movi	r3,14
    b980:	19008616 	blt	r3,r4,bb9c <_dtoa_r+0x990>
    b984:	200490fa 	slli	r2,r4,3
    b988:	00c20034 	movhi	r3,2048
    b98c:	d9802217 	ldw	r6,136(sp)
    b990:	18c0e404 	addi	r3,r3,912
    b994:	1885883a 	add	r2,r3,r2
    b998:	14000017 	ldw	r16,0(r2)
    b99c:	14400117 	ldw	r17,4(r2)
    b9a0:	30016316 	blt	r6,zero,bf30 <_dtoa_r+0xd24>
    b9a4:	800d883a 	mov	r6,r16
    b9a8:	880f883a 	mov	r7,r17
    b9ac:	9009883a 	mov	r4,r18
    b9b0:	980b883a 	mov	r5,r19
    b9b4:	00068e40 	call	68e4 <__divdf3>
    b9b8:	180b883a 	mov	r5,r3
    b9bc:	1009883a 	mov	r4,r2
    b9c0:	00083b00 	call	83b0 <__fixdfsi>
    b9c4:	1009883a 	mov	r4,r2
    b9c8:	102b883a 	mov	r21,r2
    b9cc:	00084300 	call	8430 <__floatsidf>
    b9d0:	800d883a 	mov	r6,r16
    b9d4:	880f883a 	mov	r7,r17
    b9d8:	1009883a 	mov	r4,r2
    b9dc:	180b883a 	mov	r5,r3
    b9e0:	000739c0 	call	739c <__muldf3>
    b9e4:	100d883a 	mov	r6,r2
    b9e8:	180f883a 	mov	r7,r3
    b9ec:	9009883a 	mov	r4,r18
    b9f0:	980b883a 	mov	r5,r19
    b9f4:	0007ab40 	call	7ab4 <__subdf3>
    b9f8:	d9c00717 	ldw	r7,28(sp)
    b9fc:	1009883a 	mov	r4,r2
    ba00:	a8800c04 	addi	r2,r21,48
    ba04:	38800005 	stb	r2,0(r7)
    ba08:	3dc00044 	addi	r23,r7,1
    ba0c:	d9c00617 	ldw	r7,24(sp)
    ba10:	01800044 	movi	r6,1
    ba14:	180b883a 	mov	r5,r3
    ba18:	2005883a 	mov	r2,r4
    ba1c:	39803826 	beq	r7,r6,bb00 <_dtoa_r+0x8f4>
    ba20:	000d883a 	mov	r6,zero
    ba24:	01d00934 	movhi	r7,16420
    ba28:	000739c0 	call	739c <__muldf3>
    ba2c:	000d883a 	mov	r6,zero
    ba30:	000f883a 	mov	r7,zero
    ba34:	1009883a 	mov	r4,r2
    ba38:	180b883a 	mov	r5,r3
    ba3c:	1025883a 	mov	r18,r2
    ba40:	1827883a 	mov	r19,r3
    ba44:	00128a40 	call	128a4 <__eqdf2>
    ba48:	103f9a26 	beq	r2,zero,b8b4 <__alt_data_end+0xf000b8b4>
    ba4c:	d9c00617 	ldw	r7,24(sp)
    ba50:	d8c00717 	ldw	r3,28(sp)
    ba54:	b829883a 	mov	r20,r23
    ba58:	38bfffc4 	addi	r2,r7,-1
    ba5c:	18ad883a 	add	r22,r3,r2
    ba60:	00000a06 	br	ba8c <_dtoa_r+0x880>
    ba64:	000739c0 	call	739c <__muldf3>
    ba68:	000d883a 	mov	r6,zero
    ba6c:	000f883a 	mov	r7,zero
    ba70:	1009883a 	mov	r4,r2
    ba74:	180b883a 	mov	r5,r3
    ba78:	1025883a 	mov	r18,r2
    ba7c:	1827883a 	mov	r19,r3
    ba80:	b829883a 	mov	r20,r23
    ba84:	00128a40 	call	128a4 <__eqdf2>
    ba88:	103f8a26 	beq	r2,zero,b8b4 <__alt_data_end+0xf000b8b4>
    ba8c:	800d883a 	mov	r6,r16
    ba90:	880f883a 	mov	r7,r17
    ba94:	9009883a 	mov	r4,r18
    ba98:	980b883a 	mov	r5,r19
    ba9c:	00068e40 	call	68e4 <__divdf3>
    baa0:	180b883a 	mov	r5,r3
    baa4:	1009883a 	mov	r4,r2
    baa8:	00083b00 	call	83b0 <__fixdfsi>
    baac:	1009883a 	mov	r4,r2
    bab0:	102b883a 	mov	r21,r2
    bab4:	00084300 	call	8430 <__floatsidf>
    bab8:	800d883a 	mov	r6,r16
    babc:	880f883a 	mov	r7,r17
    bac0:	1009883a 	mov	r4,r2
    bac4:	180b883a 	mov	r5,r3
    bac8:	000739c0 	call	739c <__muldf3>
    bacc:	100d883a 	mov	r6,r2
    bad0:	180f883a 	mov	r7,r3
    bad4:	9009883a 	mov	r4,r18
    bad8:	980b883a 	mov	r5,r19
    badc:	0007ab40 	call	7ab4 <__subdf3>
    bae0:	aa000c04 	addi	r8,r21,48
    bae4:	a2000005 	stb	r8,0(r20)
    bae8:	000d883a 	mov	r6,zero
    baec:	01d00934 	movhi	r7,16420
    baf0:	1009883a 	mov	r4,r2
    baf4:	180b883a 	mov	r5,r3
    baf8:	a5c00044 	addi	r23,r20,1
    bafc:	b53fd91e 	bne	r22,r20,ba64 <__alt_data_end+0xf000ba64>
    bb00:	100d883a 	mov	r6,r2
    bb04:	180f883a 	mov	r7,r3
    bb08:	1009883a 	mov	r4,r2
    bb0c:	180b883a 	mov	r5,r3
    bb10:	00060380 	call	6038 <__adddf3>
    bb14:	100d883a 	mov	r6,r2
    bb18:	180f883a 	mov	r7,r3
    bb1c:	8009883a 	mov	r4,r16
    bb20:	880b883a 	mov	r5,r17
    bb24:	1027883a 	mov	r19,r2
    bb28:	1825883a 	mov	r18,r3
    bb2c:	00072a80 	call	72a8 <__ledf2>
    bb30:	10000816 	blt	r2,zero,bb54 <_dtoa_r+0x948>
    bb34:	980d883a 	mov	r6,r19
    bb38:	900f883a 	mov	r7,r18
    bb3c:	8009883a 	mov	r4,r16
    bb40:	880b883a 	mov	r5,r17
    bb44:	00128a40 	call	128a4 <__eqdf2>
    bb48:	103f5a1e 	bne	r2,zero,b8b4 <__alt_data_end+0xf000b8b4>
    bb4c:	ad40004c 	andi	r21,r21,1
    bb50:	a83f5826 	beq	r21,zero,b8b4 <__alt_data_end+0xf000b8b4>
    bb54:	bd3fffc3 	ldbu	r20,-1(r23)
    bb58:	b8bfffc4 	addi	r2,r23,-1
    bb5c:	1007883a 	mov	r3,r2
    bb60:	01400e44 	movi	r5,57
    bb64:	d9800717 	ldw	r6,28(sp)
    bb68:	00000506 	br	bb80 <_dtoa_r+0x974>
    bb6c:	18ffffc4 	addi	r3,r3,-1
    bb70:	11824726 	beq	r2,r6,c490 <_dtoa_r+0x1284>
    bb74:	1d000003 	ldbu	r20,0(r3)
    bb78:	102f883a 	mov	r23,r2
    bb7c:	10bfffc4 	addi	r2,r2,-1
    bb80:	a1003fcc 	andi	r4,r20,255
    bb84:	2100201c 	xori	r4,r4,128
    bb88:	213fe004 	addi	r4,r4,-128
    bb8c:	217ff726 	beq	r4,r5,bb6c <__alt_data_end+0xf000bb6c>
    bb90:	a2000044 	addi	r8,r20,1
    bb94:	12000005 	stb	r8,0(r2)
    bb98:	003f4606 	br	b8b4 <__alt_data_end+0xf000b8b4>
    bb9c:	d9000b17 	ldw	r4,44(sp)
    bba0:	2000c826 	beq	r4,zero,bec4 <_dtoa_r+0xcb8>
    bba4:	d9800317 	ldw	r6,12(sp)
    bba8:	00c00044 	movi	r3,1
    bbac:	1980f90e 	bge	r3,r6,bf94 <_dtoa_r+0xd88>
    bbb0:	d8800617 	ldw	r2,24(sp)
    bbb4:	d8c00a17 	ldw	r3,40(sp)
    bbb8:	157fffc4 	addi	r21,r2,-1
    bbbc:	1d41f316 	blt	r3,r21,c38c <_dtoa_r+0x1180>
    bbc0:	1d6bc83a 	sub	r21,r3,r21
    bbc4:	d9c00617 	ldw	r7,24(sp)
    bbc8:	3802aa16 	blt	r7,zero,c674 <_dtoa_r+0x1468>
    bbcc:	dd000817 	ldw	r20,32(sp)
    bbd0:	d8800617 	ldw	r2,24(sp)
    bbd4:	d8c00817 	ldw	r3,32(sp)
    bbd8:	01400044 	movi	r5,1
    bbdc:	e009883a 	mov	r4,fp
    bbe0:	1887883a 	add	r3,r3,r2
    bbe4:	d8c00815 	stw	r3,32(sp)
    bbe8:	b0ad883a 	add	r22,r22,r2
    bbec:	000ea440 	call	ea44 <__i2b>
    bbf0:	1023883a 	mov	r17,r2
    bbf4:	a0000826 	beq	r20,zero,bc18 <_dtoa_r+0xa0c>
    bbf8:	0580070e 	bge	zero,r22,bc18 <_dtoa_r+0xa0c>
    bbfc:	a005883a 	mov	r2,r20
    bc00:	b500b916 	blt	r22,r20,bee8 <_dtoa_r+0xcdc>
    bc04:	d9000817 	ldw	r4,32(sp)
    bc08:	a0a9c83a 	sub	r20,r20,r2
    bc0c:	b0adc83a 	sub	r22,r22,r2
    bc10:	2089c83a 	sub	r4,r4,r2
    bc14:	d9000815 	stw	r4,32(sp)
    bc18:	d9800a17 	ldw	r6,40(sp)
    bc1c:	0181810e 	bge	zero,r6,c224 <_dtoa_r+0x1018>
    bc20:	d9c00b17 	ldw	r7,44(sp)
    bc24:	3800b326 	beq	r7,zero,bef4 <_dtoa_r+0xce8>
    bc28:	a800b226 	beq	r21,zero,bef4 <_dtoa_r+0xce8>
    bc2c:	880b883a 	mov	r5,r17
    bc30:	a80d883a 	mov	r6,r21
    bc34:	e009883a 	mov	r4,fp
    bc38:	000ec780 	call	ec78 <__pow5mult>
    bc3c:	d9800917 	ldw	r6,36(sp)
    bc40:	100b883a 	mov	r5,r2
    bc44:	e009883a 	mov	r4,fp
    bc48:	1023883a 	mov	r17,r2
    bc4c:	000ea800 	call	ea80 <__multiply>
    bc50:	1021883a 	mov	r16,r2
    bc54:	d8800a17 	ldw	r2,40(sp)
    bc58:	d9400917 	ldw	r5,36(sp)
    bc5c:	e009883a 	mov	r4,fp
    bc60:	1545c83a 	sub	r2,r2,r21
    bc64:	d8800a15 	stw	r2,40(sp)
    bc68:	000e6e00 	call	e6e0 <_Bfree>
    bc6c:	d8c00a17 	ldw	r3,40(sp)
    bc70:	18009f1e 	bne	r3,zero,bef0 <_dtoa_r+0xce4>
    bc74:	05c00044 	movi	r23,1
    bc78:	e009883a 	mov	r4,fp
    bc7c:	b80b883a 	mov	r5,r23
    bc80:	000ea440 	call	ea44 <__i2b>
    bc84:	d9000d17 	ldw	r4,52(sp)
    bc88:	102b883a 	mov	r21,r2
    bc8c:	2000ce26 	beq	r4,zero,bfc8 <_dtoa_r+0xdbc>
    bc90:	200d883a 	mov	r6,r4
    bc94:	100b883a 	mov	r5,r2
    bc98:	e009883a 	mov	r4,fp
    bc9c:	000ec780 	call	ec78 <__pow5mult>
    bca0:	d9800317 	ldw	r6,12(sp)
    bca4:	102b883a 	mov	r21,r2
    bca8:	b981810e 	bge	r23,r6,c2b0 <_dtoa_r+0x10a4>
    bcac:	0027883a 	mov	r19,zero
    bcb0:	a8800417 	ldw	r2,16(r21)
    bcb4:	05c00804 	movi	r23,32
    bcb8:	10800104 	addi	r2,r2,4
    bcbc:	1085883a 	add	r2,r2,r2
    bcc0:	1085883a 	add	r2,r2,r2
    bcc4:	a885883a 	add	r2,r21,r2
    bcc8:	11000017 	ldw	r4,0(r2)
    bccc:	000e92c0 	call	e92c <__hi0bits>
    bcd0:	b885c83a 	sub	r2,r23,r2
    bcd4:	1585883a 	add	r2,r2,r22
    bcd8:	108007cc 	andi	r2,r2,31
    bcdc:	1000b326 	beq	r2,zero,bfac <_dtoa_r+0xda0>
    bce0:	00c00804 	movi	r3,32
    bce4:	1887c83a 	sub	r3,r3,r2
    bce8:	01000104 	movi	r4,4
    bcec:	20c2cd0e 	bge	r4,r3,c824 <_dtoa_r+0x1618>
    bcf0:	00c00704 	movi	r3,28
    bcf4:	1885c83a 	sub	r2,r3,r2
    bcf8:	d8c00817 	ldw	r3,32(sp)
    bcfc:	a0a9883a 	add	r20,r20,r2
    bd00:	b0ad883a 	add	r22,r22,r2
    bd04:	1887883a 	add	r3,r3,r2
    bd08:	d8c00815 	stw	r3,32(sp)
    bd0c:	d9800817 	ldw	r6,32(sp)
    bd10:	0180040e 	bge	zero,r6,bd24 <_dtoa_r+0xb18>
    bd14:	800b883a 	mov	r5,r16
    bd18:	e009883a 	mov	r4,fp
    bd1c:	000edb80 	call	edb8 <__lshift>
    bd20:	1021883a 	mov	r16,r2
    bd24:	0580050e 	bge	zero,r22,bd3c <_dtoa_r+0xb30>
    bd28:	a80b883a 	mov	r5,r21
    bd2c:	b00d883a 	mov	r6,r22
    bd30:	e009883a 	mov	r4,fp
    bd34:	000edb80 	call	edb8 <__lshift>
    bd38:	102b883a 	mov	r21,r2
    bd3c:	d9c00e17 	ldw	r7,56(sp)
    bd40:	3801211e 	bne	r7,zero,c1c8 <_dtoa_r+0xfbc>
    bd44:	d9800617 	ldw	r6,24(sp)
    bd48:	0181380e 	bge	zero,r6,c22c <_dtoa_r+0x1020>
    bd4c:	d8c00b17 	ldw	r3,44(sp)
    bd50:	1800ab1e 	bne	r3,zero,c000 <_dtoa_r+0xdf4>
    bd54:	dc800717 	ldw	r18,28(sp)
    bd58:	dcc00617 	ldw	r19,24(sp)
    bd5c:	9029883a 	mov	r20,r18
    bd60:	00000206 	br	bd6c <_dtoa_r+0xb60>
    bd64:	000e7080 	call	e708 <__multadd>
    bd68:	1021883a 	mov	r16,r2
    bd6c:	a80b883a 	mov	r5,r21
    bd70:	8009883a 	mov	r4,r16
    bd74:	000b00c0 	call	b00c <quorem>
    bd78:	10800c04 	addi	r2,r2,48
    bd7c:	90800005 	stb	r2,0(r18)
    bd80:	94800044 	addi	r18,r18,1
    bd84:	9507c83a 	sub	r3,r18,r20
    bd88:	000f883a 	mov	r7,zero
    bd8c:	01800284 	movi	r6,10
    bd90:	800b883a 	mov	r5,r16
    bd94:	e009883a 	mov	r4,fp
    bd98:	1cfff216 	blt	r3,r19,bd64 <__alt_data_end+0xf000bd64>
    bd9c:	1011883a 	mov	r8,r2
    bda0:	d8800617 	ldw	r2,24(sp)
    bda4:	0082370e 	bge	zero,r2,c684 <_dtoa_r+0x1478>
    bda8:	d9000717 	ldw	r4,28(sp)
    bdac:	0025883a 	mov	r18,zero
    bdb0:	20af883a 	add	r23,r4,r2
    bdb4:	01800044 	movi	r6,1
    bdb8:	800b883a 	mov	r5,r16
    bdbc:	e009883a 	mov	r4,fp
    bdc0:	da001715 	stw	r8,92(sp)
    bdc4:	000edb80 	call	edb8 <__lshift>
    bdc8:	a80b883a 	mov	r5,r21
    bdcc:	1009883a 	mov	r4,r2
    bdd0:	d8800915 	stw	r2,36(sp)
    bdd4:	000ef000 	call	ef00 <__mcmp>
    bdd8:	da001717 	ldw	r8,92(sp)
    bddc:	0081800e 	bge	zero,r2,c3e0 <_dtoa_r+0x11d4>
    bde0:	b93fffc3 	ldbu	r4,-1(r23)
    bde4:	b8bfffc4 	addi	r2,r23,-1
    bde8:	1007883a 	mov	r3,r2
    bdec:	01800e44 	movi	r6,57
    bdf0:	d9c00717 	ldw	r7,28(sp)
    bdf4:	00000506 	br	be0c <_dtoa_r+0xc00>
    bdf8:	18ffffc4 	addi	r3,r3,-1
    bdfc:	11c12326 	beq	r2,r7,c28c <_dtoa_r+0x1080>
    be00:	19000003 	ldbu	r4,0(r3)
    be04:	102f883a 	mov	r23,r2
    be08:	10bfffc4 	addi	r2,r2,-1
    be0c:	21403fcc 	andi	r5,r4,255
    be10:	2940201c 	xori	r5,r5,128
    be14:	297fe004 	addi	r5,r5,-128
    be18:	29bff726 	beq	r5,r6,bdf8 <__alt_data_end+0xf000bdf8>
    be1c:	21000044 	addi	r4,r4,1
    be20:	11000005 	stb	r4,0(r2)
    be24:	a80b883a 	mov	r5,r21
    be28:	e009883a 	mov	r4,fp
    be2c:	000e6e00 	call	e6e0 <_Bfree>
    be30:	883ea026 	beq	r17,zero,b8b4 <__alt_data_end+0xf000b8b4>
    be34:	90000426 	beq	r18,zero,be48 <_dtoa_r+0xc3c>
    be38:	94400326 	beq	r18,r17,be48 <_dtoa_r+0xc3c>
    be3c:	900b883a 	mov	r5,r18
    be40:	e009883a 	mov	r4,fp
    be44:	000e6e00 	call	e6e0 <_Bfree>
    be48:	880b883a 	mov	r5,r17
    be4c:	e009883a 	mov	r4,fp
    be50:	000e6e00 	call	e6e0 <_Bfree>
    be54:	003e9706 	br	b8b4 <__alt_data_end+0xf000b8b4>
    be58:	01800044 	movi	r6,1
    be5c:	d9800e15 	stw	r6,56(sp)
    be60:	003d9606 	br	b4bc <__alt_data_end+0xf000b4bc>
    be64:	d8800817 	ldw	r2,32(sp)
    be68:	d8c00517 	ldw	r3,20(sp)
    be6c:	d8000d15 	stw	zero,52(sp)
    be70:	10c5c83a 	sub	r2,r2,r3
    be74:	00c9c83a 	sub	r4,zero,r3
    be78:	d8800815 	stw	r2,32(sp)
    be7c:	d9000a15 	stw	r4,40(sp)
    be80:	003d9706 	br	b4e0 <__alt_data_end+0xf000b4e0>
    be84:	05adc83a 	sub	r22,zero,r22
    be88:	dd800815 	stw	r22,32(sp)
    be8c:	002d883a 	mov	r22,zero
    be90:	003d8e06 	br	b4cc <__alt_data_end+0xf000b4cc>
    be94:	d9000517 	ldw	r4,20(sp)
    be98:	00084300 	call	8430 <__floatsidf>
    be9c:	100d883a 	mov	r6,r2
    bea0:	180f883a 	mov	r7,r3
    bea4:	a009883a 	mov	r4,r20
    bea8:	880b883a 	mov	r5,r17
    beac:	00128a40 	call	128a4 <__eqdf2>
    beb0:	103d7126 	beq	r2,zero,b478 <__alt_data_end+0xf000b478>
    beb4:	d9c00517 	ldw	r7,20(sp)
    beb8:	39ffffc4 	addi	r7,r7,-1
    bebc:	d9c00515 	stw	r7,20(sp)
    bec0:	003d6d06 	br	b478 <__alt_data_end+0xf000b478>
    bec4:	dd400a17 	ldw	r21,40(sp)
    bec8:	dd000817 	ldw	r20,32(sp)
    becc:	0023883a 	mov	r17,zero
    bed0:	003f4806 	br	bbf4 <__alt_data_end+0xf000bbf4>
    bed4:	10e3c83a 	sub	r17,r2,r3
    bed8:	9448983a 	sll	r4,r18,r17
    bedc:	003d3206 	br	b3a8 <__alt_data_end+0xf000b3a8>
    bee0:	d8000e15 	stw	zero,56(sp)
    bee4:	003d7506 	br	b4bc <__alt_data_end+0xf000b4bc>
    bee8:	b005883a 	mov	r2,r22
    beec:	003f4506 	br	bc04 <__alt_data_end+0xf000bc04>
    bef0:	dc000915 	stw	r16,36(sp)
    bef4:	d9800a17 	ldw	r6,40(sp)
    bef8:	d9400917 	ldw	r5,36(sp)
    befc:	e009883a 	mov	r4,fp
    bf00:	000ec780 	call	ec78 <__pow5mult>
    bf04:	1021883a 	mov	r16,r2
    bf08:	003f5a06 	br	bc74 <__alt_data_end+0xf000bc74>
    bf0c:	01c00044 	movi	r7,1
    bf10:	d9c00b15 	stw	r7,44(sp)
    bf14:	d8802217 	ldw	r2,136(sp)
    bf18:	0081280e 	bge	zero,r2,c3bc <_dtoa_r+0x11b0>
    bf1c:	100d883a 	mov	r6,r2
    bf20:	1021883a 	mov	r16,r2
    bf24:	d8800c15 	stw	r2,48(sp)
    bf28:	d8800615 	stw	r2,24(sp)
    bf2c:	003d8806 	br	b550 <__alt_data_end+0xf000b550>
    bf30:	d8800617 	ldw	r2,24(sp)
    bf34:	00be9b16 	blt	zero,r2,b9a4 <__alt_data_end+0xf000b9a4>
    bf38:	10010f1e 	bne	r2,zero,c378 <_dtoa_r+0x116c>
    bf3c:	880b883a 	mov	r5,r17
    bf40:	000d883a 	mov	r6,zero
    bf44:	01d00534 	movhi	r7,16404
    bf48:	8009883a 	mov	r4,r16
    bf4c:	000739c0 	call	739c <__muldf3>
    bf50:	900d883a 	mov	r6,r18
    bf54:	980f883a 	mov	r7,r19
    bf58:	1009883a 	mov	r4,r2
    bf5c:	180b883a 	mov	r5,r3
    bf60:	00071cc0 	call	71cc <__gedf2>
    bf64:	002b883a 	mov	r21,zero
    bf68:	0023883a 	mov	r17,zero
    bf6c:	1000bf16 	blt	r2,zero,c26c <_dtoa_r+0x1060>
    bf70:	d9802217 	ldw	r6,136(sp)
    bf74:	ddc00717 	ldw	r23,28(sp)
    bf78:	018c303a 	nor	r6,zero,r6
    bf7c:	d9800515 	stw	r6,20(sp)
    bf80:	a80b883a 	mov	r5,r21
    bf84:	e009883a 	mov	r4,fp
    bf88:	000e6e00 	call	e6e0 <_Bfree>
    bf8c:	883e4926 	beq	r17,zero,b8b4 <__alt_data_end+0xf000b8b4>
    bf90:	003fad06 	br	be48 <__alt_data_end+0xf000be48>
    bf94:	d9c01117 	ldw	r7,68(sp)
    bf98:	3801bc26 	beq	r7,zero,c68c <_dtoa_r+0x1480>
    bf9c:	10810cc4 	addi	r2,r2,1075
    bfa0:	dd400a17 	ldw	r21,40(sp)
    bfa4:	dd000817 	ldw	r20,32(sp)
    bfa8:	003f0a06 	br	bbd4 <__alt_data_end+0xf000bbd4>
    bfac:	00800704 	movi	r2,28
    bfb0:	d9000817 	ldw	r4,32(sp)
    bfb4:	a0a9883a 	add	r20,r20,r2
    bfb8:	b0ad883a 	add	r22,r22,r2
    bfbc:	2089883a 	add	r4,r4,r2
    bfc0:	d9000815 	stw	r4,32(sp)
    bfc4:	003f5106 	br	bd0c <__alt_data_end+0xf000bd0c>
    bfc8:	d8c00317 	ldw	r3,12(sp)
    bfcc:	b8c1fc0e 	bge	r23,r3,c7c0 <_dtoa_r+0x15b4>
    bfd0:	0027883a 	mov	r19,zero
    bfd4:	b805883a 	mov	r2,r23
    bfd8:	003f3e06 	br	bcd4 <__alt_data_end+0xf000bcd4>
    bfdc:	880b883a 	mov	r5,r17
    bfe0:	e009883a 	mov	r4,fp
    bfe4:	000f883a 	mov	r7,zero
    bfe8:	01800284 	movi	r6,10
    bfec:	000e7080 	call	e708 <__multadd>
    bff0:	d9000c17 	ldw	r4,48(sp)
    bff4:	1023883a 	mov	r17,r2
    bff8:	0102040e 	bge	zero,r4,c80c <_dtoa_r+0x1600>
    bffc:	d9000615 	stw	r4,24(sp)
    c000:	0500050e 	bge	zero,r20,c018 <_dtoa_r+0xe0c>
    c004:	880b883a 	mov	r5,r17
    c008:	a00d883a 	mov	r6,r20
    c00c:	e009883a 	mov	r4,fp
    c010:	000edb80 	call	edb8 <__lshift>
    c014:	1023883a 	mov	r17,r2
    c018:	9801241e 	bne	r19,zero,c4ac <_dtoa_r+0x12a0>
    c01c:	8829883a 	mov	r20,r17
    c020:	d9000617 	ldw	r4,24(sp)
    c024:	dcc00717 	ldw	r19,28(sp)
    c028:	9480004c 	andi	r18,r18,1
    c02c:	20bfffc4 	addi	r2,r4,-1
    c030:	9885883a 	add	r2,r19,r2
    c034:	d8800415 	stw	r2,16(sp)
    c038:	dc800615 	stw	r18,24(sp)
    c03c:	a80b883a 	mov	r5,r21
    c040:	8009883a 	mov	r4,r16
    c044:	000b00c0 	call	b00c <quorem>
    c048:	880b883a 	mov	r5,r17
    c04c:	8009883a 	mov	r4,r16
    c050:	102f883a 	mov	r23,r2
    c054:	000ef000 	call	ef00 <__mcmp>
    c058:	a80b883a 	mov	r5,r21
    c05c:	a00d883a 	mov	r6,r20
    c060:	e009883a 	mov	r4,fp
    c064:	102d883a 	mov	r22,r2
    c068:	000ef600 	call	ef60 <__mdiff>
    c06c:	1007883a 	mov	r3,r2
    c070:	10800317 	ldw	r2,12(r2)
    c074:	bc800c04 	addi	r18,r23,48
    c078:	180b883a 	mov	r5,r3
    c07c:	10004e1e 	bne	r2,zero,c1b8 <_dtoa_r+0xfac>
    c080:	8009883a 	mov	r4,r16
    c084:	d8c01615 	stw	r3,88(sp)
    c088:	000ef000 	call	ef00 <__mcmp>
    c08c:	d8c01617 	ldw	r3,88(sp)
    c090:	e009883a 	mov	r4,fp
    c094:	d8801615 	stw	r2,88(sp)
    c098:	180b883a 	mov	r5,r3
    c09c:	000e6e00 	call	e6e0 <_Bfree>
    c0a0:	d8801617 	ldw	r2,88(sp)
    c0a4:	1000041e 	bne	r2,zero,c0b8 <_dtoa_r+0xeac>
    c0a8:	d9800317 	ldw	r6,12(sp)
    c0ac:	3000021e 	bne	r6,zero,c0b8 <_dtoa_r+0xeac>
    c0b0:	d8c00617 	ldw	r3,24(sp)
    c0b4:	18003726 	beq	r3,zero,c194 <_dtoa_r+0xf88>
    c0b8:	b0002016 	blt	r22,zero,c13c <_dtoa_r+0xf30>
    c0bc:	b000041e 	bne	r22,zero,c0d0 <_dtoa_r+0xec4>
    c0c0:	d9000317 	ldw	r4,12(sp)
    c0c4:	2000021e 	bne	r4,zero,c0d0 <_dtoa_r+0xec4>
    c0c8:	d8c00617 	ldw	r3,24(sp)
    c0cc:	18001b26 	beq	r3,zero,c13c <_dtoa_r+0xf30>
    c0d0:	00810716 	blt	zero,r2,c4f0 <_dtoa_r+0x12e4>
    c0d4:	d8c00417 	ldw	r3,16(sp)
    c0d8:	9d800044 	addi	r22,r19,1
    c0dc:	9c800005 	stb	r18,0(r19)
    c0e0:	b02f883a 	mov	r23,r22
    c0e4:	98c10626 	beq	r19,r3,c500 <_dtoa_r+0x12f4>
    c0e8:	800b883a 	mov	r5,r16
    c0ec:	000f883a 	mov	r7,zero
    c0f0:	01800284 	movi	r6,10
    c0f4:	e009883a 	mov	r4,fp
    c0f8:	000e7080 	call	e708 <__multadd>
    c0fc:	1021883a 	mov	r16,r2
    c100:	000f883a 	mov	r7,zero
    c104:	01800284 	movi	r6,10
    c108:	880b883a 	mov	r5,r17
    c10c:	e009883a 	mov	r4,fp
    c110:	8d002526 	beq	r17,r20,c1a8 <_dtoa_r+0xf9c>
    c114:	000e7080 	call	e708 <__multadd>
    c118:	a00b883a 	mov	r5,r20
    c11c:	000f883a 	mov	r7,zero
    c120:	01800284 	movi	r6,10
    c124:	e009883a 	mov	r4,fp
    c128:	1023883a 	mov	r17,r2
    c12c:	000e7080 	call	e708 <__multadd>
    c130:	1029883a 	mov	r20,r2
    c134:	b027883a 	mov	r19,r22
    c138:	003fc006 	br	c03c <__alt_data_end+0xf000c03c>
    c13c:	9011883a 	mov	r8,r18
    c140:	00800e0e 	bge	zero,r2,c17c <_dtoa_r+0xf70>
    c144:	800b883a 	mov	r5,r16
    c148:	01800044 	movi	r6,1
    c14c:	e009883a 	mov	r4,fp
    c150:	da001715 	stw	r8,92(sp)
    c154:	000edb80 	call	edb8 <__lshift>
    c158:	a80b883a 	mov	r5,r21
    c15c:	1009883a 	mov	r4,r2
    c160:	1021883a 	mov	r16,r2
    c164:	000ef000 	call	ef00 <__mcmp>
    c168:	da001717 	ldw	r8,92(sp)
    c16c:	0081960e 	bge	zero,r2,c7c8 <_dtoa_r+0x15bc>
    c170:	00800e44 	movi	r2,57
    c174:	40817026 	beq	r8,r2,c738 <_dtoa_r+0x152c>
    c178:	ba000c44 	addi	r8,r23,49
    c17c:	8825883a 	mov	r18,r17
    c180:	9dc00044 	addi	r23,r19,1
    c184:	9a000005 	stb	r8,0(r19)
    c188:	a023883a 	mov	r17,r20
    c18c:	dc000915 	stw	r16,36(sp)
    c190:	003f2406 	br	be24 <__alt_data_end+0xf000be24>
    c194:	00800e44 	movi	r2,57
    c198:	9011883a 	mov	r8,r18
    c19c:	90816626 	beq	r18,r2,c738 <_dtoa_r+0x152c>
    c1a0:	05bff516 	blt	zero,r22,c178 <__alt_data_end+0xf000c178>
    c1a4:	003ff506 	br	c17c <__alt_data_end+0xf000c17c>
    c1a8:	000e7080 	call	e708 <__multadd>
    c1ac:	1023883a 	mov	r17,r2
    c1b0:	1029883a 	mov	r20,r2
    c1b4:	003fdf06 	br	c134 <__alt_data_end+0xf000c134>
    c1b8:	e009883a 	mov	r4,fp
    c1bc:	000e6e00 	call	e6e0 <_Bfree>
    c1c0:	00800044 	movi	r2,1
    c1c4:	003fbc06 	br	c0b8 <__alt_data_end+0xf000c0b8>
    c1c8:	a80b883a 	mov	r5,r21
    c1cc:	8009883a 	mov	r4,r16
    c1d0:	000ef000 	call	ef00 <__mcmp>
    c1d4:	103edb0e 	bge	r2,zero,bd44 <__alt_data_end+0xf000bd44>
    c1d8:	800b883a 	mov	r5,r16
    c1dc:	000f883a 	mov	r7,zero
    c1e0:	01800284 	movi	r6,10
    c1e4:	e009883a 	mov	r4,fp
    c1e8:	000e7080 	call	e708 <__multadd>
    c1ec:	1021883a 	mov	r16,r2
    c1f0:	d8800517 	ldw	r2,20(sp)
    c1f4:	d8c00b17 	ldw	r3,44(sp)
    c1f8:	10bfffc4 	addi	r2,r2,-1
    c1fc:	d8800515 	stw	r2,20(sp)
    c200:	183f761e 	bne	r3,zero,bfdc <__alt_data_end+0xf000bfdc>
    c204:	d9000c17 	ldw	r4,48(sp)
    c208:	0101730e 	bge	zero,r4,c7d8 <_dtoa_r+0x15cc>
    c20c:	d9000615 	stw	r4,24(sp)
    c210:	003ed006 	br	bd54 <__alt_data_end+0xf000bd54>
    c214:	00800084 	movi	r2,2
    c218:	3081861e 	bne	r6,r2,c834 <_dtoa_r+0x1628>
    c21c:	d8000b15 	stw	zero,44(sp)
    c220:	003f3c06 	br	bf14 <__alt_data_end+0xf000bf14>
    c224:	dc000917 	ldw	r16,36(sp)
    c228:	003e9206 	br	bc74 <__alt_data_end+0xf000bc74>
    c22c:	d9c00317 	ldw	r7,12(sp)
    c230:	00800084 	movi	r2,2
    c234:	11fec50e 	bge	r2,r7,bd4c <__alt_data_end+0xf000bd4c>
    c238:	d9000617 	ldw	r4,24(sp)
    c23c:	20013c1e 	bne	r4,zero,c730 <_dtoa_r+0x1524>
    c240:	a80b883a 	mov	r5,r21
    c244:	000f883a 	mov	r7,zero
    c248:	01800144 	movi	r6,5
    c24c:	e009883a 	mov	r4,fp
    c250:	000e7080 	call	e708 <__multadd>
    c254:	100b883a 	mov	r5,r2
    c258:	8009883a 	mov	r4,r16
    c25c:	102b883a 	mov	r21,r2
    c260:	000ef000 	call	ef00 <__mcmp>
    c264:	dc000915 	stw	r16,36(sp)
    c268:	00bf410e 	bge	zero,r2,bf70 <__alt_data_end+0xf000bf70>
    c26c:	d9c00717 	ldw	r7,28(sp)
    c270:	00800c44 	movi	r2,49
    c274:	38800005 	stb	r2,0(r7)
    c278:	d8800517 	ldw	r2,20(sp)
    c27c:	3dc00044 	addi	r23,r7,1
    c280:	10800044 	addi	r2,r2,1
    c284:	d8800515 	stw	r2,20(sp)
    c288:	003f3d06 	br	bf80 <__alt_data_end+0xf000bf80>
    c28c:	d9800517 	ldw	r6,20(sp)
    c290:	d9c00717 	ldw	r7,28(sp)
    c294:	00800c44 	movi	r2,49
    c298:	31800044 	addi	r6,r6,1
    c29c:	d9800515 	stw	r6,20(sp)
    c2a0:	38800005 	stb	r2,0(r7)
    c2a4:	003edf06 	br	be24 <__alt_data_end+0xf000be24>
    c2a8:	d8000b15 	stw	zero,44(sp)
    c2ac:	003c9f06 	br	b52c <__alt_data_end+0xf000b52c>
    c2b0:	903e7e1e 	bne	r18,zero,bcac <__alt_data_end+0xf000bcac>
    c2b4:	00800434 	movhi	r2,16
    c2b8:	10bfffc4 	addi	r2,r2,-1
    c2bc:	9884703a 	and	r2,r19,r2
    c2c0:	1000ea1e 	bne	r2,zero,c66c <_dtoa_r+0x1460>
    c2c4:	9cdffc2c 	andhi	r19,r19,32752
    c2c8:	9800e826 	beq	r19,zero,c66c <_dtoa_r+0x1460>
    c2cc:	d9c00817 	ldw	r7,32(sp)
    c2d0:	b5800044 	addi	r22,r22,1
    c2d4:	04c00044 	movi	r19,1
    c2d8:	39c00044 	addi	r7,r7,1
    c2dc:	d9c00815 	stw	r7,32(sp)
    c2e0:	d8800d17 	ldw	r2,52(sp)
    c2e4:	103e721e 	bne	r2,zero,bcb0 <__alt_data_end+0xf000bcb0>
    c2e8:	00800044 	movi	r2,1
    c2ec:	003e7906 	br	bcd4 <__alt_data_end+0xf000bcd4>
    c2f0:	8009883a 	mov	r4,r16
    c2f4:	00084300 	call	8430 <__floatsidf>
    c2f8:	d9800f17 	ldw	r6,60(sp)
    c2fc:	d9c01017 	ldw	r7,64(sp)
    c300:	1009883a 	mov	r4,r2
    c304:	180b883a 	mov	r5,r3
    c308:	000739c0 	call	739c <__muldf3>
    c30c:	000d883a 	mov	r6,zero
    c310:	01d00734 	movhi	r7,16412
    c314:	1009883a 	mov	r4,r2
    c318:	180b883a 	mov	r5,r3
    c31c:	00060380 	call	6038 <__adddf3>
    c320:	047f3034 	movhi	r17,64704
    c324:	1021883a 	mov	r16,r2
    c328:	1c63883a 	add	r17,r3,r17
    c32c:	d9000f17 	ldw	r4,60(sp)
    c330:	d9401017 	ldw	r5,64(sp)
    c334:	000d883a 	mov	r6,zero
    c338:	01d00534 	movhi	r7,16404
    c33c:	0007ab40 	call	7ab4 <__subdf3>
    c340:	800d883a 	mov	r6,r16
    c344:	880f883a 	mov	r7,r17
    c348:	1009883a 	mov	r4,r2
    c34c:	180b883a 	mov	r5,r3
    c350:	102b883a 	mov	r21,r2
    c354:	1829883a 	mov	r20,r3
    c358:	00071cc0 	call	71cc <__gedf2>
    c35c:	00806c16 	blt	zero,r2,c510 <_dtoa_r+0x1304>
    c360:	89e0003c 	xorhi	r7,r17,32768
    c364:	800d883a 	mov	r6,r16
    c368:	a809883a 	mov	r4,r21
    c36c:	a00b883a 	mov	r5,r20
    c370:	00072a80 	call	72a8 <__ledf2>
    c374:	103d7e0e 	bge	r2,zero,b970 <__alt_data_end+0xf000b970>
    c378:	002b883a 	mov	r21,zero
    c37c:	0023883a 	mov	r17,zero
    c380:	003efb06 	br	bf70 <__alt_data_end+0xf000bf70>
    c384:	d8800717 	ldw	r2,28(sp)
    c388:	003bd006 	br	b2cc <__alt_data_end+0xf000b2cc>
    c38c:	d9000a17 	ldw	r4,40(sp)
    c390:	d9800d17 	ldw	r6,52(sp)
    c394:	dd400a15 	stw	r21,40(sp)
    c398:	a905c83a 	sub	r2,r21,r4
    c39c:	308d883a 	add	r6,r6,r2
    c3a0:	d9800d15 	stw	r6,52(sp)
    c3a4:	002b883a 	mov	r21,zero
    c3a8:	003e0606 	br	bbc4 <__alt_data_end+0xf000bbc4>
    c3ac:	9023883a 	mov	r17,r18
    c3b0:	9829883a 	mov	r20,r19
    c3b4:	04000084 	movi	r16,2
    c3b8:	003c9206 	br	b604 <__alt_data_end+0xf000b604>
    c3bc:	04000044 	movi	r16,1
    c3c0:	dc000c15 	stw	r16,48(sp)
    c3c4:	dc000615 	stw	r16,24(sp)
    c3c8:	dc002215 	stw	r16,136(sp)
    c3cc:	e0001115 	stw	zero,68(fp)
    c3d0:	000b883a 	mov	r5,zero
    c3d4:	003c6906 	br	b57c <__alt_data_end+0xf000b57c>
    c3d8:	3021883a 	mov	r16,r6
    c3dc:	003ffb06 	br	c3cc <__alt_data_end+0xf000c3cc>
    c3e0:	1000021e 	bne	r2,zero,c3ec <_dtoa_r+0x11e0>
    c3e4:	4200004c 	andi	r8,r8,1
    c3e8:	403e7d1e 	bne	r8,zero,bde0 <__alt_data_end+0xf000bde0>
    c3ec:	01000c04 	movi	r4,48
    c3f0:	00000106 	br	c3f8 <_dtoa_r+0x11ec>
    c3f4:	102f883a 	mov	r23,r2
    c3f8:	b8bfffc4 	addi	r2,r23,-1
    c3fc:	10c00007 	ldb	r3,0(r2)
    c400:	193ffc26 	beq	r3,r4,c3f4 <__alt_data_end+0xf000c3f4>
    c404:	003e8706 	br	be24 <__alt_data_end+0xf000be24>
    c408:	d8800517 	ldw	r2,20(sp)
    c40c:	00a3c83a 	sub	r17,zero,r2
    c410:	8800a426 	beq	r17,zero,c6a4 <_dtoa_r+0x1498>
    c414:	888003cc 	andi	r2,r17,15
    c418:	100490fa 	slli	r2,r2,3
    c41c:	00c20034 	movhi	r3,2048
    c420:	18c0e404 	addi	r3,r3,912
    c424:	1885883a 	add	r2,r3,r2
    c428:	11800017 	ldw	r6,0(r2)
    c42c:	11c00117 	ldw	r7,4(r2)
    c430:	9009883a 	mov	r4,r18
    c434:	980b883a 	mov	r5,r19
    c438:	8823d13a 	srai	r17,r17,4
    c43c:	000739c0 	call	739c <__muldf3>
    c440:	d8800f15 	stw	r2,60(sp)
    c444:	d8c01015 	stw	r3,64(sp)
    c448:	8800e826 	beq	r17,zero,c7ec <_dtoa_r+0x15e0>
    c44c:	05020034 	movhi	r20,2048
    c450:	a500da04 	addi	r20,r20,872
    c454:	04000084 	movi	r16,2
    c458:	8980004c 	andi	r6,r17,1
    c45c:	1009883a 	mov	r4,r2
    c460:	8823d07a 	srai	r17,r17,1
    c464:	180b883a 	mov	r5,r3
    c468:	30000426 	beq	r6,zero,c47c <_dtoa_r+0x1270>
    c46c:	a1800017 	ldw	r6,0(r20)
    c470:	a1c00117 	ldw	r7,4(r20)
    c474:	84000044 	addi	r16,r16,1
    c478:	000739c0 	call	739c <__muldf3>
    c47c:	a5000204 	addi	r20,r20,8
    c480:	883ff51e 	bne	r17,zero,c458 <__alt_data_end+0xf000c458>
    c484:	d8800f15 	stw	r2,60(sp)
    c488:	d8c01015 	stw	r3,64(sp)
    c48c:	003c7606 	br	b668 <__alt_data_end+0xf000b668>
    c490:	00c00c04 	movi	r3,48
    c494:	10c00005 	stb	r3,0(r2)
    c498:	d8c00517 	ldw	r3,20(sp)
    c49c:	bd3fffc3 	ldbu	r20,-1(r23)
    c4a0:	18c00044 	addi	r3,r3,1
    c4a4:	d8c00515 	stw	r3,20(sp)
    c4a8:	003db906 	br	bb90 <__alt_data_end+0xf000bb90>
    c4ac:	89400117 	ldw	r5,4(r17)
    c4b0:	e009883a 	mov	r4,fp
    c4b4:	000e6380 	call	e638 <_Balloc>
    c4b8:	89800417 	ldw	r6,16(r17)
    c4bc:	89400304 	addi	r5,r17,12
    c4c0:	11000304 	addi	r4,r2,12
    c4c4:	31800084 	addi	r6,r6,2
    c4c8:	318d883a 	add	r6,r6,r6
    c4cc:	318d883a 	add	r6,r6,r6
    c4d0:	1027883a 	mov	r19,r2
    c4d4:	00087a00 	call	87a0 <memcpy>
    c4d8:	01800044 	movi	r6,1
    c4dc:	980b883a 	mov	r5,r19
    c4e0:	e009883a 	mov	r4,fp
    c4e4:	000edb80 	call	edb8 <__lshift>
    c4e8:	1029883a 	mov	r20,r2
    c4ec:	003ecc06 	br	c020 <__alt_data_end+0xf000c020>
    c4f0:	00800e44 	movi	r2,57
    c4f4:	90809026 	beq	r18,r2,c738 <_dtoa_r+0x152c>
    c4f8:	92000044 	addi	r8,r18,1
    c4fc:	003f1f06 	br	c17c <__alt_data_end+0xf000c17c>
    c500:	9011883a 	mov	r8,r18
    c504:	8825883a 	mov	r18,r17
    c508:	a023883a 	mov	r17,r20
    c50c:	003e2906 	br	bdb4 <__alt_data_end+0xf000bdb4>
    c510:	002b883a 	mov	r21,zero
    c514:	0023883a 	mov	r17,zero
    c518:	003f5406 	br	c26c <__alt_data_end+0xf000c26c>
    c51c:	61bfffc4 	addi	r6,r12,-1
    c520:	300490fa 	slli	r2,r6,3
    c524:	00c20034 	movhi	r3,2048
    c528:	18c0e404 	addi	r3,r3,912
    c52c:	1885883a 	add	r2,r3,r2
    c530:	11000017 	ldw	r4,0(r2)
    c534:	11400117 	ldw	r5,4(r2)
    c538:	d8800717 	ldw	r2,28(sp)
    c53c:	880f883a 	mov	r7,r17
    c540:	d9801215 	stw	r6,72(sp)
    c544:	800d883a 	mov	r6,r16
    c548:	db001615 	stw	r12,88(sp)
    c54c:	15c00044 	addi	r23,r2,1
    c550:	000739c0 	call	739c <__muldf3>
    c554:	d9401017 	ldw	r5,64(sp)
    c558:	d9000f17 	ldw	r4,60(sp)
    c55c:	d8c01515 	stw	r3,84(sp)
    c560:	d8801415 	stw	r2,80(sp)
    c564:	00083b00 	call	83b0 <__fixdfsi>
    c568:	1009883a 	mov	r4,r2
    c56c:	1021883a 	mov	r16,r2
    c570:	00084300 	call	8430 <__floatsidf>
    c574:	d9000f17 	ldw	r4,60(sp)
    c578:	d9401017 	ldw	r5,64(sp)
    c57c:	100d883a 	mov	r6,r2
    c580:	180f883a 	mov	r7,r3
    c584:	0007ab40 	call	7ab4 <__subdf3>
    c588:	1829883a 	mov	r20,r3
    c58c:	d8c00717 	ldw	r3,28(sp)
    c590:	84000c04 	addi	r16,r16,48
    c594:	1023883a 	mov	r17,r2
    c598:	1c000005 	stb	r16,0(r3)
    c59c:	db001617 	ldw	r12,88(sp)
    c5a0:	00800044 	movi	r2,1
    c5a4:	60802226 	beq	r12,r2,c630 <_dtoa_r+0x1424>
    c5a8:	d9c00717 	ldw	r7,28(sp)
    c5ac:	8805883a 	mov	r2,r17
    c5b0:	b82b883a 	mov	r21,r23
    c5b4:	3b19883a 	add	r12,r7,r12
    c5b8:	6023883a 	mov	r17,r12
    c5bc:	a007883a 	mov	r3,r20
    c5c0:	dc800f15 	stw	r18,60(sp)
    c5c4:	000d883a 	mov	r6,zero
    c5c8:	01d00934 	movhi	r7,16420
    c5cc:	1009883a 	mov	r4,r2
    c5d0:	180b883a 	mov	r5,r3
    c5d4:	000739c0 	call	739c <__muldf3>
    c5d8:	180b883a 	mov	r5,r3
    c5dc:	1009883a 	mov	r4,r2
    c5e0:	1829883a 	mov	r20,r3
    c5e4:	1025883a 	mov	r18,r2
    c5e8:	00083b00 	call	83b0 <__fixdfsi>
    c5ec:	1009883a 	mov	r4,r2
    c5f0:	1021883a 	mov	r16,r2
    c5f4:	00084300 	call	8430 <__floatsidf>
    c5f8:	100d883a 	mov	r6,r2
    c5fc:	180f883a 	mov	r7,r3
    c600:	9009883a 	mov	r4,r18
    c604:	a00b883a 	mov	r5,r20
    c608:	84000c04 	addi	r16,r16,48
    c60c:	0007ab40 	call	7ab4 <__subdf3>
    c610:	ad400044 	addi	r21,r21,1
    c614:	ac3fffc5 	stb	r16,-1(r21)
    c618:	ac7fea1e 	bne	r21,r17,c5c4 <__alt_data_end+0xf000c5c4>
    c61c:	1023883a 	mov	r17,r2
    c620:	d8801217 	ldw	r2,72(sp)
    c624:	dc800f17 	ldw	r18,60(sp)
    c628:	1829883a 	mov	r20,r3
    c62c:	b8af883a 	add	r23,r23,r2
    c630:	d9001417 	ldw	r4,80(sp)
    c634:	d9401517 	ldw	r5,84(sp)
    c638:	000d883a 	mov	r6,zero
    c63c:	01cff834 	movhi	r7,16352
    c640:	00060380 	call	6038 <__adddf3>
    c644:	880d883a 	mov	r6,r17
    c648:	a00f883a 	mov	r7,r20
    c64c:	1009883a 	mov	r4,r2
    c650:	180b883a 	mov	r5,r3
    c654:	00072a80 	call	72a8 <__ledf2>
    c658:	10003e0e 	bge	r2,zero,c754 <_dtoa_r+0x1548>
    c65c:	d9001317 	ldw	r4,76(sp)
    c660:	bd3fffc3 	ldbu	r20,-1(r23)
    c664:	d9000515 	stw	r4,20(sp)
    c668:	003d3b06 	br	bb58 <__alt_data_end+0xf000bb58>
    c66c:	0027883a 	mov	r19,zero
    c670:	003f1b06 	br	c2e0 <__alt_data_end+0xf000c2e0>
    c674:	d8800817 	ldw	r2,32(sp)
    c678:	11e9c83a 	sub	r20,r2,r7
    c67c:	0005883a 	mov	r2,zero
    c680:	003d5406 	br	bbd4 <__alt_data_end+0xf000bbd4>
    c684:	00800044 	movi	r2,1
    c688:	003dc706 	br	bda8 <__alt_data_end+0xf000bda8>
    c68c:	d8c00217 	ldw	r3,8(sp)
    c690:	00800d84 	movi	r2,54
    c694:	dd400a17 	ldw	r21,40(sp)
    c698:	10c5c83a 	sub	r2,r2,r3
    c69c:	dd000817 	ldw	r20,32(sp)
    c6a0:	003d4c06 	br	bbd4 <__alt_data_end+0xf000bbd4>
    c6a4:	dc800f15 	stw	r18,60(sp)
    c6a8:	dcc01015 	stw	r19,64(sp)
    c6ac:	04000084 	movi	r16,2
    c6b0:	003bed06 	br	b668 <__alt_data_end+0xf000b668>
    c6b4:	d9000617 	ldw	r4,24(sp)
    c6b8:	203f0d26 	beq	r4,zero,c2f0 <__alt_data_end+0xf000c2f0>
    c6bc:	d9800c17 	ldw	r6,48(sp)
    c6c0:	01bcab0e 	bge	zero,r6,b970 <__alt_data_end+0xf000b970>
    c6c4:	d9401017 	ldw	r5,64(sp)
    c6c8:	d9000f17 	ldw	r4,60(sp)
    c6cc:	000d883a 	mov	r6,zero
    c6d0:	01d00934 	movhi	r7,16420
    c6d4:	000739c0 	call	739c <__muldf3>
    c6d8:	81000044 	addi	r4,r16,1
    c6dc:	d8800f15 	stw	r2,60(sp)
    c6e0:	d8c01015 	stw	r3,64(sp)
    c6e4:	00084300 	call	8430 <__floatsidf>
    c6e8:	d9800f17 	ldw	r6,60(sp)
    c6ec:	d9c01017 	ldw	r7,64(sp)
    c6f0:	1009883a 	mov	r4,r2
    c6f4:	180b883a 	mov	r5,r3
    c6f8:	000739c0 	call	739c <__muldf3>
    c6fc:	01d00734 	movhi	r7,16412
    c700:	000d883a 	mov	r6,zero
    c704:	1009883a 	mov	r4,r2
    c708:	180b883a 	mov	r5,r3
    c70c:	00060380 	call	6038 <__adddf3>
    c710:	d9c00517 	ldw	r7,20(sp)
    c714:	047f3034 	movhi	r17,64704
    c718:	1021883a 	mov	r16,r2
    c71c:	39ffffc4 	addi	r7,r7,-1
    c720:	d9c01315 	stw	r7,76(sp)
    c724:	1c63883a 	add	r17,r3,r17
    c728:	db000c17 	ldw	r12,48(sp)
    c72c:	003bea06 	br	b6d8 <__alt_data_end+0xf000b6d8>
    c730:	dc000915 	stw	r16,36(sp)
    c734:	003e0e06 	br	bf70 <__alt_data_end+0xf000bf70>
    c738:	01000e44 	movi	r4,57
    c73c:	8825883a 	mov	r18,r17
    c740:	9dc00044 	addi	r23,r19,1
    c744:	99000005 	stb	r4,0(r19)
    c748:	a023883a 	mov	r17,r20
    c74c:	dc000915 	stw	r16,36(sp)
    c750:	003da406 	br	bde4 <__alt_data_end+0xf000bde4>
    c754:	d9801417 	ldw	r6,80(sp)
    c758:	d9c01517 	ldw	r7,84(sp)
    c75c:	0009883a 	mov	r4,zero
    c760:	014ff834 	movhi	r5,16352
    c764:	0007ab40 	call	7ab4 <__subdf3>
    c768:	880d883a 	mov	r6,r17
    c76c:	a00f883a 	mov	r7,r20
    c770:	1009883a 	mov	r4,r2
    c774:	180b883a 	mov	r5,r3
    c778:	00071cc0 	call	71cc <__gedf2>
    c77c:	00bc7c0e 	bge	zero,r2,b970 <__alt_data_end+0xf000b970>
    c780:	01000c04 	movi	r4,48
    c784:	00000106 	br	c78c <_dtoa_r+0x1580>
    c788:	102f883a 	mov	r23,r2
    c78c:	b8bfffc4 	addi	r2,r23,-1
    c790:	10c00007 	ldb	r3,0(r2)
    c794:	193ffc26 	beq	r3,r4,c788 <__alt_data_end+0xf000c788>
    c798:	d9801317 	ldw	r6,76(sp)
    c79c:	d9800515 	stw	r6,20(sp)
    c7a0:	003c4406 	br	b8b4 <__alt_data_end+0xf000b8b4>
    c7a4:	d9801317 	ldw	r6,76(sp)
    c7a8:	d9800515 	stw	r6,20(sp)
    c7ac:	003cea06 	br	bb58 <__alt_data_end+0xf000bb58>
    c7b0:	dd800f17 	ldw	r22,60(sp)
    c7b4:	dcc01017 	ldw	r19,64(sp)
    c7b8:	dc801217 	ldw	r18,72(sp)
    c7bc:	003c6c06 	br	b970 <__alt_data_end+0xf000b970>
    c7c0:	903e031e 	bne	r18,zero,bfd0 <__alt_data_end+0xf000bfd0>
    c7c4:	003ebb06 	br	c2b4 <__alt_data_end+0xf000c2b4>
    c7c8:	103e6c1e 	bne	r2,zero,c17c <__alt_data_end+0xf000c17c>
    c7cc:	4080004c 	andi	r2,r8,1
    c7d0:	103e6a26 	beq	r2,zero,c17c <__alt_data_end+0xf000c17c>
    c7d4:	003e6606 	br	c170 <__alt_data_end+0xf000c170>
    c7d8:	d8c00317 	ldw	r3,12(sp)
    c7dc:	00800084 	movi	r2,2
    c7e0:	10c02916 	blt	r2,r3,c888 <_dtoa_r+0x167c>
    c7e4:	d9000c17 	ldw	r4,48(sp)
    c7e8:	003e8806 	br	c20c <__alt_data_end+0xf000c20c>
    c7ec:	04000084 	movi	r16,2
    c7f0:	003b9d06 	br	b668 <__alt_data_end+0xf000b668>
    c7f4:	d9001317 	ldw	r4,76(sp)
    c7f8:	d9000515 	stw	r4,20(sp)
    c7fc:	003cd606 	br	bb58 <__alt_data_end+0xf000bb58>
    c800:	d8801317 	ldw	r2,76(sp)
    c804:	d8800515 	stw	r2,20(sp)
    c808:	003c2a06 	br	b8b4 <__alt_data_end+0xf000b8b4>
    c80c:	d9800317 	ldw	r6,12(sp)
    c810:	00800084 	movi	r2,2
    c814:	11801516 	blt	r2,r6,c86c <_dtoa_r+0x1660>
    c818:	d9c00c17 	ldw	r7,48(sp)
    c81c:	d9c00615 	stw	r7,24(sp)
    c820:	003df706 	br	c000 <__alt_data_end+0xf000c000>
    c824:	193d3926 	beq	r3,r4,bd0c <__alt_data_end+0xf000bd0c>
    c828:	00c00f04 	movi	r3,60
    c82c:	1885c83a 	sub	r2,r3,r2
    c830:	003ddf06 	br	bfb0 <__alt_data_end+0xf000bfb0>
    c834:	e009883a 	mov	r4,fp
    c838:	e0001115 	stw	zero,68(fp)
    c83c:	000b883a 	mov	r5,zero
    c840:	000e6380 	call	e638 <_Balloc>
    c844:	d8800715 	stw	r2,28(sp)
    c848:	d8c00717 	ldw	r3,28(sp)
    c84c:	00bfffc4 	movi	r2,-1
    c850:	01000044 	movi	r4,1
    c854:	d8800c15 	stw	r2,48(sp)
    c858:	e0c01015 	stw	r3,64(fp)
    c85c:	d9000b15 	stw	r4,44(sp)
    c860:	d8800615 	stw	r2,24(sp)
    c864:	d8002215 	stw	zero,136(sp)
    c868:	003c4106 	br	b970 <__alt_data_end+0xf000b970>
    c86c:	d8c00c17 	ldw	r3,48(sp)
    c870:	d8c00615 	stw	r3,24(sp)
    c874:	003e7006 	br	c238 <__alt_data_end+0xf000c238>
    c878:	04400044 	movi	r17,1
    c87c:	003b2006 	br	b500 <__alt_data_end+0xf000b500>
    c880:	000b883a 	mov	r5,zero
    c884:	003b3d06 	br	b57c <__alt_data_end+0xf000b57c>
    c888:	d8800c17 	ldw	r2,48(sp)
    c88c:	d8800615 	stw	r2,24(sp)
    c890:	003e6906 	br	c238 <__alt_data_end+0xf000c238>

0000c894 <__sflush_r>:
    c894:	2880030b 	ldhu	r2,12(r5)
    c898:	defffb04 	addi	sp,sp,-20
    c89c:	dcc00315 	stw	r19,12(sp)
    c8a0:	dc400115 	stw	r17,4(sp)
    c8a4:	dfc00415 	stw	ra,16(sp)
    c8a8:	dc800215 	stw	r18,8(sp)
    c8ac:	dc000015 	stw	r16,0(sp)
    c8b0:	10c0020c 	andi	r3,r2,8
    c8b4:	2823883a 	mov	r17,r5
    c8b8:	2027883a 	mov	r19,r4
    c8bc:	1800311e 	bne	r3,zero,c984 <__sflush_r+0xf0>
    c8c0:	28c00117 	ldw	r3,4(r5)
    c8c4:	10820014 	ori	r2,r2,2048
    c8c8:	2880030d 	sth	r2,12(r5)
    c8cc:	00c04b0e 	bge	zero,r3,c9fc <__sflush_r+0x168>
    c8d0:	8a000a17 	ldw	r8,40(r17)
    c8d4:	40002326 	beq	r8,zero,c964 <__sflush_r+0xd0>
    c8d8:	9c000017 	ldw	r16,0(r19)
    c8dc:	10c4000c 	andi	r3,r2,4096
    c8e0:	98000015 	stw	zero,0(r19)
    c8e4:	18004826 	beq	r3,zero,ca08 <__sflush_r+0x174>
    c8e8:	89801417 	ldw	r6,80(r17)
    c8ec:	10c0010c 	andi	r3,r2,4
    c8f0:	18000626 	beq	r3,zero,c90c <__sflush_r+0x78>
    c8f4:	88c00117 	ldw	r3,4(r17)
    c8f8:	88800c17 	ldw	r2,48(r17)
    c8fc:	30cdc83a 	sub	r6,r6,r3
    c900:	10000226 	beq	r2,zero,c90c <__sflush_r+0x78>
    c904:	88800f17 	ldw	r2,60(r17)
    c908:	308dc83a 	sub	r6,r6,r2
    c90c:	89400717 	ldw	r5,28(r17)
    c910:	000f883a 	mov	r7,zero
    c914:	9809883a 	mov	r4,r19
    c918:	403ee83a 	callr	r8
    c91c:	00ffffc4 	movi	r3,-1
    c920:	10c04426 	beq	r2,r3,ca34 <__sflush_r+0x1a0>
    c924:	88c0030b 	ldhu	r3,12(r17)
    c928:	89000417 	ldw	r4,16(r17)
    c92c:	88000115 	stw	zero,4(r17)
    c930:	197dffcc 	andi	r5,r3,63487
    c934:	8940030d 	sth	r5,12(r17)
    c938:	89000015 	stw	r4,0(r17)
    c93c:	18c4000c 	andi	r3,r3,4096
    c940:	18002c1e 	bne	r3,zero,c9f4 <__sflush_r+0x160>
    c944:	89400c17 	ldw	r5,48(r17)
    c948:	9c000015 	stw	r16,0(r19)
    c94c:	28000526 	beq	r5,zero,c964 <__sflush_r+0xd0>
    c950:	88801004 	addi	r2,r17,64
    c954:	28800226 	beq	r5,r2,c960 <__sflush_r+0xcc>
    c958:	9809883a 	mov	r4,r19
    c95c:	000d0000 	call	d000 <_free_r>
    c960:	88000c15 	stw	zero,48(r17)
    c964:	0005883a 	mov	r2,zero
    c968:	dfc00417 	ldw	ra,16(sp)
    c96c:	dcc00317 	ldw	r19,12(sp)
    c970:	dc800217 	ldw	r18,8(sp)
    c974:	dc400117 	ldw	r17,4(sp)
    c978:	dc000017 	ldw	r16,0(sp)
    c97c:	dec00504 	addi	sp,sp,20
    c980:	f800283a 	ret
    c984:	2c800417 	ldw	r18,16(r5)
    c988:	903ff626 	beq	r18,zero,c964 <__alt_data_end+0xf000c964>
    c98c:	2c000017 	ldw	r16,0(r5)
    c990:	108000cc 	andi	r2,r2,3
    c994:	2c800015 	stw	r18,0(r5)
    c998:	84a1c83a 	sub	r16,r16,r18
    c99c:	1000131e 	bne	r2,zero,c9ec <__sflush_r+0x158>
    c9a0:	28800517 	ldw	r2,20(r5)
    c9a4:	88800215 	stw	r2,8(r17)
    c9a8:	04000316 	blt	zero,r16,c9b8 <__sflush_r+0x124>
    c9ac:	003fed06 	br	c964 <__alt_data_end+0xf000c964>
    c9b0:	90a5883a 	add	r18,r18,r2
    c9b4:	043feb0e 	bge	zero,r16,c964 <__alt_data_end+0xf000c964>
    c9b8:	88800917 	ldw	r2,36(r17)
    c9bc:	89400717 	ldw	r5,28(r17)
    c9c0:	800f883a 	mov	r7,r16
    c9c4:	900d883a 	mov	r6,r18
    c9c8:	9809883a 	mov	r4,r19
    c9cc:	103ee83a 	callr	r2
    c9d0:	80a1c83a 	sub	r16,r16,r2
    c9d4:	00bff616 	blt	zero,r2,c9b0 <__alt_data_end+0xf000c9b0>
    c9d8:	88c0030b 	ldhu	r3,12(r17)
    c9dc:	00bfffc4 	movi	r2,-1
    c9e0:	18c01014 	ori	r3,r3,64
    c9e4:	88c0030d 	sth	r3,12(r17)
    c9e8:	003fdf06 	br	c968 <__alt_data_end+0xf000c968>
    c9ec:	0005883a 	mov	r2,zero
    c9f0:	003fec06 	br	c9a4 <__alt_data_end+0xf000c9a4>
    c9f4:	88801415 	stw	r2,80(r17)
    c9f8:	003fd206 	br	c944 <__alt_data_end+0xf000c944>
    c9fc:	28c00f17 	ldw	r3,60(r5)
    ca00:	00ffb316 	blt	zero,r3,c8d0 <__alt_data_end+0xf000c8d0>
    ca04:	003fd706 	br	c964 <__alt_data_end+0xf000c964>
    ca08:	89400717 	ldw	r5,28(r17)
    ca0c:	000d883a 	mov	r6,zero
    ca10:	01c00044 	movi	r7,1
    ca14:	9809883a 	mov	r4,r19
    ca18:	403ee83a 	callr	r8
    ca1c:	100d883a 	mov	r6,r2
    ca20:	00bfffc4 	movi	r2,-1
    ca24:	30801426 	beq	r6,r2,ca78 <__sflush_r+0x1e4>
    ca28:	8880030b 	ldhu	r2,12(r17)
    ca2c:	8a000a17 	ldw	r8,40(r17)
    ca30:	003fae06 	br	c8ec <__alt_data_end+0xf000c8ec>
    ca34:	98c00017 	ldw	r3,0(r19)
    ca38:	183fba26 	beq	r3,zero,c924 <__alt_data_end+0xf000c924>
    ca3c:	01000744 	movi	r4,29
    ca40:	19000626 	beq	r3,r4,ca5c <__sflush_r+0x1c8>
    ca44:	01000584 	movi	r4,22
    ca48:	19000426 	beq	r3,r4,ca5c <__sflush_r+0x1c8>
    ca4c:	88c0030b 	ldhu	r3,12(r17)
    ca50:	18c01014 	ori	r3,r3,64
    ca54:	88c0030d 	sth	r3,12(r17)
    ca58:	003fc306 	br	c968 <__alt_data_end+0xf000c968>
    ca5c:	8880030b 	ldhu	r2,12(r17)
    ca60:	88c00417 	ldw	r3,16(r17)
    ca64:	88000115 	stw	zero,4(r17)
    ca68:	10bdffcc 	andi	r2,r2,63487
    ca6c:	8880030d 	sth	r2,12(r17)
    ca70:	88c00015 	stw	r3,0(r17)
    ca74:	003fb306 	br	c944 <__alt_data_end+0xf000c944>
    ca78:	98800017 	ldw	r2,0(r19)
    ca7c:	103fea26 	beq	r2,zero,ca28 <__alt_data_end+0xf000ca28>
    ca80:	00c00744 	movi	r3,29
    ca84:	10c00226 	beq	r2,r3,ca90 <__sflush_r+0x1fc>
    ca88:	00c00584 	movi	r3,22
    ca8c:	10c0031e 	bne	r2,r3,ca9c <__sflush_r+0x208>
    ca90:	9c000015 	stw	r16,0(r19)
    ca94:	0005883a 	mov	r2,zero
    ca98:	003fb306 	br	c968 <__alt_data_end+0xf000c968>
    ca9c:	88c0030b 	ldhu	r3,12(r17)
    caa0:	3005883a 	mov	r2,r6
    caa4:	18c01014 	ori	r3,r3,64
    caa8:	88c0030d 	sth	r3,12(r17)
    caac:	003fae06 	br	c968 <__alt_data_end+0xf000c968>

0000cab0 <_fflush_r>:
    cab0:	defffd04 	addi	sp,sp,-12
    cab4:	dc000115 	stw	r16,4(sp)
    cab8:	dfc00215 	stw	ra,8(sp)
    cabc:	2021883a 	mov	r16,r4
    cac0:	20000226 	beq	r4,zero,cacc <_fflush_r+0x1c>
    cac4:	20800e17 	ldw	r2,56(r4)
    cac8:	10000c26 	beq	r2,zero,cafc <_fflush_r+0x4c>
    cacc:	2880030f 	ldh	r2,12(r5)
    cad0:	1000051e 	bne	r2,zero,cae8 <_fflush_r+0x38>
    cad4:	0005883a 	mov	r2,zero
    cad8:	dfc00217 	ldw	ra,8(sp)
    cadc:	dc000117 	ldw	r16,4(sp)
    cae0:	dec00304 	addi	sp,sp,12
    cae4:	f800283a 	ret
    cae8:	8009883a 	mov	r4,r16
    caec:	dfc00217 	ldw	ra,8(sp)
    caf0:	dc000117 	ldw	r16,4(sp)
    caf4:	dec00304 	addi	sp,sp,12
    caf8:	000c8941 	jmpi	c894 <__sflush_r>
    cafc:	d9400015 	stw	r5,0(sp)
    cb00:	000ce8c0 	call	ce8c <__sinit>
    cb04:	d9400017 	ldw	r5,0(sp)
    cb08:	003ff006 	br	cacc <__alt_data_end+0xf000cacc>

0000cb0c <fflush>:
    cb0c:	20000526 	beq	r4,zero,cb24 <fflush+0x18>
    cb10:	00820034 	movhi	r2,2048
    cb14:	10899204 	addi	r2,r2,9800
    cb18:	200b883a 	mov	r5,r4
    cb1c:	11000017 	ldw	r4,0(r2)
    cb20:	000cab01 	jmpi	cab0 <_fflush_r>
    cb24:	00820034 	movhi	r2,2048
    cb28:	10899104 	addi	r2,r2,9796
    cb2c:	11000017 	ldw	r4,0(r2)
    cb30:	01400074 	movhi	r5,1
    cb34:	2972ac04 	addi	r5,r5,-13648
    cb38:	000d8901 	jmpi	d890 <_fwalk_reent>

0000cb3c <__fp_unlock>:
    cb3c:	0005883a 	mov	r2,zero
    cb40:	f800283a 	ret

0000cb44 <_cleanup_r>:
    cb44:	01400074 	movhi	r5,1
    cb48:	29458e04 	addi	r5,r5,5688
    cb4c:	000d8901 	jmpi	d890 <_fwalk_reent>

0000cb50 <__sinit.part.1>:
    cb50:	defff704 	addi	sp,sp,-36
    cb54:	00c00074 	movhi	r3,1
    cb58:	dfc00815 	stw	ra,32(sp)
    cb5c:	ddc00715 	stw	r23,28(sp)
    cb60:	dd800615 	stw	r22,24(sp)
    cb64:	dd400515 	stw	r21,20(sp)
    cb68:	dd000415 	stw	r20,16(sp)
    cb6c:	dcc00315 	stw	r19,12(sp)
    cb70:	dc800215 	stw	r18,8(sp)
    cb74:	dc400115 	stw	r17,4(sp)
    cb78:	dc000015 	stw	r16,0(sp)
    cb7c:	18f2d104 	addi	r3,r3,-13500
    cb80:	24000117 	ldw	r16,4(r4)
    cb84:	20c00f15 	stw	r3,60(r4)
    cb88:	2080bb04 	addi	r2,r4,748
    cb8c:	00c000c4 	movi	r3,3
    cb90:	20c0b915 	stw	r3,740(r4)
    cb94:	2080ba15 	stw	r2,744(r4)
    cb98:	2000b815 	stw	zero,736(r4)
    cb9c:	05c00204 	movi	r23,8
    cba0:	00800104 	movi	r2,4
    cba4:	2025883a 	mov	r18,r4
    cba8:	b80d883a 	mov	r6,r23
    cbac:	81001704 	addi	r4,r16,92
    cbb0:	000b883a 	mov	r5,zero
    cbb4:	80000015 	stw	zero,0(r16)
    cbb8:	80000115 	stw	zero,4(r16)
    cbbc:	80000215 	stw	zero,8(r16)
    cbc0:	8080030d 	sth	r2,12(r16)
    cbc4:	80001915 	stw	zero,100(r16)
    cbc8:	8000038d 	sth	zero,14(r16)
    cbcc:	80000415 	stw	zero,16(r16)
    cbd0:	80000515 	stw	zero,20(r16)
    cbd4:	80000615 	stw	zero,24(r16)
    cbd8:	00088e80 	call	88e8 <memset>
    cbdc:	05800074 	movhi	r22,1
    cbe0:	94400217 	ldw	r17,8(r18)
    cbe4:	05400074 	movhi	r21,1
    cbe8:	05000074 	movhi	r20,1
    cbec:	04c00074 	movhi	r19,1
    cbf0:	b5bf1804 	addi	r22,r22,-928
    cbf4:	ad7f2f04 	addi	r21,r21,-836
    cbf8:	a53f4e04 	addi	r20,r20,-712
    cbfc:	9cff6504 	addi	r19,r19,-620
    cc00:	85800815 	stw	r22,32(r16)
    cc04:	85400915 	stw	r21,36(r16)
    cc08:	85000a15 	stw	r20,40(r16)
    cc0c:	84c00b15 	stw	r19,44(r16)
    cc10:	84000715 	stw	r16,28(r16)
    cc14:	00800284 	movi	r2,10
    cc18:	8880030d 	sth	r2,12(r17)
    cc1c:	00800044 	movi	r2,1
    cc20:	b80d883a 	mov	r6,r23
    cc24:	89001704 	addi	r4,r17,92
    cc28:	000b883a 	mov	r5,zero
    cc2c:	88000015 	stw	zero,0(r17)
    cc30:	88000115 	stw	zero,4(r17)
    cc34:	88000215 	stw	zero,8(r17)
    cc38:	88001915 	stw	zero,100(r17)
    cc3c:	8880038d 	sth	r2,14(r17)
    cc40:	88000415 	stw	zero,16(r17)
    cc44:	88000515 	stw	zero,20(r17)
    cc48:	88000615 	stw	zero,24(r17)
    cc4c:	00088e80 	call	88e8 <memset>
    cc50:	94000317 	ldw	r16,12(r18)
    cc54:	00800484 	movi	r2,18
    cc58:	8c400715 	stw	r17,28(r17)
    cc5c:	8d800815 	stw	r22,32(r17)
    cc60:	8d400915 	stw	r21,36(r17)
    cc64:	8d000a15 	stw	r20,40(r17)
    cc68:	8cc00b15 	stw	r19,44(r17)
    cc6c:	8080030d 	sth	r2,12(r16)
    cc70:	00800084 	movi	r2,2
    cc74:	80000015 	stw	zero,0(r16)
    cc78:	80000115 	stw	zero,4(r16)
    cc7c:	80000215 	stw	zero,8(r16)
    cc80:	80001915 	stw	zero,100(r16)
    cc84:	8080038d 	sth	r2,14(r16)
    cc88:	80000415 	stw	zero,16(r16)
    cc8c:	80000515 	stw	zero,20(r16)
    cc90:	80000615 	stw	zero,24(r16)
    cc94:	b80d883a 	mov	r6,r23
    cc98:	000b883a 	mov	r5,zero
    cc9c:	81001704 	addi	r4,r16,92
    cca0:	00088e80 	call	88e8 <memset>
    cca4:	00800044 	movi	r2,1
    cca8:	84000715 	stw	r16,28(r16)
    ccac:	85800815 	stw	r22,32(r16)
    ccb0:	85400915 	stw	r21,36(r16)
    ccb4:	85000a15 	stw	r20,40(r16)
    ccb8:	84c00b15 	stw	r19,44(r16)
    ccbc:	90800e15 	stw	r2,56(r18)
    ccc0:	dfc00817 	ldw	ra,32(sp)
    ccc4:	ddc00717 	ldw	r23,28(sp)
    ccc8:	dd800617 	ldw	r22,24(sp)
    cccc:	dd400517 	ldw	r21,20(sp)
    ccd0:	dd000417 	ldw	r20,16(sp)
    ccd4:	dcc00317 	ldw	r19,12(sp)
    ccd8:	dc800217 	ldw	r18,8(sp)
    ccdc:	dc400117 	ldw	r17,4(sp)
    cce0:	dc000017 	ldw	r16,0(sp)
    cce4:	dec00904 	addi	sp,sp,36
    cce8:	f800283a 	ret

0000ccec <__fp_lock>:
    ccec:	0005883a 	mov	r2,zero
    ccf0:	f800283a 	ret

0000ccf4 <__sfmoreglue>:
    ccf4:	defffc04 	addi	sp,sp,-16
    ccf8:	dc400115 	stw	r17,4(sp)
    ccfc:	2c7fffc4 	addi	r17,r5,-1
    cd00:	8c401a24 	muli	r17,r17,104
    cd04:	dc800215 	stw	r18,8(sp)
    cd08:	2825883a 	mov	r18,r5
    cd0c:	89401d04 	addi	r5,r17,116
    cd10:	dc000015 	stw	r16,0(sp)
    cd14:	dfc00315 	stw	ra,12(sp)
    cd18:	000dbec0 	call	dbec <_malloc_r>
    cd1c:	1021883a 	mov	r16,r2
    cd20:	10000726 	beq	r2,zero,cd40 <__sfmoreglue+0x4c>
    cd24:	11000304 	addi	r4,r2,12
    cd28:	10000015 	stw	zero,0(r2)
    cd2c:	14800115 	stw	r18,4(r2)
    cd30:	11000215 	stw	r4,8(r2)
    cd34:	89801a04 	addi	r6,r17,104
    cd38:	000b883a 	mov	r5,zero
    cd3c:	00088e80 	call	88e8 <memset>
    cd40:	8005883a 	mov	r2,r16
    cd44:	dfc00317 	ldw	ra,12(sp)
    cd48:	dc800217 	ldw	r18,8(sp)
    cd4c:	dc400117 	ldw	r17,4(sp)
    cd50:	dc000017 	ldw	r16,0(sp)
    cd54:	dec00404 	addi	sp,sp,16
    cd58:	f800283a 	ret

0000cd5c <__sfp>:
    cd5c:	defffb04 	addi	sp,sp,-20
    cd60:	dc000015 	stw	r16,0(sp)
    cd64:	04020034 	movhi	r16,2048
    cd68:	84099104 	addi	r16,r16,9796
    cd6c:	dcc00315 	stw	r19,12(sp)
    cd70:	2027883a 	mov	r19,r4
    cd74:	81000017 	ldw	r4,0(r16)
    cd78:	dfc00415 	stw	ra,16(sp)
    cd7c:	dc800215 	stw	r18,8(sp)
    cd80:	20800e17 	ldw	r2,56(r4)
    cd84:	dc400115 	stw	r17,4(sp)
    cd88:	1000021e 	bne	r2,zero,cd94 <__sfp+0x38>
    cd8c:	000cb500 	call	cb50 <__sinit.part.1>
    cd90:	81000017 	ldw	r4,0(r16)
    cd94:	2480b804 	addi	r18,r4,736
    cd98:	047fffc4 	movi	r17,-1
    cd9c:	91000117 	ldw	r4,4(r18)
    cda0:	94000217 	ldw	r16,8(r18)
    cda4:	213fffc4 	addi	r4,r4,-1
    cda8:	20000a16 	blt	r4,zero,cdd4 <__sfp+0x78>
    cdac:	8080030f 	ldh	r2,12(r16)
    cdb0:	10000c26 	beq	r2,zero,cde4 <__sfp+0x88>
    cdb4:	80c01d04 	addi	r3,r16,116
    cdb8:	00000206 	br	cdc4 <__sfp+0x68>
    cdbc:	18bfe60f 	ldh	r2,-104(r3)
    cdc0:	10000826 	beq	r2,zero,cde4 <__sfp+0x88>
    cdc4:	213fffc4 	addi	r4,r4,-1
    cdc8:	1c3ffd04 	addi	r16,r3,-12
    cdcc:	18c01a04 	addi	r3,r3,104
    cdd0:	247ffa1e 	bne	r4,r17,cdbc <__alt_data_end+0xf000cdbc>
    cdd4:	90800017 	ldw	r2,0(r18)
    cdd8:	10001d26 	beq	r2,zero,ce50 <__sfp+0xf4>
    cddc:	1025883a 	mov	r18,r2
    cde0:	003fee06 	br	cd9c <__alt_data_end+0xf000cd9c>
    cde4:	00bfffc4 	movi	r2,-1
    cde8:	8080038d 	sth	r2,14(r16)
    cdec:	00800044 	movi	r2,1
    cdf0:	8080030d 	sth	r2,12(r16)
    cdf4:	80001915 	stw	zero,100(r16)
    cdf8:	80000015 	stw	zero,0(r16)
    cdfc:	80000215 	stw	zero,8(r16)
    ce00:	80000115 	stw	zero,4(r16)
    ce04:	80000415 	stw	zero,16(r16)
    ce08:	80000515 	stw	zero,20(r16)
    ce0c:	80000615 	stw	zero,24(r16)
    ce10:	01800204 	movi	r6,8
    ce14:	000b883a 	mov	r5,zero
    ce18:	81001704 	addi	r4,r16,92
    ce1c:	00088e80 	call	88e8 <memset>
    ce20:	8005883a 	mov	r2,r16
    ce24:	80000c15 	stw	zero,48(r16)
    ce28:	80000d15 	stw	zero,52(r16)
    ce2c:	80001115 	stw	zero,68(r16)
    ce30:	80001215 	stw	zero,72(r16)
    ce34:	dfc00417 	ldw	ra,16(sp)
    ce38:	dcc00317 	ldw	r19,12(sp)
    ce3c:	dc800217 	ldw	r18,8(sp)
    ce40:	dc400117 	ldw	r17,4(sp)
    ce44:	dc000017 	ldw	r16,0(sp)
    ce48:	dec00504 	addi	sp,sp,20
    ce4c:	f800283a 	ret
    ce50:	01400104 	movi	r5,4
    ce54:	9809883a 	mov	r4,r19
    ce58:	000ccf40 	call	ccf4 <__sfmoreglue>
    ce5c:	90800015 	stw	r2,0(r18)
    ce60:	103fde1e 	bne	r2,zero,cddc <__alt_data_end+0xf000cddc>
    ce64:	00800304 	movi	r2,12
    ce68:	98800015 	stw	r2,0(r19)
    ce6c:	0005883a 	mov	r2,zero
    ce70:	003ff006 	br	ce34 <__alt_data_end+0xf000ce34>

0000ce74 <_cleanup>:
    ce74:	00820034 	movhi	r2,2048
    ce78:	10899104 	addi	r2,r2,9796
    ce7c:	11000017 	ldw	r4,0(r2)
    ce80:	01400074 	movhi	r5,1
    ce84:	29458e04 	addi	r5,r5,5688
    ce88:	000d8901 	jmpi	d890 <_fwalk_reent>

0000ce8c <__sinit>:
    ce8c:	20800e17 	ldw	r2,56(r4)
    ce90:	10000126 	beq	r2,zero,ce98 <__sinit+0xc>
    ce94:	f800283a 	ret
    ce98:	000cb501 	jmpi	cb50 <__sinit.part.1>

0000ce9c <__sfp_lock_acquire>:
    ce9c:	f800283a 	ret

0000cea0 <__sfp_lock_release>:
    cea0:	f800283a 	ret

0000cea4 <__sinit_lock_acquire>:
    cea4:	f800283a 	ret

0000cea8 <__sinit_lock_release>:
    cea8:	f800283a 	ret

0000ceac <__fp_lock_all>:
    ceac:	00820034 	movhi	r2,2048
    ceb0:	10899204 	addi	r2,r2,9800
    ceb4:	11000017 	ldw	r4,0(r2)
    ceb8:	01400074 	movhi	r5,1
    cebc:	29733b04 	addi	r5,r5,-13076
    cec0:	000d7cc1 	jmpi	d7cc <_fwalk>

0000cec4 <__fp_unlock_all>:
    cec4:	00820034 	movhi	r2,2048
    cec8:	10899204 	addi	r2,r2,9800
    cecc:	11000017 	ldw	r4,0(r2)
    ced0:	01400074 	movhi	r5,1
    ced4:	2972cf04 	addi	r5,r5,-13508
    ced8:	000d7cc1 	jmpi	d7cc <_fwalk>

0000cedc <_malloc_trim_r>:
    cedc:	defffb04 	addi	sp,sp,-20
    cee0:	dcc00315 	stw	r19,12(sp)
    cee4:	04c20034 	movhi	r19,2048
    cee8:	dc800215 	stw	r18,8(sp)
    ceec:	dc400115 	stw	r17,4(sp)
    cef0:	dc000015 	stw	r16,0(sp)
    cef4:	dfc00415 	stw	ra,16(sp)
    cef8:	2821883a 	mov	r16,r5
    cefc:	9cc31f04 	addi	r19,r19,3196
    cf00:	2025883a 	mov	r18,r4
    cf04:	0012e640 	call	12e64 <__malloc_lock>
    cf08:	98800217 	ldw	r2,8(r19)
    cf0c:	14400117 	ldw	r17,4(r2)
    cf10:	00bfff04 	movi	r2,-4
    cf14:	88a2703a 	and	r17,r17,r2
    cf18:	8c21c83a 	sub	r16,r17,r16
    cf1c:	8403fbc4 	addi	r16,r16,4079
    cf20:	8020d33a 	srli	r16,r16,12
    cf24:	0083ffc4 	movi	r2,4095
    cf28:	843fffc4 	addi	r16,r16,-1
    cf2c:	8020933a 	slli	r16,r16,12
    cf30:	1400060e 	bge	r2,r16,cf4c <_malloc_trim_r+0x70>
    cf34:	000b883a 	mov	r5,zero
    cf38:	9009883a 	mov	r4,r18
    cf3c:	000fc0c0 	call	fc0c <_sbrk_r>
    cf40:	98c00217 	ldw	r3,8(r19)
    cf44:	1c47883a 	add	r3,r3,r17
    cf48:	10c00a26 	beq	r2,r3,cf74 <_malloc_trim_r+0x98>
    cf4c:	9009883a 	mov	r4,r18
    cf50:	0012e880 	call	12e88 <__malloc_unlock>
    cf54:	0005883a 	mov	r2,zero
    cf58:	dfc00417 	ldw	ra,16(sp)
    cf5c:	dcc00317 	ldw	r19,12(sp)
    cf60:	dc800217 	ldw	r18,8(sp)
    cf64:	dc400117 	ldw	r17,4(sp)
    cf68:	dc000017 	ldw	r16,0(sp)
    cf6c:	dec00504 	addi	sp,sp,20
    cf70:	f800283a 	ret
    cf74:	040bc83a 	sub	r5,zero,r16
    cf78:	9009883a 	mov	r4,r18
    cf7c:	000fc0c0 	call	fc0c <_sbrk_r>
    cf80:	00ffffc4 	movi	r3,-1
    cf84:	10c00d26 	beq	r2,r3,cfbc <_malloc_trim_r+0xe0>
    cf88:	00c20234 	movhi	r3,2056
    cf8c:	18fe4504 	addi	r3,r3,-1772
    cf90:	18800017 	ldw	r2,0(r3)
    cf94:	99000217 	ldw	r4,8(r19)
    cf98:	8c23c83a 	sub	r17,r17,r16
    cf9c:	8c400054 	ori	r17,r17,1
    cfa0:	1421c83a 	sub	r16,r2,r16
    cfa4:	24400115 	stw	r17,4(r4)
    cfa8:	9009883a 	mov	r4,r18
    cfac:	1c000015 	stw	r16,0(r3)
    cfb0:	0012e880 	call	12e88 <__malloc_unlock>
    cfb4:	00800044 	movi	r2,1
    cfb8:	003fe706 	br	cf58 <__alt_data_end+0xf000cf58>
    cfbc:	000b883a 	mov	r5,zero
    cfc0:	9009883a 	mov	r4,r18
    cfc4:	000fc0c0 	call	fc0c <_sbrk_r>
    cfc8:	99000217 	ldw	r4,8(r19)
    cfcc:	014003c4 	movi	r5,15
    cfd0:	1107c83a 	sub	r3,r2,r4
    cfd4:	28ffdd0e 	bge	r5,r3,cf4c <__alt_data_end+0xf000cf4c>
    cfd8:	01420034 	movhi	r5,2048
    cfdc:	29499404 	addi	r5,r5,9808
    cfe0:	29400017 	ldw	r5,0(r5)
    cfe4:	18c00054 	ori	r3,r3,1
    cfe8:	20c00115 	stw	r3,4(r4)
    cfec:	00c20234 	movhi	r3,2056
    cff0:	1145c83a 	sub	r2,r2,r5
    cff4:	18fe4504 	addi	r3,r3,-1772
    cff8:	18800015 	stw	r2,0(r3)
    cffc:	003fd306 	br	cf4c <__alt_data_end+0xf000cf4c>

0000d000 <_free_r>:
    d000:	28004126 	beq	r5,zero,d108 <_free_r+0x108>
    d004:	defffd04 	addi	sp,sp,-12
    d008:	dc400115 	stw	r17,4(sp)
    d00c:	dc000015 	stw	r16,0(sp)
    d010:	2023883a 	mov	r17,r4
    d014:	2821883a 	mov	r16,r5
    d018:	dfc00215 	stw	ra,8(sp)
    d01c:	0012e640 	call	12e64 <__malloc_lock>
    d020:	81ffff17 	ldw	r7,-4(r16)
    d024:	00bfff84 	movi	r2,-2
    d028:	01020034 	movhi	r4,2048
    d02c:	81bffe04 	addi	r6,r16,-8
    d030:	3884703a 	and	r2,r7,r2
    d034:	21031f04 	addi	r4,r4,3196
    d038:	308b883a 	add	r5,r6,r2
    d03c:	2a400117 	ldw	r9,4(r5)
    d040:	22000217 	ldw	r8,8(r4)
    d044:	00ffff04 	movi	r3,-4
    d048:	48c6703a 	and	r3,r9,r3
    d04c:	2a005726 	beq	r5,r8,d1ac <_free_r+0x1ac>
    d050:	28c00115 	stw	r3,4(r5)
    d054:	39c0004c 	andi	r7,r7,1
    d058:	3800091e 	bne	r7,zero,d080 <_free_r+0x80>
    d05c:	823ffe17 	ldw	r8,-8(r16)
    d060:	22400204 	addi	r9,r4,8
    d064:	320dc83a 	sub	r6,r6,r8
    d068:	31c00217 	ldw	r7,8(r6)
    d06c:	1205883a 	add	r2,r2,r8
    d070:	3a406526 	beq	r7,r9,d208 <_free_r+0x208>
    d074:	32000317 	ldw	r8,12(r6)
    d078:	3a000315 	stw	r8,12(r7)
    d07c:	41c00215 	stw	r7,8(r8)
    d080:	28cf883a 	add	r7,r5,r3
    d084:	39c00117 	ldw	r7,4(r7)
    d088:	39c0004c 	andi	r7,r7,1
    d08c:	38003a26 	beq	r7,zero,d178 <_free_r+0x178>
    d090:	10c00054 	ori	r3,r2,1
    d094:	30c00115 	stw	r3,4(r6)
    d098:	3087883a 	add	r3,r6,r2
    d09c:	18800015 	stw	r2,0(r3)
    d0a0:	00c07fc4 	movi	r3,511
    d0a4:	18801936 	bltu	r3,r2,d10c <_free_r+0x10c>
    d0a8:	1004d0fa 	srli	r2,r2,3
    d0ac:	01c00044 	movi	r7,1
    d0b0:	21400117 	ldw	r5,4(r4)
    d0b4:	10c00044 	addi	r3,r2,1
    d0b8:	18c7883a 	add	r3,r3,r3
    d0bc:	1005d0ba 	srai	r2,r2,2
    d0c0:	18c7883a 	add	r3,r3,r3
    d0c4:	18c7883a 	add	r3,r3,r3
    d0c8:	1907883a 	add	r3,r3,r4
    d0cc:	3884983a 	sll	r2,r7,r2
    d0d0:	19c00017 	ldw	r7,0(r3)
    d0d4:	1a3ffe04 	addi	r8,r3,-8
    d0d8:	1144b03a 	or	r2,r2,r5
    d0dc:	32000315 	stw	r8,12(r6)
    d0e0:	31c00215 	stw	r7,8(r6)
    d0e4:	20800115 	stw	r2,4(r4)
    d0e8:	19800015 	stw	r6,0(r3)
    d0ec:	39800315 	stw	r6,12(r7)
    d0f0:	8809883a 	mov	r4,r17
    d0f4:	dfc00217 	ldw	ra,8(sp)
    d0f8:	dc400117 	ldw	r17,4(sp)
    d0fc:	dc000017 	ldw	r16,0(sp)
    d100:	dec00304 	addi	sp,sp,12
    d104:	0012e881 	jmpi	12e88 <__malloc_unlock>
    d108:	f800283a 	ret
    d10c:	100ad27a 	srli	r5,r2,9
    d110:	00c00104 	movi	r3,4
    d114:	19404a36 	bltu	r3,r5,d240 <_free_r+0x240>
    d118:	100ad1ba 	srli	r5,r2,6
    d11c:	28c00e44 	addi	r3,r5,57
    d120:	18c7883a 	add	r3,r3,r3
    d124:	29400e04 	addi	r5,r5,56
    d128:	18c7883a 	add	r3,r3,r3
    d12c:	18c7883a 	add	r3,r3,r3
    d130:	1909883a 	add	r4,r3,r4
    d134:	20c00017 	ldw	r3,0(r4)
    d138:	01c20034 	movhi	r7,2048
    d13c:	213ffe04 	addi	r4,r4,-8
    d140:	39c31f04 	addi	r7,r7,3196
    d144:	20c04426 	beq	r4,r3,d258 <_free_r+0x258>
    d148:	01ffff04 	movi	r7,-4
    d14c:	19400117 	ldw	r5,4(r3)
    d150:	29ca703a 	and	r5,r5,r7
    d154:	1140022e 	bgeu	r2,r5,d160 <_free_r+0x160>
    d158:	18c00217 	ldw	r3,8(r3)
    d15c:	20fffb1e 	bne	r4,r3,d14c <__alt_data_end+0xf000d14c>
    d160:	19000317 	ldw	r4,12(r3)
    d164:	31000315 	stw	r4,12(r6)
    d168:	30c00215 	stw	r3,8(r6)
    d16c:	21800215 	stw	r6,8(r4)
    d170:	19800315 	stw	r6,12(r3)
    d174:	003fde06 	br	d0f0 <__alt_data_end+0xf000d0f0>
    d178:	29c00217 	ldw	r7,8(r5)
    d17c:	10c5883a 	add	r2,r2,r3
    d180:	00c20034 	movhi	r3,2048
    d184:	18c32104 	addi	r3,r3,3204
    d188:	38c03b26 	beq	r7,r3,d278 <_free_r+0x278>
    d18c:	2a000317 	ldw	r8,12(r5)
    d190:	11400054 	ori	r5,r2,1
    d194:	3087883a 	add	r3,r6,r2
    d198:	3a000315 	stw	r8,12(r7)
    d19c:	41c00215 	stw	r7,8(r8)
    d1a0:	31400115 	stw	r5,4(r6)
    d1a4:	18800015 	stw	r2,0(r3)
    d1a8:	003fbd06 	br	d0a0 <__alt_data_end+0xf000d0a0>
    d1ac:	39c0004c 	andi	r7,r7,1
    d1b0:	10c5883a 	add	r2,r2,r3
    d1b4:	3800071e 	bne	r7,zero,d1d4 <_free_r+0x1d4>
    d1b8:	81fffe17 	ldw	r7,-8(r16)
    d1bc:	31cdc83a 	sub	r6,r6,r7
    d1c0:	30c00317 	ldw	r3,12(r6)
    d1c4:	31400217 	ldw	r5,8(r6)
    d1c8:	11c5883a 	add	r2,r2,r7
    d1cc:	28c00315 	stw	r3,12(r5)
    d1d0:	19400215 	stw	r5,8(r3)
    d1d4:	10c00054 	ori	r3,r2,1
    d1d8:	30c00115 	stw	r3,4(r6)
    d1dc:	00c20034 	movhi	r3,2048
    d1e0:	18c99504 	addi	r3,r3,9812
    d1e4:	18c00017 	ldw	r3,0(r3)
    d1e8:	21800215 	stw	r6,8(r4)
    d1ec:	10ffc036 	bltu	r2,r3,d0f0 <__alt_data_end+0xf000d0f0>
    d1f0:	00820034 	movhi	r2,2048
    d1f4:	1089ca04 	addi	r2,r2,10024
    d1f8:	11400017 	ldw	r5,0(r2)
    d1fc:	8809883a 	mov	r4,r17
    d200:	000cedc0 	call	cedc <_malloc_trim_r>
    d204:	003fba06 	br	d0f0 <__alt_data_end+0xf000d0f0>
    d208:	28c9883a 	add	r4,r5,r3
    d20c:	21000117 	ldw	r4,4(r4)
    d210:	2100004c 	andi	r4,r4,1
    d214:	2000391e 	bne	r4,zero,d2fc <_free_r+0x2fc>
    d218:	29c00217 	ldw	r7,8(r5)
    d21c:	29000317 	ldw	r4,12(r5)
    d220:	1885883a 	add	r2,r3,r2
    d224:	10c00054 	ori	r3,r2,1
    d228:	39000315 	stw	r4,12(r7)
    d22c:	21c00215 	stw	r7,8(r4)
    d230:	30c00115 	stw	r3,4(r6)
    d234:	308d883a 	add	r6,r6,r2
    d238:	30800015 	stw	r2,0(r6)
    d23c:	003fac06 	br	d0f0 <__alt_data_end+0xf000d0f0>
    d240:	00c00504 	movi	r3,20
    d244:	19401536 	bltu	r3,r5,d29c <_free_r+0x29c>
    d248:	28c01704 	addi	r3,r5,92
    d24c:	18c7883a 	add	r3,r3,r3
    d250:	294016c4 	addi	r5,r5,91
    d254:	003fb406 	br	d128 <__alt_data_end+0xf000d128>
    d258:	280bd0ba 	srai	r5,r5,2
    d25c:	00c00044 	movi	r3,1
    d260:	38800117 	ldw	r2,4(r7)
    d264:	194a983a 	sll	r5,r3,r5
    d268:	2007883a 	mov	r3,r4
    d26c:	2884b03a 	or	r2,r5,r2
    d270:	38800115 	stw	r2,4(r7)
    d274:	003fbb06 	br	d164 <__alt_data_end+0xf000d164>
    d278:	21800515 	stw	r6,20(r4)
    d27c:	21800415 	stw	r6,16(r4)
    d280:	10c00054 	ori	r3,r2,1
    d284:	31c00315 	stw	r7,12(r6)
    d288:	31c00215 	stw	r7,8(r6)
    d28c:	30c00115 	stw	r3,4(r6)
    d290:	308d883a 	add	r6,r6,r2
    d294:	30800015 	stw	r2,0(r6)
    d298:	003f9506 	br	d0f0 <__alt_data_end+0xf000d0f0>
    d29c:	00c01504 	movi	r3,84
    d2a0:	19400536 	bltu	r3,r5,d2b8 <_free_r+0x2b8>
    d2a4:	100ad33a 	srli	r5,r2,12
    d2a8:	28c01bc4 	addi	r3,r5,111
    d2ac:	18c7883a 	add	r3,r3,r3
    d2b0:	29401b84 	addi	r5,r5,110
    d2b4:	003f9c06 	br	d128 <__alt_data_end+0xf000d128>
    d2b8:	00c05504 	movi	r3,340
    d2bc:	19400536 	bltu	r3,r5,d2d4 <_free_r+0x2d4>
    d2c0:	100ad3fa 	srli	r5,r2,15
    d2c4:	28c01e04 	addi	r3,r5,120
    d2c8:	18c7883a 	add	r3,r3,r3
    d2cc:	29401dc4 	addi	r5,r5,119
    d2d0:	003f9506 	br	d128 <__alt_data_end+0xf000d128>
    d2d4:	00c15504 	movi	r3,1364
    d2d8:	19400536 	bltu	r3,r5,d2f0 <_free_r+0x2f0>
    d2dc:	100ad4ba 	srli	r5,r2,18
    d2e0:	28c01f44 	addi	r3,r5,125
    d2e4:	18c7883a 	add	r3,r3,r3
    d2e8:	29401f04 	addi	r5,r5,124
    d2ec:	003f8e06 	br	d128 <__alt_data_end+0xf000d128>
    d2f0:	00c03f84 	movi	r3,254
    d2f4:	01401f84 	movi	r5,126
    d2f8:	003f8b06 	br	d128 <__alt_data_end+0xf000d128>
    d2fc:	10c00054 	ori	r3,r2,1
    d300:	30c00115 	stw	r3,4(r6)
    d304:	308d883a 	add	r6,r6,r2
    d308:	30800015 	stw	r2,0(r6)
    d30c:	003f7806 	br	d0f0 <__alt_data_end+0xf000d0f0>

0000d310 <__sfvwrite_r>:
    d310:	30800217 	ldw	r2,8(r6)
    d314:	10006726 	beq	r2,zero,d4b4 <__sfvwrite_r+0x1a4>
    d318:	28c0030b 	ldhu	r3,12(r5)
    d31c:	defff404 	addi	sp,sp,-48
    d320:	dd400715 	stw	r21,28(sp)
    d324:	dd000615 	stw	r20,24(sp)
    d328:	dc000215 	stw	r16,8(sp)
    d32c:	dfc00b15 	stw	ra,44(sp)
    d330:	df000a15 	stw	fp,40(sp)
    d334:	ddc00915 	stw	r23,36(sp)
    d338:	dd800815 	stw	r22,32(sp)
    d33c:	dcc00515 	stw	r19,20(sp)
    d340:	dc800415 	stw	r18,16(sp)
    d344:	dc400315 	stw	r17,12(sp)
    d348:	1880020c 	andi	r2,r3,8
    d34c:	2821883a 	mov	r16,r5
    d350:	202b883a 	mov	r21,r4
    d354:	3029883a 	mov	r20,r6
    d358:	10002726 	beq	r2,zero,d3f8 <__sfvwrite_r+0xe8>
    d35c:	28800417 	ldw	r2,16(r5)
    d360:	10002526 	beq	r2,zero,d3f8 <__sfvwrite_r+0xe8>
    d364:	1880008c 	andi	r2,r3,2
    d368:	a4400017 	ldw	r17,0(r20)
    d36c:	10002a26 	beq	r2,zero,d418 <__sfvwrite_r+0x108>
    d370:	05a00034 	movhi	r22,32768
    d374:	0027883a 	mov	r19,zero
    d378:	0025883a 	mov	r18,zero
    d37c:	b5bf0004 	addi	r22,r22,-1024
    d380:	980d883a 	mov	r6,r19
    d384:	a809883a 	mov	r4,r21
    d388:	90004626 	beq	r18,zero,d4a4 <__sfvwrite_r+0x194>
    d38c:	900f883a 	mov	r7,r18
    d390:	b480022e 	bgeu	r22,r18,d39c <__sfvwrite_r+0x8c>
    d394:	01e00034 	movhi	r7,32768
    d398:	39ff0004 	addi	r7,r7,-1024
    d39c:	80800917 	ldw	r2,36(r16)
    d3a0:	81400717 	ldw	r5,28(r16)
    d3a4:	103ee83a 	callr	r2
    d3a8:	0080570e 	bge	zero,r2,d508 <__sfvwrite_r+0x1f8>
    d3ac:	a0c00217 	ldw	r3,8(r20)
    d3b0:	98a7883a 	add	r19,r19,r2
    d3b4:	90a5c83a 	sub	r18,r18,r2
    d3b8:	1885c83a 	sub	r2,r3,r2
    d3bc:	a0800215 	stw	r2,8(r20)
    d3c0:	103fef1e 	bne	r2,zero,d380 <__alt_data_end+0xf000d380>
    d3c4:	0005883a 	mov	r2,zero
    d3c8:	dfc00b17 	ldw	ra,44(sp)
    d3cc:	df000a17 	ldw	fp,40(sp)
    d3d0:	ddc00917 	ldw	r23,36(sp)
    d3d4:	dd800817 	ldw	r22,32(sp)
    d3d8:	dd400717 	ldw	r21,28(sp)
    d3dc:	dd000617 	ldw	r20,24(sp)
    d3e0:	dcc00517 	ldw	r19,20(sp)
    d3e4:	dc800417 	ldw	r18,16(sp)
    d3e8:	dc400317 	ldw	r17,12(sp)
    d3ec:	dc000217 	ldw	r16,8(sp)
    d3f0:	dec00c04 	addi	sp,sp,48
    d3f4:	f800283a 	ret
    d3f8:	800b883a 	mov	r5,r16
    d3fc:	a809883a 	mov	r4,r21
    d400:	000aeb80 	call	aeb8 <__swsetup_r>
    d404:	1000eb1e 	bne	r2,zero,d7b4 <__sfvwrite_r+0x4a4>
    d408:	80c0030b 	ldhu	r3,12(r16)
    d40c:	a4400017 	ldw	r17,0(r20)
    d410:	1880008c 	andi	r2,r3,2
    d414:	103fd61e 	bne	r2,zero,d370 <__alt_data_end+0xf000d370>
    d418:	1880004c 	andi	r2,r3,1
    d41c:	10003f1e 	bne	r2,zero,d51c <__sfvwrite_r+0x20c>
    d420:	0039883a 	mov	fp,zero
    d424:	0025883a 	mov	r18,zero
    d428:	90001a26 	beq	r18,zero,d494 <__sfvwrite_r+0x184>
    d42c:	1880800c 	andi	r2,r3,512
    d430:	84c00217 	ldw	r19,8(r16)
    d434:	10002126 	beq	r2,zero,d4bc <__sfvwrite_r+0x1ac>
    d438:	982f883a 	mov	r23,r19
    d43c:	94c09336 	bltu	r18,r19,d68c <__sfvwrite_r+0x37c>
    d440:	1881200c 	andi	r2,r3,1152
    d444:	10009e1e 	bne	r2,zero,d6c0 <__sfvwrite_r+0x3b0>
    d448:	81000017 	ldw	r4,0(r16)
    d44c:	b80d883a 	mov	r6,r23
    d450:	e00b883a 	mov	r5,fp
    d454:	000e4dc0 	call	e4dc <memmove>
    d458:	80c00217 	ldw	r3,8(r16)
    d45c:	81000017 	ldw	r4,0(r16)
    d460:	9005883a 	mov	r2,r18
    d464:	1ce7c83a 	sub	r19,r3,r19
    d468:	25cf883a 	add	r7,r4,r23
    d46c:	84c00215 	stw	r19,8(r16)
    d470:	81c00015 	stw	r7,0(r16)
    d474:	a0c00217 	ldw	r3,8(r20)
    d478:	e0b9883a 	add	fp,fp,r2
    d47c:	90a5c83a 	sub	r18,r18,r2
    d480:	18a7c83a 	sub	r19,r3,r2
    d484:	a4c00215 	stw	r19,8(r20)
    d488:	983fce26 	beq	r19,zero,d3c4 <__alt_data_end+0xf000d3c4>
    d48c:	80c0030b 	ldhu	r3,12(r16)
    d490:	903fe61e 	bne	r18,zero,d42c <__alt_data_end+0xf000d42c>
    d494:	8f000017 	ldw	fp,0(r17)
    d498:	8c800117 	ldw	r18,4(r17)
    d49c:	8c400204 	addi	r17,r17,8
    d4a0:	003fe106 	br	d428 <__alt_data_end+0xf000d428>
    d4a4:	8cc00017 	ldw	r19,0(r17)
    d4a8:	8c800117 	ldw	r18,4(r17)
    d4ac:	8c400204 	addi	r17,r17,8
    d4b0:	003fb306 	br	d380 <__alt_data_end+0xf000d380>
    d4b4:	0005883a 	mov	r2,zero
    d4b8:	f800283a 	ret
    d4bc:	81000017 	ldw	r4,0(r16)
    d4c0:	80800417 	ldw	r2,16(r16)
    d4c4:	11005736 	bltu	r2,r4,d624 <__sfvwrite_r+0x314>
    d4c8:	85c00517 	ldw	r23,20(r16)
    d4cc:	95c05536 	bltu	r18,r23,d624 <__sfvwrite_r+0x314>
    d4d0:	00a00034 	movhi	r2,32768
    d4d4:	10bfffc4 	addi	r2,r2,-1
    d4d8:	9009883a 	mov	r4,r18
    d4dc:	1480012e 	bgeu	r2,r18,d4e4 <__sfvwrite_r+0x1d4>
    d4e0:	1009883a 	mov	r4,r2
    d4e4:	b80b883a 	mov	r5,r23
    d4e8:	00085700 	call	8570 <__divsi3>
    d4ec:	15cf383a 	mul	r7,r2,r23
    d4f0:	81400717 	ldw	r5,28(r16)
    d4f4:	80800917 	ldw	r2,36(r16)
    d4f8:	e00d883a 	mov	r6,fp
    d4fc:	a809883a 	mov	r4,r21
    d500:	103ee83a 	callr	r2
    d504:	00bfdb16 	blt	zero,r2,d474 <__alt_data_end+0xf000d474>
    d508:	8080030b 	ldhu	r2,12(r16)
    d50c:	10801014 	ori	r2,r2,64
    d510:	8080030d 	sth	r2,12(r16)
    d514:	00bfffc4 	movi	r2,-1
    d518:	003fab06 	br	d3c8 <__alt_data_end+0xf000d3c8>
    d51c:	0027883a 	mov	r19,zero
    d520:	0011883a 	mov	r8,zero
    d524:	0039883a 	mov	fp,zero
    d528:	0025883a 	mov	r18,zero
    d52c:	90001f26 	beq	r18,zero,d5ac <__sfvwrite_r+0x29c>
    d530:	40005a26 	beq	r8,zero,d69c <__sfvwrite_r+0x38c>
    d534:	982d883a 	mov	r22,r19
    d538:	94c0012e 	bgeu	r18,r19,d540 <__sfvwrite_r+0x230>
    d53c:	902d883a 	mov	r22,r18
    d540:	81000017 	ldw	r4,0(r16)
    d544:	80800417 	ldw	r2,16(r16)
    d548:	b02f883a 	mov	r23,r22
    d54c:	81c00517 	ldw	r7,20(r16)
    d550:	1100032e 	bgeu	r2,r4,d560 <__sfvwrite_r+0x250>
    d554:	80c00217 	ldw	r3,8(r16)
    d558:	38c7883a 	add	r3,r7,r3
    d55c:	1d801816 	blt	r3,r22,d5c0 <__sfvwrite_r+0x2b0>
    d560:	b1c03e16 	blt	r22,r7,d65c <__sfvwrite_r+0x34c>
    d564:	80800917 	ldw	r2,36(r16)
    d568:	81400717 	ldw	r5,28(r16)
    d56c:	e00d883a 	mov	r6,fp
    d570:	da000115 	stw	r8,4(sp)
    d574:	a809883a 	mov	r4,r21
    d578:	103ee83a 	callr	r2
    d57c:	102f883a 	mov	r23,r2
    d580:	da000117 	ldw	r8,4(sp)
    d584:	00bfe00e 	bge	zero,r2,d508 <__alt_data_end+0xf000d508>
    d588:	9de7c83a 	sub	r19,r19,r23
    d58c:	98001f26 	beq	r19,zero,d60c <__sfvwrite_r+0x2fc>
    d590:	a0800217 	ldw	r2,8(r20)
    d594:	e5f9883a 	add	fp,fp,r23
    d598:	95e5c83a 	sub	r18,r18,r23
    d59c:	15efc83a 	sub	r23,r2,r23
    d5a0:	a5c00215 	stw	r23,8(r20)
    d5a4:	b83f8726 	beq	r23,zero,d3c4 <__alt_data_end+0xf000d3c4>
    d5a8:	903fe11e 	bne	r18,zero,d530 <__alt_data_end+0xf000d530>
    d5ac:	8f000017 	ldw	fp,0(r17)
    d5b0:	8c800117 	ldw	r18,4(r17)
    d5b4:	0011883a 	mov	r8,zero
    d5b8:	8c400204 	addi	r17,r17,8
    d5bc:	003fdb06 	br	d52c <__alt_data_end+0xf000d52c>
    d5c0:	180d883a 	mov	r6,r3
    d5c4:	e00b883a 	mov	r5,fp
    d5c8:	da000115 	stw	r8,4(sp)
    d5cc:	d8c00015 	stw	r3,0(sp)
    d5d0:	000e4dc0 	call	e4dc <memmove>
    d5d4:	d8c00017 	ldw	r3,0(sp)
    d5d8:	80800017 	ldw	r2,0(r16)
    d5dc:	800b883a 	mov	r5,r16
    d5e0:	a809883a 	mov	r4,r21
    d5e4:	10c5883a 	add	r2,r2,r3
    d5e8:	80800015 	stw	r2,0(r16)
    d5ec:	d8c00015 	stw	r3,0(sp)
    d5f0:	000cab00 	call	cab0 <_fflush_r>
    d5f4:	d8c00017 	ldw	r3,0(sp)
    d5f8:	da000117 	ldw	r8,4(sp)
    d5fc:	103fc21e 	bne	r2,zero,d508 <__alt_data_end+0xf000d508>
    d600:	182f883a 	mov	r23,r3
    d604:	9de7c83a 	sub	r19,r19,r23
    d608:	983fe11e 	bne	r19,zero,d590 <__alt_data_end+0xf000d590>
    d60c:	800b883a 	mov	r5,r16
    d610:	a809883a 	mov	r4,r21
    d614:	000cab00 	call	cab0 <_fflush_r>
    d618:	103fbb1e 	bne	r2,zero,d508 <__alt_data_end+0xf000d508>
    d61c:	0011883a 	mov	r8,zero
    d620:	003fdb06 	br	d590 <__alt_data_end+0xf000d590>
    d624:	94c0012e 	bgeu	r18,r19,d62c <__sfvwrite_r+0x31c>
    d628:	9027883a 	mov	r19,r18
    d62c:	980d883a 	mov	r6,r19
    d630:	e00b883a 	mov	r5,fp
    d634:	000e4dc0 	call	e4dc <memmove>
    d638:	80800217 	ldw	r2,8(r16)
    d63c:	80c00017 	ldw	r3,0(r16)
    d640:	14c5c83a 	sub	r2,r2,r19
    d644:	1cc7883a 	add	r3,r3,r19
    d648:	80800215 	stw	r2,8(r16)
    d64c:	80c00015 	stw	r3,0(r16)
    d650:	10004326 	beq	r2,zero,d760 <__sfvwrite_r+0x450>
    d654:	9805883a 	mov	r2,r19
    d658:	003f8606 	br	d474 <__alt_data_end+0xf000d474>
    d65c:	b00d883a 	mov	r6,r22
    d660:	e00b883a 	mov	r5,fp
    d664:	da000115 	stw	r8,4(sp)
    d668:	000e4dc0 	call	e4dc <memmove>
    d66c:	80800217 	ldw	r2,8(r16)
    d670:	80c00017 	ldw	r3,0(r16)
    d674:	da000117 	ldw	r8,4(sp)
    d678:	1585c83a 	sub	r2,r2,r22
    d67c:	1dad883a 	add	r22,r3,r22
    d680:	80800215 	stw	r2,8(r16)
    d684:	85800015 	stw	r22,0(r16)
    d688:	003fbf06 	br	d588 <__alt_data_end+0xf000d588>
    d68c:	81000017 	ldw	r4,0(r16)
    d690:	9027883a 	mov	r19,r18
    d694:	902f883a 	mov	r23,r18
    d698:	003f6c06 	br	d44c <__alt_data_end+0xf000d44c>
    d69c:	900d883a 	mov	r6,r18
    d6a0:	01400284 	movi	r5,10
    d6a4:	e009883a 	mov	r4,fp
    d6a8:	000e3f80 	call	e3f8 <memchr>
    d6ac:	10003e26 	beq	r2,zero,d7a8 <__sfvwrite_r+0x498>
    d6b0:	10800044 	addi	r2,r2,1
    d6b4:	1727c83a 	sub	r19,r2,fp
    d6b8:	02000044 	movi	r8,1
    d6bc:	003f9d06 	br	d534 <__alt_data_end+0xf000d534>
    d6c0:	80800517 	ldw	r2,20(r16)
    d6c4:	81400417 	ldw	r5,16(r16)
    d6c8:	81c00017 	ldw	r7,0(r16)
    d6cc:	10a7883a 	add	r19,r2,r2
    d6d0:	9885883a 	add	r2,r19,r2
    d6d4:	1026d7fa 	srli	r19,r2,31
    d6d8:	396dc83a 	sub	r22,r7,r5
    d6dc:	b1000044 	addi	r4,r22,1
    d6e0:	9885883a 	add	r2,r19,r2
    d6e4:	1027d07a 	srai	r19,r2,1
    d6e8:	2485883a 	add	r2,r4,r18
    d6ec:	980d883a 	mov	r6,r19
    d6f0:	9880022e 	bgeu	r19,r2,d6fc <__sfvwrite_r+0x3ec>
    d6f4:	1027883a 	mov	r19,r2
    d6f8:	100d883a 	mov	r6,r2
    d6fc:	18c1000c 	andi	r3,r3,1024
    d700:	18001c26 	beq	r3,zero,d774 <__sfvwrite_r+0x464>
    d704:	300b883a 	mov	r5,r6
    d708:	a809883a 	mov	r4,r21
    d70c:	000dbec0 	call	dbec <_malloc_r>
    d710:	102f883a 	mov	r23,r2
    d714:	10002926 	beq	r2,zero,d7bc <__sfvwrite_r+0x4ac>
    d718:	81400417 	ldw	r5,16(r16)
    d71c:	b00d883a 	mov	r6,r22
    d720:	1009883a 	mov	r4,r2
    d724:	00087a00 	call	87a0 <memcpy>
    d728:	8080030b 	ldhu	r2,12(r16)
    d72c:	00fedfc4 	movi	r3,-1153
    d730:	10c4703a 	and	r2,r2,r3
    d734:	10802014 	ori	r2,r2,128
    d738:	8080030d 	sth	r2,12(r16)
    d73c:	bd89883a 	add	r4,r23,r22
    d740:	9d8fc83a 	sub	r7,r19,r22
    d744:	85c00415 	stw	r23,16(r16)
    d748:	84c00515 	stw	r19,20(r16)
    d74c:	81000015 	stw	r4,0(r16)
    d750:	9027883a 	mov	r19,r18
    d754:	81c00215 	stw	r7,8(r16)
    d758:	902f883a 	mov	r23,r18
    d75c:	003f3b06 	br	d44c <__alt_data_end+0xf000d44c>
    d760:	800b883a 	mov	r5,r16
    d764:	a809883a 	mov	r4,r21
    d768:	000cab00 	call	cab0 <_fflush_r>
    d76c:	103fb926 	beq	r2,zero,d654 <__alt_data_end+0xf000d654>
    d770:	003f6506 	br	d508 <__alt_data_end+0xf000d508>
    d774:	a809883a 	mov	r4,r21
    d778:	000f6340 	call	f634 <_realloc_r>
    d77c:	102f883a 	mov	r23,r2
    d780:	103fee1e 	bne	r2,zero,d73c <__alt_data_end+0xf000d73c>
    d784:	81400417 	ldw	r5,16(r16)
    d788:	a809883a 	mov	r4,r21
    d78c:	000d0000 	call	d000 <_free_r>
    d790:	8080030b 	ldhu	r2,12(r16)
    d794:	00ffdfc4 	movi	r3,-129
    d798:	1884703a 	and	r2,r3,r2
    d79c:	00c00304 	movi	r3,12
    d7a0:	a8c00015 	stw	r3,0(r21)
    d7a4:	003f5906 	br	d50c <__alt_data_end+0xf000d50c>
    d7a8:	94c00044 	addi	r19,r18,1
    d7ac:	02000044 	movi	r8,1
    d7b0:	003f6006 	br	d534 <__alt_data_end+0xf000d534>
    d7b4:	00bfffc4 	movi	r2,-1
    d7b8:	003f0306 	br	d3c8 <__alt_data_end+0xf000d3c8>
    d7bc:	00800304 	movi	r2,12
    d7c0:	a8800015 	stw	r2,0(r21)
    d7c4:	8080030b 	ldhu	r2,12(r16)
    d7c8:	003f5006 	br	d50c <__alt_data_end+0xf000d50c>

0000d7cc <_fwalk>:
    d7cc:	defff704 	addi	sp,sp,-36
    d7d0:	dd000415 	stw	r20,16(sp)
    d7d4:	dfc00815 	stw	ra,32(sp)
    d7d8:	ddc00715 	stw	r23,28(sp)
    d7dc:	dd800615 	stw	r22,24(sp)
    d7e0:	dd400515 	stw	r21,20(sp)
    d7e4:	dcc00315 	stw	r19,12(sp)
    d7e8:	dc800215 	stw	r18,8(sp)
    d7ec:	dc400115 	stw	r17,4(sp)
    d7f0:	dc000015 	stw	r16,0(sp)
    d7f4:	2500b804 	addi	r20,r4,736
    d7f8:	a0002326 	beq	r20,zero,d888 <_fwalk+0xbc>
    d7fc:	282b883a 	mov	r21,r5
    d800:	002f883a 	mov	r23,zero
    d804:	05800044 	movi	r22,1
    d808:	04ffffc4 	movi	r19,-1
    d80c:	a4400117 	ldw	r17,4(r20)
    d810:	a4800217 	ldw	r18,8(r20)
    d814:	8c7fffc4 	addi	r17,r17,-1
    d818:	88000d16 	blt	r17,zero,d850 <_fwalk+0x84>
    d81c:	94000304 	addi	r16,r18,12
    d820:	94800384 	addi	r18,r18,14
    d824:	8080000b 	ldhu	r2,0(r16)
    d828:	8c7fffc4 	addi	r17,r17,-1
    d82c:	813ffd04 	addi	r4,r16,-12
    d830:	b080042e 	bgeu	r22,r2,d844 <_fwalk+0x78>
    d834:	9080000f 	ldh	r2,0(r18)
    d838:	14c00226 	beq	r2,r19,d844 <_fwalk+0x78>
    d83c:	a83ee83a 	callr	r21
    d840:	b8aeb03a 	or	r23,r23,r2
    d844:	84001a04 	addi	r16,r16,104
    d848:	94801a04 	addi	r18,r18,104
    d84c:	8cfff51e 	bne	r17,r19,d824 <__alt_data_end+0xf000d824>
    d850:	a5000017 	ldw	r20,0(r20)
    d854:	a03fed1e 	bne	r20,zero,d80c <__alt_data_end+0xf000d80c>
    d858:	b805883a 	mov	r2,r23
    d85c:	dfc00817 	ldw	ra,32(sp)
    d860:	ddc00717 	ldw	r23,28(sp)
    d864:	dd800617 	ldw	r22,24(sp)
    d868:	dd400517 	ldw	r21,20(sp)
    d86c:	dd000417 	ldw	r20,16(sp)
    d870:	dcc00317 	ldw	r19,12(sp)
    d874:	dc800217 	ldw	r18,8(sp)
    d878:	dc400117 	ldw	r17,4(sp)
    d87c:	dc000017 	ldw	r16,0(sp)
    d880:	dec00904 	addi	sp,sp,36
    d884:	f800283a 	ret
    d888:	002f883a 	mov	r23,zero
    d88c:	003ff206 	br	d858 <__alt_data_end+0xf000d858>

0000d890 <_fwalk_reent>:
    d890:	defff704 	addi	sp,sp,-36
    d894:	dd000415 	stw	r20,16(sp)
    d898:	dfc00815 	stw	ra,32(sp)
    d89c:	ddc00715 	stw	r23,28(sp)
    d8a0:	dd800615 	stw	r22,24(sp)
    d8a4:	dd400515 	stw	r21,20(sp)
    d8a8:	dcc00315 	stw	r19,12(sp)
    d8ac:	dc800215 	stw	r18,8(sp)
    d8b0:	dc400115 	stw	r17,4(sp)
    d8b4:	dc000015 	stw	r16,0(sp)
    d8b8:	2500b804 	addi	r20,r4,736
    d8bc:	a0002326 	beq	r20,zero,d94c <_fwalk_reent+0xbc>
    d8c0:	282b883a 	mov	r21,r5
    d8c4:	2027883a 	mov	r19,r4
    d8c8:	002f883a 	mov	r23,zero
    d8cc:	05800044 	movi	r22,1
    d8d0:	04bfffc4 	movi	r18,-1
    d8d4:	a4400117 	ldw	r17,4(r20)
    d8d8:	a4000217 	ldw	r16,8(r20)
    d8dc:	8c7fffc4 	addi	r17,r17,-1
    d8e0:	88000c16 	blt	r17,zero,d914 <_fwalk_reent+0x84>
    d8e4:	84000304 	addi	r16,r16,12
    d8e8:	8080000b 	ldhu	r2,0(r16)
    d8ec:	8c7fffc4 	addi	r17,r17,-1
    d8f0:	817ffd04 	addi	r5,r16,-12
    d8f4:	b080052e 	bgeu	r22,r2,d90c <_fwalk_reent+0x7c>
    d8f8:	8080008f 	ldh	r2,2(r16)
    d8fc:	9809883a 	mov	r4,r19
    d900:	14800226 	beq	r2,r18,d90c <_fwalk_reent+0x7c>
    d904:	a83ee83a 	callr	r21
    d908:	b8aeb03a 	or	r23,r23,r2
    d90c:	84001a04 	addi	r16,r16,104
    d910:	8cbff51e 	bne	r17,r18,d8e8 <__alt_data_end+0xf000d8e8>
    d914:	a5000017 	ldw	r20,0(r20)
    d918:	a03fee1e 	bne	r20,zero,d8d4 <__alt_data_end+0xf000d8d4>
    d91c:	b805883a 	mov	r2,r23
    d920:	dfc00817 	ldw	ra,32(sp)
    d924:	ddc00717 	ldw	r23,28(sp)
    d928:	dd800617 	ldw	r22,24(sp)
    d92c:	dd400517 	ldw	r21,20(sp)
    d930:	dd000417 	ldw	r20,16(sp)
    d934:	dcc00317 	ldw	r19,12(sp)
    d938:	dc800217 	ldw	r18,8(sp)
    d93c:	dc400117 	ldw	r17,4(sp)
    d940:	dc000017 	ldw	r16,0(sp)
    d944:	dec00904 	addi	sp,sp,36
    d948:	f800283a 	ret
    d94c:	002f883a 	mov	r23,zero
    d950:	003ff206 	br	d91c <__alt_data_end+0xf000d91c>

0000d954 <_setlocale_r>:
    d954:	30001b26 	beq	r6,zero,d9c4 <_setlocale_r+0x70>
    d958:	01420034 	movhi	r5,2048
    d95c:	defffe04 	addi	sp,sp,-8
    d960:	2940ca04 	addi	r5,r5,808
    d964:	3009883a 	mov	r4,r6
    d968:	dc000015 	stw	r16,0(sp)
    d96c:	dfc00115 	stw	ra,4(sp)
    d970:	3021883a 	mov	r16,r6
    d974:	000fd9c0 	call	fd9c <strcmp>
    d978:	1000061e 	bne	r2,zero,d994 <_setlocale_r+0x40>
    d97c:	00820034 	movhi	r2,2048
    d980:	1080c904 	addi	r2,r2,804
    d984:	dfc00117 	ldw	ra,4(sp)
    d988:	dc000017 	ldw	r16,0(sp)
    d98c:	dec00204 	addi	sp,sp,8
    d990:	f800283a 	ret
    d994:	01420034 	movhi	r5,2048
    d998:	2940c904 	addi	r5,r5,804
    d99c:	8009883a 	mov	r4,r16
    d9a0:	000fd9c0 	call	fd9c <strcmp>
    d9a4:	103ff526 	beq	r2,zero,d97c <__alt_data_end+0xf000d97c>
    d9a8:	01420034 	movhi	r5,2048
    d9ac:	2940b404 	addi	r5,r5,720
    d9b0:	8009883a 	mov	r4,r16
    d9b4:	000fd9c0 	call	fd9c <strcmp>
    d9b8:	103ff026 	beq	r2,zero,d97c <__alt_data_end+0xf000d97c>
    d9bc:	0005883a 	mov	r2,zero
    d9c0:	003ff006 	br	d984 <__alt_data_end+0xf000d984>
    d9c4:	00820034 	movhi	r2,2048
    d9c8:	1080c904 	addi	r2,r2,804
    d9cc:	f800283a 	ret

0000d9d0 <__locale_charset>:
    d9d0:	00820034 	movhi	r2,2048
    d9d4:	10830904 	addi	r2,r2,3108
    d9d8:	f800283a 	ret

0000d9dc <__locale_mb_cur_max>:
    d9dc:	00820034 	movhi	r2,2048
    d9e0:	10899304 	addi	r2,r2,9804
    d9e4:	10800017 	ldw	r2,0(r2)
    d9e8:	f800283a 	ret

0000d9ec <__locale_msgcharset>:
    d9ec:	00820034 	movhi	r2,2048
    d9f0:	10830104 	addi	r2,r2,3076
    d9f4:	f800283a 	ret

0000d9f8 <__locale_cjk_lang>:
    d9f8:	0005883a 	mov	r2,zero
    d9fc:	f800283a 	ret

0000da00 <_localeconv_r>:
    da00:	00820034 	movhi	r2,2048
    da04:	10831104 	addi	r2,r2,3140
    da08:	f800283a 	ret

0000da0c <setlocale>:
    da0c:	00820034 	movhi	r2,2048
    da10:	10899204 	addi	r2,r2,9800
    da14:	280d883a 	mov	r6,r5
    da18:	200b883a 	mov	r5,r4
    da1c:	11000017 	ldw	r4,0(r2)
    da20:	000d9541 	jmpi	d954 <_setlocale_r>

0000da24 <localeconv>:
    da24:	00820034 	movhi	r2,2048
    da28:	10831104 	addi	r2,r2,3140
    da2c:	f800283a 	ret

0000da30 <__smakebuf_r>:
    da30:	2880030b 	ldhu	r2,12(r5)
    da34:	10c0008c 	andi	r3,r2,2
    da38:	1800411e 	bne	r3,zero,db40 <__smakebuf_r+0x110>
    da3c:	deffec04 	addi	sp,sp,-80
    da40:	dc000f15 	stw	r16,60(sp)
    da44:	2821883a 	mov	r16,r5
    da48:	2940038f 	ldh	r5,14(r5)
    da4c:	dc401015 	stw	r17,64(sp)
    da50:	dfc01315 	stw	ra,76(sp)
    da54:	dcc01215 	stw	r19,72(sp)
    da58:	dc801115 	stw	r18,68(sp)
    da5c:	2023883a 	mov	r17,r4
    da60:	28001c16 	blt	r5,zero,dad4 <__smakebuf_r+0xa4>
    da64:	d80d883a 	mov	r6,sp
    da68:	00119440 	call	11944 <_fstat_r>
    da6c:	10001816 	blt	r2,zero,dad0 <__smakebuf_r+0xa0>
    da70:	d8800117 	ldw	r2,4(sp)
    da74:	00e00014 	movui	r3,32768
    da78:	10bc000c 	andi	r2,r2,61440
    da7c:	14c80020 	cmpeqi	r19,r2,8192
    da80:	10c03726 	beq	r2,r3,db60 <__smakebuf_r+0x130>
    da84:	80c0030b 	ldhu	r3,12(r16)
    da88:	18c20014 	ori	r3,r3,2048
    da8c:	80c0030d 	sth	r3,12(r16)
    da90:	00c80004 	movi	r3,8192
    da94:	10c0521e 	bne	r2,r3,dbe0 <__smakebuf_r+0x1b0>
    da98:	8140038f 	ldh	r5,14(r16)
    da9c:	8809883a 	mov	r4,r17
    daa0:	00119a00 	call	119a0 <_isatty_r>
    daa4:	10004c26 	beq	r2,zero,dbd8 <__smakebuf_r+0x1a8>
    daa8:	8080030b 	ldhu	r2,12(r16)
    daac:	80c010c4 	addi	r3,r16,67
    dab0:	80c00015 	stw	r3,0(r16)
    dab4:	10800054 	ori	r2,r2,1
    dab8:	8080030d 	sth	r2,12(r16)
    dabc:	00800044 	movi	r2,1
    dac0:	80c00415 	stw	r3,16(r16)
    dac4:	80800515 	stw	r2,20(r16)
    dac8:	04810004 	movi	r18,1024
    dacc:	00000706 	br	daec <__smakebuf_r+0xbc>
    dad0:	8080030b 	ldhu	r2,12(r16)
    dad4:	10c0200c 	andi	r3,r2,128
    dad8:	18001f1e 	bne	r3,zero,db58 <__smakebuf_r+0x128>
    dadc:	04810004 	movi	r18,1024
    dae0:	10820014 	ori	r2,r2,2048
    dae4:	8080030d 	sth	r2,12(r16)
    dae8:	0027883a 	mov	r19,zero
    daec:	900b883a 	mov	r5,r18
    daf0:	8809883a 	mov	r4,r17
    daf4:	000dbec0 	call	dbec <_malloc_r>
    daf8:	10002c26 	beq	r2,zero,dbac <__smakebuf_r+0x17c>
    dafc:	80c0030b 	ldhu	r3,12(r16)
    db00:	01000074 	movhi	r4,1
    db04:	2132d104 	addi	r4,r4,-13500
    db08:	89000f15 	stw	r4,60(r17)
    db0c:	18c02014 	ori	r3,r3,128
    db10:	80c0030d 	sth	r3,12(r16)
    db14:	80800015 	stw	r2,0(r16)
    db18:	80800415 	stw	r2,16(r16)
    db1c:	84800515 	stw	r18,20(r16)
    db20:	98001a1e 	bne	r19,zero,db8c <__smakebuf_r+0x15c>
    db24:	dfc01317 	ldw	ra,76(sp)
    db28:	dcc01217 	ldw	r19,72(sp)
    db2c:	dc801117 	ldw	r18,68(sp)
    db30:	dc401017 	ldw	r17,64(sp)
    db34:	dc000f17 	ldw	r16,60(sp)
    db38:	dec01404 	addi	sp,sp,80
    db3c:	f800283a 	ret
    db40:	288010c4 	addi	r2,r5,67
    db44:	28800015 	stw	r2,0(r5)
    db48:	28800415 	stw	r2,16(r5)
    db4c:	00800044 	movi	r2,1
    db50:	28800515 	stw	r2,20(r5)
    db54:	f800283a 	ret
    db58:	04801004 	movi	r18,64
    db5c:	003fe006 	br	dae0 <__alt_data_end+0xf000dae0>
    db60:	81000a17 	ldw	r4,40(r16)
    db64:	00c00074 	movhi	r3,1
    db68:	18ff4e04 	addi	r3,r3,-712
    db6c:	20ffc51e 	bne	r4,r3,da84 <__alt_data_end+0xf000da84>
    db70:	8080030b 	ldhu	r2,12(r16)
    db74:	04810004 	movi	r18,1024
    db78:	84801315 	stw	r18,76(r16)
    db7c:	1484b03a 	or	r2,r2,r18
    db80:	8080030d 	sth	r2,12(r16)
    db84:	0027883a 	mov	r19,zero
    db88:	003fd806 	br	daec <__alt_data_end+0xf000daec>
    db8c:	8140038f 	ldh	r5,14(r16)
    db90:	8809883a 	mov	r4,r17
    db94:	00119a00 	call	119a0 <_isatty_r>
    db98:	103fe226 	beq	r2,zero,db24 <__alt_data_end+0xf000db24>
    db9c:	8080030b 	ldhu	r2,12(r16)
    dba0:	10800054 	ori	r2,r2,1
    dba4:	8080030d 	sth	r2,12(r16)
    dba8:	003fde06 	br	db24 <__alt_data_end+0xf000db24>
    dbac:	8080030b 	ldhu	r2,12(r16)
    dbb0:	10c0800c 	andi	r3,r2,512
    dbb4:	183fdb1e 	bne	r3,zero,db24 <__alt_data_end+0xf000db24>
    dbb8:	10800094 	ori	r2,r2,2
    dbbc:	80c010c4 	addi	r3,r16,67
    dbc0:	8080030d 	sth	r2,12(r16)
    dbc4:	00800044 	movi	r2,1
    dbc8:	80c00015 	stw	r3,0(r16)
    dbcc:	80c00415 	stw	r3,16(r16)
    dbd0:	80800515 	stw	r2,20(r16)
    dbd4:	003fd306 	br	db24 <__alt_data_end+0xf000db24>
    dbd8:	04810004 	movi	r18,1024
    dbdc:	003fc306 	br	daec <__alt_data_end+0xf000daec>
    dbe0:	0027883a 	mov	r19,zero
    dbe4:	04810004 	movi	r18,1024
    dbe8:	003fc006 	br	daec <__alt_data_end+0xf000daec>

0000dbec <_malloc_r>:
    dbec:	defff504 	addi	sp,sp,-44
    dbf0:	dc800315 	stw	r18,12(sp)
    dbf4:	dfc00a15 	stw	ra,40(sp)
    dbf8:	df000915 	stw	fp,36(sp)
    dbfc:	ddc00815 	stw	r23,32(sp)
    dc00:	dd800715 	stw	r22,28(sp)
    dc04:	dd400615 	stw	r21,24(sp)
    dc08:	dd000515 	stw	r20,20(sp)
    dc0c:	dcc00415 	stw	r19,16(sp)
    dc10:	dc400215 	stw	r17,8(sp)
    dc14:	dc000115 	stw	r16,4(sp)
    dc18:	288002c4 	addi	r2,r5,11
    dc1c:	00c00584 	movi	r3,22
    dc20:	2025883a 	mov	r18,r4
    dc24:	18807f2e 	bgeu	r3,r2,de24 <_malloc_r+0x238>
    dc28:	047ffe04 	movi	r17,-8
    dc2c:	1462703a 	and	r17,r2,r17
    dc30:	8800a316 	blt	r17,zero,dec0 <_malloc_r+0x2d4>
    dc34:	8940a236 	bltu	r17,r5,dec0 <_malloc_r+0x2d4>
    dc38:	0012e640 	call	12e64 <__malloc_lock>
    dc3c:	00807dc4 	movi	r2,503
    dc40:	1441e92e 	bgeu	r2,r17,e3e8 <_malloc_r+0x7fc>
    dc44:	8804d27a 	srli	r2,r17,9
    dc48:	1000a126 	beq	r2,zero,ded0 <_malloc_r+0x2e4>
    dc4c:	00c00104 	movi	r3,4
    dc50:	18811e36 	bltu	r3,r2,e0cc <_malloc_r+0x4e0>
    dc54:	8804d1ba 	srli	r2,r17,6
    dc58:	12000e44 	addi	r8,r2,57
    dc5c:	11c00e04 	addi	r7,r2,56
    dc60:	4209883a 	add	r4,r8,r8
    dc64:	04c20034 	movhi	r19,2048
    dc68:	2109883a 	add	r4,r4,r4
    dc6c:	9cc31f04 	addi	r19,r19,3196
    dc70:	2109883a 	add	r4,r4,r4
    dc74:	9909883a 	add	r4,r19,r4
    dc78:	24000117 	ldw	r16,4(r4)
    dc7c:	213ffe04 	addi	r4,r4,-8
    dc80:	24009726 	beq	r4,r16,dee0 <_malloc_r+0x2f4>
    dc84:	80800117 	ldw	r2,4(r16)
    dc88:	01bfff04 	movi	r6,-4
    dc8c:	014003c4 	movi	r5,15
    dc90:	1184703a 	and	r2,r2,r6
    dc94:	1447c83a 	sub	r3,r2,r17
    dc98:	28c00716 	blt	r5,r3,dcb8 <_malloc_r+0xcc>
    dc9c:	1800920e 	bge	r3,zero,dee8 <_malloc_r+0x2fc>
    dca0:	84000317 	ldw	r16,12(r16)
    dca4:	24008e26 	beq	r4,r16,dee0 <_malloc_r+0x2f4>
    dca8:	80800117 	ldw	r2,4(r16)
    dcac:	1184703a 	and	r2,r2,r6
    dcb0:	1447c83a 	sub	r3,r2,r17
    dcb4:	28fff90e 	bge	r5,r3,dc9c <__alt_data_end+0xf000dc9c>
    dcb8:	3809883a 	mov	r4,r7
    dcbc:	01820034 	movhi	r6,2048
    dcc0:	9c000417 	ldw	r16,16(r19)
    dcc4:	31831f04 	addi	r6,r6,3196
    dcc8:	32000204 	addi	r8,r6,8
    dccc:	82013426 	beq	r16,r8,e1a0 <_malloc_r+0x5b4>
    dcd0:	80c00117 	ldw	r3,4(r16)
    dcd4:	00bfff04 	movi	r2,-4
    dcd8:	188e703a 	and	r7,r3,r2
    dcdc:	3c45c83a 	sub	r2,r7,r17
    dce0:	00c003c4 	movi	r3,15
    dce4:	18811f16 	blt	r3,r2,e164 <_malloc_r+0x578>
    dce8:	32000515 	stw	r8,20(r6)
    dcec:	32000415 	stw	r8,16(r6)
    dcf0:	10007f0e 	bge	r2,zero,def0 <_malloc_r+0x304>
    dcf4:	00807fc4 	movi	r2,511
    dcf8:	11c0fd36 	bltu	r2,r7,e0f0 <_malloc_r+0x504>
    dcfc:	3806d0fa 	srli	r3,r7,3
    dd00:	01c00044 	movi	r7,1
    dd04:	30800117 	ldw	r2,4(r6)
    dd08:	19400044 	addi	r5,r3,1
    dd0c:	294b883a 	add	r5,r5,r5
    dd10:	1807d0ba 	srai	r3,r3,2
    dd14:	294b883a 	add	r5,r5,r5
    dd18:	294b883a 	add	r5,r5,r5
    dd1c:	298b883a 	add	r5,r5,r6
    dd20:	38c6983a 	sll	r3,r7,r3
    dd24:	29c00017 	ldw	r7,0(r5)
    dd28:	2a7ffe04 	addi	r9,r5,-8
    dd2c:	1886b03a 	or	r3,r3,r2
    dd30:	82400315 	stw	r9,12(r16)
    dd34:	81c00215 	stw	r7,8(r16)
    dd38:	30c00115 	stw	r3,4(r6)
    dd3c:	2c000015 	stw	r16,0(r5)
    dd40:	3c000315 	stw	r16,12(r7)
    dd44:	2005d0ba 	srai	r2,r4,2
    dd48:	01400044 	movi	r5,1
    dd4c:	288a983a 	sll	r5,r5,r2
    dd50:	19406f36 	bltu	r3,r5,df10 <_malloc_r+0x324>
    dd54:	28c4703a 	and	r2,r5,r3
    dd58:	10000a1e 	bne	r2,zero,dd84 <_malloc_r+0x198>
    dd5c:	00bfff04 	movi	r2,-4
    dd60:	294b883a 	add	r5,r5,r5
    dd64:	2088703a 	and	r4,r4,r2
    dd68:	28c4703a 	and	r2,r5,r3
    dd6c:	21000104 	addi	r4,r4,4
    dd70:	1000041e 	bne	r2,zero,dd84 <_malloc_r+0x198>
    dd74:	294b883a 	add	r5,r5,r5
    dd78:	28c4703a 	and	r2,r5,r3
    dd7c:	21000104 	addi	r4,r4,4
    dd80:	103ffc26 	beq	r2,zero,dd74 <__alt_data_end+0xf000dd74>
    dd84:	02bfff04 	movi	r10,-4
    dd88:	024003c4 	movi	r9,15
    dd8c:	21800044 	addi	r6,r4,1
    dd90:	318d883a 	add	r6,r6,r6
    dd94:	318d883a 	add	r6,r6,r6
    dd98:	318d883a 	add	r6,r6,r6
    dd9c:	998d883a 	add	r6,r19,r6
    dda0:	333ffe04 	addi	r12,r6,-8
    dda4:	2017883a 	mov	r11,r4
    dda8:	31800104 	addi	r6,r6,4
    ddac:	34000017 	ldw	r16,0(r6)
    ddb0:	31fffd04 	addi	r7,r6,-12
    ddb4:	81c0041e 	bne	r16,r7,ddc8 <_malloc_r+0x1dc>
    ddb8:	0000fb06 	br	e1a8 <_malloc_r+0x5bc>
    ddbc:	1801030e 	bge	r3,zero,e1cc <_malloc_r+0x5e0>
    ddc0:	84000317 	ldw	r16,12(r16)
    ddc4:	81c0f826 	beq	r16,r7,e1a8 <_malloc_r+0x5bc>
    ddc8:	80800117 	ldw	r2,4(r16)
    ddcc:	1284703a 	and	r2,r2,r10
    ddd0:	1447c83a 	sub	r3,r2,r17
    ddd4:	48fff90e 	bge	r9,r3,ddbc <__alt_data_end+0xf000ddbc>
    ddd8:	80800317 	ldw	r2,12(r16)
    dddc:	81000217 	ldw	r4,8(r16)
    dde0:	89400054 	ori	r5,r17,1
    dde4:	81400115 	stw	r5,4(r16)
    dde8:	20800315 	stw	r2,12(r4)
    ddec:	11000215 	stw	r4,8(r2)
    ddf0:	8463883a 	add	r17,r16,r17
    ddf4:	9c400515 	stw	r17,20(r19)
    ddf8:	9c400415 	stw	r17,16(r19)
    ddfc:	18800054 	ori	r2,r3,1
    de00:	88800115 	stw	r2,4(r17)
    de04:	8a000315 	stw	r8,12(r17)
    de08:	8a000215 	stw	r8,8(r17)
    de0c:	88e3883a 	add	r17,r17,r3
    de10:	88c00015 	stw	r3,0(r17)
    de14:	9009883a 	mov	r4,r18
    de18:	0012e880 	call	12e88 <__malloc_unlock>
    de1c:	80800204 	addi	r2,r16,8
    de20:	00001b06 	br	de90 <_malloc_r+0x2a4>
    de24:	04400404 	movi	r17,16
    de28:	89402536 	bltu	r17,r5,dec0 <_malloc_r+0x2d4>
    de2c:	0012e640 	call	12e64 <__malloc_lock>
    de30:	00800184 	movi	r2,6
    de34:	01000084 	movi	r4,2
    de38:	04c20034 	movhi	r19,2048
    de3c:	1085883a 	add	r2,r2,r2
    de40:	9cc31f04 	addi	r19,r19,3196
    de44:	1085883a 	add	r2,r2,r2
    de48:	9885883a 	add	r2,r19,r2
    de4c:	14000117 	ldw	r16,4(r2)
    de50:	10fffe04 	addi	r3,r2,-8
    de54:	80c0d926 	beq	r16,r3,e1bc <_malloc_r+0x5d0>
    de58:	80c00117 	ldw	r3,4(r16)
    de5c:	81000317 	ldw	r4,12(r16)
    de60:	00bfff04 	movi	r2,-4
    de64:	1884703a 	and	r2,r3,r2
    de68:	81400217 	ldw	r5,8(r16)
    de6c:	8085883a 	add	r2,r16,r2
    de70:	10c00117 	ldw	r3,4(r2)
    de74:	29000315 	stw	r4,12(r5)
    de78:	21400215 	stw	r5,8(r4)
    de7c:	18c00054 	ori	r3,r3,1
    de80:	10c00115 	stw	r3,4(r2)
    de84:	9009883a 	mov	r4,r18
    de88:	0012e880 	call	12e88 <__malloc_unlock>
    de8c:	80800204 	addi	r2,r16,8
    de90:	dfc00a17 	ldw	ra,40(sp)
    de94:	df000917 	ldw	fp,36(sp)
    de98:	ddc00817 	ldw	r23,32(sp)
    de9c:	dd800717 	ldw	r22,28(sp)
    dea0:	dd400617 	ldw	r21,24(sp)
    dea4:	dd000517 	ldw	r20,20(sp)
    dea8:	dcc00417 	ldw	r19,16(sp)
    deac:	dc800317 	ldw	r18,12(sp)
    deb0:	dc400217 	ldw	r17,8(sp)
    deb4:	dc000117 	ldw	r16,4(sp)
    deb8:	dec00b04 	addi	sp,sp,44
    debc:	f800283a 	ret
    dec0:	00800304 	movi	r2,12
    dec4:	90800015 	stw	r2,0(r18)
    dec8:	0005883a 	mov	r2,zero
    decc:	003ff006 	br	de90 <__alt_data_end+0xf000de90>
    ded0:	01002004 	movi	r4,128
    ded4:	02001004 	movi	r8,64
    ded8:	01c00fc4 	movi	r7,63
    dedc:	003f6106 	br	dc64 <__alt_data_end+0xf000dc64>
    dee0:	4009883a 	mov	r4,r8
    dee4:	003f7506 	br	dcbc <__alt_data_end+0xf000dcbc>
    dee8:	81000317 	ldw	r4,12(r16)
    deec:	003fde06 	br	de68 <__alt_data_end+0xf000de68>
    def0:	81c5883a 	add	r2,r16,r7
    def4:	11400117 	ldw	r5,4(r2)
    def8:	9009883a 	mov	r4,r18
    defc:	29400054 	ori	r5,r5,1
    df00:	11400115 	stw	r5,4(r2)
    df04:	0012e880 	call	12e88 <__malloc_unlock>
    df08:	80800204 	addi	r2,r16,8
    df0c:	003fe006 	br	de90 <__alt_data_end+0xf000de90>
    df10:	9c000217 	ldw	r16,8(r19)
    df14:	00bfff04 	movi	r2,-4
    df18:	85800117 	ldw	r22,4(r16)
    df1c:	b0ac703a 	and	r22,r22,r2
    df20:	b4400336 	bltu	r22,r17,df30 <_malloc_r+0x344>
    df24:	b445c83a 	sub	r2,r22,r17
    df28:	00c003c4 	movi	r3,15
    df2c:	18805d16 	blt	r3,r2,e0a4 <_malloc_r+0x4b8>
    df30:	05c20034 	movhi	r23,2048
    df34:	00820034 	movhi	r2,2048
    df38:	1089ca04 	addi	r2,r2,10024
    df3c:	bdc99404 	addi	r23,r23,9808
    df40:	15400017 	ldw	r21,0(r2)
    df44:	b8c00017 	ldw	r3,0(r23)
    df48:	00bfffc4 	movi	r2,-1
    df4c:	858d883a 	add	r6,r16,r22
    df50:	8d6b883a 	add	r21,r17,r21
    df54:	1880ea26 	beq	r3,r2,e300 <_malloc_r+0x714>
    df58:	ad4403c4 	addi	r21,r21,4111
    df5c:	00bc0004 	movi	r2,-4096
    df60:	a8aa703a 	and	r21,r21,r2
    df64:	a80b883a 	mov	r5,r21
    df68:	9009883a 	mov	r4,r18
    df6c:	d9800015 	stw	r6,0(sp)
    df70:	000fc0c0 	call	fc0c <_sbrk_r>
    df74:	1029883a 	mov	r20,r2
    df78:	00bfffc4 	movi	r2,-1
    df7c:	d9800017 	ldw	r6,0(sp)
    df80:	a080e826 	beq	r20,r2,e324 <_malloc_r+0x738>
    df84:	a180a636 	bltu	r20,r6,e220 <_malloc_r+0x634>
    df88:	07020234 	movhi	fp,2056
    df8c:	e73e4504 	addi	fp,fp,-1772
    df90:	e0800017 	ldw	r2,0(fp)
    df94:	a887883a 	add	r3,r21,r2
    df98:	e0c00015 	stw	r3,0(fp)
    df9c:	3500e626 	beq	r6,r20,e338 <_malloc_r+0x74c>
    dfa0:	b9000017 	ldw	r4,0(r23)
    dfa4:	00bfffc4 	movi	r2,-1
    dfa8:	2080ee26 	beq	r4,r2,e364 <_malloc_r+0x778>
    dfac:	a185c83a 	sub	r2,r20,r6
    dfb0:	10c5883a 	add	r2,r2,r3
    dfb4:	e0800015 	stw	r2,0(fp)
    dfb8:	a0c001cc 	andi	r3,r20,7
    dfbc:	1800bc26 	beq	r3,zero,e2b0 <_malloc_r+0x6c4>
    dfc0:	a0e9c83a 	sub	r20,r20,r3
    dfc4:	00840204 	movi	r2,4104
    dfc8:	a5000204 	addi	r20,r20,8
    dfcc:	10c7c83a 	sub	r3,r2,r3
    dfd0:	a545883a 	add	r2,r20,r21
    dfd4:	1083ffcc 	andi	r2,r2,4095
    dfd8:	18abc83a 	sub	r21,r3,r2
    dfdc:	a80b883a 	mov	r5,r21
    dfe0:	9009883a 	mov	r4,r18
    dfe4:	000fc0c0 	call	fc0c <_sbrk_r>
    dfe8:	00ffffc4 	movi	r3,-1
    dfec:	10c0e126 	beq	r2,r3,e374 <_malloc_r+0x788>
    dff0:	1505c83a 	sub	r2,r2,r20
    dff4:	1545883a 	add	r2,r2,r21
    dff8:	10800054 	ori	r2,r2,1
    dffc:	e0c00017 	ldw	r3,0(fp)
    e000:	9d000215 	stw	r20,8(r19)
    e004:	a0800115 	stw	r2,4(r20)
    e008:	a8c7883a 	add	r3,r21,r3
    e00c:	e0c00015 	stw	r3,0(fp)
    e010:	84c00e26 	beq	r16,r19,e04c <_malloc_r+0x460>
    e014:	018003c4 	movi	r6,15
    e018:	3580a72e 	bgeu	r6,r22,e2b8 <_malloc_r+0x6cc>
    e01c:	81400117 	ldw	r5,4(r16)
    e020:	013ffe04 	movi	r4,-8
    e024:	b0bffd04 	addi	r2,r22,-12
    e028:	1104703a 	and	r2,r2,r4
    e02c:	2900004c 	andi	r4,r5,1
    e030:	2088b03a 	or	r4,r4,r2
    e034:	81000115 	stw	r4,4(r16)
    e038:	01400144 	movi	r5,5
    e03c:	8089883a 	add	r4,r16,r2
    e040:	21400115 	stw	r5,4(r4)
    e044:	21400215 	stw	r5,8(r4)
    e048:	3080cd36 	bltu	r6,r2,e380 <_malloc_r+0x794>
    e04c:	00820034 	movhi	r2,2048
    e050:	1089c904 	addi	r2,r2,10020
    e054:	11000017 	ldw	r4,0(r2)
    e058:	20c0012e 	bgeu	r4,r3,e060 <_malloc_r+0x474>
    e05c:	10c00015 	stw	r3,0(r2)
    e060:	00820034 	movhi	r2,2048
    e064:	1089c804 	addi	r2,r2,10016
    e068:	11000017 	ldw	r4,0(r2)
    e06c:	9c000217 	ldw	r16,8(r19)
    e070:	20c0012e 	bgeu	r4,r3,e078 <_malloc_r+0x48c>
    e074:	10c00015 	stw	r3,0(r2)
    e078:	80c00117 	ldw	r3,4(r16)
    e07c:	00bfff04 	movi	r2,-4
    e080:	1886703a 	and	r3,r3,r2
    e084:	1c45c83a 	sub	r2,r3,r17
    e088:	1c400236 	bltu	r3,r17,e094 <_malloc_r+0x4a8>
    e08c:	00c003c4 	movi	r3,15
    e090:	18800416 	blt	r3,r2,e0a4 <_malloc_r+0x4b8>
    e094:	9009883a 	mov	r4,r18
    e098:	0012e880 	call	12e88 <__malloc_unlock>
    e09c:	0005883a 	mov	r2,zero
    e0a0:	003f7b06 	br	de90 <__alt_data_end+0xf000de90>
    e0a4:	88c00054 	ori	r3,r17,1
    e0a8:	80c00115 	stw	r3,4(r16)
    e0ac:	8463883a 	add	r17,r16,r17
    e0b0:	10800054 	ori	r2,r2,1
    e0b4:	9c400215 	stw	r17,8(r19)
    e0b8:	88800115 	stw	r2,4(r17)
    e0bc:	9009883a 	mov	r4,r18
    e0c0:	0012e880 	call	12e88 <__malloc_unlock>
    e0c4:	80800204 	addi	r2,r16,8
    e0c8:	003f7106 	br	de90 <__alt_data_end+0xf000de90>
    e0cc:	00c00504 	movi	r3,20
    e0d0:	18804a2e 	bgeu	r3,r2,e1fc <_malloc_r+0x610>
    e0d4:	00c01504 	movi	r3,84
    e0d8:	18806e36 	bltu	r3,r2,e294 <_malloc_r+0x6a8>
    e0dc:	8804d33a 	srli	r2,r17,12
    e0e0:	12001bc4 	addi	r8,r2,111
    e0e4:	11c01b84 	addi	r7,r2,110
    e0e8:	4209883a 	add	r4,r8,r8
    e0ec:	003edd06 	br	dc64 <__alt_data_end+0xf000dc64>
    e0f0:	3804d27a 	srli	r2,r7,9
    e0f4:	00c00104 	movi	r3,4
    e0f8:	1880442e 	bgeu	r3,r2,e20c <_malloc_r+0x620>
    e0fc:	00c00504 	movi	r3,20
    e100:	18808136 	bltu	r3,r2,e308 <_malloc_r+0x71c>
    e104:	11401704 	addi	r5,r2,92
    e108:	10c016c4 	addi	r3,r2,91
    e10c:	294b883a 	add	r5,r5,r5
    e110:	294b883a 	add	r5,r5,r5
    e114:	294b883a 	add	r5,r5,r5
    e118:	994b883a 	add	r5,r19,r5
    e11c:	28800017 	ldw	r2,0(r5)
    e120:	01820034 	movhi	r6,2048
    e124:	297ffe04 	addi	r5,r5,-8
    e128:	31831f04 	addi	r6,r6,3196
    e12c:	28806526 	beq	r5,r2,e2c4 <_malloc_r+0x6d8>
    e130:	01bfff04 	movi	r6,-4
    e134:	10c00117 	ldw	r3,4(r2)
    e138:	1986703a 	and	r3,r3,r6
    e13c:	38c0022e 	bgeu	r7,r3,e148 <_malloc_r+0x55c>
    e140:	10800217 	ldw	r2,8(r2)
    e144:	28bffb1e 	bne	r5,r2,e134 <__alt_data_end+0xf000e134>
    e148:	11400317 	ldw	r5,12(r2)
    e14c:	98c00117 	ldw	r3,4(r19)
    e150:	81400315 	stw	r5,12(r16)
    e154:	80800215 	stw	r2,8(r16)
    e158:	2c000215 	stw	r16,8(r5)
    e15c:	14000315 	stw	r16,12(r2)
    e160:	003ef806 	br	dd44 <__alt_data_end+0xf000dd44>
    e164:	88c00054 	ori	r3,r17,1
    e168:	80c00115 	stw	r3,4(r16)
    e16c:	8463883a 	add	r17,r16,r17
    e170:	34400515 	stw	r17,20(r6)
    e174:	34400415 	stw	r17,16(r6)
    e178:	10c00054 	ori	r3,r2,1
    e17c:	8a000315 	stw	r8,12(r17)
    e180:	8a000215 	stw	r8,8(r17)
    e184:	88c00115 	stw	r3,4(r17)
    e188:	88a3883a 	add	r17,r17,r2
    e18c:	88800015 	stw	r2,0(r17)
    e190:	9009883a 	mov	r4,r18
    e194:	0012e880 	call	12e88 <__malloc_unlock>
    e198:	80800204 	addi	r2,r16,8
    e19c:	003f3c06 	br	de90 <__alt_data_end+0xf000de90>
    e1a0:	30c00117 	ldw	r3,4(r6)
    e1a4:	003ee706 	br	dd44 <__alt_data_end+0xf000dd44>
    e1a8:	5ac00044 	addi	r11,r11,1
    e1ac:	588000cc 	andi	r2,r11,3
    e1b0:	31800204 	addi	r6,r6,8
    e1b4:	103efd1e 	bne	r2,zero,ddac <__alt_data_end+0xf000ddac>
    e1b8:	00002406 	br	e24c <_malloc_r+0x660>
    e1bc:	14000317 	ldw	r16,12(r2)
    e1c0:	143f251e 	bne	r2,r16,de58 <__alt_data_end+0xf000de58>
    e1c4:	21000084 	addi	r4,r4,2
    e1c8:	003ebc06 	br	dcbc <__alt_data_end+0xf000dcbc>
    e1cc:	8085883a 	add	r2,r16,r2
    e1d0:	10c00117 	ldw	r3,4(r2)
    e1d4:	81000317 	ldw	r4,12(r16)
    e1d8:	81400217 	ldw	r5,8(r16)
    e1dc:	18c00054 	ori	r3,r3,1
    e1e0:	10c00115 	stw	r3,4(r2)
    e1e4:	29000315 	stw	r4,12(r5)
    e1e8:	21400215 	stw	r5,8(r4)
    e1ec:	9009883a 	mov	r4,r18
    e1f0:	0012e880 	call	12e88 <__malloc_unlock>
    e1f4:	80800204 	addi	r2,r16,8
    e1f8:	003f2506 	br	de90 <__alt_data_end+0xf000de90>
    e1fc:	12001704 	addi	r8,r2,92
    e200:	11c016c4 	addi	r7,r2,91
    e204:	4209883a 	add	r4,r8,r8
    e208:	003e9606 	br	dc64 <__alt_data_end+0xf000dc64>
    e20c:	3804d1ba 	srli	r2,r7,6
    e210:	11400e44 	addi	r5,r2,57
    e214:	10c00e04 	addi	r3,r2,56
    e218:	294b883a 	add	r5,r5,r5
    e21c:	003fbc06 	br	e110 <__alt_data_end+0xf000e110>
    e220:	84ff5926 	beq	r16,r19,df88 <__alt_data_end+0xf000df88>
    e224:	00820034 	movhi	r2,2048
    e228:	10831f04 	addi	r2,r2,3196
    e22c:	14000217 	ldw	r16,8(r2)
    e230:	00bfff04 	movi	r2,-4
    e234:	80c00117 	ldw	r3,4(r16)
    e238:	1886703a 	and	r3,r3,r2
    e23c:	003f9106 	br	e084 <__alt_data_end+0xf000e084>
    e240:	60800217 	ldw	r2,8(r12)
    e244:	213fffc4 	addi	r4,r4,-1
    e248:	1300651e 	bne	r2,r12,e3e0 <_malloc_r+0x7f4>
    e24c:	208000cc 	andi	r2,r4,3
    e250:	633ffe04 	addi	r12,r12,-8
    e254:	103ffa1e 	bne	r2,zero,e240 <__alt_data_end+0xf000e240>
    e258:	98800117 	ldw	r2,4(r19)
    e25c:	0146303a 	nor	r3,zero,r5
    e260:	1884703a 	and	r2,r3,r2
    e264:	98800115 	stw	r2,4(r19)
    e268:	294b883a 	add	r5,r5,r5
    e26c:	117f2836 	bltu	r2,r5,df10 <__alt_data_end+0xf000df10>
    e270:	283f2726 	beq	r5,zero,df10 <__alt_data_end+0xf000df10>
    e274:	2886703a 	and	r3,r5,r2
    e278:	5809883a 	mov	r4,r11
    e27c:	183ec31e 	bne	r3,zero,dd8c <__alt_data_end+0xf000dd8c>
    e280:	294b883a 	add	r5,r5,r5
    e284:	2886703a 	and	r3,r5,r2
    e288:	21000104 	addi	r4,r4,4
    e28c:	183ffc26 	beq	r3,zero,e280 <__alt_data_end+0xf000e280>
    e290:	003ebe06 	br	dd8c <__alt_data_end+0xf000dd8c>
    e294:	00c05504 	movi	r3,340
    e298:	18801236 	bltu	r3,r2,e2e4 <_malloc_r+0x6f8>
    e29c:	8804d3fa 	srli	r2,r17,15
    e2a0:	12001e04 	addi	r8,r2,120
    e2a4:	11c01dc4 	addi	r7,r2,119
    e2a8:	4209883a 	add	r4,r8,r8
    e2ac:	003e6d06 	br	dc64 <__alt_data_end+0xf000dc64>
    e2b0:	00c40004 	movi	r3,4096
    e2b4:	003f4606 	br	dfd0 <__alt_data_end+0xf000dfd0>
    e2b8:	00800044 	movi	r2,1
    e2bc:	a0800115 	stw	r2,4(r20)
    e2c0:	003f7406 	br	e094 <__alt_data_end+0xf000e094>
    e2c4:	1805d0ba 	srai	r2,r3,2
    e2c8:	01c00044 	movi	r7,1
    e2cc:	30c00117 	ldw	r3,4(r6)
    e2d0:	388e983a 	sll	r7,r7,r2
    e2d4:	2805883a 	mov	r2,r5
    e2d8:	38c6b03a 	or	r3,r7,r3
    e2dc:	30c00115 	stw	r3,4(r6)
    e2e0:	003f9b06 	br	e150 <__alt_data_end+0xf000e150>
    e2e4:	00c15504 	movi	r3,1364
    e2e8:	18801a36 	bltu	r3,r2,e354 <_malloc_r+0x768>
    e2ec:	8804d4ba 	srli	r2,r17,18
    e2f0:	12001f44 	addi	r8,r2,125
    e2f4:	11c01f04 	addi	r7,r2,124
    e2f8:	4209883a 	add	r4,r8,r8
    e2fc:	003e5906 	br	dc64 <__alt_data_end+0xf000dc64>
    e300:	ad400404 	addi	r21,r21,16
    e304:	003f1706 	br	df64 <__alt_data_end+0xf000df64>
    e308:	00c01504 	movi	r3,84
    e30c:	18802336 	bltu	r3,r2,e39c <_malloc_r+0x7b0>
    e310:	3804d33a 	srli	r2,r7,12
    e314:	11401bc4 	addi	r5,r2,111
    e318:	10c01b84 	addi	r3,r2,110
    e31c:	294b883a 	add	r5,r5,r5
    e320:	003f7b06 	br	e110 <__alt_data_end+0xf000e110>
    e324:	9c000217 	ldw	r16,8(r19)
    e328:	00bfff04 	movi	r2,-4
    e32c:	80c00117 	ldw	r3,4(r16)
    e330:	1886703a 	and	r3,r3,r2
    e334:	003f5306 	br	e084 <__alt_data_end+0xf000e084>
    e338:	3083ffcc 	andi	r2,r6,4095
    e33c:	103f181e 	bne	r2,zero,dfa0 <__alt_data_end+0xf000dfa0>
    e340:	99000217 	ldw	r4,8(r19)
    e344:	b545883a 	add	r2,r22,r21
    e348:	10800054 	ori	r2,r2,1
    e34c:	20800115 	stw	r2,4(r4)
    e350:	003f3e06 	br	e04c <__alt_data_end+0xf000e04c>
    e354:	01003f84 	movi	r4,254
    e358:	02001fc4 	movi	r8,127
    e35c:	01c01f84 	movi	r7,126
    e360:	003e4006 	br	dc64 <__alt_data_end+0xf000dc64>
    e364:	00820034 	movhi	r2,2048
    e368:	10899404 	addi	r2,r2,9808
    e36c:	15000015 	stw	r20,0(r2)
    e370:	003f1106 	br	dfb8 <__alt_data_end+0xf000dfb8>
    e374:	00800044 	movi	r2,1
    e378:	002b883a 	mov	r21,zero
    e37c:	003f1f06 	br	dffc <__alt_data_end+0xf000dffc>
    e380:	81400204 	addi	r5,r16,8
    e384:	9009883a 	mov	r4,r18
    e388:	000d0000 	call	d000 <_free_r>
    e38c:	00820234 	movhi	r2,2056
    e390:	10be4504 	addi	r2,r2,-1772
    e394:	10c00017 	ldw	r3,0(r2)
    e398:	003f2c06 	br	e04c <__alt_data_end+0xf000e04c>
    e39c:	00c05504 	movi	r3,340
    e3a0:	18800536 	bltu	r3,r2,e3b8 <_malloc_r+0x7cc>
    e3a4:	3804d3fa 	srli	r2,r7,15
    e3a8:	11401e04 	addi	r5,r2,120
    e3ac:	10c01dc4 	addi	r3,r2,119
    e3b0:	294b883a 	add	r5,r5,r5
    e3b4:	003f5606 	br	e110 <__alt_data_end+0xf000e110>
    e3b8:	00c15504 	movi	r3,1364
    e3bc:	18800536 	bltu	r3,r2,e3d4 <_malloc_r+0x7e8>
    e3c0:	3804d4ba 	srli	r2,r7,18
    e3c4:	11401f44 	addi	r5,r2,125
    e3c8:	10c01f04 	addi	r3,r2,124
    e3cc:	294b883a 	add	r5,r5,r5
    e3d0:	003f4f06 	br	e110 <__alt_data_end+0xf000e110>
    e3d4:	01403f84 	movi	r5,254
    e3d8:	00c01f84 	movi	r3,126
    e3dc:	003f4c06 	br	e110 <__alt_data_end+0xf000e110>
    e3e0:	98800117 	ldw	r2,4(r19)
    e3e4:	003fa006 	br	e268 <__alt_data_end+0xf000e268>
    e3e8:	8808d0fa 	srli	r4,r17,3
    e3ec:	20800044 	addi	r2,r4,1
    e3f0:	1085883a 	add	r2,r2,r2
    e3f4:	003e9006 	br	de38 <__alt_data_end+0xf000de38>

0000e3f8 <memchr>:
    e3f8:	208000cc 	andi	r2,r4,3
    e3fc:	280f883a 	mov	r7,r5
    e400:	10003426 	beq	r2,zero,e4d4 <memchr+0xdc>
    e404:	30bfffc4 	addi	r2,r6,-1
    e408:	30001a26 	beq	r6,zero,e474 <memchr+0x7c>
    e40c:	20c00003 	ldbu	r3,0(r4)
    e410:	29803fcc 	andi	r6,r5,255
    e414:	30c0051e 	bne	r6,r3,e42c <memchr+0x34>
    e418:	00001806 	br	e47c <memchr+0x84>
    e41c:	10001526 	beq	r2,zero,e474 <memchr+0x7c>
    e420:	20c00003 	ldbu	r3,0(r4)
    e424:	10bfffc4 	addi	r2,r2,-1
    e428:	30c01426 	beq	r6,r3,e47c <memchr+0x84>
    e42c:	21000044 	addi	r4,r4,1
    e430:	20c000cc 	andi	r3,r4,3
    e434:	183ff91e 	bne	r3,zero,e41c <__alt_data_end+0xf000e41c>
    e438:	020000c4 	movi	r8,3
    e43c:	40801136 	bltu	r8,r2,e484 <memchr+0x8c>
    e440:	10000c26 	beq	r2,zero,e474 <memchr+0x7c>
    e444:	20c00003 	ldbu	r3,0(r4)
    e448:	29403fcc 	andi	r5,r5,255
    e44c:	28c00b26 	beq	r5,r3,e47c <memchr+0x84>
    e450:	20c00044 	addi	r3,r4,1
    e454:	39803fcc 	andi	r6,r7,255
    e458:	2089883a 	add	r4,r4,r2
    e45c:	00000306 	br	e46c <memchr+0x74>
    e460:	18c00044 	addi	r3,r3,1
    e464:	197fffc3 	ldbu	r5,-1(r3)
    e468:	31400526 	beq	r6,r5,e480 <memchr+0x88>
    e46c:	1805883a 	mov	r2,r3
    e470:	20fffb1e 	bne	r4,r3,e460 <__alt_data_end+0xf000e460>
    e474:	0005883a 	mov	r2,zero
    e478:	f800283a 	ret
    e47c:	2005883a 	mov	r2,r4
    e480:	f800283a 	ret
    e484:	28c03fcc 	andi	r3,r5,255
    e488:	1812923a 	slli	r9,r3,8
    e48c:	02ffbff4 	movhi	r11,65279
    e490:	02a02074 	movhi	r10,32897
    e494:	48d2b03a 	or	r9,r9,r3
    e498:	4806943a 	slli	r3,r9,16
    e49c:	5affbfc4 	addi	r11,r11,-257
    e4a0:	52a02004 	addi	r10,r10,-32640
    e4a4:	48d2b03a 	or	r9,r9,r3
    e4a8:	20c00017 	ldw	r3,0(r4)
    e4ac:	48c6f03a 	xor	r3,r9,r3
    e4b0:	1acd883a 	add	r6,r3,r11
    e4b4:	00c6303a 	nor	r3,zero,r3
    e4b8:	30c6703a 	and	r3,r6,r3
    e4bc:	1a86703a 	and	r3,r3,r10
    e4c0:	183fe01e 	bne	r3,zero,e444 <__alt_data_end+0xf000e444>
    e4c4:	10bfff04 	addi	r2,r2,-4
    e4c8:	21000104 	addi	r4,r4,4
    e4cc:	40bff636 	bltu	r8,r2,e4a8 <__alt_data_end+0xf000e4a8>
    e4d0:	003fdb06 	br	e440 <__alt_data_end+0xf000e440>
    e4d4:	3005883a 	mov	r2,r6
    e4d8:	003fd706 	br	e438 <__alt_data_end+0xf000e438>

0000e4dc <memmove>:
    e4dc:	2005883a 	mov	r2,r4
    e4e0:	29000b2e 	bgeu	r5,r4,e510 <memmove+0x34>
    e4e4:	298f883a 	add	r7,r5,r6
    e4e8:	21c0092e 	bgeu	r4,r7,e510 <memmove+0x34>
    e4ec:	2187883a 	add	r3,r4,r6
    e4f0:	198bc83a 	sub	r5,r3,r6
    e4f4:	30004826 	beq	r6,zero,e618 <memmove+0x13c>
    e4f8:	39ffffc4 	addi	r7,r7,-1
    e4fc:	39000003 	ldbu	r4,0(r7)
    e500:	18ffffc4 	addi	r3,r3,-1
    e504:	19000005 	stb	r4,0(r3)
    e508:	28fffb1e 	bne	r5,r3,e4f8 <__alt_data_end+0xf000e4f8>
    e50c:	f800283a 	ret
    e510:	00c003c4 	movi	r3,15
    e514:	1980412e 	bgeu	r3,r6,e61c <memmove+0x140>
    e518:	2886b03a 	or	r3,r5,r2
    e51c:	18c000cc 	andi	r3,r3,3
    e520:	1800401e 	bne	r3,zero,e624 <memmove+0x148>
    e524:	33fffc04 	addi	r15,r6,-16
    e528:	781ed13a 	srli	r15,r15,4
    e52c:	28c00104 	addi	r3,r5,4
    e530:	13400104 	addi	r13,r2,4
    e534:	781c913a 	slli	r14,r15,4
    e538:	2b000204 	addi	r12,r5,8
    e53c:	12c00204 	addi	r11,r2,8
    e540:	73800504 	addi	r14,r14,20
    e544:	2a800304 	addi	r10,r5,12
    e548:	12400304 	addi	r9,r2,12
    e54c:	2b9d883a 	add	r14,r5,r14
    e550:	2811883a 	mov	r8,r5
    e554:	100f883a 	mov	r7,r2
    e558:	41000017 	ldw	r4,0(r8)
    e55c:	39c00404 	addi	r7,r7,16
    e560:	18c00404 	addi	r3,r3,16
    e564:	393ffc15 	stw	r4,-16(r7)
    e568:	193ffc17 	ldw	r4,-16(r3)
    e56c:	6b400404 	addi	r13,r13,16
    e570:	5ac00404 	addi	r11,r11,16
    e574:	693ffc15 	stw	r4,-16(r13)
    e578:	61000017 	ldw	r4,0(r12)
    e57c:	4a400404 	addi	r9,r9,16
    e580:	42000404 	addi	r8,r8,16
    e584:	593ffc15 	stw	r4,-16(r11)
    e588:	51000017 	ldw	r4,0(r10)
    e58c:	63000404 	addi	r12,r12,16
    e590:	52800404 	addi	r10,r10,16
    e594:	493ffc15 	stw	r4,-16(r9)
    e598:	1bbfef1e 	bne	r3,r14,e558 <__alt_data_end+0xf000e558>
    e59c:	79000044 	addi	r4,r15,1
    e5a0:	2008913a 	slli	r4,r4,4
    e5a4:	328003cc 	andi	r10,r6,15
    e5a8:	02c000c4 	movi	r11,3
    e5ac:	1107883a 	add	r3,r2,r4
    e5b0:	290b883a 	add	r5,r5,r4
    e5b4:	5a801e2e 	bgeu	r11,r10,e630 <memmove+0x154>
    e5b8:	1813883a 	mov	r9,r3
    e5bc:	2811883a 	mov	r8,r5
    e5c0:	500f883a 	mov	r7,r10
    e5c4:	41000017 	ldw	r4,0(r8)
    e5c8:	4a400104 	addi	r9,r9,4
    e5cc:	39ffff04 	addi	r7,r7,-4
    e5d0:	493fff15 	stw	r4,-4(r9)
    e5d4:	42000104 	addi	r8,r8,4
    e5d8:	59fffa36 	bltu	r11,r7,e5c4 <__alt_data_end+0xf000e5c4>
    e5dc:	513fff04 	addi	r4,r10,-4
    e5e0:	2008d0ba 	srli	r4,r4,2
    e5e4:	318000cc 	andi	r6,r6,3
    e5e8:	21000044 	addi	r4,r4,1
    e5ec:	2109883a 	add	r4,r4,r4
    e5f0:	2109883a 	add	r4,r4,r4
    e5f4:	1907883a 	add	r3,r3,r4
    e5f8:	290b883a 	add	r5,r5,r4
    e5fc:	30000b26 	beq	r6,zero,e62c <memmove+0x150>
    e600:	198d883a 	add	r6,r3,r6
    e604:	29c00003 	ldbu	r7,0(r5)
    e608:	18c00044 	addi	r3,r3,1
    e60c:	29400044 	addi	r5,r5,1
    e610:	19ffffc5 	stb	r7,-1(r3)
    e614:	19bffb1e 	bne	r3,r6,e604 <__alt_data_end+0xf000e604>
    e618:	f800283a 	ret
    e61c:	1007883a 	mov	r3,r2
    e620:	003ff606 	br	e5fc <__alt_data_end+0xf000e5fc>
    e624:	1007883a 	mov	r3,r2
    e628:	003ff506 	br	e600 <__alt_data_end+0xf000e600>
    e62c:	f800283a 	ret
    e630:	500d883a 	mov	r6,r10
    e634:	003ff106 	br	e5fc <__alt_data_end+0xf000e5fc>

0000e638 <_Balloc>:
    e638:	20801317 	ldw	r2,76(r4)
    e63c:	defffc04 	addi	sp,sp,-16
    e640:	dc400115 	stw	r17,4(sp)
    e644:	dc000015 	stw	r16,0(sp)
    e648:	dfc00315 	stw	ra,12(sp)
    e64c:	dc800215 	stw	r18,8(sp)
    e650:	2023883a 	mov	r17,r4
    e654:	2821883a 	mov	r16,r5
    e658:	10000f26 	beq	r2,zero,e698 <_Balloc+0x60>
    e65c:	8407883a 	add	r3,r16,r16
    e660:	18c7883a 	add	r3,r3,r3
    e664:	10c7883a 	add	r3,r2,r3
    e668:	18800017 	ldw	r2,0(r3)
    e66c:	10001126 	beq	r2,zero,e6b4 <_Balloc+0x7c>
    e670:	11000017 	ldw	r4,0(r2)
    e674:	19000015 	stw	r4,0(r3)
    e678:	10000415 	stw	zero,16(r2)
    e67c:	10000315 	stw	zero,12(r2)
    e680:	dfc00317 	ldw	ra,12(sp)
    e684:	dc800217 	ldw	r18,8(sp)
    e688:	dc400117 	ldw	r17,4(sp)
    e68c:	dc000017 	ldw	r16,0(sp)
    e690:	dec00404 	addi	sp,sp,16
    e694:	f800283a 	ret
    e698:	01800844 	movi	r6,33
    e69c:	01400104 	movi	r5,4
    e6a0:	00115740 	call	11574 <_calloc_r>
    e6a4:	88801315 	stw	r2,76(r17)
    e6a8:	103fec1e 	bne	r2,zero,e65c <__alt_data_end+0xf000e65c>
    e6ac:	0005883a 	mov	r2,zero
    e6b0:	003ff306 	br	e680 <__alt_data_end+0xf000e680>
    e6b4:	01400044 	movi	r5,1
    e6b8:	2c24983a 	sll	r18,r5,r16
    e6bc:	8809883a 	mov	r4,r17
    e6c0:	91800144 	addi	r6,r18,5
    e6c4:	318d883a 	add	r6,r6,r6
    e6c8:	318d883a 	add	r6,r6,r6
    e6cc:	00115740 	call	11574 <_calloc_r>
    e6d0:	103ff626 	beq	r2,zero,e6ac <__alt_data_end+0xf000e6ac>
    e6d4:	14000115 	stw	r16,4(r2)
    e6d8:	14800215 	stw	r18,8(r2)
    e6dc:	003fe606 	br	e678 <__alt_data_end+0xf000e678>

0000e6e0 <_Bfree>:
    e6e0:	28000826 	beq	r5,zero,e704 <_Bfree+0x24>
    e6e4:	28c00117 	ldw	r3,4(r5)
    e6e8:	20801317 	ldw	r2,76(r4)
    e6ec:	18c7883a 	add	r3,r3,r3
    e6f0:	18c7883a 	add	r3,r3,r3
    e6f4:	10c5883a 	add	r2,r2,r3
    e6f8:	10c00017 	ldw	r3,0(r2)
    e6fc:	28c00015 	stw	r3,0(r5)
    e700:	11400015 	stw	r5,0(r2)
    e704:	f800283a 	ret

0000e708 <__multadd>:
    e708:	defffa04 	addi	sp,sp,-24
    e70c:	dc800315 	stw	r18,12(sp)
    e710:	dc400215 	stw	r17,8(sp)
    e714:	dc000115 	stw	r16,4(sp)
    e718:	2823883a 	mov	r17,r5
    e71c:	2c000417 	ldw	r16,16(r5)
    e720:	dfc00515 	stw	ra,20(sp)
    e724:	dcc00415 	stw	r19,16(sp)
    e728:	2025883a 	mov	r18,r4
    e72c:	29400504 	addi	r5,r5,20
    e730:	0011883a 	mov	r8,zero
    e734:	28c00017 	ldw	r3,0(r5)
    e738:	29400104 	addi	r5,r5,4
    e73c:	42000044 	addi	r8,r8,1
    e740:	18bfffcc 	andi	r2,r3,65535
    e744:	1185383a 	mul	r2,r2,r6
    e748:	1806d43a 	srli	r3,r3,16
    e74c:	11cf883a 	add	r7,r2,r7
    e750:	3808d43a 	srli	r4,r7,16
    e754:	1987383a 	mul	r3,r3,r6
    e758:	38bfffcc 	andi	r2,r7,65535
    e75c:	1907883a 	add	r3,r3,r4
    e760:	1808943a 	slli	r4,r3,16
    e764:	180ed43a 	srli	r7,r3,16
    e768:	2085883a 	add	r2,r4,r2
    e76c:	28bfff15 	stw	r2,-4(r5)
    e770:	443ff016 	blt	r8,r16,e734 <__alt_data_end+0xf000e734>
    e774:	38000926 	beq	r7,zero,e79c <__multadd+0x94>
    e778:	88800217 	ldw	r2,8(r17)
    e77c:	80800f0e 	bge	r16,r2,e7bc <__multadd+0xb4>
    e780:	80800144 	addi	r2,r16,5
    e784:	1085883a 	add	r2,r2,r2
    e788:	1085883a 	add	r2,r2,r2
    e78c:	8885883a 	add	r2,r17,r2
    e790:	11c00015 	stw	r7,0(r2)
    e794:	84000044 	addi	r16,r16,1
    e798:	8c000415 	stw	r16,16(r17)
    e79c:	8805883a 	mov	r2,r17
    e7a0:	dfc00517 	ldw	ra,20(sp)
    e7a4:	dcc00417 	ldw	r19,16(sp)
    e7a8:	dc800317 	ldw	r18,12(sp)
    e7ac:	dc400217 	ldw	r17,8(sp)
    e7b0:	dc000117 	ldw	r16,4(sp)
    e7b4:	dec00604 	addi	sp,sp,24
    e7b8:	f800283a 	ret
    e7bc:	89400117 	ldw	r5,4(r17)
    e7c0:	9009883a 	mov	r4,r18
    e7c4:	d9c00015 	stw	r7,0(sp)
    e7c8:	29400044 	addi	r5,r5,1
    e7cc:	000e6380 	call	e638 <_Balloc>
    e7d0:	89800417 	ldw	r6,16(r17)
    e7d4:	89400304 	addi	r5,r17,12
    e7d8:	11000304 	addi	r4,r2,12
    e7dc:	31800084 	addi	r6,r6,2
    e7e0:	318d883a 	add	r6,r6,r6
    e7e4:	318d883a 	add	r6,r6,r6
    e7e8:	1027883a 	mov	r19,r2
    e7ec:	00087a00 	call	87a0 <memcpy>
    e7f0:	d9c00017 	ldw	r7,0(sp)
    e7f4:	88000a26 	beq	r17,zero,e820 <__multadd+0x118>
    e7f8:	88c00117 	ldw	r3,4(r17)
    e7fc:	90801317 	ldw	r2,76(r18)
    e800:	18c7883a 	add	r3,r3,r3
    e804:	18c7883a 	add	r3,r3,r3
    e808:	10c5883a 	add	r2,r2,r3
    e80c:	10c00017 	ldw	r3,0(r2)
    e810:	88c00015 	stw	r3,0(r17)
    e814:	14400015 	stw	r17,0(r2)
    e818:	9823883a 	mov	r17,r19
    e81c:	003fd806 	br	e780 <__alt_data_end+0xf000e780>
    e820:	9823883a 	mov	r17,r19
    e824:	003fd606 	br	e780 <__alt_data_end+0xf000e780>

0000e828 <__s2b>:
    e828:	defff904 	addi	sp,sp,-28
    e82c:	dc400115 	stw	r17,4(sp)
    e830:	dc000015 	stw	r16,0(sp)
    e834:	2023883a 	mov	r17,r4
    e838:	2821883a 	mov	r16,r5
    e83c:	39000204 	addi	r4,r7,8
    e840:	01400244 	movi	r5,9
    e844:	dcc00315 	stw	r19,12(sp)
    e848:	dc800215 	stw	r18,8(sp)
    e84c:	dfc00615 	stw	ra,24(sp)
    e850:	dd400515 	stw	r21,20(sp)
    e854:	dd000415 	stw	r20,16(sp)
    e858:	3825883a 	mov	r18,r7
    e85c:	3027883a 	mov	r19,r6
    e860:	00085700 	call	8570 <__divsi3>
    e864:	00c00044 	movi	r3,1
    e868:	000b883a 	mov	r5,zero
    e86c:	1880030e 	bge	r3,r2,e87c <__s2b+0x54>
    e870:	18c7883a 	add	r3,r3,r3
    e874:	29400044 	addi	r5,r5,1
    e878:	18bffd16 	blt	r3,r2,e870 <__alt_data_end+0xf000e870>
    e87c:	8809883a 	mov	r4,r17
    e880:	000e6380 	call	e638 <_Balloc>
    e884:	d8c00717 	ldw	r3,28(sp)
    e888:	10c00515 	stw	r3,20(r2)
    e88c:	00c00044 	movi	r3,1
    e890:	10c00415 	stw	r3,16(r2)
    e894:	00c00244 	movi	r3,9
    e898:	1cc0210e 	bge	r3,r19,e920 <__s2b+0xf8>
    e89c:	80eb883a 	add	r21,r16,r3
    e8a0:	a829883a 	mov	r20,r21
    e8a4:	84e1883a 	add	r16,r16,r19
    e8a8:	a1c00007 	ldb	r7,0(r20)
    e8ac:	01800284 	movi	r6,10
    e8b0:	a5000044 	addi	r20,r20,1
    e8b4:	100b883a 	mov	r5,r2
    e8b8:	39fff404 	addi	r7,r7,-48
    e8bc:	8809883a 	mov	r4,r17
    e8c0:	000e7080 	call	e708 <__multadd>
    e8c4:	a43ff81e 	bne	r20,r16,e8a8 <__alt_data_end+0xf000e8a8>
    e8c8:	ace1883a 	add	r16,r21,r19
    e8cc:	843ffe04 	addi	r16,r16,-8
    e8d0:	9c800a0e 	bge	r19,r18,e8fc <__s2b+0xd4>
    e8d4:	94e5c83a 	sub	r18,r18,r19
    e8d8:	84a5883a 	add	r18,r16,r18
    e8dc:	81c00007 	ldb	r7,0(r16)
    e8e0:	01800284 	movi	r6,10
    e8e4:	84000044 	addi	r16,r16,1
    e8e8:	100b883a 	mov	r5,r2
    e8ec:	39fff404 	addi	r7,r7,-48
    e8f0:	8809883a 	mov	r4,r17
    e8f4:	000e7080 	call	e708 <__multadd>
    e8f8:	84bff81e 	bne	r16,r18,e8dc <__alt_data_end+0xf000e8dc>
    e8fc:	dfc00617 	ldw	ra,24(sp)
    e900:	dd400517 	ldw	r21,20(sp)
    e904:	dd000417 	ldw	r20,16(sp)
    e908:	dcc00317 	ldw	r19,12(sp)
    e90c:	dc800217 	ldw	r18,8(sp)
    e910:	dc400117 	ldw	r17,4(sp)
    e914:	dc000017 	ldw	r16,0(sp)
    e918:	dec00704 	addi	sp,sp,28
    e91c:	f800283a 	ret
    e920:	84000284 	addi	r16,r16,10
    e924:	1827883a 	mov	r19,r3
    e928:	003fe906 	br	e8d0 <__alt_data_end+0xf000e8d0>

0000e92c <__hi0bits>:
    e92c:	20bfffec 	andhi	r2,r4,65535
    e930:	1000141e 	bne	r2,zero,e984 <__hi0bits+0x58>
    e934:	2008943a 	slli	r4,r4,16
    e938:	00800404 	movi	r2,16
    e93c:	20ffc02c 	andhi	r3,r4,65280
    e940:	1800021e 	bne	r3,zero,e94c <__hi0bits+0x20>
    e944:	2008923a 	slli	r4,r4,8
    e948:	10800204 	addi	r2,r2,8
    e94c:	20fc002c 	andhi	r3,r4,61440
    e950:	1800021e 	bne	r3,zero,e95c <__hi0bits+0x30>
    e954:	2008913a 	slli	r4,r4,4
    e958:	10800104 	addi	r2,r2,4
    e95c:	20f0002c 	andhi	r3,r4,49152
    e960:	1800031e 	bne	r3,zero,e970 <__hi0bits+0x44>
    e964:	2109883a 	add	r4,r4,r4
    e968:	10800084 	addi	r2,r2,2
    e96c:	2109883a 	add	r4,r4,r4
    e970:	20000316 	blt	r4,zero,e980 <__hi0bits+0x54>
    e974:	2110002c 	andhi	r4,r4,16384
    e978:	2000041e 	bne	r4,zero,e98c <__hi0bits+0x60>
    e97c:	00800804 	movi	r2,32
    e980:	f800283a 	ret
    e984:	0005883a 	mov	r2,zero
    e988:	003fec06 	br	e93c <__alt_data_end+0xf000e93c>
    e98c:	10800044 	addi	r2,r2,1
    e990:	f800283a 	ret

0000e994 <__lo0bits>:
    e994:	20c00017 	ldw	r3,0(r4)
    e998:	188001cc 	andi	r2,r3,7
    e99c:	10000826 	beq	r2,zero,e9c0 <__lo0bits+0x2c>
    e9a0:	1880004c 	andi	r2,r3,1
    e9a4:	1000211e 	bne	r2,zero,ea2c <__lo0bits+0x98>
    e9a8:	1880008c 	andi	r2,r3,2
    e9ac:	1000211e 	bne	r2,zero,ea34 <__lo0bits+0xa0>
    e9b0:	1806d0ba 	srli	r3,r3,2
    e9b4:	00800084 	movi	r2,2
    e9b8:	20c00015 	stw	r3,0(r4)
    e9bc:	f800283a 	ret
    e9c0:	18bfffcc 	andi	r2,r3,65535
    e9c4:	10001326 	beq	r2,zero,ea14 <__lo0bits+0x80>
    e9c8:	0005883a 	mov	r2,zero
    e9cc:	19403fcc 	andi	r5,r3,255
    e9d0:	2800021e 	bne	r5,zero,e9dc <__lo0bits+0x48>
    e9d4:	1806d23a 	srli	r3,r3,8
    e9d8:	10800204 	addi	r2,r2,8
    e9dc:	194003cc 	andi	r5,r3,15
    e9e0:	2800021e 	bne	r5,zero,e9ec <__lo0bits+0x58>
    e9e4:	1806d13a 	srli	r3,r3,4
    e9e8:	10800104 	addi	r2,r2,4
    e9ec:	194000cc 	andi	r5,r3,3
    e9f0:	2800021e 	bne	r5,zero,e9fc <__lo0bits+0x68>
    e9f4:	1806d0ba 	srli	r3,r3,2
    e9f8:	10800084 	addi	r2,r2,2
    e9fc:	1940004c 	andi	r5,r3,1
    ea00:	2800081e 	bne	r5,zero,ea24 <__lo0bits+0x90>
    ea04:	1806d07a 	srli	r3,r3,1
    ea08:	1800051e 	bne	r3,zero,ea20 <__lo0bits+0x8c>
    ea0c:	00800804 	movi	r2,32
    ea10:	f800283a 	ret
    ea14:	1806d43a 	srli	r3,r3,16
    ea18:	00800404 	movi	r2,16
    ea1c:	003feb06 	br	e9cc <__alt_data_end+0xf000e9cc>
    ea20:	10800044 	addi	r2,r2,1
    ea24:	20c00015 	stw	r3,0(r4)
    ea28:	f800283a 	ret
    ea2c:	0005883a 	mov	r2,zero
    ea30:	f800283a 	ret
    ea34:	1806d07a 	srli	r3,r3,1
    ea38:	00800044 	movi	r2,1
    ea3c:	20c00015 	stw	r3,0(r4)
    ea40:	f800283a 	ret

0000ea44 <__i2b>:
    ea44:	defffd04 	addi	sp,sp,-12
    ea48:	dc000015 	stw	r16,0(sp)
    ea4c:	04000044 	movi	r16,1
    ea50:	dc400115 	stw	r17,4(sp)
    ea54:	2823883a 	mov	r17,r5
    ea58:	800b883a 	mov	r5,r16
    ea5c:	dfc00215 	stw	ra,8(sp)
    ea60:	000e6380 	call	e638 <_Balloc>
    ea64:	14400515 	stw	r17,20(r2)
    ea68:	14000415 	stw	r16,16(r2)
    ea6c:	dfc00217 	ldw	ra,8(sp)
    ea70:	dc400117 	ldw	r17,4(sp)
    ea74:	dc000017 	ldw	r16,0(sp)
    ea78:	dec00304 	addi	sp,sp,12
    ea7c:	f800283a 	ret

0000ea80 <__multiply>:
    ea80:	defffa04 	addi	sp,sp,-24
    ea84:	dcc00315 	stw	r19,12(sp)
    ea88:	dc800215 	stw	r18,8(sp)
    ea8c:	34c00417 	ldw	r19,16(r6)
    ea90:	2c800417 	ldw	r18,16(r5)
    ea94:	dd000415 	stw	r20,16(sp)
    ea98:	dc400115 	stw	r17,4(sp)
    ea9c:	dfc00515 	stw	ra,20(sp)
    eaa0:	dc000015 	stw	r16,0(sp)
    eaa4:	2829883a 	mov	r20,r5
    eaa8:	3023883a 	mov	r17,r6
    eaac:	94c0050e 	bge	r18,r19,eac4 <__multiply+0x44>
    eab0:	9007883a 	mov	r3,r18
    eab4:	3029883a 	mov	r20,r6
    eab8:	9825883a 	mov	r18,r19
    eabc:	2823883a 	mov	r17,r5
    eac0:	1827883a 	mov	r19,r3
    eac4:	a0800217 	ldw	r2,8(r20)
    eac8:	94e1883a 	add	r16,r18,r19
    eacc:	a1400117 	ldw	r5,4(r20)
    ead0:	1400010e 	bge	r2,r16,ead8 <__multiply+0x58>
    ead4:	29400044 	addi	r5,r5,1
    ead8:	000e6380 	call	e638 <_Balloc>
    eadc:	8415883a 	add	r10,r16,r16
    eae0:	12c00504 	addi	r11,r2,20
    eae4:	5295883a 	add	r10,r10,r10
    eae8:	5a95883a 	add	r10,r11,r10
    eaec:	5807883a 	mov	r3,r11
    eaf0:	5a80032e 	bgeu	r11,r10,eb00 <__multiply+0x80>
    eaf4:	18000015 	stw	zero,0(r3)
    eaf8:	18c00104 	addi	r3,r3,4
    eafc:	1abffd36 	bltu	r3,r10,eaf4 <__alt_data_end+0xf000eaf4>
    eb00:	9ce7883a 	add	r19,r19,r19
    eb04:	94a5883a 	add	r18,r18,r18
    eb08:	89800504 	addi	r6,r17,20
    eb0c:	9ce7883a 	add	r19,r19,r19
    eb10:	a3400504 	addi	r13,r20,20
    eb14:	94a5883a 	add	r18,r18,r18
    eb18:	34d9883a 	add	r12,r6,r19
    eb1c:	6c93883a 	add	r9,r13,r18
    eb20:	3300422e 	bgeu	r6,r12,ec2c <__multiply+0x1ac>
    eb24:	37c00017 	ldw	ra,0(r6)
    eb28:	fbffffcc 	andi	r15,ra,65535
    eb2c:	78001b26 	beq	r15,zero,eb9c <__multiply+0x11c>
    eb30:	5811883a 	mov	r8,r11
    eb34:	681d883a 	mov	r14,r13
    eb38:	000f883a 	mov	r7,zero
    eb3c:	71000017 	ldw	r4,0(r14)
    eb40:	40c00017 	ldw	r3,0(r8)
    eb44:	73800104 	addi	r14,r14,4
    eb48:	217fffcc 	andi	r5,r4,65535
    eb4c:	2bcb383a 	mul	r5,r5,r15
    eb50:	2008d43a 	srli	r4,r4,16
    eb54:	1c7fffcc 	andi	r17,r3,65535
    eb58:	2c4b883a 	add	r5,r5,r17
    eb5c:	29cb883a 	add	r5,r5,r7
    eb60:	23c9383a 	mul	r4,r4,r15
    eb64:	1806d43a 	srli	r3,r3,16
    eb68:	280ed43a 	srli	r7,r5,16
    eb6c:	297fffcc 	andi	r5,r5,65535
    eb70:	20c7883a 	add	r3,r4,r3
    eb74:	19c7883a 	add	r3,r3,r7
    eb78:	1808943a 	slli	r4,r3,16
    eb7c:	4023883a 	mov	r17,r8
    eb80:	180ed43a 	srli	r7,r3,16
    eb84:	214ab03a 	or	r5,r4,r5
    eb88:	41400015 	stw	r5,0(r8)
    eb8c:	42000104 	addi	r8,r8,4
    eb90:	727fea36 	bltu	r14,r9,eb3c <__alt_data_end+0xf000eb3c>
    eb94:	89c00115 	stw	r7,4(r17)
    eb98:	37c00017 	ldw	ra,0(r6)
    eb9c:	f83ed43a 	srli	ra,ra,16
    eba0:	f8001f26 	beq	ra,zero,ec20 <__multiply+0x1a0>
    eba4:	58c00017 	ldw	r3,0(r11)
    eba8:	681d883a 	mov	r14,r13
    ebac:	581f883a 	mov	r15,r11
    ebb0:	1811883a 	mov	r8,r3
    ebb4:	5825883a 	mov	r18,r11
    ebb8:	000f883a 	mov	r7,zero
    ebbc:	00000106 	br	ebc4 <__multiply+0x144>
    ebc0:	8825883a 	mov	r18,r17
    ebc4:	7140000b 	ldhu	r5,0(r14)
    ebc8:	4010d43a 	srli	r8,r8,16
    ebcc:	193fffcc 	andi	r4,r3,65535
    ebd0:	2fcb383a 	mul	r5,r5,ra
    ebd4:	7bc00104 	addi	r15,r15,4
    ebd8:	73800104 	addi	r14,r14,4
    ebdc:	2a0b883a 	add	r5,r5,r8
    ebe0:	29cb883a 	add	r5,r5,r7
    ebe4:	2806943a 	slli	r3,r5,16
    ebe8:	94400104 	addi	r17,r18,4
    ebec:	280ad43a 	srli	r5,r5,16
    ebf0:	1908b03a 	or	r4,r3,r4
    ebf4:	793fff15 	stw	r4,-4(r15)
    ebf8:	70ffff17 	ldw	r3,-4(r14)
    ebfc:	8a000017 	ldw	r8,0(r17)
    ec00:	1806d43a 	srli	r3,r3,16
    ec04:	413fffcc 	andi	r4,r8,65535
    ec08:	1fc7383a 	mul	r3,r3,ra
    ec0c:	1907883a 	add	r3,r3,r4
    ec10:	1947883a 	add	r3,r3,r5
    ec14:	180ed43a 	srli	r7,r3,16
    ec18:	727fe936 	bltu	r14,r9,ebc0 <__alt_data_end+0xf000ebc0>
    ec1c:	90c00115 	stw	r3,4(r18)
    ec20:	31800104 	addi	r6,r6,4
    ec24:	5ac00104 	addi	r11,r11,4
    ec28:	333fbe36 	bltu	r6,r12,eb24 <__alt_data_end+0xf000eb24>
    ec2c:	0400090e 	bge	zero,r16,ec54 <__multiply+0x1d4>
    ec30:	50ffff17 	ldw	r3,-4(r10)
    ec34:	52bfff04 	addi	r10,r10,-4
    ec38:	18000326 	beq	r3,zero,ec48 <__multiply+0x1c8>
    ec3c:	00000506 	br	ec54 <__multiply+0x1d4>
    ec40:	50c00017 	ldw	r3,0(r10)
    ec44:	1800031e 	bne	r3,zero,ec54 <__multiply+0x1d4>
    ec48:	843fffc4 	addi	r16,r16,-1
    ec4c:	52bfff04 	addi	r10,r10,-4
    ec50:	803ffb1e 	bne	r16,zero,ec40 <__alt_data_end+0xf000ec40>
    ec54:	14000415 	stw	r16,16(r2)
    ec58:	dfc00517 	ldw	ra,20(sp)
    ec5c:	dd000417 	ldw	r20,16(sp)
    ec60:	dcc00317 	ldw	r19,12(sp)
    ec64:	dc800217 	ldw	r18,8(sp)
    ec68:	dc400117 	ldw	r17,4(sp)
    ec6c:	dc000017 	ldw	r16,0(sp)
    ec70:	dec00604 	addi	sp,sp,24
    ec74:	f800283a 	ret

0000ec78 <__pow5mult>:
    ec78:	defffa04 	addi	sp,sp,-24
    ec7c:	dcc00315 	stw	r19,12(sp)
    ec80:	dc000015 	stw	r16,0(sp)
    ec84:	dfc00515 	stw	ra,20(sp)
    ec88:	dd000415 	stw	r20,16(sp)
    ec8c:	dc800215 	stw	r18,8(sp)
    ec90:	dc400115 	stw	r17,4(sp)
    ec94:	308000cc 	andi	r2,r6,3
    ec98:	3021883a 	mov	r16,r6
    ec9c:	2027883a 	mov	r19,r4
    eca0:	10002f1e 	bne	r2,zero,ed60 <__pow5mult+0xe8>
    eca4:	2825883a 	mov	r18,r5
    eca8:	8021d0ba 	srai	r16,r16,2
    ecac:	80001a26 	beq	r16,zero,ed18 <__pow5mult+0xa0>
    ecb0:	9c401217 	ldw	r17,72(r19)
    ecb4:	8800061e 	bne	r17,zero,ecd0 <__pow5mult+0x58>
    ecb8:	00003406 	br	ed8c <__pow5mult+0x114>
    ecbc:	8021d07a 	srai	r16,r16,1
    ecc0:	80001526 	beq	r16,zero,ed18 <__pow5mult+0xa0>
    ecc4:	88800017 	ldw	r2,0(r17)
    ecc8:	10001c26 	beq	r2,zero,ed3c <__pow5mult+0xc4>
    eccc:	1023883a 	mov	r17,r2
    ecd0:	8080004c 	andi	r2,r16,1
    ecd4:	103ff926 	beq	r2,zero,ecbc <__alt_data_end+0xf000ecbc>
    ecd8:	880d883a 	mov	r6,r17
    ecdc:	900b883a 	mov	r5,r18
    ece0:	9809883a 	mov	r4,r19
    ece4:	000ea800 	call	ea80 <__multiply>
    ece8:	90001b26 	beq	r18,zero,ed58 <__pow5mult+0xe0>
    ecec:	91000117 	ldw	r4,4(r18)
    ecf0:	98c01317 	ldw	r3,76(r19)
    ecf4:	8021d07a 	srai	r16,r16,1
    ecf8:	2109883a 	add	r4,r4,r4
    ecfc:	2109883a 	add	r4,r4,r4
    ed00:	1907883a 	add	r3,r3,r4
    ed04:	19000017 	ldw	r4,0(r3)
    ed08:	91000015 	stw	r4,0(r18)
    ed0c:	1c800015 	stw	r18,0(r3)
    ed10:	1025883a 	mov	r18,r2
    ed14:	803feb1e 	bne	r16,zero,ecc4 <__alt_data_end+0xf000ecc4>
    ed18:	9005883a 	mov	r2,r18
    ed1c:	dfc00517 	ldw	ra,20(sp)
    ed20:	dd000417 	ldw	r20,16(sp)
    ed24:	dcc00317 	ldw	r19,12(sp)
    ed28:	dc800217 	ldw	r18,8(sp)
    ed2c:	dc400117 	ldw	r17,4(sp)
    ed30:	dc000017 	ldw	r16,0(sp)
    ed34:	dec00604 	addi	sp,sp,24
    ed38:	f800283a 	ret
    ed3c:	880d883a 	mov	r6,r17
    ed40:	880b883a 	mov	r5,r17
    ed44:	9809883a 	mov	r4,r19
    ed48:	000ea800 	call	ea80 <__multiply>
    ed4c:	88800015 	stw	r2,0(r17)
    ed50:	10000015 	stw	zero,0(r2)
    ed54:	003fdd06 	br	eccc <__alt_data_end+0xf000eccc>
    ed58:	1025883a 	mov	r18,r2
    ed5c:	003fd706 	br	ecbc <__alt_data_end+0xf000ecbc>
    ed60:	10bfffc4 	addi	r2,r2,-1
    ed64:	1085883a 	add	r2,r2,r2
    ed68:	00c20034 	movhi	r3,2048
    ed6c:	18c0cd04 	addi	r3,r3,820
    ed70:	1085883a 	add	r2,r2,r2
    ed74:	1885883a 	add	r2,r3,r2
    ed78:	11800017 	ldw	r6,0(r2)
    ed7c:	000f883a 	mov	r7,zero
    ed80:	000e7080 	call	e708 <__multadd>
    ed84:	1025883a 	mov	r18,r2
    ed88:	003fc706 	br	eca8 <__alt_data_end+0xf000eca8>
    ed8c:	05000044 	movi	r20,1
    ed90:	a00b883a 	mov	r5,r20
    ed94:	9809883a 	mov	r4,r19
    ed98:	000e6380 	call	e638 <_Balloc>
    ed9c:	1023883a 	mov	r17,r2
    eda0:	00809c44 	movi	r2,625
    eda4:	88800515 	stw	r2,20(r17)
    eda8:	8d000415 	stw	r20,16(r17)
    edac:	9c401215 	stw	r17,72(r19)
    edb0:	88000015 	stw	zero,0(r17)
    edb4:	003fc606 	br	ecd0 <__alt_data_end+0xf000ecd0>

0000edb8 <__lshift>:
    edb8:	defff904 	addi	sp,sp,-28
    edbc:	dd400515 	stw	r21,20(sp)
    edc0:	dcc00315 	stw	r19,12(sp)
    edc4:	302bd17a 	srai	r21,r6,5
    edc8:	2cc00417 	ldw	r19,16(r5)
    edcc:	28800217 	ldw	r2,8(r5)
    edd0:	dd000415 	stw	r20,16(sp)
    edd4:	ace7883a 	add	r19,r21,r19
    edd8:	dc800215 	stw	r18,8(sp)
    eddc:	dc400115 	stw	r17,4(sp)
    ede0:	dc000015 	stw	r16,0(sp)
    ede4:	dfc00615 	stw	ra,24(sp)
    ede8:	9c000044 	addi	r16,r19,1
    edec:	2823883a 	mov	r17,r5
    edf0:	3029883a 	mov	r20,r6
    edf4:	2025883a 	mov	r18,r4
    edf8:	29400117 	ldw	r5,4(r5)
    edfc:	1400030e 	bge	r2,r16,ee0c <__lshift+0x54>
    ee00:	1085883a 	add	r2,r2,r2
    ee04:	29400044 	addi	r5,r5,1
    ee08:	143ffd16 	blt	r2,r16,ee00 <__alt_data_end+0xf000ee00>
    ee0c:	9009883a 	mov	r4,r18
    ee10:	000e6380 	call	e638 <_Balloc>
    ee14:	10c00504 	addi	r3,r2,20
    ee18:	0540070e 	bge	zero,r21,ee38 <__lshift+0x80>
    ee1c:	ad6b883a 	add	r21,r21,r21
    ee20:	ad6b883a 	add	r21,r21,r21
    ee24:	1809883a 	mov	r4,r3
    ee28:	1d47883a 	add	r3,r3,r21
    ee2c:	20000015 	stw	zero,0(r4)
    ee30:	21000104 	addi	r4,r4,4
    ee34:	193ffd1e 	bne	r3,r4,ee2c <__alt_data_end+0xf000ee2c>
    ee38:	8a000417 	ldw	r8,16(r17)
    ee3c:	89000504 	addi	r4,r17,20
    ee40:	a18007cc 	andi	r6,r20,31
    ee44:	4211883a 	add	r8,r8,r8
    ee48:	4211883a 	add	r8,r8,r8
    ee4c:	2211883a 	add	r8,r4,r8
    ee50:	30002326 	beq	r6,zero,eee0 <__lshift+0x128>
    ee54:	02400804 	movi	r9,32
    ee58:	4993c83a 	sub	r9,r9,r6
    ee5c:	000b883a 	mov	r5,zero
    ee60:	21c00017 	ldw	r7,0(r4)
    ee64:	1815883a 	mov	r10,r3
    ee68:	18c00104 	addi	r3,r3,4
    ee6c:	398e983a 	sll	r7,r7,r6
    ee70:	21000104 	addi	r4,r4,4
    ee74:	394ab03a 	or	r5,r7,r5
    ee78:	197fff15 	stw	r5,-4(r3)
    ee7c:	217fff17 	ldw	r5,-4(r4)
    ee80:	2a4ad83a 	srl	r5,r5,r9
    ee84:	223ff636 	bltu	r4,r8,ee60 <__alt_data_end+0xf000ee60>
    ee88:	51400115 	stw	r5,4(r10)
    ee8c:	28001a1e 	bne	r5,zero,eef8 <__lshift+0x140>
    ee90:	843fffc4 	addi	r16,r16,-1
    ee94:	14000415 	stw	r16,16(r2)
    ee98:	88000826 	beq	r17,zero,eebc <__lshift+0x104>
    ee9c:	89000117 	ldw	r4,4(r17)
    eea0:	90c01317 	ldw	r3,76(r18)
    eea4:	2109883a 	add	r4,r4,r4
    eea8:	2109883a 	add	r4,r4,r4
    eeac:	1907883a 	add	r3,r3,r4
    eeb0:	19000017 	ldw	r4,0(r3)
    eeb4:	89000015 	stw	r4,0(r17)
    eeb8:	1c400015 	stw	r17,0(r3)
    eebc:	dfc00617 	ldw	ra,24(sp)
    eec0:	dd400517 	ldw	r21,20(sp)
    eec4:	dd000417 	ldw	r20,16(sp)
    eec8:	dcc00317 	ldw	r19,12(sp)
    eecc:	dc800217 	ldw	r18,8(sp)
    eed0:	dc400117 	ldw	r17,4(sp)
    eed4:	dc000017 	ldw	r16,0(sp)
    eed8:	dec00704 	addi	sp,sp,28
    eedc:	f800283a 	ret
    eee0:	21400017 	ldw	r5,0(r4)
    eee4:	18c00104 	addi	r3,r3,4
    eee8:	21000104 	addi	r4,r4,4
    eeec:	197fff15 	stw	r5,-4(r3)
    eef0:	223ffb36 	bltu	r4,r8,eee0 <__alt_data_end+0xf000eee0>
    eef4:	003fe606 	br	ee90 <__alt_data_end+0xf000ee90>
    eef8:	9c000084 	addi	r16,r19,2
    eefc:	003fe406 	br	ee90 <__alt_data_end+0xf000ee90>

0000ef00 <__mcmp>:
    ef00:	20800417 	ldw	r2,16(r4)
    ef04:	28c00417 	ldw	r3,16(r5)
    ef08:	10c5c83a 	sub	r2,r2,r3
    ef0c:	1000111e 	bne	r2,zero,ef54 <__mcmp+0x54>
    ef10:	18c7883a 	add	r3,r3,r3
    ef14:	18c7883a 	add	r3,r3,r3
    ef18:	21000504 	addi	r4,r4,20
    ef1c:	29400504 	addi	r5,r5,20
    ef20:	20c5883a 	add	r2,r4,r3
    ef24:	28cb883a 	add	r5,r5,r3
    ef28:	00000106 	br	ef30 <__mcmp+0x30>
    ef2c:	20800a2e 	bgeu	r4,r2,ef58 <__mcmp+0x58>
    ef30:	10bfff04 	addi	r2,r2,-4
    ef34:	297fff04 	addi	r5,r5,-4
    ef38:	11800017 	ldw	r6,0(r2)
    ef3c:	28c00017 	ldw	r3,0(r5)
    ef40:	30fffa26 	beq	r6,r3,ef2c <__alt_data_end+0xf000ef2c>
    ef44:	30c00236 	bltu	r6,r3,ef50 <__mcmp+0x50>
    ef48:	00800044 	movi	r2,1
    ef4c:	f800283a 	ret
    ef50:	00bfffc4 	movi	r2,-1
    ef54:	f800283a 	ret
    ef58:	0005883a 	mov	r2,zero
    ef5c:	f800283a 	ret

0000ef60 <__mdiff>:
    ef60:	28c00417 	ldw	r3,16(r5)
    ef64:	30800417 	ldw	r2,16(r6)
    ef68:	defffa04 	addi	sp,sp,-24
    ef6c:	dcc00315 	stw	r19,12(sp)
    ef70:	dc800215 	stw	r18,8(sp)
    ef74:	dfc00515 	stw	ra,20(sp)
    ef78:	dd000415 	stw	r20,16(sp)
    ef7c:	dc400115 	stw	r17,4(sp)
    ef80:	dc000015 	stw	r16,0(sp)
    ef84:	1887c83a 	sub	r3,r3,r2
    ef88:	2825883a 	mov	r18,r5
    ef8c:	3027883a 	mov	r19,r6
    ef90:	1800141e 	bne	r3,zero,efe4 <__mdiff+0x84>
    ef94:	1085883a 	add	r2,r2,r2
    ef98:	1085883a 	add	r2,r2,r2
    ef9c:	2a000504 	addi	r8,r5,20
    efa0:	34000504 	addi	r16,r6,20
    efa4:	4087883a 	add	r3,r8,r2
    efa8:	8085883a 	add	r2,r16,r2
    efac:	00000106 	br	efb4 <__mdiff+0x54>
    efb0:	40c0592e 	bgeu	r8,r3,f118 <__mdiff+0x1b8>
    efb4:	18ffff04 	addi	r3,r3,-4
    efb8:	10bfff04 	addi	r2,r2,-4
    efbc:	19c00017 	ldw	r7,0(r3)
    efc0:	11400017 	ldw	r5,0(r2)
    efc4:	397ffa26 	beq	r7,r5,efb0 <__alt_data_end+0xf000efb0>
    efc8:	3940592e 	bgeu	r7,r5,f130 <__mdiff+0x1d0>
    efcc:	9005883a 	mov	r2,r18
    efd0:	4023883a 	mov	r17,r8
    efd4:	9825883a 	mov	r18,r19
    efd8:	05000044 	movi	r20,1
    efdc:	1027883a 	mov	r19,r2
    efe0:	00000406 	br	eff4 <__mdiff+0x94>
    efe4:	18005616 	blt	r3,zero,f140 <__mdiff+0x1e0>
    efe8:	34400504 	addi	r17,r6,20
    efec:	2c000504 	addi	r16,r5,20
    eff0:	0029883a 	mov	r20,zero
    eff4:	91400117 	ldw	r5,4(r18)
    eff8:	000e6380 	call	e638 <_Balloc>
    effc:	92400417 	ldw	r9,16(r18)
    f000:	9b000417 	ldw	r12,16(r19)
    f004:	12c00504 	addi	r11,r2,20
    f008:	4a51883a 	add	r8,r9,r9
    f00c:	6319883a 	add	r12,r12,r12
    f010:	4211883a 	add	r8,r8,r8
    f014:	6319883a 	add	r12,r12,r12
    f018:	15000315 	stw	r20,12(r2)
    f01c:	8211883a 	add	r8,r16,r8
    f020:	8b19883a 	add	r12,r17,r12
    f024:	0007883a 	mov	r3,zero
    f028:	81400017 	ldw	r5,0(r16)
    f02c:	89c00017 	ldw	r7,0(r17)
    f030:	59800104 	addi	r6,r11,4
    f034:	293fffcc 	andi	r4,r5,65535
    f038:	20c7883a 	add	r3,r4,r3
    f03c:	393fffcc 	andi	r4,r7,65535
    f040:	1909c83a 	sub	r4,r3,r4
    f044:	280ad43a 	srli	r5,r5,16
    f048:	380ed43a 	srli	r7,r7,16
    f04c:	2007d43a 	srai	r3,r4,16
    f050:	213fffcc 	andi	r4,r4,65535
    f054:	29cbc83a 	sub	r5,r5,r7
    f058:	28c7883a 	add	r3,r5,r3
    f05c:	180a943a 	slli	r5,r3,16
    f060:	8c400104 	addi	r17,r17,4
    f064:	84000104 	addi	r16,r16,4
    f068:	2908b03a 	or	r4,r5,r4
    f06c:	59000015 	stw	r4,0(r11)
    f070:	1807d43a 	srai	r3,r3,16
    f074:	3015883a 	mov	r10,r6
    f078:	3017883a 	mov	r11,r6
    f07c:	8b3fea36 	bltu	r17,r12,f028 <__alt_data_end+0xf000f028>
    f080:	8200162e 	bgeu	r16,r8,f0dc <__mdiff+0x17c>
    f084:	8017883a 	mov	r11,r16
    f088:	59400017 	ldw	r5,0(r11)
    f08c:	31800104 	addi	r6,r6,4
    f090:	5ac00104 	addi	r11,r11,4
    f094:	293fffcc 	andi	r4,r5,65535
    f098:	20c7883a 	add	r3,r4,r3
    f09c:	280ed43a 	srli	r7,r5,16
    f0a0:	180bd43a 	srai	r5,r3,16
    f0a4:	193fffcc 	andi	r4,r3,65535
    f0a8:	3947883a 	add	r3,r7,r5
    f0ac:	180a943a 	slli	r5,r3,16
    f0b0:	1807d43a 	srai	r3,r3,16
    f0b4:	2908b03a 	or	r4,r5,r4
    f0b8:	313fff15 	stw	r4,-4(r6)
    f0bc:	5a3ff236 	bltu	r11,r8,f088 <__alt_data_end+0xf000f088>
    f0c0:	0406303a 	nor	r3,zero,r16
    f0c4:	1a07883a 	add	r3,r3,r8
    f0c8:	1806d0ba 	srli	r3,r3,2
    f0cc:	18c00044 	addi	r3,r3,1
    f0d0:	18c7883a 	add	r3,r3,r3
    f0d4:	18c7883a 	add	r3,r3,r3
    f0d8:	50d5883a 	add	r10,r10,r3
    f0dc:	50ffff04 	addi	r3,r10,-4
    f0e0:	2000041e 	bne	r4,zero,f0f4 <__mdiff+0x194>
    f0e4:	18ffff04 	addi	r3,r3,-4
    f0e8:	19000017 	ldw	r4,0(r3)
    f0ec:	4a7fffc4 	addi	r9,r9,-1
    f0f0:	203ffc26 	beq	r4,zero,f0e4 <__alt_data_end+0xf000f0e4>
    f0f4:	12400415 	stw	r9,16(r2)
    f0f8:	dfc00517 	ldw	ra,20(sp)
    f0fc:	dd000417 	ldw	r20,16(sp)
    f100:	dcc00317 	ldw	r19,12(sp)
    f104:	dc800217 	ldw	r18,8(sp)
    f108:	dc400117 	ldw	r17,4(sp)
    f10c:	dc000017 	ldw	r16,0(sp)
    f110:	dec00604 	addi	sp,sp,24
    f114:	f800283a 	ret
    f118:	000b883a 	mov	r5,zero
    f11c:	000e6380 	call	e638 <_Balloc>
    f120:	00c00044 	movi	r3,1
    f124:	10c00415 	stw	r3,16(r2)
    f128:	10000515 	stw	zero,20(r2)
    f12c:	003ff206 	br	f0f8 <__alt_data_end+0xf000f0f8>
    f130:	8023883a 	mov	r17,r16
    f134:	0029883a 	mov	r20,zero
    f138:	4021883a 	mov	r16,r8
    f13c:	003fad06 	br	eff4 <__alt_data_end+0xf000eff4>
    f140:	9005883a 	mov	r2,r18
    f144:	94400504 	addi	r17,r18,20
    f148:	9c000504 	addi	r16,r19,20
    f14c:	9825883a 	mov	r18,r19
    f150:	05000044 	movi	r20,1
    f154:	1027883a 	mov	r19,r2
    f158:	003fa606 	br	eff4 <__alt_data_end+0xf000eff4>

0000f15c <__ulp>:
    f15c:	295ffc2c 	andhi	r5,r5,32752
    f160:	00bf3034 	movhi	r2,64704
    f164:	2887883a 	add	r3,r5,r2
    f168:	00c0020e 	bge	zero,r3,f174 <__ulp+0x18>
    f16c:	0005883a 	mov	r2,zero
    f170:	f800283a 	ret
    f174:	00c7c83a 	sub	r3,zero,r3
    f178:	1807d53a 	srai	r3,r3,20
    f17c:	008004c4 	movi	r2,19
    f180:	10c00b0e 	bge	r2,r3,f1b0 <__ulp+0x54>
    f184:	18bffb04 	addi	r2,r3,-20
    f188:	01000784 	movi	r4,30
    f18c:	0007883a 	mov	r3,zero
    f190:	20800516 	blt	r4,r2,f1a8 <__ulp+0x4c>
    f194:	010007c4 	movi	r4,31
    f198:	2089c83a 	sub	r4,r4,r2
    f19c:	00800044 	movi	r2,1
    f1a0:	1104983a 	sll	r2,r2,r4
    f1a4:	f800283a 	ret
    f1a8:	00800044 	movi	r2,1
    f1ac:	f800283a 	ret
    f1b0:	01400234 	movhi	r5,8
    f1b4:	28c7d83a 	sra	r3,r5,r3
    f1b8:	0005883a 	mov	r2,zero
    f1bc:	f800283a 	ret

0000f1c0 <__b2d>:
    f1c0:	defffa04 	addi	sp,sp,-24
    f1c4:	dc000015 	stw	r16,0(sp)
    f1c8:	24000417 	ldw	r16,16(r4)
    f1cc:	dc400115 	stw	r17,4(sp)
    f1d0:	24400504 	addi	r17,r4,20
    f1d4:	8421883a 	add	r16,r16,r16
    f1d8:	8421883a 	add	r16,r16,r16
    f1dc:	8c21883a 	add	r16,r17,r16
    f1e0:	dc800215 	stw	r18,8(sp)
    f1e4:	84bfff17 	ldw	r18,-4(r16)
    f1e8:	dd000415 	stw	r20,16(sp)
    f1ec:	dcc00315 	stw	r19,12(sp)
    f1f0:	9009883a 	mov	r4,r18
    f1f4:	2829883a 	mov	r20,r5
    f1f8:	dfc00515 	stw	ra,20(sp)
    f1fc:	000e92c0 	call	e92c <__hi0bits>
    f200:	00c00804 	movi	r3,32
    f204:	1889c83a 	sub	r4,r3,r2
    f208:	a1000015 	stw	r4,0(r20)
    f20c:	01000284 	movi	r4,10
    f210:	84ffff04 	addi	r19,r16,-4
    f214:	20801216 	blt	r4,r2,f260 <__b2d+0xa0>
    f218:	018002c4 	movi	r6,11
    f21c:	308dc83a 	sub	r6,r6,r2
    f220:	9186d83a 	srl	r3,r18,r6
    f224:	18cffc34 	orhi	r3,r3,16368
    f228:	8cc0212e 	bgeu	r17,r19,f2b0 <__b2d+0xf0>
    f22c:	813ffe17 	ldw	r4,-8(r16)
    f230:	218cd83a 	srl	r6,r4,r6
    f234:	10800544 	addi	r2,r2,21
    f238:	9084983a 	sll	r2,r18,r2
    f23c:	1184b03a 	or	r2,r2,r6
    f240:	dfc00517 	ldw	ra,20(sp)
    f244:	dd000417 	ldw	r20,16(sp)
    f248:	dcc00317 	ldw	r19,12(sp)
    f24c:	dc800217 	ldw	r18,8(sp)
    f250:	dc400117 	ldw	r17,4(sp)
    f254:	dc000017 	ldw	r16,0(sp)
    f258:	dec00604 	addi	sp,sp,24
    f25c:	f800283a 	ret
    f260:	8cc00f2e 	bgeu	r17,r19,f2a0 <__b2d+0xe0>
    f264:	117ffd44 	addi	r5,r2,-11
    f268:	80bffe17 	ldw	r2,-8(r16)
    f26c:	28000e26 	beq	r5,zero,f2a8 <__b2d+0xe8>
    f270:	1949c83a 	sub	r4,r3,r5
    f274:	9164983a 	sll	r18,r18,r5
    f278:	1106d83a 	srl	r3,r2,r4
    f27c:	81bffe04 	addi	r6,r16,-8
    f280:	948ffc34 	orhi	r18,r18,16368
    f284:	90c6b03a 	or	r3,r18,r3
    f288:	89800e2e 	bgeu	r17,r6,f2c4 <__b2d+0x104>
    f28c:	81bffd17 	ldw	r6,-12(r16)
    f290:	1144983a 	sll	r2,r2,r5
    f294:	310ad83a 	srl	r5,r6,r4
    f298:	2884b03a 	or	r2,r5,r2
    f29c:	003fe806 	br	f240 <__alt_data_end+0xf000f240>
    f2a0:	10bffd44 	addi	r2,r2,-11
    f2a4:	1000041e 	bne	r2,zero,f2b8 <__b2d+0xf8>
    f2a8:	90cffc34 	orhi	r3,r18,16368
    f2ac:	003fe406 	br	f240 <__alt_data_end+0xf000f240>
    f2b0:	000d883a 	mov	r6,zero
    f2b4:	003fdf06 	br	f234 <__alt_data_end+0xf000f234>
    f2b8:	90a4983a 	sll	r18,r18,r2
    f2bc:	0005883a 	mov	r2,zero
    f2c0:	003ff906 	br	f2a8 <__alt_data_end+0xf000f2a8>
    f2c4:	1144983a 	sll	r2,r2,r5
    f2c8:	003fdd06 	br	f240 <__alt_data_end+0xf000f240>

0000f2cc <__d2b>:
    f2cc:	defff804 	addi	sp,sp,-32
    f2d0:	dc000215 	stw	r16,8(sp)
    f2d4:	3021883a 	mov	r16,r6
    f2d8:	dc400315 	stw	r17,12(sp)
    f2dc:	8022907a 	slli	r17,r16,1
    f2e0:	dd000615 	stw	r20,24(sp)
    f2e4:	2829883a 	mov	r20,r5
    f2e8:	01400044 	movi	r5,1
    f2ec:	dcc00515 	stw	r19,20(sp)
    f2f0:	dc800415 	stw	r18,16(sp)
    f2f4:	dfc00715 	stw	ra,28(sp)
    f2f8:	3825883a 	mov	r18,r7
    f2fc:	8822d57a 	srli	r17,r17,21
    f300:	000e6380 	call	e638 <_Balloc>
    f304:	1027883a 	mov	r19,r2
    f308:	00800434 	movhi	r2,16
    f30c:	10bfffc4 	addi	r2,r2,-1
    f310:	808c703a 	and	r6,r16,r2
    f314:	88000126 	beq	r17,zero,f31c <__d2b+0x50>
    f318:	31800434 	orhi	r6,r6,16
    f31c:	d9800015 	stw	r6,0(sp)
    f320:	a0002426 	beq	r20,zero,f3b4 <__d2b+0xe8>
    f324:	d9000104 	addi	r4,sp,4
    f328:	dd000115 	stw	r20,4(sp)
    f32c:	000e9940 	call	e994 <__lo0bits>
    f330:	d8c00017 	ldw	r3,0(sp)
    f334:	10002f1e 	bne	r2,zero,f3f4 <__d2b+0x128>
    f338:	d9000117 	ldw	r4,4(sp)
    f33c:	99000515 	stw	r4,20(r19)
    f340:	1821003a 	cmpeq	r16,r3,zero
    f344:	01000084 	movi	r4,2
    f348:	2421c83a 	sub	r16,r4,r16
    f34c:	98c00615 	stw	r3,24(r19)
    f350:	9c000415 	stw	r16,16(r19)
    f354:	88001f1e 	bne	r17,zero,f3d4 <__d2b+0x108>
    f358:	10bef384 	addi	r2,r2,-1074
    f35c:	90800015 	stw	r2,0(r18)
    f360:	00900034 	movhi	r2,16384
    f364:	10bfffc4 	addi	r2,r2,-1
    f368:	8085883a 	add	r2,r16,r2
    f36c:	1085883a 	add	r2,r2,r2
    f370:	1085883a 	add	r2,r2,r2
    f374:	9885883a 	add	r2,r19,r2
    f378:	11000517 	ldw	r4,20(r2)
    f37c:	8020917a 	slli	r16,r16,5
    f380:	000e92c0 	call	e92c <__hi0bits>
    f384:	d8c00817 	ldw	r3,32(sp)
    f388:	8085c83a 	sub	r2,r16,r2
    f38c:	18800015 	stw	r2,0(r3)
    f390:	9805883a 	mov	r2,r19
    f394:	dfc00717 	ldw	ra,28(sp)
    f398:	dd000617 	ldw	r20,24(sp)
    f39c:	dcc00517 	ldw	r19,20(sp)
    f3a0:	dc800417 	ldw	r18,16(sp)
    f3a4:	dc400317 	ldw	r17,12(sp)
    f3a8:	dc000217 	ldw	r16,8(sp)
    f3ac:	dec00804 	addi	sp,sp,32
    f3b0:	f800283a 	ret
    f3b4:	d809883a 	mov	r4,sp
    f3b8:	000e9940 	call	e994 <__lo0bits>
    f3bc:	d8c00017 	ldw	r3,0(sp)
    f3c0:	04000044 	movi	r16,1
    f3c4:	9c000415 	stw	r16,16(r19)
    f3c8:	98c00515 	stw	r3,20(r19)
    f3cc:	10800804 	addi	r2,r2,32
    f3d0:	883fe126 	beq	r17,zero,f358 <__alt_data_end+0xf000f358>
    f3d4:	00c00d44 	movi	r3,53
    f3d8:	8c7ef344 	addi	r17,r17,-1075
    f3dc:	88a3883a 	add	r17,r17,r2
    f3e0:	1885c83a 	sub	r2,r3,r2
    f3e4:	d8c00817 	ldw	r3,32(sp)
    f3e8:	94400015 	stw	r17,0(r18)
    f3ec:	18800015 	stw	r2,0(r3)
    f3f0:	003fe706 	br	f390 <__alt_data_end+0xf000f390>
    f3f4:	01000804 	movi	r4,32
    f3f8:	2089c83a 	sub	r4,r4,r2
    f3fc:	1908983a 	sll	r4,r3,r4
    f400:	d9400117 	ldw	r5,4(sp)
    f404:	1886d83a 	srl	r3,r3,r2
    f408:	2148b03a 	or	r4,r4,r5
    f40c:	99000515 	stw	r4,20(r19)
    f410:	d8c00015 	stw	r3,0(sp)
    f414:	003fca06 	br	f340 <__alt_data_end+0xf000f340>

0000f418 <__ratio>:
    f418:	defff904 	addi	sp,sp,-28
    f41c:	dc400315 	stw	r17,12(sp)
    f420:	2823883a 	mov	r17,r5
    f424:	d9400104 	addi	r5,sp,4
    f428:	dfc00615 	stw	ra,24(sp)
    f42c:	dcc00515 	stw	r19,20(sp)
    f430:	dc800415 	stw	r18,16(sp)
    f434:	2027883a 	mov	r19,r4
    f438:	dc000215 	stw	r16,8(sp)
    f43c:	000f1c00 	call	f1c0 <__b2d>
    f440:	d80b883a 	mov	r5,sp
    f444:	8809883a 	mov	r4,r17
    f448:	1025883a 	mov	r18,r2
    f44c:	1821883a 	mov	r16,r3
    f450:	000f1c00 	call	f1c0 <__b2d>
    f454:	8a000417 	ldw	r8,16(r17)
    f458:	99000417 	ldw	r4,16(r19)
    f45c:	d9400117 	ldw	r5,4(sp)
    f460:	2209c83a 	sub	r4,r4,r8
    f464:	2010917a 	slli	r8,r4,5
    f468:	d9000017 	ldw	r4,0(sp)
    f46c:	2909c83a 	sub	r4,r5,r4
    f470:	4109883a 	add	r4,r8,r4
    f474:	01000e0e 	bge	zero,r4,f4b0 <__ratio+0x98>
    f478:	2008953a 	slli	r4,r4,20
    f47c:	2421883a 	add	r16,r4,r16
    f480:	100d883a 	mov	r6,r2
    f484:	180f883a 	mov	r7,r3
    f488:	9009883a 	mov	r4,r18
    f48c:	800b883a 	mov	r5,r16
    f490:	00068e40 	call	68e4 <__divdf3>
    f494:	dfc00617 	ldw	ra,24(sp)
    f498:	dcc00517 	ldw	r19,20(sp)
    f49c:	dc800417 	ldw	r18,16(sp)
    f4a0:	dc400317 	ldw	r17,12(sp)
    f4a4:	dc000217 	ldw	r16,8(sp)
    f4a8:	dec00704 	addi	sp,sp,28
    f4ac:	f800283a 	ret
    f4b0:	2008953a 	slli	r4,r4,20
    f4b4:	1907c83a 	sub	r3,r3,r4
    f4b8:	003ff106 	br	f480 <__alt_data_end+0xf000f480>

0000f4bc <_mprec_log10>:
    f4bc:	defffe04 	addi	sp,sp,-8
    f4c0:	dc000015 	stw	r16,0(sp)
    f4c4:	dfc00115 	stw	ra,4(sp)
    f4c8:	008005c4 	movi	r2,23
    f4cc:	2021883a 	mov	r16,r4
    f4d0:	11000d0e 	bge	r2,r4,f508 <_mprec_log10+0x4c>
    f4d4:	0005883a 	mov	r2,zero
    f4d8:	00cffc34 	movhi	r3,16368
    f4dc:	843fffc4 	addi	r16,r16,-1
    f4e0:	000d883a 	mov	r6,zero
    f4e4:	01d00934 	movhi	r7,16420
    f4e8:	1009883a 	mov	r4,r2
    f4ec:	180b883a 	mov	r5,r3
    f4f0:	000739c0 	call	739c <__muldf3>
    f4f4:	803ff91e 	bne	r16,zero,f4dc <__alt_data_end+0xf000f4dc>
    f4f8:	dfc00117 	ldw	ra,4(sp)
    f4fc:	dc000017 	ldw	r16,0(sp)
    f500:	dec00204 	addi	sp,sp,8
    f504:	f800283a 	ret
    f508:	202090fa 	slli	r16,r4,3
    f50c:	00820034 	movhi	r2,2048
    f510:	1080e404 	addi	r2,r2,912
    f514:	1421883a 	add	r16,r2,r16
    f518:	80800017 	ldw	r2,0(r16)
    f51c:	80c00117 	ldw	r3,4(r16)
    f520:	dfc00117 	ldw	ra,4(sp)
    f524:	dc000017 	ldw	r16,0(sp)
    f528:	dec00204 	addi	sp,sp,8
    f52c:	f800283a 	ret

0000f530 <__copybits>:
    f530:	297fffc4 	addi	r5,r5,-1
    f534:	280fd17a 	srai	r7,r5,5
    f538:	30c00417 	ldw	r3,16(r6)
    f53c:	30800504 	addi	r2,r6,20
    f540:	39c00044 	addi	r7,r7,1
    f544:	18c7883a 	add	r3,r3,r3
    f548:	39cf883a 	add	r7,r7,r7
    f54c:	18c7883a 	add	r3,r3,r3
    f550:	39cf883a 	add	r7,r7,r7
    f554:	10c7883a 	add	r3,r2,r3
    f558:	21cf883a 	add	r7,r4,r7
    f55c:	10c00d2e 	bgeu	r2,r3,f594 <__copybits+0x64>
    f560:	200b883a 	mov	r5,r4
    f564:	12000017 	ldw	r8,0(r2)
    f568:	29400104 	addi	r5,r5,4
    f56c:	10800104 	addi	r2,r2,4
    f570:	2a3fff15 	stw	r8,-4(r5)
    f574:	10fffb36 	bltu	r2,r3,f564 <__alt_data_end+0xf000f564>
    f578:	1985c83a 	sub	r2,r3,r6
    f57c:	10bffac4 	addi	r2,r2,-21
    f580:	1004d0ba 	srli	r2,r2,2
    f584:	10800044 	addi	r2,r2,1
    f588:	1085883a 	add	r2,r2,r2
    f58c:	1085883a 	add	r2,r2,r2
    f590:	2089883a 	add	r4,r4,r2
    f594:	21c0032e 	bgeu	r4,r7,f5a4 <__copybits+0x74>
    f598:	20000015 	stw	zero,0(r4)
    f59c:	21000104 	addi	r4,r4,4
    f5a0:	21fffd36 	bltu	r4,r7,f598 <__alt_data_end+0xf000f598>
    f5a4:	f800283a 	ret

0000f5a8 <__any_on>:
    f5a8:	20c00417 	ldw	r3,16(r4)
    f5ac:	2805d17a 	srai	r2,r5,5
    f5b0:	21000504 	addi	r4,r4,20
    f5b4:	18800d0e 	bge	r3,r2,f5ec <__any_on+0x44>
    f5b8:	18c7883a 	add	r3,r3,r3
    f5bc:	18c7883a 	add	r3,r3,r3
    f5c0:	20c7883a 	add	r3,r4,r3
    f5c4:	20c0192e 	bgeu	r4,r3,f62c <__any_on+0x84>
    f5c8:	18bfff17 	ldw	r2,-4(r3)
    f5cc:	18ffff04 	addi	r3,r3,-4
    f5d0:	1000041e 	bne	r2,zero,f5e4 <__any_on+0x3c>
    f5d4:	20c0142e 	bgeu	r4,r3,f628 <__any_on+0x80>
    f5d8:	18ffff04 	addi	r3,r3,-4
    f5dc:	19400017 	ldw	r5,0(r3)
    f5e0:	283ffc26 	beq	r5,zero,f5d4 <__alt_data_end+0xf000f5d4>
    f5e4:	00800044 	movi	r2,1
    f5e8:	f800283a 	ret
    f5ec:	10c00a0e 	bge	r2,r3,f618 <__any_on+0x70>
    f5f0:	1085883a 	add	r2,r2,r2
    f5f4:	1085883a 	add	r2,r2,r2
    f5f8:	294007cc 	andi	r5,r5,31
    f5fc:	2087883a 	add	r3,r4,r2
    f600:	283ff026 	beq	r5,zero,f5c4 <__alt_data_end+0xf000f5c4>
    f604:	19800017 	ldw	r6,0(r3)
    f608:	3144d83a 	srl	r2,r6,r5
    f60c:	114a983a 	sll	r5,r2,r5
    f610:	317ff41e 	bne	r6,r5,f5e4 <__alt_data_end+0xf000f5e4>
    f614:	003feb06 	br	f5c4 <__alt_data_end+0xf000f5c4>
    f618:	1085883a 	add	r2,r2,r2
    f61c:	1085883a 	add	r2,r2,r2
    f620:	2087883a 	add	r3,r4,r2
    f624:	003fe706 	br	f5c4 <__alt_data_end+0xf000f5c4>
    f628:	f800283a 	ret
    f62c:	0005883a 	mov	r2,zero
    f630:	f800283a 	ret

0000f634 <_realloc_r>:
    f634:	defff604 	addi	sp,sp,-40
    f638:	dc800215 	stw	r18,8(sp)
    f63c:	dfc00915 	stw	ra,36(sp)
    f640:	df000815 	stw	fp,32(sp)
    f644:	ddc00715 	stw	r23,28(sp)
    f648:	dd800615 	stw	r22,24(sp)
    f64c:	dd400515 	stw	r21,20(sp)
    f650:	dd000415 	stw	r20,16(sp)
    f654:	dcc00315 	stw	r19,12(sp)
    f658:	dc400115 	stw	r17,4(sp)
    f65c:	dc000015 	stw	r16,0(sp)
    f660:	3025883a 	mov	r18,r6
    f664:	2800b726 	beq	r5,zero,f944 <_realloc_r+0x310>
    f668:	282b883a 	mov	r21,r5
    f66c:	2029883a 	mov	r20,r4
    f670:	0012e640 	call	12e64 <__malloc_lock>
    f674:	a8bfff17 	ldw	r2,-4(r21)
    f678:	043fff04 	movi	r16,-4
    f67c:	90c002c4 	addi	r3,r18,11
    f680:	01000584 	movi	r4,22
    f684:	acfffe04 	addi	r19,r21,-8
    f688:	1420703a 	and	r16,r2,r16
    f68c:	20c0332e 	bgeu	r4,r3,f75c <_realloc_r+0x128>
    f690:	047ffe04 	movi	r17,-8
    f694:	1c62703a 	and	r17,r3,r17
    f698:	8807883a 	mov	r3,r17
    f69c:	88005816 	blt	r17,zero,f800 <_realloc_r+0x1cc>
    f6a0:	8c805736 	bltu	r17,r18,f800 <_realloc_r+0x1cc>
    f6a4:	80c0300e 	bge	r16,r3,f768 <_realloc_r+0x134>
    f6a8:	07020034 	movhi	fp,2048
    f6ac:	e7031f04 	addi	fp,fp,3196
    f6b0:	e1c00217 	ldw	r7,8(fp)
    f6b4:	9c09883a 	add	r4,r19,r16
    f6b8:	22000117 	ldw	r8,4(r4)
    f6bc:	21c06326 	beq	r4,r7,f84c <_realloc_r+0x218>
    f6c0:	017fff84 	movi	r5,-2
    f6c4:	414a703a 	and	r5,r8,r5
    f6c8:	214b883a 	add	r5,r4,r5
    f6cc:	29800117 	ldw	r6,4(r5)
    f6d0:	3180004c 	andi	r6,r6,1
    f6d4:	30003f26 	beq	r6,zero,f7d4 <_realloc_r+0x1a0>
    f6d8:	1080004c 	andi	r2,r2,1
    f6dc:	10008326 	beq	r2,zero,f8ec <_realloc_r+0x2b8>
    f6e0:	900b883a 	mov	r5,r18
    f6e4:	a009883a 	mov	r4,r20
    f6e8:	000dbec0 	call	dbec <_malloc_r>
    f6ec:	1025883a 	mov	r18,r2
    f6f0:	10011e26 	beq	r2,zero,fb6c <_realloc_r+0x538>
    f6f4:	a93fff17 	ldw	r4,-4(r21)
    f6f8:	10fffe04 	addi	r3,r2,-8
    f6fc:	00bfff84 	movi	r2,-2
    f700:	2084703a 	and	r2,r4,r2
    f704:	9885883a 	add	r2,r19,r2
    f708:	1880ee26 	beq	r3,r2,fac4 <_realloc_r+0x490>
    f70c:	81bfff04 	addi	r6,r16,-4
    f710:	00800904 	movi	r2,36
    f714:	1180b836 	bltu	r2,r6,f9f8 <_realloc_r+0x3c4>
    f718:	00c004c4 	movi	r3,19
    f71c:	19809636 	bltu	r3,r6,f978 <_realloc_r+0x344>
    f720:	9005883a 	mov	r2,r18
    f724:	a807883a 	mov	r3,r21
    f728:	19000017 	ldw	r4,0(r3)
    f72c:	11000015 	stw	r4,0(r2)
    f730:	19000117 	ldw	r4,4(r3)
    f734:	11000115 	stw	r4,4(r2)
    f738:	18c00217 	ldw	r3,8(r3)
    f73c:	10c00215 	stw	r3,8(r2)
    f740:	a80b883a 	mov	r5,r21
    f744:	a009883a 	mov	r4,r20
    f748:	000d0000 	call	d000 <_free_r>
    f74c:	a009883a 	mov	r4,r20
    f750:	0012e880 	call	12e88 <__malloc_unlock>
    f754:	9005883a 	mov	r2,r18
    f758:	00001206 	br	f7a4 <_realloc_r+0x170>
    f75c:	00c00404 	movi	r3,16
    f760:	1823883a 	mov	r17,r3
    f764:	003fce06 	br	f6a0 <__alt_data_end+0xf000f6a0>
    f768:	a825883a 	mov	r18,r21
    f76c:	8445c83a 	sub	r2,r16,r17
    f770:	00c003c4 	movi	r3,15
    f774:	18802636 	bltu	r3,r2,f810 <_realloc_r+0x1dc>
    f778:	99800117 	ldw	r6,4(r19)
    f77c:	9c07883a 	add	r3,r19,r16
    f780:	3180004c 	andi	r6,r6,1
    f784:	3420b03a 	or	r16,r6,r16
    f788:	9c000115 	stw	r16,4(r19)
    f78c:	18800117 	ldw	r2,4(r3)
    f790:	10800054 	ori	r2,r2,1
    f794:	18800115 	stw	r2,4(r3)
    f798:	a009883a 	mov	r4,r20
    f79c:	0012e880 	call	12e88 <__malloc_unlock>
    f7a0:	9005883a 	mov	r2,r18
    f7a4:	dfc00917 	ldw	ra,36(sp)
    f7a8:	df000817 	ldw	fp,32(sp)
    f7ac:	ddc00717 	ldw	r23,28(sp)
    f7b0:	dd800617 	ldw	r22,24(sp)
    f7b4:	dd400517 	ldw	r21,20(sp)
    f7b8:	dd000417 	ldw	r20,16(sp)
    f7bc:	dcc00317 	ldw	r19,12(sp)
    f7c0:	dc800217 	ldw	r18,8(sp)
    f7c4:	dc400117 	ldw	r17,4(sp)
    f7c8:	dc000017 	ldw	r16,0(sp)
    f7cc:	dec00a04 	addi	sp,sp,40
    f7d0:	f800283a 	ret
    f7d4:	017fff04 	movi	r5,-4
    f7d8:	414a703a 	and	r5,r8,r5
    f7dc:	814d883a 	add	r6,r16,r5
    f7e0:	30c01f16 	blt	r6,r3,f860 <_realloc_r+0x22c>
    f7e4:	20800317 	ldw	r2,12(r4)
    f7e8:	20c00217 	ldw	r3,8(r4)
    f7ec:	a825883a 	mov	r18,r21
    f7f0:	3021883a 	mov	r16,r6
    f7f4:	18800315 	stw	r2,12(r3)
    f7f8:	10c00215 	stw	r3,8(r2)
    f7fc:	003fdb06 	br	f76c <__alt_data_end+0xf000f76c>
    f800:	00800304 	movi	r2,12
    f804:	a0800015 	stw	r2,0(r20)
    f808:	0005883a 	mov	r2,zero
    f80c:	003fe506 	br	f7a4 <__alt_data_end+0xf000f7a4>
    f810:	98c00117 	ldw	r3,4(r19)
    f814:	9c4b883a 	add	r5,r19,r17
    f818:	11000054 	ori	r4,r2,1
    f81c:	18c0004c 	andi	r3,r3,1
    f820:	1c62b03a 	or	r17,r3,r17
    f824:	9c400115 	stw	r17,4(r19)
    f828:	29000115 	stw	r4,4(r5)
    f82c:	2885883a 	add	r2,r5,r2
    f830:	10c00117 	ldw	r3,4(r2)
    f834:	29400204 	addi	r5,r5,8
    f838:	a009883a 	mov	r4,r20
    f83c:	18c00054 	ori	r3,r3,1
    f840:	10c00115 	stw	r3,4(r2)
    f844:	000d0000 	call	d000 <_free_r>
    f848:	003fd306 	br	f798 <__alt_data_end+0xf000f798>
    f84c:	017fff04 	movi	r5,-4
    f850:	414a703a 	and	r5,r8,r5
    f854:	89800404 	addi	r6,r17,16
    f858:	8151883a 	add	r8,r16,r5
    f85c:	4180590e 	bge	r8,r6,f9c4 <_realloc_r+0x390>
    f860:	1080004c 	andi	r2,r2,1
    f864:	103f9e1e 	bne	r2,zero,f6e0 <__alt_data_end+0xf000f6e0>
    f868:	adbffe17 	ldw	r22,-8(r21)
    f86c:	00bfff04 	movi	r2,-4
    f870:	9dadc83a 	sub	r22,r19,r22
    f874:	b1800117 	ldw	r6,4(r22)
    f878:	3084703a 	and	r2,r6,r2
    f87c:	20002026 	beq	r4,zero,f900 <_realloc_r+0x2cc>
    f880:	80af883a 	add	r23,r16,r2
    f884:	b96f883a 	add	r23,r23,r5
    f888:	21c05f26 	beq	r4,r7,fa08 <_realloc_r+0x3d4>
    f88c:	b8c01c16 	blt	r23,r3,f900 <_realloc_r+0x2cc>
    f890:	20800317 	ldw	r2,12(r4)
    f894:	20c00217 	ldw	r3,8(r4)
    f898:	81bfff04 	addi	r6,r16,-4
    f89c:	01000904 	movi	r4,36
    f8a0:	18800315 	stw	r2,12(r3)
    f8a4:	10c00215 	stw	r3,8(r2)
    f8a8:	b0c00217 	ldw	r3,8(r22)
    f8ac:	b0800317 	ldw	r2,12(r22)
    f8b0:	b4800204 	addi	r18,r22,8
    f8b4:	18800315 	stw	r2,12(r3)
    f8b8:	10c00215 	stw	r3,8(r2)
    f8bc:	21801b36 	bltu	r4,r6,f92c <_realloc_r+0x2f8>
    f8c0:	008004c4 	movi	r2,19
    f8c4:	1180352e 	bgeu	r2,r6,f99c <_realloc_r+0x368>
    f8c8:	a8800017 	ldw	r2,0(r21)
    f8cc:	b0800215 	stw	r2,8(r22)
    f8d0:	a8800117 	ldw	r2,4(r21)
    f8d4:	b0800315 	stw	r2,12(r22)
    f8d8:	008006c4 	movi	r2,27
    f8dc:	11807f36 	bltu	r2,r6,fadc <_realloc_r+0x4a8>
    f8e0:	b0800404 	addi	r2,r22,16
    f8e4:	ad400204 	addi	r21,r21,8
    f8e8:	00002d06 	br	f9a0 <_realloc_r+0x36c>
    f8ec:	adbffe17 	ldw	r22,-8(r21)
    f8f0:	00bfff04 	movi	r2,-4
    f8f4:	9dadc83a 	sub	r22,r19,r22
    f8f8:	b1000117 	ldw	r4,4(r22)
    f8fc:	2084703a 	and	r2,r4,r2
    f900:	b03f7726 	beq	r22,zero,f6e0 <__alt_data_end+0xf000f6e0>
    f904:	80af883a 	add	r23,r16,r2
    f908:	b8ff7516 	blt	r23,r3,f6e0 <__alt_data_end+0xf000f6e0>
    f90c:	b0800317 	ldw	r2,12(r22)
    f910:	b0c00217 	ldw	r3,8(r22)
    f914:	81bfff04 	addi	r6,r16,-4
    f918:	01000904 	movi	r4,36
    f91c:	18800315 	stw	r2,12(r3)
    f920:	10c00215 	stw	r3,8(r2)
    f924:	b4800204 	addi	r18,r22,8
    f928:	21bfe52e 	bgeu	r4,r6,f8c0 <__alt_data_end+0xf000f8c0>
    f92c:	a80b883a 	mov	r5,r21
    f930:	9009883a 	mov	r4,r18
    f934:	000e4dc0 	call	e4dc <memmove>
    f938:	b821883a 	mov	r16,r23
    f93c:	b027883a 	mov	r19,r22
    f940:	003f8a06 	br	f76c <__alt_data_end+0xf000f76c>
    f944:	300b883a 	mov	r5,r6
    f948:	dfc00917 	ldw	ra,36(sp)
    f94c:	df000817 	ldw	fp,32(sp)
    f950:	ddc00717 	ldw	r23,28(sp)
    f954:	dd800617 	ldw	r22,24(sp)
    f958:	dd400517 	ldw	r21,20(sp)
    f95c:	dd000417 	ldw	r20,16(sp)
    f960:	dcc00317 	ldw	r19,12(sp)
    f964:	dc800217 	ldw	r18,8(sp)
    f968:	dc400117 	ldw	r17,4(sp)
    f96c:	dc000017 	ldw	r16,0(sp)
    f970:	dec00a04 	addi	sp,sp,40
    f974:	000dbec1 	jmpi	dbec <_malloc_r>
    f978:	a8c00017 	ldw	r3,0(r21)
    f97c:	90c00015 	stw	r3,0(r18)
    f980:	a8c00117 	ldw	r3,4(r21)
    f984:	90c00115 	stw	r3,4(r18)
    f988:	00c006c4 	movi	r3,27
    f98c:	19804536 	bltu	r3,r6,faa4 <_realloc_r+0x470>
    f990:	90800204 	addi	r2,r18,8
    f994:	a8c00204 	addi	r3,r21,8
    f998:	003f6306 	br	f728 <__alt_data_end+0xf000f728>
    f99c:	9005883a 	mov	r2,r18
    f9a0:	a8c00017 	ldw	r3,0(r21)
    f9a4:	b821883a 	mov	r16,r23
    f9a8:	b027883a 	mov	r19,r22
    f9ac:	10c00015 	stw	r3,0(r2)
    f9b0:	a8c00117 	ldw	r3,4(r21)
    f9b4:	10c00115 	stw	r3,4(r2)
    f9b8:	a8c00217 	ldw	r3,8(r21)
    f9bc:	10c00215 	stw	r3,8(r2)
    f9c0:	003f6a06 	br	f76c <__alt_data_end+0xf000f76c>
    f9c4:	9c67883a 	add	r19,r19,r17
    f9c8:	4445c83a 	sub	r2,r8,r17
    f9cc:	e4c00215 	stw	r19,8(fp)
    f9d0:	10800054 	ori	r2,r2,1
    f9d4:	98800115 	stw	r2,4(r19)
    f9d8:	a8bfff17 	ldw	r2,-4(r21)
    f9dc:	a009883a 	mov	r4,r20
    f9e0:	1080004c 	andi	r2,r2,1
    f9e4:	1462b03a 	or	r17,r2,r17
    f9e8:	ac7fff15 	stw	r17,-4(r21)
    f9ec:	0012e880 	call	12e88 <__malloc_unlock>
    f9f0:	a805883a 	mov	r2,r21
    f9f4:	003f6b06 	br	f7a4 <__alt_data_end+0xf000f7a4>
    f9f8:	a80b883a 	mov	r5,r21
    f9fc:	9009883a 	mov	r4,r18
    fa00:	000e4dc0 	call	e4dc <memmove>
    fa04:	003f4e06 	br	f740 <__alt_data_end+0xf000f740>
    fa08:	89000404 	addi	r4,r17,16
    fa0c:	b93fbc16 	blt	r23,r4,f900 <__alt_data_end+0xf000f900>
    fa10:	b0800317 	ldw	r2,12(r22)
    fa14:	b0c00217 	ldw	r3,8(r22)
    fa18:	81bfff04 	addi	r6,r16,-4
    fa1c:	01000904 	movi	r4,36
    fa20:	18800315 	stw	r2,12(r3)
    fa24:	10c00215 	stw	r3,8(r2)
    fa28:	b4800204 	addi	r18,r22,8
    fa2c:	21804336 	bltu	r4,r6,fb3c <_realloc_r+0x508>
    fa30:	008004c4 	movi	r2,19
    fa34:	11803f2e 	bgeu	r2,r6,fb34 <_realloc_r+0x500>
    fa38:	a8800017 	ldw	r2,0(r21)
    fa3c:	b0800215 	stw	r2,8(r22)
    fa40:	a8800117 	ldw	r2,4(r21)
    fa44:	b0800315 	stw	r2,12(r22)
    fa48:	008006c4 	movi	r2,27
    fa4c:	11803f36 	bltu	r2,r6,fb4c <_realloc_r+0x518>
    fa50:	b0800404 	addi	r2,r22,16
    fa54:	ad400204 	addi	r21,r21,8
    fa58:	a8c00017 	ldw	r3,0(r21)
    fa5c:	10c00015 	stw	r3,0(r2)
    fa60:	a8c00117 	ldw	r3,4(r21)
    fa64:	10c00115 	stw	r3,4(r2)
    fa68:	a8c00217 	ldw	r3,8(r21)
    fa6c:	10c00215 	stw	r3,8(r2)
    fa70:	b447883a 	add	r3,r22,r17
    fa74:	bc45c83a 	sub	r2,r23,r17
    fa78:	e0c00215 	stw	r3,8(fp)
    fa7c:	10800054 	ori	r2,r2,1
    fa80:	18800115 	stw	r2,4(r3)
    fa84:	b0800117 	ldw	r2,4(r22)
    fa88:	a009883a 	mov	r4,r20
    fa8c:	1080004c 	andi	r2,r2,1
    fa90:	1462b03a 	or	r17,r2,r17
    fa94:	b4400115 	stw	r17,4(r22)
    fa98:	0012e880 	call	12e88 <__malloc_unlock>
    fa9c:	9005883a 	mov	r2,r18
    faa0:	003f4006 	br	f7a4 <__alt_data_end+0xf000f7a4>
    faa4:	a8c00217 	ldw	r3,8(r21)
    faa8:	90c00215 	stw	r3,8(r18)
    faac:	a8c00317 	ldw	r3,12(r21)
    fab0:	90c00315 	stw	r3,12(r18)
    fab4:	30801126 	beq	r6,r2,fafc <_realloc_r+0x4c8>
    fab8:	90800404 	addi	r2,r18,16
    fabc:	a8c00404 	addi	r3,r21,16
    fac0:	003f1906 	br	f728 <__alt_data_end+0xf000f728>
    fac4:	90ffff17 	ldw	r3,-4(r18)
    fac8:	00bfff04 	movi	r2,-4
    facc:	a825883a 	mov	r18,r21
    fad0:	1884703a 	and	r2,r3,r2
    fad4:	80a1883a 	add	r16,r16,r2
    fad8:	003f2406 	br	f76c <__alt_data_end+0xf000f76c>
    fadc:	a8800217 	ldw	r2,8(r21)
    fae0:	b0800415 	stw	r2,16(r22)
    fae4:	a8800317 	ldw	r2,12(r21)
    fae8:	b0800515 	stw	r2,20(r22)
    faec:	31000a26 	beq	r6,r4,fb18 <_realloc_r+0x4e4>
    faf0:	b0800604 	addi	r2,r22,24
    faf4:	ad400404 	addi	r21,r21,16
    faf8:	003fa906 	br	f9a0 <__alt_data_end+0xf000f9a0>
    fafc:	a9000417 	ldw	r4,16(r21)
    fb00:	90800604 	addi	r2,r18,24
    fb04:	a8c00604 	addi	r3,r21,24
    fb08:	91000415 	stw	r4,16(r18)
    fb0c:	a9000517 	ldw	r4,20(r21)
    fb10:	91000515 	stw	r4,20(r18)
    fb14:	003f0406 	br	f728 <__alt_data_end+0xf000f728>
    fb18:	a8c00417 	ldw	r3,16(r21)
    fb1c:	ad400604 	addi	r21,r21,24
    fb20:	b0800804 	addi	r2,r22,32
    fb24:	b0c00615 	stw	r3,24(r22)
    fb28:	a8ffff17 	ldw	r3,-4(r21)
    fb2c:	b0c00715 	stw	r3,28(r22)
    fb30:	003f9b06 	br	f9a0 <__alt_data_end+0xf000f9a0>
    fb34:	9005883a 	mov	r2,r18
    fb38:	003fc706 	br	fa58 <__alt_data_end+0xf000fa58>
    fb3c:	a80b883a 	mov	r5,r21
    fb40:	9009883a 	mov	r4,r18
    fb44:	000e4dc0 	call	e4dc <memmove>
    fb48:	003fc906 	br	fa70 <__alt_data_end+0xf000fa70>
    fb4c:	a8800217 	ldw	r2,8(r21)
    fb50:	b0800415 	stw	r2,16(r22)
    fb54:	a8800317 	ldw	r2,12(r21)
    fb58:	b0800515 	stw	r2,20(r22)
    fb5c:	31000726 	beq	r6,r4,fb7c <_realloc_r+0x548>
    fb60:	b0800604 	addi	r2,r22,24
    fb64:	ad400404 	addi	r21,r21,16
    fb68:	003fbb06 	br	fa58 <__alt_data_end+0xf000fa58>
    fb6c:	a009883a 	mov	r4,r20
    fb70:	0012e880 	call	12e88 <__malloc_unlock>
    fb74:	0005883a 	mov	r2,zero
    fb78:	003f0a06 	br	f7a4 <__alt_data_end+0xf000f7a4>
    fb7c:	a8c00417 	ldw	r3,16(r21)
    fb80:	ad400604 	addi	r21,r21,24
    fb84:	b0800804 	addi	r2,r22,32
    fb88:	b0c00615 	stw	r3,24(r22)
    fb8c:	a8ffff17 	ldw	r3,-4(r21)
    fb90:	b0c00715 	stw	r3,28(r22)
    fb94:	003fb006 	br	fa58 <__alt_data_end+0xf000fa58>

0000fb98 <__fpclassifyd>:
    fb98:	00a00034 	movhi	r2,32768
    fb9c:	10bfffc4 	addi	r2,r2,-1
    fba0:	2884703a 	and	r2,r5,r2
    fba4:	10000726 	beq	r2,zero,fbc4 <__fpclassifyd+0x2c>
    fba8:	00fffc34 	movhi	r3,65520
    fbac:	019ff834 	movhi	r6,32736
    fbb0:	28c7883a 	add	r3,r5,r3
    fbb4:	31bfffc4 	addi	r6,r6,-1
    fbb8:	30c00536 	bltu	r6,r3,fbd0 <__fpclassifyd+0x38>
    fbbc:	00800104 	movi	r2,4
    fbc0:	f800283a 	ret
    fbc4:	2000021e 	bne	r4,zero,fbd0 <__fpclassifyd+0x38>
    fbc8:	00800084 	movi	r2,2
    fbcc:	f800283a 	ret
    fbd0:	00dffc34 	movhi	r3,32752
    fbd4:	019ff834 	movhi	r6,32736
    fbd8:	28cb883a 	add	r5,r5,r3
    fbdc:	31bfffc4 	addi	r6,r6,-1
    fbe0:	317ff62e 	bgeu	r6,r5,fbbc <__alt_data_end+0xf000fbbc>
    fbe4:	01400434 	movhi	r5,16
    fbe8:	297fffc4 	addi	r5,r5,-1
    fbec:	28800236 	bltu	r5,r2,fbf8 <__fpclassifyd+0x60>
    fbf0:	008000c4 	movi	r2,3
    fbf4:	f800283a 	ret
    fbf8:	10c00226 	beq	r2,r3,fc04 <__fpclassifyd+0x6c>
    fbfc:	0005883a 	mov	r2,zero
    fc00:	f800283a 	ret
    fc04:	2005003a 	cmpeq	r2,r4,zero
    fc08:	f800283a 	ret

0000fc0c <_sbrk_r>:
    fc0c:	defffd04 	addi	sp,sp,-12
    fc10:	dc000015 	stw	r16,0(sp)
    fc14:	04020034 	movhi	r16,2048
    fc18:	dc400115 	stw	r17,4(sp)
    fc1c:	8409cb04 	addi	r16,r16,10028
    fc20:	2023883a 	mov	r17,r4
    fc24:	2809883a 	mov	r4,r5
    fc28:	dfc00215 	stw	ra,8(sp)
    fc2c:	80000015 	stw	zero,0(r16)
    fc30:	00130480 	call	13048 <sbrk>
    fc34:	00ffffc4 	movi	r3,-1
    fc38:	10c00526 	beq	r2,r3,fc50 <_sbrk_r+0x44>
    fc3c:	dfc00217 	ldw	ra,8(sp)
    fc40:	dc400117 	ldw	r17,4(sp)
    fc44:	dc000017 	ldw	r16,0(sp)
    fc48:	dec00304 	addi	sp,sp,12
    fc4c:	f800283a 	ret
    fc50:	80c00017 	ldw	r3,0(r16)
    fc54:	183ff926 	beq	r3,zero,fc3c <__alt_data_end+0xf000fc3c>
    fc58:	88c00015 	stw	r3,0(r17)
    fc5c:	003ff706 	br	fc3c <__alt_data_end+0xf000fc3c>

0000fc60 <__sread>:
    fc60:	defffe04 	addi	sp,sp,-8
    fc64:	dc000015 	stw	r16,0(sp)
    fc68:	2821883a 	mov	r16,r5
    fc6c:	2940038f 	ldh	r5,14(r5)
    fc70:	dfc00115 	stw	ra,4(sp)
    fc74:	0011a540 	call	11a54 <_read_r>
    fc78:	10000716 	blt	r2,zero,fc98 <__sread+0x38>
    fc7c:	80c01417 	ldw	r3,80(r16)
    fc80:	1887883a 	add	r3,r3,r2
    fc84:	80c01415 	stw	r3,80(r16)
    fc88:	dfc00117 	ldw	ra,4(sp)
    fc8c:	dc000017 	ldw	r16,0(sp)
    fc90:	dec00204 	addi	sp,sp,8
    fc94:	f800283a 	ret
    fc98:	80c0030b 	ldhu	r3,12(r16)
    fc9c:	18fbffcc 	andi	r3,r3,61439
    fca0:	80c0030d 	sth	r3,12(r16)
    fca4:	dfc00117 	ldw	ra,4(sp)
    fca8:	dc000017 	ldw	r16,0(sp)
    fcac:	dec00204 	addi	sp,sp,8
    fcb0:	f800283a 	ret

0000fcb4 <__seofread>:
    fcb4:	0005883a 	mov	r2,zero
    fcb8:	f800283a 	ret

0000fcbc <__swrite>:
    fcbc:	2880030b 	ldhu	r2,12(r5)
    fcc0:	defffb04 	addi	sp,sp,-20
    fcc4:	dcc00315 	stw	r19,12(sp)
    fcc8:	dc800215 	stw	r18,8(sp)
    fccc:	dc400115 	stw	r17,4(sp)
    fcd0:	dc000015 	stw	r16,0(sp)
    fcd4:	dfc00415 	stw	ra,16(sp)
    fcd8:	10c0400c 	andi	r3,r2,256
    fcdc:	2821883a 	mov	r16,r5
    fce0:	2023883a 	mov	r17,r4
    fce4:	3025883a 	mov	r18,r6
    fce8:	3827883a 	mov	r19,r7
    fcec:	18000526 	beq	r3,zero,fd04 <__swrite+0x48>
    fcf0:	2940038f 	ldh	r5,14(r5)
    fcf4:	01c00084 	movi	r7,2
    fcf8:	000d883a 	mov	r6,zero
    fcfc:	00119f40 	call	119f4 <_lseek_r>
    fd00:	8080030b 	ldhu	r2,12(r16)
    fd04:	8140038f 	ldh	r5,14(r16)
    fd08:	10bbffcc 	andi	r2,r2,61439
    fd0c:	980f883a 	mov	r7,r19
    fd10:	900d883a 	mov	r6,r18
    fd14:	8809883a 	mov	r4,r17
    fd18:	8080030d 	sth	r2,12(r16)
    fd1c:	dfc00417 	ldw	ra,16(sp)
    fd20:	dcc00317 	ldw	r19,12(sp)
    fd24:	dc800217 	ldw	r18,8(sp)
    fd28:	dc400117 	ldw	r17,4(sp)
    fd2c:	dc000017 	ldw	r16,0(sp)
    fd30:	dec00504 	addi	sp,sp,20
    fd34:	00114c01 	jmpi	114c0 <_write_r>

0000fd38 <__sseek>:
    fd38:	defffe04 	addi	sp,sp,-8
    fd3c:	dc000015 	stw	r16,0(sp)
    fd40:	2821883a 	mov	r16,r5
    fd44:	2940038f 	ldh	r5,14(r5)
    fd48:	dfc00115 	stw	ra,4(sp)
    fd4c:	00119f40 	call	119f4 <_lseek_r>
    fd50:	00ffffc4 	movi	r3,-1
    fd54:	10c00826 	beq	r2,r3,fd78 <__sseek+0x40>
    fd58:	80c0030b 	ldhu	r3,12(r16)
    fd5c:	80801415 	stw	r2,80(r16)
    fd60:	18c40014 	ori	r3,r3,4096
    fd64:	80c0030d 	sth	r3,12(r16)
    fd68:	dfc00117 	ldw	ra,4(sp)
    fd6c:	dc000017 	ldw	r16,0(sp)
    fd70:	dec00204 	addi	sp,sp,8
    fd74:	f800283a 	ret
    fd78:	80c0030b 	ldhu	r3,12(r16)
    fd7c:	18fbffcc 	andi	r3,r3,61439
    fd80:	80c0030d 	sth	r3,12(r16)
    fd84:	dfc00117 	ldw	ra,4(sp)
    fd88:	dc000017 	ldw	r16,0(sp)
    fd8c:	dec00204 	addi	sp,sp,8
    fd90:	f800283a 	ret

0000fd94 <__sclose>:
    fd94:	2940038f 	ldh	r5,14(r5)
    fd98:	00115201 	jmpi	11520 <_close_r>

0000fd9c <strcmp>:
    fd9c:	2144b03a 	or	r2,r4,r5
    fda0:	108000cc 	andi	r2,r2,3
    fda4:	1000171e 	bne	r2,zero,fe04 <strcmp+0x68>
    fda8:	20800017 	ldw	r2,0(r4)
    fdac:	28c00017 	ldw	r3,0(r5)
    fdb0:	10c0141e 	bne	r2,r3,fe04 <strcmp+0x68>
    fdb4:	027fbff4 	movhi	r9,65279
    fdb8:	4a7fbfc4 	addi	r9,r9,-257
    fdbc:	0086303a 	nor	r3,zero,r2
    fdc0:	02202074 	movhi	r8,32897
    fdc4:	1245883a 	add	r2,r2,r9
    fdc8:	42202004 	addi	r8,r8,-32640
    fdcc:	10c4703a 	and	r2,r2,r3
    fdd0:	1204703a 	and	r2,r2,r8
    fdd4:	10000226 	beq	r2,zero,fde0 <strcmp+0x44>
    fdd8:	00002306 	br	fe68 <strcmp+0xcc>
    fddc:	1000221e 	bne	r2,zero,fe68 <strcmp+0xcc>
    fde0:	21000104 	addi	r4,r4,4
    fde4:	20c00017 	ldw	r3,0(r4)
    fde8:	29400104 	addi	r5,r5,4
    fdec:	29800017 	ldw	r6,0(r5)
    fdf0:	1a4f883a 	add	r7,r3,r9
    fdf4:	00c4303a 	nor	r2,zero,r3
    fdf8:	3884703a 	and	r2,r7,r2
    fdfc:	1204703a 	and	r2,r2,r8
    fe00:	19bff626 	beq	r3,r6,fddc <__alt_data_end+0xf000fddc>
    fe04:	20800003 	ldbu	r2,0(r4)
    fe08:	10c03fcc 	andi	r3,r2,255
    fe0c:	18c0201c 	xori	r3,r3,128
    fe10:	18ffe004 	addi	r3,r3,-128
    fe14:	18000c26 	beq	r3,zero,fe48 <strcmp+0xac>
    fe18:	29800007 	ldb	r6,0(r5)
    fe1c:	19800326 	beq	r3,r6,fe2c <strcmp+0x90>
    fe20:	00001306 	br	fe70 <strcmp+0xd4>
    fe24:	29800007 	ldb	r6,0(r5)
    fe28:	11800b1e 	bne	r2,r6,fe58 <strcmp+0xbc>
    fe2c:	21000044 	addi	r4,r4,1
    fe30:	20c00003 	ldbu	r3,0(r4)
    fe34:	29400044 	addi	r5,r5,1
    fe38:	18803fcc 	andi	r2,r3,255
    fe3c:	1080201c 	xori	r2,r2,128
    fe40:	10bfe004 	addi	r2,r2,-128
    fe44:	103ff71e 	bne	r2,zero,fe24 <__alt_data_end+0xf000fe24>
    fe48:	0007883a 	mov	r3,zero
    fe4c:	28800003 	ldbu	r2,0(r5)
    fe50:	1885c83a 	sub	r2,r3,r2
    fe54:	f800283a 	ret
    fe58:	28800003 	ldbu	r2,0(r5)
    fe5c:	18c03fcc 	andi	r3,r3,255
    fe60:	1885c83a 	sub	r2,r3,r2
    fe64:	f800283a 	ret
    fe68:	0005883a 	mov	r2,zero
    fe6c:	f800283a 	ret
    fe70:	10c03fcc 	andi	r3,r2,255
    fe74:	003ff506 	br	fe4c <__alt_data_end+0xf000fe4c>

0000fe78 <__sprint_r.part.0>:
    fe78:	28801917 	ldw	r2,100(r5)
    fe7c:	defff604 	addi	sp,sp,-40
    fe80:	dd400515 	stw	r21,20(sp)
    fe84:	dfc00915 	stw	ra,36(sp)
    fe88:	df000815 	stw	fp,32(sp)
    fe8c:	ddc00715 	stw	r23,28(sp)
    fe90:	dd800615 	stw	r22,24(sp)
    fe94:	dd000415 	stw	r20,16(sp)
    fe98:	dcc00315 	stw	r19,12(sp)
    fe9c:	dc800215 	stw	r18,8(sp)
    fea0:	dc400115 	stw	r17,4(sp)
    fea4:	dc000015 	stw	r16,0(sp)
    fea8:	1088000c 	andi	r2,r2,8192
    feac:	302b883a 	mov	r21,r6
    feb0:	10002e26 	beq	r2,zero,ff6c <__sprint_r.part.0+0xf4>
    feb4:	30800217 	ldw	r2,8(r6)
    feb8:	35800017 	ldw	r22,0(r6)
    febc:	10002926 	beq	r2,zero,ff64 <__sprint_r.part.0+0xec>
    fec0:	2827883a 	mov	r19,r5
    fec4:	2029883a 	mov	r20,r4
    fec8:	b5c00104 	addi	r23,r22,4
    fecc:	04bfffc4 	movi	r18,-1
    fed0:	bc400017 	ldw	r17,0(r23)
    fed4:	b4000017 	ldw	r16,0(r22)
    fed8:	0039883a 	mov	fp,zero
    fedc:	8822d0ba 	srli	r17,r17,2
    fee0:	8800031e 	bne	r17,zero,fef0 <__sprint_r.part.0+0x78>
    fee4:	00001806 	br	ff48 <__sprint_r.part.0+0xd0>
    fee8:	84000104 	addi	r16,r16,4
    feec:	8f001526 	beq	r17,fp,ff44 <__sprint_r.part.0+0xcc>
    fef0:	81400017 	ldw	r5,0(r16)
    fef4:	980d883a 	mov	r6,r19
    fef8:	a009883a 	mov	r4,r20
    fefc:	00118a00 	call	118a0 <_fputwc_r>
    ff00:	e7000044 	addi	fp,fp,1
    ff04:	14bff81e 	bne	r2,r18,fee8 <__alt_data_end+0xf000fee8>
    ff08:	9005883a 	mov	r2,r18
    ff0c:	a8000215 	stw	zero,8(r21)
    ff10:	a8000115 	stw	zero,4(r21)
    ff14:	dfc00917 	ldw	ra,36(sp)
    ff18:	df000817 	ldw	fp,32(sp)
    ff1c:	ddc00717 	ldw	r23,28(sp)
    ff20:	dd800617 	ldw	r22,24(sp)
    ff24:	dd400517 	ldw	r21,20(sp)
    ff28:	dd000417 	ldw	r20,16(sp)
    ff2c:	dcc00317 	ldw	r19,12(sp)
    ff30:	dc800217 	ldw	r18,8(sp)
    ff34:	dc400117 	ldw	r17,4(sp)
    ff38:	dc000017 	ldw	r16,0(sp)
    ff3c:	dec00a04 	addi	sp,sp,40
    ff40:	f800283a 	ret
    ff44:	a8800217 	ldw	r2,8(r21)
    ff48:	8c63883a 	add	r17,r17,r17
    ff4c:	8c63883a 	add	r17,r17,r17
    ff50:	1445c83a 	sub	r2,r2,r17
    ff54:	a8800215 	stw	r2,8(r21)
    ff58:	b5800204 	addi	r22,r22,8
    ff5c:	bdc00204 	addi	r23,r23,8
    ff60:	103fdb1e 	bne	r2,zero,fed0 <__alt_data_end+0xf000fed0>
    ff64:	0005883a 	mov	r2,zero
    ff68:	003fe806 	br	ff0c <__alt_data_end+0xf000ff0c>
    ff6c:	000d3100 	call	d310 <__sfvwrite_r>
    ff70:	003fe606 	br	ff0c <__alt_data_end+0xf000ff0c>

0000ff74 <__sprint_r>:
    ff74:	30c00217 	ldw	r3,8(r6)
    ff78:	18000126 	beq	r3,zero,ff80 <__sprint_r+0xc>
    ff7c:	000fe781 	jmpi	fe78 <__sprint_r.part.0>
    ff80:	30000115 	stw	zero,4(r6)
    ff84:	0005883a 	mov	r2,zero
    ff88:	f800283a 	ret

0000ff8c <___vfiprintf_internal_r>:
    ff8c:	deffc904 	addi	sp,sp,-220
    ff90:	df003515 	stw	fp,212(sp)
    ff94:	dd003115 	stw	r20,196(sp)
    ff98:	dfc03615 	stw	ra,216(sp)
    ff9c:	ddc03415 	stw	r23,208(sp)
    ffa0:	dd803315 	stw	r22,204(sp)
    ffa4:	dd403215 	stw	r21,200(sp)
    ffa8:	dcc03015 	stw	r19,192(sp)
    ffac:	dc802f15 	stw	r18,188(sp)
    ffb0:	dc402e15 	stw	r17,184(sp)
    ffb4:	dc002d15 	stw	r16,180(sp)
    ffb8:	d9002015 	stw	r4,128(sp)
    ffbc:	d9c02215 	stw	r7,136(sp)
    ffc0:	2829883a 	mov	r20,r5
    ffc4:	3039883a 	mov	fp,r6
    ffc8:	20000226 	beq	r4,zero,ffd4 <___vfiprintf_internal_r+0x48>
    ffcc:	20800e17 	ldw	r2,56(r4)
    ffd0:	1000cf26 	beq	r2,zero,10310 <___vfiprintf_internal_r+0x384>
    ffd4:	a080030b 	ldhu	r2,12(r20)
    ffd8:	10c8000c 	andi	r3,r2,8192
    ffdc:	1800061e 	bne	r3,zero,fff8 <___vfiprintf_internal_r+0x6c>
    ffe0:	a1001917 	ldw	r4,100(r20)
    ffe4:	00f7ffc4 	movi	r3,-8193
    ffe8:	10880014 	ori	r2,r2,8192
    ffec:	20c6703a 	and	r3,r4,r3
    fff0:	a080030d 	sth	r2,12(r20)
    fff4:	a0c01915 	stw	r3,100(r20)
    fff8:	10c0020c 	andi	r3,r2,8
    fffc:	1800a926 	beq	r3,zero,102a4 <___vfiprintf_internal_r+0x318>
   10000:	a0c00417 	ldw	r3,16(r20)
   10004:	1800a726 	beq	r3,zero,102a4 <___vfiprintf_internal_r+0x318>
   10008:	1080068c 	andi	r2,r2,26
   1000c:	00c00284 	movi	r3,10
   10010:	10c0ac26 	beq	r2,r3,102c4 <___vfiprintf_internal_r+0x338>
   10014:	da801a04 	addi	r10,sp,104
   10018:	da801e15 	stw	r10,120(sp)
   1001c:	d8801e17 	ldw	r2,120(sp)
   10020:	da8019c4 	addi	r10,sp,103
   10024:	05820034 	movhi	r22,2048
   10028:	05c20034 	movhi	r23,2048
   1002c:	da801f15 	stw	r10,124(sp)
   10030:	1295c83a 	sub	r10,r2,r10
   10034:	b5811a04 	addi	r22,r22,1128
   10038:	bdc11604 	addi	r23,r23,1112
   1003c:	dec01a15 	stw	sp,104(sp)
   10040:	d8001c15 	stw	zero,112(sp)
   10044:	d8001b15 	stw	zero,108(sp)
   10048:	d8002615 	stw	zero,152(sp)
   1004c:	d8002315 	stw	zero,140(sp)
   10050:	da802715 	stw	r10,156(sp)
   10054:	d811883a 	mov	r8,sp
   10058:	dd002115 	stw	r20,132(sp)
   1005c:	e021883a 	mov	r16,fp
   10060:	80800007 	ldb	r2,0(r16)
   10064:	1003ea26 	beq	r2,zero,11010 <___vfiprintf_internal_r+0x1084>
   10068:	00c00944 	movi	r3,37
   1006c:	8025883a 	mov	r18,r16
   10070:	10c0021e 	bne	r2,r3,1007c <___vfiprintf_internal_r+0xf0>
   10074:	00001606 	br	100d0 <___vfiprintf_internal_r+0x144>
   10078:	10c00326 	beq	r2,r3,10088 <___vfiprintf_internal_r+0xfc>
   1007c:	94800044 	addi	r18,r18,1
   10080:	90800007 	ldb	r2,0(r18)
   10084:	103ffc1e 	bne	r2,zero,10078 <__alt_data_end+0xf0010078>
   10088:	9423c83a 	sub	r17,r18,r16
   1008c:	88001026 	beq	r17,zero,100d0 <___vfiprintf_internal_r+0x144>
   10090:	d8c01c17 	ldw	r3,112(sp)
   10094:	d8801b17 	ldw	r2,108(sp)
   10098:	44000015 	stw	r16,0(r8)
   1009c:	88c7883a 	add	r3,r17,r3
   100a0:	10800044 	addi	r2,r2,1
   100a4:	44400115 	stw	r17,4(r8)
   100a8:	d8c01c15 	stw	r3,112(sp)
   100ac:	d8801b15 	stw	r2,108(sp)
   100b0:	010001c4 	movi	r4,7
   100b4:	2080760e 	bge	r4,r2,10290 <___vfiprintf_internal_r+0x304>
   100b8:	1803821e 	bne	r3,zero,10ec4 <___vfiprintf_internal_r+0xf38>
   100bc:	da802317 	ldw	r10,140(sp)
   100c0:	d8001b15 	stw	zero,108(sp)
   100c4:	d811883a 	mov	r8,sp
   100c8:	5455883a 	add	r10,r10,r17
   100cc:	da802315 	stw	r10,140(sp)
   100d0:	90800007 	ldb	r2,0(r18)
   100d4:	10044626 	beq	r2,zero,111f0 <___vfiprintf_internal_r+0x1264>
   100d8:	90c00047 	ldb	r3,1(r18)
   100dc:	94000044 	addi	r16,r18,1
   100e0:	d8001d85 	stb	zero,118(sp)
   100e4:	0009883a 	mov	r4,zero
   100e8:	000f883a 	mov	r7,zero
   100ec:	027fffc4 	movi	r9,-1
   100f0:	0023883a 	mov	r17,zero
   100f4:	0029883a 	mov	r20,zero
   100f8:	01401604 	movi	r5,88
   100fc:	01800244 	movi	r6,9
   10100:	03400a84 	movi	r13,42
   10104:	03001b04 	movi	r12,108
   10108:	84000044 	addi	r16,r16,1
   1010c:	18bff804 	addi	r2,r3,-32
   10110:	28827336 	bltu	r5,r2,10ae0 <___vfiprintf_internal_r+0xb54>
   10114:	100490ba 	slli	r2,r2,2
   10118:	02800074 	movhi	r10,1
   1011c:	52804b04 	addi	r10,r10,300
   10120:	1285883a 	add	r2,r2,r10
   10124:	10800017 	ldw	r2,0(r2)
   10128:	1000683a 	jmp	r2
   1012c:	00010814 	movui	zero,1056
   10130:	00010ae0 	cmpeqi	zero,zero,1067
   10134:	00010ae0 	cmpeqi	zero,zero,1067
   10138:	00010834 	movhi	zero,1056
   1013c:	00010ae0 	cmpeqi	zero,zero,1067
   10140:	00010ae0 	cmpeqi	zero,zero,1067
   10144:	00010ae0 	cmpeqi	zero,zero,1067
   10148:	00010ae0 	cmpeqi	zero,zero,1067
   1014c:	00010ae0 	cmpeqi	zero,zero,1067
   10150:	00010ae0 	cmpeqi	zero,zero,1067
   10154:	00010a1c 	xori	zero,zero,1064
   10158:	00010a38 	rdprs	zero,zero,1064
   1015c:	00010ae0 	cmpeqi	zero,zero,1067
   10160:	00010320 	cmpeqi	zero,zero,1036
   10164:	00010a48 	cmpgei	zero,zero,1065
   10168:	00010ae0 	cmpeqi	zero,zero,1067
   1016c:	00010840 	call	1084 <pvPortMalloc+0xb4>
   10170:	0001084c 	andi	zero,zero,1057
   10174:	0001084c 	andi	zero,zero,1057
   10178:	0001084c 	andi	zero,zero,1057
   1017c:	0001084c 	andi	zero,zero,1057
   10180:	0001084c 	andi	zero,zero,1057
   10184:	0001084c 	andi	zero,zero,1057
   10188:	0001084c 	andi	zero,zero,1057
   1018c:	0001084c 	andi	zero,zero,1057
   10190:	0001084c 	andi	zero,zero,1057
   10194:	00010ae0 	cmpeqi	zero,zero,1067
   10198:	00010ae0 	cmpeqi	zero,zero,1067
   1019c:	00010ae0 	cmpeqi	zero,zero,1067
   101a0:	00010ae0 	cmpeqi	zero,zero,1067
   101a4:	00010ae0 	cmpeqi	zero,zero,1067
   101a8:	00010ae0 	cmpeqi	zero,zero,1067
   101ac:	00010ae0 	cmpeqi	zero,zero,1067
   101b0:	00010ae0 	cmpeqi	zero,zero,1067
   101b4:	00010ae0 	cmpeqi	zero,zero,1067
   101b8:	00010ae0 	cmpeqi	zero,zero,1067
   101bc:	00010878 	rdprs	zero,zero,1057
   101c0:	00010ae0 	cmpeqi	zero,zero,1067
   101c4:	00010ae0 	cmpeqi	zero,zero,1067
   101c8:	00010ae0 	cmpeqi	zero,zero,1067
   101cc:	00010ae0 	cmpeqi	zero,zero,1067
   101d0:	00010ae0 	cmpeqi	zero,zero,1067
   101d4:	00010ae0 	cmpeqi	zero,zero,1067
   101d8:	00010ae0 	cmpeqi	zero,zero,1067
   101dc:	00010ae0 	cmpeqi	zero,zero,1067
   101e0:	00010ae0 	cmpeqi	zero,zero,1067
   101e4:	00010ae0 	cmpeqi	zero,zero,1067
   101e8:	000108b0 	cmpltui	zero,zero,1058
   101ec:	00010ae0 	cmpeqi	zero,zero,1067
   101f0:	00010ae0 	cmpeqi	zero,zero,1067
   101f4:	00010ae0 	cmpeqi	zero,zero,1067
   101f8:	00010ae0 	cmpeqi	zero,zero,1067
   101fc:	00010ae0 	cmpeqi	zero,zero,1067
   10200:	00010908 	cmpgei	zero,zero,1060
   10204:	00010ae0 	cmpeqi	zero,zero,1067
   10208:	00010ae0 	cmpeqi	zero,zero,1067
   1020c:	00010978 	rdprs	zero,zero,1061
   10210:	00010ae0 	cmpeqi	zero,zero,1067
   10214:	00010ae0 	cmpeqi	zero,zero,1067
   10218:	00010ae0 	cmpeqi	zero,zero,1067
   1021c:	00010ae0 	cmpeqi	zero,zero,1067
   10220:	00010ae0 	cmpeqi	zero,zero,1067
   10224:	00010ae0 	cmpeqi	zero,zero,1067
   10228:	00010ae0 	cmpeqi	zero,zero,1067
   1022c:	00010ae0 	cmpeqi	zero,zero,1067
   10230:	00010ae0 	cmpeqi	zero,zero,1067
   10234:	00010ae0 	cmpeqi	zero,zero,1067
   10238:	00010724 	muli	zero,zero,1052
   1023c:	00010750 	cmplti	zero,zero,1053
   10240:	00010ae0 	cmpeqi	zero,zero,1067
   10244:	00010ae0 	cmpeqi	zero,zero,1067
   10248:	00010ae0 	cmpeqi	zero,zero,1067
   1024c:	00010a88 	cmpgei	zero,zero,1066
   10250:	00010750 	cmplti	zero,zero,1053
   10254:	00010ae0 	cmpeqi	zero,zero,1067
   10258:	00010ae0 	cmpeqi	zero,zero,1067
   1025c:	000105e4 	muli	zero,zero,1047
   10260:	00010ae0 	cmpeqi	zero,zero,1067
   10264:	000105f4 	movhi	zero,1047
   10268:	00010630 	cmpltui	zero,zero,1048
   1026c:	0001032c 	andhi	zero,zero,1036
   10270:	000105d8 	cmpnei	zero,zero,1047
   10274:	00010ae0 	cmpeqi	zero,zero,1067
   10278:	000109b4 	movhi	zero,1062
   1027c:	00010ae0 	cmpeqi	zero,zero,1067
   10280:	00010a0c 	andi	zero,zero,1064
   10284:	00010ae0 	cmpeqi	zero,zero,1067
   10288:	00010ae0 	cmpeqi	zero,zero,1067
   1028c:	000106d0 	cmplti	zero,zero,1051
   10290:	42000204 	addi	r8,r8,8
   10294:	da802317 	ldw	r10,140(sp)
   10298:	5455883a 	add	r10,r10,r17
   1029c:	da802315 	stw	r10,140(sp)
   102a0:	003f8b06 	br	100d0 <__alt_data_end+0xf00100d0>
   102a4:	d9002017 	ldw	r4,128(sp)
   102a8:	a00b883a 	mov	r5,r20
   102ac:	000aeb80 	call	aeb8 <__swsetup_r>
   102b0:	1003b11e 	bne	r2,zero,11178 <___vfiprintf_internal_r+0x11ec>
   102b4:	a080030b 	ldhu	r2,12(r20)
   102b8:	00c00284 	movi	r3,10
   102bc:	1080068c 	andi	r2,r2,26
   102c0:	10ff541e 	bne	r2,r3,10014 <__alt_data_end+0xf0010014>
   102c4:	a080038f 	ldh	r2,14(r20)
   102c8:	103f5216 	blt	r2,zero,10014 <__alt_data_end+0xf0010014>
   102cc:	d9c02217 	ldw	r7,136(sp)
   102d0:	d9002017 	ldw	r4,128(sp)
   102d4:	e00d883a 	mov	r6,fp
   102d8:	a00b883a 	mov	r5,r20
   102dc:	00114040 	call	11404 <__sbprintf>
   102e0:	dfc03617 	ldw	ra,216(sp)
   102e4:	df003517 	ldw	fp,212(sp)
   102e8:	ddc03417 	ldw	r23,208(sp)
   102ec:	dd803317 	ldw	r22,204(sp)
   102f0:	dd403217 	ldw	r21,200(sp)
   102f4:	dd003117 	ldw	r20,196(sp)
   102f8:	dcc03017 	ldw	r19,192(sp)
   102fc:	dc802f17 	ldw	r18,188(sp)
   10300:	dc402e17 	ldw	r17,184(sp)
   10304:	dc002d17 	ldw	r16,180(sp)
   10308:	dec03704 	addi	sp,sp,220
   1030c:	f800283a 	ret
   10310:	000ce8c0 	call	ce8c <__sinit>
   10314:	003f2f06 	br	ffd4 <__alt_data_end+0xf000ffd4>
   10318:	0463c83a 	sub	r17,zero,r17
   1031c:	d8802215 	stw	r2,136(sp)
   10320:	a5000114 	ori	r20,r20,4
   10324:	80c00007 	ldb	r3,0(r16)
   10328:	003f7706 	br	10108 <__alt_data_end+0xf0010108>
   1032c:	00800c04 	movi	r2,48
   10330:	da802217 	ldw	r10,136(sp)
   10334:	d8801d05 	stb	r2,116(sp)
   10338:	00801e04 	movi	r2,120
   1033c:	d8801d45 	stb	r2,117(sp)
   10340:	d8001d85 	stb	zero,118(sp)
   10344:	50c00104 	addi	r3,r10,4
   10348:	54800017 	ldw	r18,0(r10)
   1034c:	0027883a 	mov	r19,zero
   10350:	a0800094 	ori	r2,r20,2
   10354:	48030b16 	blt	r9,zero,10f84 <___vfiprintf_internal_r+0xff8>
   10358:	00bfdfc4 	movi	r2,-129
   1035c:	a096703a 	and	r11,r20,r2
   10360:	d8c02215 	stw	r3,136(sp)
   10364:	5d000094 	ori	r20,r11,2
   10368:	90032b1e 	bne	r18,zero,11018 <___vfiprintf_internal_r+0x108c>
   1036c:	00820034 	movhi	r2,2048
   10370:	1080b504 	addi	r2,r2,724
   10374:	d8802615 	stw	r2,152(sp)
   10378:	0039883a 	mov	fp,zero
   1037c:	48017b1e 	bne	r9,zero,1096c <___vfiprintf_internal_r+0x9e0>
   10380:	0013883a 	mov	r9,zero
   10384:	0027883a 	mov	r19,zero
   10388:	dd401a04 	addi	r21,sp,104
   1038c:	4825883a 	mov	r18,r9
   10390:	4cc0010e 	bge	r9,r19,10398 <___vfiprintf_internal_r+0x40c>
   10394:	9825883a 	mov	r18,r19
   10398:	e7003fcc 	andi	fp,fp,255
   1039c:	e700201c 	xori	fp,fp,128
   103a0:	e73fe004 	addi	fp,fp,-128
   103a4:	e0000126 	beq	fp,zero,103ac <___vfiprintf_internal_r+0x420>
   103a8:	94800044 	addi	r18,r18,1
   103ac:	a380008c 	andi	r14,r20,2
   103b0:	70000126 	beq	r14,zero,103b8 <___vfiprintf_internal_r+0x42c>
   103b4:	94800084 	addi	r18,r18,2
   103b8:	a700210c 	andi	fp,r20,132
   103bc:	e001df1e 	bne	fp,zero,10b3c <___vfiprintf_internal_r+0xbb0>
   103c0:	8c87c83a 	sub	r3,r17,r18
   103c4:	00c1dd0e 	bge	zero,r3,10b3c <___vfiprintf_internal_r+0xbb0>
   103c8:	01c00404 	movi	r7,16
   103cc:	d8801c17 	ldw	r2,112(sp)
   103d0:	38c3ad0e 	bge	r7,r3,11288 <___vfiprintf_internal_r+0x12fc>
   103d4:	02820034 	movhi	r10,2048
   103d8:	52811a04 	addi	r10,r10,1128
   103dc:	dc002915 	stw	r16,164(sp)
   103e0:	d9801b17 	ldw	r6,108(sp)
   103e4:	da802415 	stw	r10,144(sp)
   103e8:	03c001c4 	movi	r15,7
   103ec:	da402515 	stw	r9,148(sp)
   103f0:	db802815 	stw	r14,160(sp)
   103f4:	1821883a 	mov	r16,r3
   103f8:	00000506 	br	10410 <___vfiprintf_internal_r+0x484>
   103fc:	31400084 	addi	r5,r6,2
   10400:	42000204 	addi	r8,r8,8
   10404:	200d883a 	mov	r6,r4
   10408:	843ffc04 	addi	r16,r16,-16
   1040c:	3c000d0e 	bge	r7,r16,10444 <___vfiprintf_internal_r+0x4b8>
   10410:	10800404 	addi	r2,r2,16
   10414:	31000044 	addi	r4,r6,1
   10418:	45800015 	stw	r22,0(r8)
   1041c:	41c00115 	stw	r7,4(r8)
   10420:	d8801c15 	stw	r2,112(sp)
   10424:	d9001b15 	stw	r4,108(sp)
   10428:	793ff40e 	bge	r15,r4,103fc <__alt_data_end+0xf00103fc>
   1042c:	1001b51e 	bne	r2,zero,10b04 <___vfiprintf_internal_r+0xb78>
   10430:	843ffc04 	addi	r16,r16,-16
   10434:	000d883a 	mov	r6,zero
   10438:	01400044 	movi	r5,1
   1043c:	d811883a 	mov	r8,sp
   10440:	3c3ff316 	blt	r7,r16,10410 <__alt_data_end+0xf0010410>
   10444:	8007883a 	mov	r3,r16
   10448:	da402517 	ldw	r9,148(sp)
   1044c:	db802817 	ldw	r14,160(sp)
   10450:	dc002917 	ldw	r16,164(sp)
   10454:	da802417 	ldw	r10,144(sp)
   10458:	1885883a 	add	r2,r3,r2
   1045c:	40c00115 	stw	r3,4(r8)
   10460:	42800015 	stw	r10,0(r8)
   10464:	d8801c15 	stw	r2,112(sp)
   10468:	d9401b15 	stw	r5,108(sp)
   1046c:	00c001c4 	movi	r3,7
   10470:	19426016 	blt	r3,r5,10df4 <___vfiprintf_internal_r+0xe68>
   10474:	d8c01d87 	ldb	r3,118(sp)
   10478:	42000204 	addi	r8,r8,8
   1047c:	29000044 	addi	r4,r5,1
   10480:	1801b31e 	bne	r3,zero,10b50 <___vfiprintf_internal_r+0xbc4>
   10484:	7001c026 	beq	r14,zero,10b88 <___vfiprintf_internal_r+0xbfc>
   10488:	d8c01d04 	addi	r3,sp,116
   1048c:	10800084 	addi	r2,r2,2
   10490:	40c00015 	stw	r3,0(r8)
   10494:	00c00084 	movi	r3,2
   10498:	40c00115 	stw	r3,4(r8)
   1049c:	d8801c15 	stw	r2,112(sp)
   104a0:	d9001b15 	stw	r4,108(sp)
   104a4:	00c001c4 	movi	r3,7
   104a8:	1902650e 	bge	r3,r4,10e40 <___vfiprintf_internal_r+0xeb4>
   104ac:	10029a1e 	bne	r2,zero,10f18 <___vfiprintf_internal_r+0xf8c>
   104b0:	00c02004 	movi	r3,128
   104b4:	01000044 	movi	r4,1
   104b8:	000b883a 	mov	r5,zero
   104bc:	d811883a 	mov	r8,sp
   104c0:	e0c1b31e 	bne	fp,r3,10b90 <___vfiprintf_internal_r+0xc04>
   104c4:	8cb9c83a 	sub	fp,r17,r18
   104c8:	0701b10e 	bge	zero,fp,10b90 <___vfiprintf_internal_r+0xc04>
   104cc:	01c00404 	movi	r7,16
   104d0:	3f03890e 	bge	r7,fp,112f8 <___vfiprintf_internal_r+0x136c>
   104d4:	00c20034 	movhi	r3,2048
   104d8:	18c11604 	addi	r3,r3,1112
   104dc:	d8c02415 	stw	r3,144(sp)
   104e0:	8007883a 	mov	r3,r16
   104e4:	034001c4 	movi	r13,7
   104e8:	e021883a 	mov	r16,fp
   104ec:	da402515 	stw	r9,148(sp)
   104f0:	1839883a 	mov	fp,r3
   104f4:	00000506 	br	1050c <___vfiprintf_internal_r+0x580>
   104f8:	29800084 	addi	r6,r5,2
   104fc:	42000204 	addi	r8,r8,8
   10500:	180b883a 	mov	r5,r3
   10504:	843ffc04 	addi	r16,r16,-16
   10508:	3c000d0e 	bge	r7,r16,10540 <___vfiprintf_internal_r+0x5b4>
   1050c:	10800404 	addi	r2,r2,16
   10510:	28c00044 	addi	r3,r5,1
   10514:	45c00015 	stw	r23,0(r8)
   10518:	41c00115 	stw	r7,4(r8)
   1051c:	d8801c15 	stw	r2,112(sp)
   10520:	d8c01b15 	stw	r3,108(sp)
   10524:	68fff40e 	bge	r13,r3,104f8 <__alt_data_end+0xf00104f8>
   10528:	1002241e 	bne	r2,zero,10dbc <___vfiprintf_internal_r+0xe30>
   1052c:	843ffc04 	addi	r16,r16,-16
   10530:	01800044 	movi	r6,1
   10534:	000b883a 	mov	r5,zero
   10538:	d811883a 	mov	r8,sp
   1053c:	3c3ff316 	blt	r7,r16,1050c <__alt_data_end+0xf001050c>
   10540:	da402517 	ldw	r9,148(sp)
   10544:	e007883a 	mov	r3,fp
   10548:	8039883a 	mov	fp,r16
   1054c:	1821883a 	mov	r16,r3
   10550:	d8c02417 	ldw	r3,144(sp)
   10554:	1705883a 	add	r2,r2,fp
   10558:	47000115 	stw	fp,4(r8)
   1055c:	40c00015 	stw	r3,0(r8)
   10560:	d8801c15 	stw	r2,112(sp)
   10564:	d9801b15 	stw	r6,108(sp)
   10568:	00c001c4 	movi	r3,7
   1056c:	19827616 	blt	r3,r6,10f48 <___vfiprintf_internal_r+0xfbc>
   10570:	4cf9c83a 	sub	fp,r9,r19
   10574:	42000204 	addi	r8,r8,8
   10578:	31000044 	addi	r4,r6,1
   1057c:	300b883a 	mov	r5,r6
   10580:	07018516 	blt	zero,fp,10b98 <___vfiprintf_internal_r+0xc0c>
   10584:	9885883a 	add	r2,r19,r2
   10588:	45400015 	stw	r21,0(r8)
   1058c:	44c00115 	stw	r19,4(r8)
   10590:	d8801c15 	stw	r2,112(sp)
   10594:	d9001b15 	stw	r4,108(sp)
   10598:	00c001c4 	movi	r3,7
   1059c:	1901dd0e 	bge	r3,r4,10d14 <___vfiprintf_internal_r+0xd88>
   105a0:	1002401e 	bne	r2,zero,10ea4 <___vfiprintf_internal_r+0xf18>
   105a4:	d8001b15 	stw	zero,108(sp)
   105a8:	a2c0010c 	andi	r11,r20,4
   105ac:	58000226 	beq	r11,zero,105b8 <___vfiprintf_internal_r+0x62c>
   105b0:	8ca7c83a 	sub	r19,r17,r18
   105b4:	04c2f216 	blt	zero,r19,11180 <___vfiprintf_internal_r+0x11f4>
   105b8:	8c80010e 	bge	r17,r18,105c0 <___vfiprintf_internal_r+0x634>
   105bc:	9023883a 	mov	r17,r18
   105c0:	da802317 	ldw	r10,140(sp)
   105c4:	5455883a 	add	r10,r10,r17
   105c8:	da802315 	stw	r10,140(sp)
   105cc:	d8001b15 	stw	zero,108(sp)
   105d0:	d811883a 	mov	r8,sp
   105d4:	003ea206 	br	10060 <__alt_data_end+0xf0010060>
   105d8:	a5000814 	ori	r20,r20,32
   105dc:	80c00007 	ldb	r3,0(r16)
   105e0:	003ec906 	br	10108 <__alt_data_end+0xf0010108>
   105e4:	80c00007 	ldb	r3,0(r16)
   105e8:	1b030926 	beq	r3,r12,11210 <___vfiprintf_internal_r+0x1284>
   105ec:	a5000414 	ori	r20,r20,16
   105f0:	003ec506 	br	10108 <__alt_data_end+0xf0010108>
   105f4:	21003fcc 	andi	r4,r4,255
   105f8:	20035e1e 	bne	r4,zero,11374 <___vfiprintf_internal_r+0x13e8>
   105fc:	a080080c 	andi	r2,r20,32
   10600:	1002a526 	beq	r2,zero,11098 <___vfiprintf_internal_r+0x110c>
   10604:	da802217 	ldw	r10,136(sp)
   10608:	50800017 	ldw	r2,0(r10)
   1060c:	da802317 	ldw	r10,140(sp)
   10610:	5007d7fa 	srai	r3,r10,31
   10614:	da802217 	ldw	r10,136(sp)
   10618:	10c00115 	stw	r3,4(r2)
   1061c:	52800104 	addi	r10,r10,4
   10620:	da802215 	stw	r10,136(sp)
   10624:	da802317 	ldw	r10,140(sp)
   10628:	12800015 	stw	r10,0(r2)
   1062c:	003e8c06 	br	10060 <__alt_data_end+0xf0010060>
   10630:	21003fcc 	andi	r4,r4,255
   10634:	2003511e 	bne	r4,zero,1137c <___vfiprintf_internal_r+0x13f0>
   10638:	a080080c 	andi	r2,r20,32
   1063c:	1000a126 	beq	r2,zero,108c4 <___vfiprintf_internal_r+0x938>
   10640:	da802217 	ldw	r10,136(sp)
   10644:	d8001d85 	stb	zero,118(sp)
   10648:	50800204 	addi	r2,r10,8
   1064c:	54800017 	ldw	r18,0(r10)
   10650:	54c00117 	ldw	r19,4(r10)
   10654:	4802b416 	blt	r9,zero,11128 <___vfiprintf_internal_r+0x119c>
   10658:	013fdfc4 	movi	r4,-129
   1065c:	94c6b03a 	or	r3,r18,r19
   10660:	d8802215 	stw	r2,136(sp)
   10664:	a128703a 	and	r20,r20,r4
   10668:	1800a226 	beq	r3,zero,108f4 <___vfiprintf_internal_r+0x968>
   1066c:	0039883a 	mov	fp,zero
   10670:	dd401a04 	addi	r21,sp,104
   10674:	9006d0fa 	srli	r3,r18,3
   10678:	9808977a 	slli	r4,r19,29
   1067c:	9826d0fa 	srli	r19,r19,3
   10680:	948001cc 	andi	r18,r18,7
   10684:	90800c04 	addi	r2,r18,48
   10688:	ad7fffc4 	addi	r21,r21,-1
   1068c:	20e4b03a 	or	r18,r4,r3
   10690:	a8800005 	stb	r2,0(r21)
   10694:	94c6b03a 	or	r3,r18,r19
   10698:	183ff61e 	bne	r3,zero,10674 <__alt_data_end+0xf0010674>
   1069c:	a0c0004c 	andi	r3,r20,1
   106a0:	18005926 	beq	r3,zero,10808 <___vfiprintf_internal_r+0x87c>
   106a4:	10803fcc 	andi	r2,r2,255
   106a8:	1080201c 	xori	r2,r2,128
   106ac:	10bfe004 	addi	r2,r2,-128
   106b0:	00c00c04 	movi	r3,48
   106b4:	10c05426 	beq	r2,r3,10808 <___vfiprintf_internal_r+0x87c>
   106b8:	da801e17 	ldw	r10,120(sp)
   106bc:	a8bfffc4 	addi	r2,r21,-1
   106c0:	a8ffffc5 	stb	r3,-1(r21)
   106c4:	50a7c83a 	sub	r19,r10,r2
   106c8:	102b883a 	mov	r21,r2
   106cc:	003f2f06 	br	1038c <__alt_data_end+0xf001038c>
   106d0:	21003fcc 	andi	r4,r4,255
   106d4:	2003421e 	bne	r4,zero,113e0 <___vfiprintf_internal_r+0x1454>
   106d8:	00820034 	movhi	r2,2048
   106dc:	1080b504 	addi	r2,r2,724
   106e0:	d8802615 	stw	r2,152(sp)
   106e4:	a080080c 	andi	r2,r20,32
   106e8:	1000aa26 	beq	r2,zero,10994 <___vfiprintf_internal_r+0xa08>
   106ec:	da802217 	ldw	r10,136(sp)
   106f0:	54800017 	ldw	r18,0(r10)
   106f4:	54c00117 	ldw	r19,4(r10)
   106f8:	52800204 	addi	r10,r10,8
   106fc:	da802215 	stw	r10,136(sp)
   10700:	a080004c 	andi	r2,r20,1
   10704:	1001d226 	beq	r2,zero,10e50 <___vfiprintf_internal_r+0xec4>
   10708:	94c4b03a 	or	r2,r18,r19
   1070c:	1002351e 	bne	r2,zero,10fe4 <___vfiprintf_internal_r+0x1058>
   10710:	d8001d85 	stb	zero,118(sp)
   10714:	48022216 	blt	r9,zero,10fa0 <___vfiprintf_internal_r+0x1014>
   10718:	00bfdfc4 	movi	r2,-129
   1071c:	a0a8703a 	and	r20,r20,r2
   10720:	003f1506 	br	10378 <__alt_data_end+0xf0010378>
   10724:	da802217 	ldw	r10,136(sp)
   10728:	04800044 	movi	r18,1
   1072c:	d8001d85 	stb	zero,118(sp)
   10730:	50800017 	ldw	r2,0(r10)
   10734:	52800104 	addi	r10,r10,4
   10738:	da802215 	stw	r10,136(sp)
   1073c:	d8801005 	stb	r2,64(sp)
   10740:	9027883a 	mov	r19,r18
   10744:	dd401004 	addi	r21,sp,64
   10748:	0013883a 	mov	r9,zero
   1074c:	003f1706 	br	103ac <__alt_data_end+0xf00103ac>
   10750:	21003fcc 	andi	r4,r4,255
   10754:	2003201e 	bne	r4,zero,113d8 <___vfiprintf_internal_r+0x144c>
   10758:	a080080c 	andi	r2,r20,32
   1075c:	10004b26 	beq	r2,zero,1088c <___vfiprintf_internal_r+0x900>
   10760:	da802217 	ldw	r10,136(sp)
   10764:	50800117 	ldw	r2,4(r10)
   10768:	54800017 	ldw	r18,0(r10)
   1076c:	52800204 	addi	r10,r10,8
   10770:	da802215 	stw	r10,136(sp)
   10774:	1027883a 	mov	r19,r2
   10778:	10022c16 	blt	r2,zero,1102c <___vfiprintf_internal_r+0x10a0>
   1077c:	df001d83 	ldbu	fp,118(sp)
   10780:	48007216 	blt	r9,zero,1094c <___vfiprintf_internal_r+0x9c0>
   10784:	00ffdfc4 	movi	r3,-129
   10788:	94c4b03a 	or	r2,r18,r19
   1078c:	a0e8703a 	and	r20,r20,r3
   10790:	1000cc26 	beq	r2,zero,10ac4 <___vfiprintf_internal_r+0xb38>
   10794:	98021026 	beq	r19,zero,10fd8 <___vfiprintf_internal_r+0x104c>
   10798:	dc402415 	stw	r17,144(sp)
   1079c:	dc002515 	stw	r16,148(sp)
   107a0:	9823883a 	mov	r17,r19
   107a4:	9021883a 	mov	r16,r18
   107a8:	dd401a04 	addi	r21,sp,104
   107ac:	4825883a 	mov	r18,r9
   107b0:	4027883a 	mov	r19,r8
   107b4:	8009883a 	mov	r4,r16
   107b8:	880b883a 	mov	r5,r17
   107bc:	01800284 	movi	r6,10
   107c0:	000f883a 	mov	r7,zero
   107c4:	001236c0 	call	1236c <__umoddi3>
   107c8:	10800c04 	addi	r2,r2,48
   107cc:	ad7fffc4 	addi	r21,r21,-1
   107d0:	8009883a 	mov	r4,r16
   107d4:	880b883a 	mov	r5,r17
   107d8:	a8800005 	stb	r2,0(r21)
   107dc:	01800284 	movi	r6,10
   107e0:	000f883a 	mov	r7,zero
   107e4:	0011df40 	call	11df4 <__udivdi3>
   107e8:	1021883a 	mov	r16,r2
   107ec:	10c4b03a 	or	r2,r2,r3
   107f0:	1823883a 	mov	r17,r3
   107f4:	103fef1e 	bne	r2,zero,107b4 <__alt_data_end+0xf00107b4>
   107f8:	dc402417 	ldw	r17,144(sp)
   107fc:	dc002517 	ldw	r16,148(sp)
   10800:	9013883a 	mov	r9,r18
   10804:	9811883a 	mov	r8,r19
   10808:	da801e17 	ldw	r10,120(sp)
   1080c:	5567c83a 	sub	r19,r10,r21
   10810:	003ede06 	br	1038c <__alt_data_end+0xf001038c>
   10814:	38803fcc 	andi	r2,r7,255
   10818:	1080201c 	xori	r2,r2,128
   1081c:	10bfe004 	addi	r2,r2,-128
   10820:	1002371e 	bne	r2,zero,11100 <___vfiprintf_internal_r+0x1174>
   10824:	01000044 	movi	r4,1
   10828:	01c00804 	movi	r7,32
   1082c:	80c00007 	ldb	r3,0(r16)
   10830:	003e3506 	br	10108 <__alt_data_end+0xf0010108>
   10834:	a5000054 	ori	r20,r20,1
   10838:	80c00007 	ldb	r3,0(r16)
   1083c:	003e3206 	br	10108 <__alt_data_end+0xf0010108>
   10840:	a5002014 	ori	r20,r20,128
   10844:	80c00007 	ldb	r3,0(r16)
   10848:	003e2f06 	br	10108 <__alt_data_end+0xf0010108>
   1084c:	8015883a 	mov	r10,r16
   10850:	0023883a 	mov	r17,zero
   10854:	18bff404 	addi	r2,r3,-48
   10858:	50c00007 	ldb	r3,0(r10)
   1085c:	8c4002a4 	muli	r17,r17,10
   10860:	84000044 	addi	r16,r16,1
   10864:	8015883a 	mov	r10,r16
   10868:	1463883a 	add	r17,r2,r17
   1086c:	18bff404 	addi	r2,r3,-48
   10870:	30bff92e 	bgeu	r6,r2,10858 <__alt_data_end+0xf0010858>
   10874:	003e2506 	br	1010c <__alt_data_end+0xf001010c>
   10878:	21003fcc 	andi	r4,r4,255
   1087c:	2002d41e 	bne	r4,zero,113d0 <___vfiprintf_internal_r+0x1444>
   10880:	a5000414 	ori	r20,r20,16
   10884:	a080080c 	andi	r2,r20,32
   10888:	103fb51e 	bne	r2,zero,10760 <__alt_data_end+0xf0010760>
   1088c:	a080040c 	andi	r2,r20,16
   10890:	1001f826 	beq	r2,zero,11074 <___vfiprintf_internal_r+0x10e8>
   10894:	da802217 	ldw	r10,136(sp)
   10898:	54800017 	ldw	r18,0(r10)
   1089c:	52800104 	addi	r10,r10,4
   108a0:	da802215 	stw	r10,136(sp)
   108a4:	9027d7fa 	srai	r19,r18,31
   108a8:	9805883a 	mov	r2,r19
   108ac:	003fb206 	br	10778 <__alt_data_end+0xf0010778>
   108b0:	21003fcc 	andi	r4,r4,255
   108b4:	2002c41e 	bne	r4,zero,113c8 <___vfiprintf_internal_r+0x143c>
   108b8:	a5000414 	ori	r20,r20,16
   108bc:	a080080c 	andi	r2,r20,32
   108c0:	103f5f1e 	bne	r2,zero,10640 <__alt_data_end+0xf0010640>
   108c4:	a080040c 	andi	r2,r20,16
   108c8:	10020f26 	beq	r2,zero,11108 <___vfiprintf_internal_r+0x117c>
   108cc:	da802217 	ldw	r10,136(sp)
   108d0:	d8001d85 	stb	zero,118(sp)
   108d4:	0027883a 	mov	r19,zero
   108d8:	50800104 	addi	r2,r10,4
   108dc:	54800017 	ldw	r18,0(r10)
   108e0:	48021116 	blt	r9,zero,11128 <___vfiprintf_internal_r+0x119c>
   108e4:	00ffdfc4 	movi	r3,-129
   108e8:	d8802215 	stw	r2,136(sp)
   108ec:	a0e8703a 	and	r20,r20,r3
   108f0:	903f5e1e 	bne	r18,zero,1066c <__alt_data_end+0xf001066c>
   108f4:	0039883a 	mov	fp,zero
   108f8:	4802a626 	beq	r9,zero,11394 <___vfiprintf_internal_r+0x1408>
   108fc:	0025883a 	mov	r18,zero
   10900:	0027883a 	mov	r19,zero
   10904:	003f5a06 	br	10670 <__alt_data_end+0xf0010670>
   10908:	21003fcc 	andi	r4,r4,255
   1090c:	20029f1e 	bne	r4,zero,1138c <___vfiprintf_internal_r+0x1400>
   10910:	a5000414 	ori	r20,r20,16
   10914:	a080080c 	andi	r2,r20,32
   10918:	10005e1e 	bne	r2,zero,10a94 <___vfiprintf_internal_r+0xb08>
   1091c:	a080040c 	andi	r2,r20,16
   10920:	1001a21e 	bne	r2,zero,10fac <___vfiprintf_internal_r+0x1020>
   10924:	a080100c 	andi	r2,r20,64
   10928:	d8001d85 	stb	zero,118(sp)
   1092c:	da802217 	ldw	r10,136(sp)
   10930:	1002231e 	bne	r2,zero,111c0 <___vfiprintf_internal_r+0x1234>
   10934:	50800104 	addi	r2,r10,4
   10938:	54800017 	ldw	r18,0(r10)
   1093c:	0027883a 	mov	r19,zero
   10940:	4801a00e 	bge	r9,zero,10fc4 <___vfiprintf_internal_r+0x1038>
   10944:	d8802215 	stw	r2,136(sp)
   10948:	0039883a 	mov	fp,zero
   1094c:	94c4b03a 	or	r2,r18,r19
   10950:	103f901e 	bne	r2,zero,10794 <__alt_data_end+0xf0010794>
   10954:	00800044 	movi	r2,1
   10958:	10803fcc 	andi	r2,r2,255
   1095c:	00c00044 	movi	r3,1
   10960:	10c05926 	beq	r2,r3,10ac8 <___vfiprintf_internal_r+0xb3c>
   10964:	00c00084 	movi	r3,2
   10968:	10ffe41e 	bne	r2,r3,108fc <__alt_data_end+0xf00108fc>
   1096c:	0025883a 	mov	r18,zero
   10970:	0027883a 	mov	r19,zero
   10974:	00013d06 	br	10e6c <___vfiprintf_internal_r+0xee0>
   10978:	21003fcc 	andi	r4,r4,255
   1097c:	2002811e 	bne	r4,zero,11384 <___vfiprintf_internal_r+0x13f8>
   10980:	00820034 	movhi	r2,2048
   10984:	1080b004 	addi	r2,r2,704
   10988:	d8802615 	stw	r2,152(sp)
   1098c:	a080080c 	andi	r2,r20,32
   10990:	103f561e 	bne	r2,zero,106ec <__alt_data_end+0xf00106ec>
   10994:	a080040c 	andi	r2,r20,16
   10998:	1001d126 	beq	r2,zero,110e0 <___vfiprintf_internal_r+0x1154>
   1099c:	da802217 	ldw	r10,136(sp)
   109a0:	0027883a 	mov	r19,zero
   109a4:	54800017 	ldw	r18,0(r10)
   109a8:	52800104 	addi	r10,r10,4
   109ac:	da802215 	stw	r10,136(sp)
   109b0:	003f5306 	br	10700 <__alt_data_end+0xf0010700>
   109b4:	da802217 	ldw	r10,136(sp)
   109b8:	d8001d85 	stb	zero,118(sp)
   109bc:	55400017 	ldw	r21,0(r10)
   109c0:	50c00104 	addi	r3,r10,4
   109c4:	a8024226 	beq	r21,zero,112d0 <___vfiprintf_internal_r+0x1344>
   109c8:	48021816 	blt	r9,zero,1122c <___vfiprintf_internal_r+0x12a0>
   109cc:	480d883a 	mov	r6,r9
   109d0:	000b883a 	mov	r5,zero
   109d4:	a809883a 	mov	r4,r21
   109d8:	d8c02a15 	stw	r3,168(sp)
   109dc:	da002b15 	stw	r8,172(sp)
   109e0:	da402c15 	stw	r9,176(sp)
   109e4:	000e3f80 	call	e3f8 <memchr>
   109e8:	d8c02a17 	ldw	r3,168(sp)
   109ec:	da002b17 	ldw	r8,172(sp)
   109f0:	da402c17 	ldw	r9,176(sp)
   109f4:	10024826 	beq	r2,zero,11318 <___vfiprintf_internal_r+0x138c>
   109f8:	1567c83a 	sub	r19,r2,r21
   109fc:	df001d83 	ldbu	fp,118(sp)
   10a00:	d8c02215 	stw	r3,136(sp)
   10a04:	0013883a 	mov	r9,zero
   10a08:	003e6006 	br	1038c <__alt_data_end+0xf001038c>
   10a0c:	21003fcc 	andi	r4,r4,255
   10a10:	203fc026 	beq	r4,zero,10914 <__alt_data_end+0xf0010914>
   10a14:	d9c01d85 	stb	r7,118(sp)
   10a18:	003fbe06 	br	10914 <__alt_data_end+0xf0010914>
   10a1c:	da802217 	ldw	r10,136(sp)
   10a20:	54400017 	ldw	r17,0(r10)
   10a24:	50800104 	addi	r2,r10,4
   10a28:	883e3b16 	blt	r17,zero,10318 <__alt_data_end+0xf0010318>
   10a2c:	d8802215 	stw	r2,136(sp)
   10a30:	80c00007 	ldb	r3,0(r16)
   10a34:	003db406 	br	10108 <__alt_data_end+0xf0010108>
   10a38:	01000044 	movi	r4,1
   10a3c:	01c00ac4 	movi	r7,43
   10a40:	80c00007 	ldb	r3,0(r16)
   10a44:	003db006 	br	10108 <__alt_data_end+0xf0010108>
   10a48:	80c00007 	ldb	r3,0(r16)
   10a4c:	82800044 	addi	r10,r16,1
   10a50:	1b423c26 	beq	r3,r13,11344 <___vfiprintf_internal_r+0x13b8>
   10a54:	18bff404 	addi	r2,r3,-48
   10a58:	0013883a 	mov	r9,zero
   10a5c:	30822b36 	bltu	r6,r2,1130c <___vfiprintf_internal_r+0x1380>
   10a60:	50c00007 	ldb	r3,0(r10)
   10a64:	4a4002a4 	muli	r9,r9,10
   10a68:	54000044 	addi	r16,r10,1
   10a6c:	8015883a 	mov	r10,r16
   10a70:	4893883a 	add	r9,r9,r2
   10a74:	18bff404 	addi	r2,r3,-48
   10a78:	30bff92e 	bgeu	r6,r2,10a60 <__alt_data_end+0xf0010a60>
   10a7c:	483da30e 	bge	r9,zero,1010c <__alt_data_end+0xf001010c>
   10a80:	027fffc4 	movi	r9,-1
   10a84:	003da106 	br	1010c <__alt_data_end+0xf001010c>
   10a88:	a5001014 	ori	r20,r20,64
   10a8c:	80c00007 	ldb	r3,0(r16)
   10a90:	003d9d06 	br	10108 <__alt_data_end+0xf0010108>
   10a94:	da802217 	ldw	r10,136(sp)
   10a98:	d8001d85 	stb	zero,118(sp)
   10a9c:	50c00204 	addi	r3,r10,8
   10aa0:	54800017 	ldw	r18,0(r10)
   10aa4:	54c00117 	ldw	r19,4(r10)
   10aa8:	4801ca16 	blt	r9,zero,111d4 <___vfiprintf_internal_r+0x1248>
   10aac:	013fdfc4 	movi	r4,-129
   10ab0:	94c4b03a 	or	r2,r18,r19
   10ab4:	d8c02215 	stw	r3,136(sp)
   10ab8:	a128703a 	and	r20,r20,r4
   10abc:	0039883a 	mov	fp,zero
   10ac0:	103f341e 	bne	r2,zero,10794 <__alt_data_end+0xf0010794>
   10ac4:	483e2e26 	beq	r9,zero,10380 <__alt_data_end+0xf0010380>
   10ac8:	0025883a 	mov	r18,zero
   10acc:	94800c04 	addi	r18,r18,48
   10ad0:	dc8019c5 	stb	r18,103(sp)
   10ad4:	dcc02717 	ldw	r19,156(sp)
   10ad8:	dd4019c4 	addi	r21,sp,103
   10adc:	003e2b06 	br	1038c <__alt_data_end+0xf001038c>
   10ae0:	21003fcc 	andi	r4,r4,255
   10ae4:	2002361e 	bne	r4,zero,113c0 <___vfiprintf_internal_r+0x1434>
   10ae8:	1801c126 	beq	r3,zero,111f0 <___vfiprintf_internal_r+0x1264>
   10aec:	04800044 	movi	r18,1
   10af0:	d8c01005 	stb	r3,64(sp)
   10af4:	d8001d85 	stb	zero,118(sp)
   10af8:	9027883a 	mov	r19,r18
   10afc:	dd401004 	addi	r21,sp,64
   10b00:	003f1106 	br	10748 <__alt_data_end+0xf0010748>
   10b04:	d9402117 	ldw	r5,132(sp)
   10b08:	d9002017 	ldw	r4,128(sp)
   10b0c:	d9801a04 	addi	r6,sp,104
   10b10:	d9c02b15 	stw	r7,172(sp)
   10b14:	dbc02a15 	stw	r15,168(sp)
   10b18:	000fe780 	call	fe78 <__sprint_r.part.0>
   10b1c:	d9c02b17 	ldw	r7,172(sp)
   10b20:	dbc02a17 	ldw	r15,168(sp)
   10b24:	10006d1e 	bne	r2,zero,10cdc <___vfiprintf_internal_r+0xd50>
   10b28:	d9801b17 	ldw	r6,108(sp)
   10b2c:	d8801c17 	ldw	r2,112(sp)
   10b30:	d811883a 	mov	r8,sp
   10b34:	31400044 	addi	r5,r6,1
   10b38:	003e3306 	br	10408 <__alt_data_end+0xf0010408>
   10b3c:	d9401b17 	ldw	r5,108(sp)
   10b40:	d8801c17 	ldw	r2,112(sp)
   10b44:	29000044 	addi	r4,r5,1
   10b48:	d8c01d87 	ldb	r3,118(sp)
   10b4c:	183e4d26 	beq	r3,zero,10484 <__alt_data_end+0xf0010484>
   10b50:	00c00044 	movi	r3,1
   10b54:	d9401d84 	addi	r5,sp,118
   10b58:	10c5883a 	add	r2,r2,r3
   10b5c:	41400015 	stw	r5,0(r8)
   10b60:	40c00115 	stw	r3,4(r8)
   10b64:	d8801c15 	stw	r2,112(sp)
   10b68:	d9001b15 	stw	r4,108(sp)
   10b6c:	014001c4 	movi	r5,7
   10b70:	2900a90e 	bge	r5,r4,10e18 <___vfiprintf_internal_r+0xe8c>
   10b74:	1000da1e 	bne	r2,zero,10ee0 <___vfiprintf_internal_r+0xf54>
   10b78:	7000ab1e 	bne	r14,zero,10e28 <___vfiprintf_internal_r+0xe9c>
   10b7c:	000b883a 	mov	r5,zero
   10b80:	1809883a 	mov	r4,r3
   10b84:	d811883a 	mov	r8,sp
   10b88:	00c02004 	movi	r3,128
   10b8c:	e0fe4d26 	beq	fp,r3,104c4 <__alt_data_end+0xf00104c4>
   10b90:	4cf9c83a 	sub	fp,r9,r19
   10b94:	073e7b0e 	bge	zero,fp,10584 <__alt_data_end+0xf0010584>
   10b98:	01c00404 	movi	r7,16
   10b9c:	3f01900e 	bge	r7,fp,111e0 <___vfiprintf_internal_r+0x1254>
   10ba0:	00c20034 	movhi	r3,2048
   10ba4:	18c11604 	addi	r3,r3,1112
   10ba8:	d8c02415 	stw	r3,144(sp)
   10bac:	034001c4 	movi	r13,7
   10bb0:	00000506 	br	10bc8 <___vfiprintf_internal_r+0xc3c>
   10bb4:	29000084 	addi	r4,r5,2
   10bb8:	42000204 	addi	r8,r8,8
   10bbc:	180b883a 	mov	r5,r3
   10bc0:	e73ffc04 	addi	fp,fp,-16
   10bc4:	3f000d0e 	bge	r7,fp,10bfc <___vfiprintf_internal_r+0xc70>
   10bc8:	10800404 	addi	r2,r2,16
   10bcc:	28c00044 	addi	r3,r5,1
   10bd0:	45c00015 	stw	r23,0(r8)
   10bd4:	41c00115 	stw	r7,4(r8)
   10bd8:	d8801c15 	stw	r2,112(sp)
   10bdc:	d8c01b15 	stw	r3,108(sp)
   10be0:	68fff40e 	bge	r13,r3,10bb4 <__alt_data_end+0xf0010bb4>
   10be4:	1000101e 	bne	r2,zero,10c28 <___vfiprintf_internal_r+0xc9c>
   10be8:	e73ffc04 	addi	fp,fp,-16
   10bec:	01000044 	movi	r4,1
   10bf0:	000b883a 	mov	r5,zero
   10bf4:	d811883a 	mov	r8,sp
   10bf8:	3f3ff316 	blt	r7,fp,10bc8 <__alt_data_end+0xf0010bc8>
   10bfc:	da802417 	ldw	r10,144(sp)
   10c00:	1705883a 	add	r2,r2,fp
   10c04:	47000115 	stw	fp,4(r8)
   10c08:	42800015 	stw	r10,0(r8)
   10c0c:	d8801c15 	stw	r2,112(sp)
   10c10:	d9001b15 	stw	r4,108(sp)
   10c14:	00c001c4 	movi	r3,7
   10c18:	19003616 	blt	r3,r4,10cf4 <___vfiprintf_internal_r+0xd68>
   10c1c:	42000204 	addi	r8,r8,8
   10c20:	21000044 	addi	r4,r4,1
   10c24:	003e5706 	br	10584 <__alt_data_end+0xf0010584>
   10c28:	d9402117 	ldw	r5,132(sp)
   10c2c:	d9002017 	ldw	r4,128(sp)
   10c30:	d9801a04 	addi	r6,sp,104
   10c34:	d9c02b15 	stw	r7,172(sp)
   10c38:	db402a15 	stw	r13,168(sp)
   10c3c:	000fe780 	call	fe78 <__sprint_r.part.0>
   10c40:	d9c02b17 	ldw	r7,172(sp)
   10c44:	db402a17 	ldw	r13,168(sp)
   10c48:	1000241e 	bne	r2,zero,10cdc <___vfiprintf_internal_r+0xd50>
   10c4c:	d9401b17 	ldw	r5,108(sp)
   10c50:	d8801c17 	ldw	r2,112(sp)
   10c54:	d811883a 	mov	r8,sp
   10c58:	29000044 	addi	r4,r5,1
   10c5c:	003fd806 	br	10bc0 <__alt_data_end+0xf0010bc0>
   10c60:	d9401b17 	ldw	r5,108(sp)
   10c64:	00c20034 	movhi	r3,2048
   10c68:	18c11a04 	addi	r3,r3,1128
   10c6c:	d8c02415 	stw	r3,144(sp)
   10c70:	29400044 	addi	r5,r5,1
   10c74:	d8c02417 	ldw	r3,144(sp)
   10c78:	14c5883a 	add	r2,r2,r19
   10c7c:	44c00115 	stw	r19,4(r8)
   10c80:	40c00015 	stw	r3,0(r8)
   10c84:	d8801c15 	stw	r2,112(sp)
   10c88:	d9401b15 	stw	r5,108(sp)
   10c8c:	00c001c4 	movi	r3,7
   10c90:	1940070e 	bge	r3,r5,10cb0 <___vfiprintf_internal_r+0xd24>
   10c94:	103e4826 	beq	r2,zero,105b8 <__alt_data_end+0xf00105b8>
   10c98:	d9402117 	ldw	r5,132(sp)
   10c9c:	d9002017 	ldw	r4,128(sp)
   10ca0:	d9801a04 	addi	r6,sp,104
   10ca4:	000fe780 	call	fe78 <__sprint_r.part.0>
   10ca8:	10000c1e 	bne	r2,zero,10cdc <___vfiprintf_internal_r+0xd50>
   10cac:	d8801c17 	ldw	r2,112(sp)
   10cb0:	8c80010e 	bge	r17,r18,10cb8 <___vfiprintf_internal_r+0xd2c>
   10cb4:	9023883a 	mov	r17,r18
   10cb8:	da802317 	ldw	r10,140(sp)
   10cbc:	5455883a 	add	r10,r10,r17
   10cc0:	da802315 	stw	r10,140(sp)
   10cc4:	103e4126 	beq	r2,zero,105cc <__alt_data_end+0xf00105cc>
   10cc8:	d9402117 	ldw	r5,132(sp)
   10ccc:	d9002017 	ldw	r4,128(sp)
   10cd0:	d9801a04 	addi	r6,sp,104
   10cd4:	000fe780 	call	fe78 <__sprint_r.part.0>
   10cd8:	103e3c26 	beq	r2,zero,105cc <__alt_data_end+0xf00105cc>
   10cdc:	dd002117 	ldw	r20,132(sp)
   10ce0:	a080030b 	ldhu	r2,12(r20)
   10ce4:	1080100c 	andi	r2,r2,64
   10ce8:	1001231e 	bne	r2,zero,11178 <___vfiprintf_internal_r+0x11ec>
   10cec:	d8802317 	ldw	r2,140(sp)
   10cf0:	003d7b06 	br	102e0 <__alt_data_end+0xf00102e0>
   10cf4:	1000991e 	bne	r2,zero,10f5c <___vfiprintf_internal_r+0xfd0>
   10cf8:	00c00044 	movi	r3,1
   10cfc:	9805883a 	mov	r2,r19
   10d00:	dd400015 	stw	r21,0(sp)
   10d04:	dcc00115 	stw	r19,4(sp)
   10d08:	dcc01c15 	stw	r19,112(sp)
   10d0c:	d8c01b15 	stw	r3,108(sp)
   10d10:	d811883a 	mov	r8,sp
   10d14:	42000204 	addi	r8,r8,8
   10d18:	a2c0010c 	andi	r11,r20,4
   10d1c:	583fe426 	beq	r11,zero,10cb0 <__alt_data_end+0xf0010cb0>
   10d20:	8ca7c83a 	sub	r19,r17,r18
   10d24:	04ffe20e 	bge	zero,r19,10cb0 <__alt_data_end+0xf0010cb0>
   10d28:	01c00404 	movi	r7,16
   10d2c:	3cffcc0e 	bge	r7,r19,10c60 <__alt_data_end+0xf0010c60>
   10d30:	02820034 	movhi	r10,2048
   10d34:	52811a04 	addi	r10,r10,1128
   10d38:	d9001b17 	ldw	r4,108(sp)
   10d3c:	da802415 	stw	r10,144(sp)
   10d40:	382b883a 	mov	r21,r7
   10d44:	050001c4 	movi	r20,7
   10d48:	df002017 	ldw	fp,128(sp)
   10d4c:	00000506 	br	10d64 <___vfiprintf_internal_r+0xdd8>
   10d50:	21400084 	addi	r5,r4,2
   10d54:	42000204 	addi	r8,r8,8
   10d58:	1809883a 	mov	r4,r3
   10d5c:	9cfffc04 	addi	r19,r19,-16
   10d60:	acffc40e 	bge	r21,r19,10c74 <__alt_data_end+0xf0010c74>
   10d64:	10800404 	addi	r2,r2,16
   10d68:	20c00044 	addi	r3,r4,1
   10d6c:	45800015 	stw	r22,0(r8)
   10d70:	45400115 	stw	r21,4(r8)
   10d74:	d8801c15 	stw	r2,112(sp)
   10d78:	d8c01b15 	stw	r3,108(sp)
   10d7c:	a0fff40e 	bge	r20,r3,10d50 <__alt_data_end+0xf0010d50>
   10d80:	1000041e 	bne	r2,zero,10d94 <___vfiprintf_internal_r+0xe08>
   10d84:	01400044 	movi	r5,1
   10d88:	0009883a 	mov	r4,zero
   10d8c:	d811883a 	mov	r8,sp
   10d90:	003ff206 	br	10d5c <__alt_data_end+0xf0010d5c>
   10d94:	d9402117 	ldw	r5,132(sp)
   10d98:	d9801a04 	addi	r6,sp,104
   10d9c:	e009883a 	mov	r4,fp
   10da0:	000fe780 	call	fe78 <__sprint_r.part.0>
   10da4:	103fcd1e 	bne	r2,zero,10cdc <__alt_data_end+0xf0010cdc>
   10da8:	d9001b17 	ldw	r4,108(sp)
   10dac:	d8801c17 	ldw	r2,112(sp)
   10db0:	d811883a 	mov	r8,sp
   10db4:	21400044 	addi	r5,r4,1
   10db8:	003fe806 	br	10d5c <__alt_data_end+0xf0010d5c>
   10dbc:	d9402117 	ldw	r5,132(sp)
   10dc0:	d9002017 	ldw	r4,128(sp)
   10dc4:	d9801a04 	addi	r6,sp,104
   10dc8:	d9c02b15 	stw	r7,172(sp)
   10dcc:	db402a15 	stw	r13,168(sp)
   10dd0:	000fe780 	call	fe78 <__sprint_r.part.0>
   10dd4:	d9c02b17 	ldw	r7,172(sp)
   10dd8:	db402a17 	ldw	r13,168(sp)
   10ddc:	103fbf1e 	bne	r2,zero,10cdc <__alt_data_end+0xf0010cdc>
   10de0:	d9401b17 	ldw	r5,108(sp)
   10de4:	d8801c17 	ldw	r2,112(sp)
   10de8:	d811883a 	mov	r8,sp
   10dec:	29800044 	addi	r6,r5,1
   10df0:	003dc406 	br	10504 <__alt_data_end+0xf0010504>
   10df4:	1000d21e 	bne	r2,zero,11140 <___vfiprintf_internal_r+0x11b4>
   10df8:	d8c01d87 	ldb	r3,118(sp)
   10dfc:	18009526 	beq	r3,zero,11054 <___vfiprintf_internal_r+0x10c8>
   10e00:	00800044 	movi	r2,1
   10e04:	d8c01d84 	addi	r3,sp,118
   10e08:	1009883a 	mov	r4,r2
   10e0c:	d8c00015 	stw	r3,0(sp)
   10e10:	d8800115 	stw	r2,4(sp)
   10e14:	d811883a 	mov	r8,sp
   10e18:	200b883a 	mov	r5,r4
   10e1c:	42000204 	addi	r8,r8,8
   10e20:	21000044 	addi	r4,r4,1
   10e24:	003d9706 	br	10484 <__alt_data_end+0xf0010484>
   10e28:	d9001d04 	addi	r4,sp,116
   10e2c:	00800084 	movi	r2,2
   10e30:	d9000015 	stw	r4,0(sp)
   10e34:	d8800115 	stw	r2,4(sp)
   10e38:	1809883a 	mov	r4,r3
   10e3c:	d811883a 	mov	r8,sp
   10e40:	200b883a 	mov	r5,r4
   10e44:	42000204 	addi	r8,r8,8
   10e48:	21000044 	addi	r4,r4,1
   10e4c:	003f4e06 	br	10b88 <__alt_data_end+0xf0010b88>
   10e50:	d8001d85 	stb	zero,118(sp)
   10e54:	48005016 	blt	r9,zero,10f98 <___vfiprintf_internal_r+0x100c>
   10e58:	00ffdfc4 	movi	r3,-129
   10e5c:	94c4b03a 	or	r2,r18,r19
   10e60:	a0e8703a 	and	r20,r20,r3
   10e64:	103d4426 	beq	r2,zero,10378 <__alt_data_end+0xf0010378>
   10e68:	0039883a 	mov	fp,zero
   10e6c:	d9002617 	ldw	r4,152(sp)
   10e70:	dd401a04 	addi	r21,sp,104
   10e74:	908003cc 	andi	r2,r18,15
   10e78:	9806973a 	slli	r3,r19,28
   10e7c:	2085883a 	add	r2,r4,r2
   10e80:	9024d13a 	srli	r18,r18,4
   10e84:	10800003 	ldbu	r2,0(r2)
   10e88:	9826d13a 	srli	r19,r19,4
   10e8c:	ad7fffc4 	addi	r21,r21,-1
   10e90:	1ca4b03a 	or	r18,r3,r18
   10e94:	a8800005 	stb	r2,0(r21)
   10e98:	94c4b03a 	or	r2,r18,r19
   10e9c:	103ff51e 	bne	r2,zero,10e74 <__alt_data_end+0xf0010e74>
   10ea0:	003e5906 	br	10808 <__alt_data_end+0xf0010808>
   10ea4:	d9402117 	ldw	r5,132(sp)
   10ea8:	d9002017 	ldw	r4,128(sp)
   10eac:	d9801a04 	addi	r6,sp,104
   10eb0:	000fe780 	call	fe78 <__sprint_r.part.0>
   10eb4:	103f891e 	bne	r2,zero,10cdc <__alt_data_end+0xf0010cdc>
   10eb8:	d8801c17 	ldw	r2,112(sp)
   10ebc:	d811883a 	mov	r8,sp
   10ec0:	003f9506 	br	10d18 <__alt_data_end+0xf0010d18>
   10ec4:	d9402117 	ldw	r5,132(sp)
   10ec8:	d9002017 	ldw	r4,128(sp)
   10ecc:	d9801a04 	addi	r6,sp,104
   10ed0:	000fe780 	call	fe78 <__sprint_r.part.0>
   10ed4:	103f811e 	bne	r2,zero,10cdc <__alt_data_end+0xf0010cdc>
   10ed8:	d811883a 	mov	r8,sp
   10edc:	003ced06 	br	10294 <__alt_data_end+0xf0010294>
   10ee0:	d9402117 	ldw	r5,132(sp)
   10ee4:	d9002017 	ldw	r4,128(sp)
   10ee8:	d9801a04 	addi	r6,sp,104
   10eec:	da402c15 	stw	r9,176(sp)
   10ef0:	db802a15 	stw	r14,168(sp)
   10ef4:	000fe780 	call	fe78 <__sprint_r.part.0>
   10ef8:	da402c17 	ldw	r9,176(sp)
   10efc:	db802a17 	ldw	r14,168(sp)
   10f00:	103f761e 	bne	r2,zero,10cdc <__alt_data_end+0xf0010cdc>
   10f04:	d9401b17 	ldw	r5,108(sp)
   10f08:	d8801c17 	ldw	r2,112(sp)
   10f0c:	d811883a 	mov	r8,sp
   10f10:	29000044 	addi	r4,r5,1
   10f14:	003d5b06 	br	10484 <__alt_data_end+0xf0010484>
   10f18:	d9402117 	ldw	r5,132(sp)
   10f1c:	d9002017 	ldw	r4,128(sp)
   10f20:	d9801a04 	addi	r6,sp,104
   10f24:	da402c15 	stw	r9,176(sp)
   10f28:	000fe780 	call	fe78 <__sprint_r.part.0>
   10f2c:	da402c17 	ldw	r9,176(sp)
   10f30:	103f6a1e 	bne	r2,zero,10cdc <__alt_data_end+0xf0010cdc>
   10f34:	d9401b17 	ldw	r5,108(sp)
   10f38:	d8801c17 	ldw	r2,112(sp)
   10f3c:	d811883a 	mov	r8,sp
   10f40:	29000044 	addi	r4,r5,1
   10f44:	003f1006 	br	10b88 <__alt_data_end+0xf0010b88>
   10f48:	1000c31e 	bne	r2,zero,11258 <___vfiprintf_internal_r+0x12cc>
   10f4c:	01000044 	movi	r4,1
   10f50:	000b883a 	mov	r5,zero
   10f54:	d811883a 	mov	r8,sp
   10f58:	003f0d06 	br	10b90 <__alt_data_end+0xf0010b90>
   10f5c:	d9402117 	ldw	r5,132(sp)
   10f60:	d9002017 	ldw	r4,128(sp)
   10f64:	d9801a04 	addi	r6,sp,104
   10f68:	000fe780 	call	fe78 <__sprint_r.part.0>
   10f6c:	103f5b1e 	bne	r2,zero,10cdc <__alt_data_end+0xf0010cdc>
   10f70:	d9001b17 	ldw	r4,108(sp)
   10f74:	d8801c17 	ldw	r2,112(sp)
   10f78:	d811883a 	mov	r8,sp
   10f7c:	21000044 	addi	r4,r4,1
   10f80:	003d8006 	br	10584 <__alt_data_end+0xf0010584>
   10f84:	01020034 	movhi	r4,2048
   10f88:	2100b504 	addi	r4,r4,724
   10f8c:	d9002615 	stw	r4,152(sp)
   10f90:	d8c02215 	stw	r3,136(sp)
   10f94:	1029883a 	mov	r20,r2
   10f98:	94c4b03a 	or	r2,r18,r19
   10f9c:	103fb21e 	bne	r2,zero,10e68 <__alt_data_end+0xf0010e68>
   10fa0:	0039883a 	mov	fp,zero
   10fa4:	00800084 	movi	r2,2
   10fa8:	003e6b06 	br	10958 <__alt_data_end+0xf0010958>
   10fac:	da802217 	ldw	r10,136(sp)
   10fb0:	d8001d85 	stb	zero,118(sp)
   10fb4:	0027883a 	mov	r19,zero
   10fb8:	50800104 	addi	r2,r10,4
   10fbc:	54800017 	ldw	r18,0(r10)
   10fc0:	483e6016 	blt	r9,zero,10944 <__alt_data_end+0xf0010944>
   10fc4:	00ffdfc4 	movi	r3,-129
   10fc8:	d8802215 	stw	r2,136(sp)
   10fcc:	a0e8703a 	and	r20,r20,r3
   10fd0:	0039883a 	mov	fp,zero
   10fd4:	903ebb26 	beq	r18,zero,10ac4 <__alt_data_end+0xf0010ac4>
   10fd8:	00800244 	movi	r2,9
   10fdc:	14bdee36 	bltu	r2,r18,10798 <__alt_data_end+0xf0010798>
   10fe0:	003eba06 	br	10acc <__alt_data_end+0xf0010acc>
   10fe4:	00800c04 	movi	r2,48
   10fe8:	d8c01d45 	stb	r3,117(sp)
   10fec:	d8801d05 	stb	r2,116(sp)
   10ff0:	d8001d85 	stb	zero,118(sp)
   10ff4:	a0c00094 	ori	r3,r20,2
   10ff8:	4800a916 	blt	r9,zero,112a0 <___vfiprintf_internal_r+0x1314>
   10ffc:	00bfdfc4 	movi	r2,-129
   11000:	a096703a 	and	r11,r20,r2
   11004:	5d000094 	ori	r20,r11,2
   11008:	0039883a 	mov	fp,zero
   1100c:	003f9706 	br	10e6c <__alt_data_end+0xf0010e6c>
   11010:	8025883a 	mov	r18,r16
   11014:	003c2e06 	br	100d0 <__alt_data_end+0xf00100d0>
   11018:	00820034 	movhi	r2,2048
   1101c:	1080b504 	addi	r2,r2,724
   11020:	0039883a 	mov	fp,zero
   11024:	d8802615 	stw	r2,152(sp)
   11028:	003f9006 	br	10e6c <__alt_data_end+0xf0010e6c>
   1102c:	04a5c83a 	sub	r18,zero,r18
   11030:	07000b44 	movi	fp,45
   11034:	9004c03a 	cmpne	r2,r18,zero
   11038:	04e7c83a 	sub	r19,zero,r19
   1103c:	df001d85 	stb	fp,118(sp)
   11040:	98a7c83a 	sub	r19,r19,r2
   11044:	48009f16 	blt	r9,zero,112c4 <___vfiprintf_internal_r+0x1338>
   11048:	00bfdfc4 	movi	r2,-129
   1104c:	a0a8703a 	and	r20,r20,r2
   11050:	003dd006 	br	10794 <__alt_data_end+0xf0010794>
   11054:	70004c26 	beq	r14,zero,11188 <___vfiprintf_internal_r+0x11fc>
   11058:	00800084 	movi	r2,2
   1105c:	d8c01d04 	addi	r3,sp,116
   11060:	d8c00015 	stw	r3,0(sp)
   11064:	d8800115 	stw	r2,4(sp)
   11068:	01000044 	movi	r4,1
   1106c:	d811883a 	mov	r8,sp
   11070:	003f7306 	br	10e40 <__alt_data_end+0xf0010e40>
   11074:	a080100c 	andi	r2,r20,64
   11078:	da802217 	ldw	r10,136(sp)
   1107c:	103e0626 	beq	r2,zero,10898 <__alt_data_end+0xf0010898>
   11080:	5480000f 	ldh	r18,0(r10)
   11084:	52800104 	addi	r10,r10,4
   11088:	da802215 	stw	r10,136(sp)
   1108c:	9027d7fa 	srai	r19,r18,31
   11090:	9805883a 	mov	r2,r19
   11094:	003db806 	br	10778 <__alt_data_end+0xf0010778>
   11098:	a080040c 	andi	r2,r20,16
   1109c:	1000091e 	bne	r2,zero,110c4 <___vfiprintf_internal_r+0x1138>
   110a0:	a2c0100c 	andi	r11,r20,64
   110a4:	58000726 	beq	r11,zero,110c4 <___vfiprintf_internal_r+0x1138>
   110a8:	da802217 	ldw	r10,136(sp)
   110ac:	50800017 	ldw	r2,0(r10)
   110b0:	52800104 	addi	r10,r10,4
   110b4:	da802215 	stw	r10,136(sp)
   110b8:	da802317 	ldw	r10,140(sp)
   110bc:	1280000d 	sth	r10,0(r2)
   110c0:	003be706 	br	10060 <__alt_data_end+0xf0010060>
   110c4:	da802217 	ldw	r10,136(sp)
   110c8:	50800017 	ldw	r2,0(r10)
   110cc:	52800104 	addi	r10,r10,4
   110d0:	da802215 	stw	r10,136(sp)
   110d4:	da802317 	ldw	r10,140(sp)
   110d8:	12800015 	stw	r10,0(r2)
   110dc:	003be006 	br	10060 <__alt_data_end+0xf0010060>
   110e0:	a080100c 	andi	r2,r20,64
   110e4:	da802217 	ldw	r10,136(sp)
   110e8:	10003026 	beq	r2,zero,111ac <___vfiprintf_internal_r+0x1220>
   110ec:	5480000b 	ldhu	r18,0(r10)
   110f0:	52800104 	addi	r10,r10,4
   110f4:	0027883a 	mov	r19,zero
   110f8:	da802215 	stw	r10,136(sp)
   110fc:	003d8006 	br	10700 <__alt_data_end+0xf0010700>
   11100:	80c00007 	ldb	r3,0(r16)
   11104:	003c0006 	br	10108 <__alt_data_end+0xf0010108>
   11108:	a080100c 	andi	r2,r20,64
   1110c:	d8001d85 	stb	zero,118(sp)
   11110:	da802217 	ldw	r10,136(sp)
   11114:	1000201e 	bne	r2,zero,11198 <___vfiprintf_internal_r+0x120c>
   11118:	50800104 	addi	r2,r10,4
   1111c:	54800017 	ldw	r18,0(r10)
   11120:	0027883a 	mov	r19,zero
   11124:	483def0e 	bge	r9,zero,108e4 <__alt_data_end+0xf00108e4>
   11128:	94c6b03a 	or	r3,r18,r19
   1112c:	d8802215 	stw	r2,136(sp)
   11130:	183d4e1e 	bne	r3,zero,1066c <__alt_data_end+0xf001066c>
   11134:	0039883a 	mov	fp,zero
   11138:	0005883a 	mov	r2,zero
   1113c:	003e0606 	br	10958 <__alt_data_end+0xf0010958>
   11140:	d9402117 	ldw	r5,132(sp)
   11144:	d9002017 	ldw	r4,128(sp)
   11148:	d9801a04 	addi	r6,sp,104
   1114c:	da402c15 	stw	r9,176(sp)
   11150:	db802a15 	stw	r14,168(sp)
   11154:	000fe780 	call	fe78 <__sprint_r.part.0>
   11158:	da402c17 	ldw	r9,176(sp)
   1115c:	db802a17 	ldw	r14,168(sp)
   11160:	103ede1e 	bne	r2,zero,10cdc <__alt_data_end+0xf0010cdc>
   11164:	d9401b17 	ldw	r5,108(sp)
   11168:	d8801c17 	ldw	r2,112(sp)
   1116c:	d811883a 	mov	r8,sp
   11170:	29000044 	addi	r4,r5,1
   11174:	003e7406 	br	10b48 <__alt_data_end+0xf0010b48>
   11178:	00bfffc4 	movi	r2,-1
   1117c:	003c5806 	br	102e0 <__alt_data_end+0xf00102e0>
   11180:	d811883a 	mov	r8,sp
   11184:	003ee806 	br	10d28 <__alt_data_end+0xf0010d28>
   11188:	000b883a 	mov	r5,zero
   1118c:	01000044 	movi	r4,1
   11190:	d811883a 	mov	r8,sp
   11194:	003e7c06 	br	10b88 <__alt_data_end+0xf0010b88>
   11198:	50800104 	addi	r2,r10,4
   1119c:	5480000b 	ldhu	r18,0(r10)
   111a0:	0027883a 	mov	r19,zero
   111a4:	483dcf0e 	bge	r9,zero,108e4 <__alt_data_end+0xf00108e4>
   111a8:	003fdf06 	br	11128 <__alt_data_end+0xf0011128>
   111ac:	54800017 	ldw	r18,0(r10)
   111b0:	52800104 	addi	r10,r10,4
   111b4:	0027883a 	mov	r19,zero
   111b8:	da802215 	stw	r10,136(sp)
   111bc:	003d5006 	br	10700 <__alt_data_end+0xf0010700>
   111c0:	50800104 	addi	r2,r10,4
   111c4:	5480000b 	ldhu	r18,0(r10)
   111c8:	0027883a 	mov	r19,zero
   111cc:	483f7d0e 	bge	r9,zero,10fc4 <__alt_data_end+0xf0010fc4>
   111d0:	003ddc06 	br	10944 <__alt_data_end+0xf0010944>
   111d4:	d8c02215 	stw	r3,136(sp)
   111d8:	0039883a 	mov	fp,zero
   111dc:	003ddb06 	br	1094c <__alt_data_end+0xf001094c>
   111e0:	02820034 	movhi	r10,2048
   111e4:	52811604 	addi	r10,r10,1112
   111e8:	da802415 	stw	r10,144(sp)
   111ec:	003e8306 	br	10bfc <__alt_data_end+0xf0010bfc>
   111f0:	d8801c17 	ldw	r2,112(sp)
   111f4:	dd002117 	ldw	r20,132(sp)
   111f8:	103eb926 	beq	r2,zero,10ce0 <__alt_data_end+0xf0010ce0>
   111fc:	d9002017 	ldw	r4,128(sp)
   11200:	d9801a04 	addi	r6,sp,104
   11204:	a00b883a 	mov	r5,r20
   11208:	000fe780 	call	fe78 <__sprint_r.part.0>
   1120c:	003eb406 	br	10ce0 <__alt_data_end+0xf0010ce0>
   11210:	80c00043 	ldbu	r3,1(r16)
   11214:	a5000814 	ori	r20,r20,32
   11218:	84000044 	addi	r16,r16,1
   1121c:	18c03fcc 	andi	r3,r3,255
   11220:	18c0201c 	xori	r3,r3,128
   11224:	18ffe004 	addi	r3,r3,-128
   11228:	003bb706 	br	10108 <__alt_data_end+0xf0010108>
   1122c:	a809883a 	mov	r4,r21
   11230:	d8c02a15 	stw	r3,168(sp)
   11234:	da002b15 	stw	r8,172(sp)
   11238:	0008b500 	call	8b50 <strlen>
   1123c:	d8c02a17 	ldw	r3,168(sp)
   11240:	1027883a 	mov	r19,r2
   11244:	df001d83 	ldbu	fp,118(sp)
   11248:	d8c02215 	stw	r3,136(sp)
   1124c:	0013883a 	mov	r9,zero
   11250:	da002b17 	ldw	r8,172(sp)
   11254:	003c4d06 	br	1038c <__alt_data_end+0xf001038c>
   11258:	d9402117 	ldw	r5,132(sp)
   1125c:	d9002017 	ldw	r4,128(sp)
   11260:	d9801a04 	addi	r6,sp,104
   11264:	da402c15 	stw	r9,176(sp)
   11268:	000fe780 	call	fe78 <__sprint_r.part.0>
   1126c:	da402c17 	ldw	r9,176(sp)
   11270:	103e9a1e 	bne	r2,zero,10cdc <__alt_data_end+0xf0010cdc>
   11274:	d9401b17 	ldw	r5,108(sp)
   11278:	d8801c17 	ldw	r2,112(sp)
   1127c:	d811883a 	mov	r8,sp
   11280:	29000044 	addi	r4,r5,1
   11284:	003e4206 	br	10b90 <__alt_data_end+0xf0010b90>
   11288:	d9401b17 	ldw	r5,108(sp)
   1128c:	01020034 	movhi	r4,2048
   11290:	21011a04 	addi	r4,r4,1128
   11294:	d9002415 	stw	r4,144(sp)
   11298:	29400044 	addi	r5,r5,1
   1129c:	003c6d06 	br	10454 <__alt_data_end+0xf0010454>
   112a0:	0039883a 	mov	fp,zero
   112a4:	00800084 	movi	r2,2
   112a8:	10803fcc 	andi	r2,r2,255
   112ac:	01000044 	movi	r4,1
   112b0:	11001e26 	beq	r2,r4,1132c <___vfiprintf_internal_r+0x13a0>
   112b4:	01000084 	movi	r4,2
   112b8:	11001e1e 	bne	r2,r4,11334 <___vfiprintf_internal_r+0x13a8>
   112bc:	1829883a 	mov	r20,r3
   112c0:	003eea06 	br	10e6c <__alt_data_end+0xf0010e6c>
   112c4:	a007883a 	mov	r3,r20
   112c8:	00800044 	movi	r2,1
   112cc:	003ff606 	br	112a8 <__alt_data_end+0xf00112a8>
   112d0:	00800184 	movi	r2,6
   112d4:	1240012e 	bgeu	r2,r9,112dc <___vfiprintf_internal_r+0x1350>
   112d8:	1013883a 	mov	r9,r2
   112dc:	4827883a 	mov	r19,r9
   112e0:	4825883a 	mov	r18,r9
   112e4:	48001516 	blt	r9,zero,1133c <___vfiprintf_internal_r+0x13b0>
   112e8:	05420034 	movhi	r21,2048
   112ec:	d8c02215 	stw	r3,136(sp)
   112f0:	ad40ba04 	addi	r21,r21,744
   112f4:	003d1406 	br	10748 <__alt_data_end+0xf0010748>
   112f8:	02820034 	movhi	r10,2048
   112fc:	52811604 	addi	r10,r10,1112
   11300:	da802415 	stw	r10,144(sp)
   11304:	200d883a 	mov	r6,r4
   11308:	003c9106 	br	10550 <__alt_data_end+0xf0010550>
   1130c:	5021883a 	mov	r16,r10
   11310:	0013883a 	mov	r9,zero
   11314:	003b7d06 	br	1010c <__alt_data_end+0xf001010c>
   11318:	4827883a 	mov	r19,r9
   1131c:	df001d83 	ldbu	fp,118(sp)
   11320:	d8c02215 	stw	r3,136(sp)
   11324:	0013883a 	mov	r9,zero
   11328:	003c1806 	br	1038c <__alt_data_end+0xf001038c>
   1132c:	1829883a 	mov	r20,r3
   11330:	003d1806 	br	10794 <__alt_data_end+0xf0010794>
   11334:	1829883a 	mov	r20,r3
   11338:	003ccd06 	br	10670 <__alt_data_end+0xf0010670>
   1133c:	0025883a 	mov	r18,zero
   11340:	003fe906 	br	112e8 <__alt_data_end+0xf00112e8>
   11344:	d8802217 	ldw	r2,136(sp)
   11348:	80c00043 	ldbu	r3,1(r16)
   1134c:	5021883a 	mov	r16,r10
   11350:	12400017 	ldw	r9,0(r2)
   11354:	10800104 	addi	r2,r2,4
   11358:	d8802215 	stw	r2,136(sp)
   1135c:	483faf0e 	bge	r9,zero,1121c <__alt_data_end+0xf001121c>
   11360:	18c03fcc 	andi	r3,r3,255
   11364:	18c0201c 	xori	r3,r3,128
   11368:	027fffc4 	movi	r9,-1
   1136c:	18ffe004 	addi	r3,r3,-128
   11370:	003b6506 	br	10108 <__alt_data_end+0xf0010108>
   11374:	d9c01d85 	stb	r7,118(sp)
   11378:	003ca006 	br	105fc <__alt_data_end+0xf00105fc>
   1137c:	d9c01d85 	stb	r7,118(sp)
   11380:	003cad06 	br	10638 <__alt_data_end+0xf0010638>
   11384:	d9c01d85 	stb	r7,118(sp)
   11388:	003d7d06 	br	10980 <__alt_data_end+0xf0010980>
   1138c:	d9c01d85 	stb	r7,118(sp)
   11390:	003d5f06 	br	10910 <__alt_data_end+0xf0010910>
   11394:	a080004c 	andi	r2,r20,1
   11398:	0039883a 	mov	fp,zero
   1139c:	10000526 	beq	r2,zero,113b4 <___vfiprintf_internal_r+0x1428>
   113a0:	00800c04 	movi	r2,48
   113a4:	d88019c5 	stb	r2,103(sp)
   113a8:	dcc02717 	ldw	r19,156(sp)
   113ac:	dd4019c4 	addi	r21,sp,103
   113b0:	003bf606 	br	1038c <__alt_data_end+0xf001038c>
   113b4:	0027883a 	mov	r19,zero
   113b8:	dd401a04 	addi	r21,sp,104
   113bc:	003bf306 	br	1038c <__alt_data_end+0xf001038c>
   113c0:	d9c01d85 	stb	r7,118(sp)
   113c4:	003dc806 	br	10ae8 <__alt_data_end+0xf0010ae8>
   113c8:	d9c01d85 	stb	r7,118(sp)
   113cc:	003d3a06 	br	108b8 <__alt_data_end+0xf00108b8>
   113d0:	d9c01d85 	stb	r7,118(sp)
   113d4:	003d2a06 	br	10880 <__alt_data_end+0xf0010880>
   113d8:	d9c01d85 	stb	r7,118(sp)
   113dc:	003cde06 	br	10758 <__alt_data_end+0xf0010758>
   113e0:	d9c01d85 	stb	r7,118(sp)
   113e4:	003cbc06 	br	106d8 <__alt_data_end+0xf00106d8>

000113e8 <__vfiprintf_internal>:
   113e8:	00820034 	movhi	r2,2048
   113ec:	10899204 	addi	r2,r2,9800
   113f0:	300f883a 	mov	r7,r6
   113f4:	280d883a 	mov	r6,r5
   113f8:	200b883a 	mov	r5,r4
   113fc:	11000017 	ldw	r4,0(r2)
   11400:	000ff8c1 	jmpi	ff8c <___vfiprintf_internal_r>

00011404 <__sbprintf>:
   11404:	2880030b 	ldhu	r2,12(r5)
   11408:	2ac01917 	ldw	r11,100(r5)
   1140c:	2a80038b 	ldhu	r10,14(r5)
   11410:	2a400717 	ldw	r9,28(r5)
   11414:	2a000917 	ldw	r8,36(r5)
   11418:	defee204 	addi	sp,sp,-1144
   1141c:	00c10004 	movi	r3,1024
   11420:	dc011a15 	stw	r16,1128(sp)
   11424:	10bfff4c 	andi	r2,r2,65533
   11428:	2821883a 	mov	r16,r5
   1142c:	d8cb883a 	add	r5,sp,r3
   11430:	dc811c15 	stw	r18,1136(sp)
   11434:	dc411b15 	stw	r17,1132(sp)
   11438:	dfc11d15 	stw	ra,1140(sp)
   1143c:	2025883a 	mov	r18,r4
   11440:	d881030d 	sth	r2,1036(sp)
   11444:	dac11915 	stw	r11,1124(sp)
   11448:	da81038d 	sth	r10,1038(sp)
   1144c:	da410715 	stw	r9,1052(sp)
   11450:	da010915 	stw	r8,1060(sp)
   11454:	dec10015 	stw	sp,1024(sp)
   11458:	dec10415 	stw	sp,1040(sp)
   1145c:	d8c10215 	stw	r3,1032(sp)
   11460:	d8c10515 	stw	r3,1044(sp)
   11464:	d8010615 	stw	zero,1048(sp)
   11468:	000ff8c0 	call	ff8c <___vfiprintf_internal_r>
   1146c:	1023883a 	mov	r17,r2
   11470:	10000416 	blt	r2,zero,11484 <__sbprintf+0x80>
   11474:	d9410004 	addi	r5,sp,1024
   11478:	9009883a 	mov	r4,r18
   1147c:	000cab00 	call	cab0 <_fflush_r>
   11480:	10000d1e 	bne	r2,zero,114b8 <__sbprintf+0xb4>
   11484:	d881030b 	ldhu	r2,1036(sp)
   11488:	1080100c 	andi	r2,r2,64
   1148c:	10000326 	beq	r2,zero,1149c <__sbprintf+0x98>
   11490:	8080030b 	ldhu	r2,12(r16)
   11494:	10801014 	ori	r2,r2,64
   11498:	8080030d 	sth	r2,12(r16)
   1149c:	8805883a 	mov	r2,r17
   114a0:	dfc11d17 	ldw	ra,1140(sp)
   114a4:	dc811c17 	ldw	r18,1136(sp)
   114a8:	dc411b17 	ldw	r17,1132(sp)
   114ac:	dc011a17 	ldw	r16,1128(sp)
   114b0:	dec11e04 	addi	sp,sp,1144
   114b4:	f800283a 	ret
   114b8:	047fffc4 	movi	r17,-1
   114bc:	003ff106 	br	11484 <__alt_data_end+0xf0011484>

000114c0 <_write_r>:
   114c0:	defffd04 	addi	sp,sp,-12
   114c4:	2805883a 	mov	r2,r5
   114c8:	dc000015 	stw	r16,0(sp)
   114cc:	04020034 	movhi	r16,2048
   114d0:	dc400115 	stw	r17,4(sp)
   114d4:	300b883a 	mov	r5,r6
   114d8:	8409cb04 	addi	r16,r16,10028
   114dc:	2023883a 	mov	r17,r4
   114e0:	380d883a 	mov	r6,r7
   114e4:	1009883a 	mov	r4,r2
   114e8:	dfc00215 	stw	ra,8(sp)
   114ec:	80000015 	stw	zero,0(r16)
   114f0:	00131340 	call	13134 <write>
   114f4:	00ffffc4 	movi	r3,-1
   114f8:	10c00526 	beq	r2,r3,11510 <_write_r+0x50>
   114fc:	dfc00217 	ldw	ra,8(sp)
   11500:	dc400117 	ldw	r17,4(sp)
   11504:	dc000017 	ldw	r16,0(sp)
   11508:	dec00304 	addi	sp,sp,12
   1150c:	f800283a 	ret
   11510:	80c00017 	ldw	r3,0(r16)
   11514:	183ff926 	beq	r3,zero,114fc <__alt_data_end+0xf00114fc>
   11518:	88c00015 	stw	r3,0(r17)
   1151c:	003ff706 	br	114fc <__alt_data_end+0xf00114fc>

00011520 <_close_r>:
   11520:	defffd04 	addi	sp,sp,-12
   11524:	dc000015 	stw	r16,0(sp)
   11528:	04020034 	movhi	r16,2048
   1152c:	dc400115 	stw	r17,4(sp)
   11530:	8409cb04 	addi	r16,r16,10028
   11534:	2023883a 	mov	r17,r4
   11538:	2809883a 	mov	r4,r5
   1153c:	dfc00215 	stw	ra,8(sp)
   11540:	80000015 	stw	zero,0(r16)
   11544:	0012a100 	call	12a10 <close>
   11548:	00ffffc4 	movi	r3,-1
   1154c:	10c00526 	beq	r2,r3,11564 <_close_r+0x44>
   11550:	dfc00217 	ldw	ra,8(sp)
   11554:	dc400117 	ldw	r17,4(sp)
   11558:	dc000017 	ldw	r16,0(sp)
   1155c:	dec00304 	addi	sp,sp,12
   11560:	f800283a 	ret
   11564:	80c00017 	ldw	r3,0(r16)
   11568:	183ff926 	beq	r3,zero,11550 <__alt_data_end+0xf0011550>
   1156c:	88c00015 	stw	r3,0(r17)
   11570:	003ff706 	br	11550 <__alt_data_end+0xf0011550>

00011574 <_calloc_r>:
   11574:	298b383a 	mul	r5,r5,r6
   11578:	defffe04 	addi	sp,sp,-8
   1157c:	dfc00115 	stw	ra,4(sp)
   11580:	dc000015 	stw	r16,0(sp)
   11584:	000dbec0 	call	dbec <_malloc_r>
   11588:	10002926 	beq	r2,zero,11630 <_calloc_r+0xbc>
   1158c:	11bfff17 	ldw	r6,-4(r2)
   11590:	1021883a 	mov	r16,r2
   11594:	00bfff04 	movi	r2,-4
   11598:	308c703a 	and	r6,r6,r2
   1159c:	00c00904 	movi	r3,36
   115a0:	308d883a 	add	r6,r6,r2
   115a4:	19801636 	bltu	r3,r6,11600 <_calloc_r+0x8c>
   115a8:	008004c4 	movi	r2,19
   115ac:	11800b2e 	bgeu	r2,r6,115dc <_calloc_r+0x68>
   115b0:	80000015 	stw	zero,0(r16)
   115b4:	80000115 	stw	zero,4(r16)
   115b8:	008006c4 	movi	r2,27
   115bc:	11801a2e 	bgeu	r2,r6,11628 <_calloc_r+0xb4>
   115c0:	80000215 	stw	zero,8(r16)
   115c4:	80000315 	stw	zero,12(r16)
   115c8:	30c0151e 	bne	r6,r3,11620 <_calloc_r+0xac>
   115cc:	80000415 	stw	zero,16(r16)
   115d0:	80800604 	addi	r2,r16,24
   115d4:	80000515 	stw	zero,20(r16)
   115d8:	00000106 	br	115e0 <_calloc_r+0x6c>
   115dc:	8005883a 	mov	r2,r16
   115e0:	10000015 	stw	zero,0(r2)
   115e4:	10000115 	stw	zero,4(r2)
   115e8:	10000215 	stw	zero,8(r2)
   115ec:	8005883a 	mov	r2,r16
   115f0:	dfc00117 	ldw	ra,4(sp)
   115f4:	dc000017 	ldw	r16,0(sp)
   115f8:	dec00204 	addi	sp,sp,8
   115fc:	f800283a 	ret
   11600:	000b883a 	mov	r5,zero
   11604:	8009883a 	mov	r4,r16
   11608:	00088e80 	call	88e8 <memset>
   1160c:	8005883a 	mov	r2,r16
   11610:	dfc00117 	ldw	ra,4(sp)
   11614:	dc000017 	ldw	r16,0(sp)
   11618:	dec00204 	addi	sp,sp,8
   1161c:	f800283a 	ret
   11620:	80800404 	addi	r2,r16,16
   11624:	003fee06 	br	115e0 <__alt_data_end+0xf00115e0>
   11628:	80800204 	addi	r2,r16,8
   1162c:	003fec06 	br	115e0 <__alt_data_end+0xf00115e0>
   11630:	0005883a 	mov	r2,zero
   11634:	003fee06 	br	115f0 <__alt_data_end+0xf00115f0>

00011638 <_fclose_r>:
   11638:	28003926 	beq	r5,zero,11720 <_fclose_r+0xe8>
   1163c:	defffc04 	addi	sp,sp,-16
   11640:	dc400115 	stw	r17,4(sp)
   11644:	dc000015 	stw	r16,0(sp)
   11648:	dfc00315 	stw	ra,12(sp)
   1164c:	dc800215 	stw	r18,8(sp)
   11650:	2023883a 	mov	r17,r4
   11654:	2821883a 	mov	r16,r5
   11658:	20000226 	beq	r4,zero,11664 <_fclose_r+0x2c>
   1165c:	20800e17 	ldw	r2,56(r4)
   11660:	10002726 	beq	r2,zero,11700 <_fclose_r+0xc8>
   11664:	8080030f 	ldh	r2,12(r16)
   11668:	1000071e 	bne	r2,zero,11688 <_fclose_r+0x50>
   1166c:	0005883a 	mov	r2,zero
   11670:	dfc00317 	ldw	ra,12(sp)
   11674:	dc800217 	ldw	r18,8(sp)
   11678:	dc400117 	ldw	r17,4(sp)
   1167c:	dc000017 	ldw	r16,0(sp)
   11680:	dec00404 	addi	sp,sp,16
   11684:	f800283a 	ret
   11688:	800b883a 	mov	r5,r16
   1168c:	8809883a 	mov	r4,r17
   11690:	000c8940 	call	c894 <__sflush_r>
   11694:	1025883a 	mov	r18,r2
   11698:	80800b17 	ldw	r2,44(r16)
   1169c:	10000426 	beq	r2,zero,116b0 <_fclose_r+0x78>
   116a0:	81400717 	ldw	r5,28(r16)
   116a4:	8809883a 	mov	r4,r17
   116a8:	103ee83a 	callr	r2
   116ac:	10001616 	blt	r2,zero,11708 <_fclose_r+0xd0>
   116b0:	8080030b 	ldhu	r2,12(r16)
   116b4:	1080200c 	andi	r2,r2,128
   116b8:	1000151e 	bne	r2,zero,11710 <_fclose_r+0xd8>
   116bc:	81400c17 	ldw	r5,48(r16)
   116c0:	28000526 	beq	r5,zero,116d8 <_fclose_r+0xa0>
   116c4:	80801004 	addi	r2,r16,64
   116c8:	28800226 	beq	r5,r2,116d4 <_fclose_r+0x9c>
   116cc:	8809883a 	mov	r4,r17
   116d0:	000d0000 	call	d000 <_free_r>
   116d4:	80000c15 	stw	zero,48(r16)
   116d8:	81401117 	ldw	r5,68(r16)
   116dc:	28000326 	beq	r5,zero,116ec <_fclose_r+0xb4>
   116e0:	8809883a 	mov	r4,r17
   116e4:	000d0000 	call	d000 <_free_r>
   116e8:	80001115 	stw	zero,68(r16)
   116ec:	000ce9c0 	call	ce9c <__sfp_lock_acquire>
   116f0:	8000030d 	sth	zero,12(r16)
   116f4:	000cea00 	call	cea0 <__sfp_lock_release>
   116f8:	9005883a 	mov	r2,r18
   116fc:	003fdc06 	br	11670 <__alt_data_end+0xf0011670>
   11700:	000ce8c0 	call	ce8c <__sinit>
   11704:	003fd706 	br	11664 <__alt_data_end+0xf0011664>
   11708:	04bfffc4 	movi	r18,-1
   1170c:	003fe806 	br	116b0 <__alt_data_end+0xf00116b0>
   11710:	81400417 	ldw	r5,16(r16)
   11714:	8809883a 	mov	r4,r17
   11718:	000d0000 	call	d000 <_free_r>
   1171c:	003fe706 	br	116bc <__alt_data_end+0xf00116bc>
   11720:	0005883a 	mov	r2,zero
   11724:	f800283a 	ret

00011728 <fclose>:
   11728:	00820034 	movhi	r2,2048
   1172c:	10899204 	addi	r2,r2,9800
   11730:	200b883a 	mov	r5,r4
   11734:	11000017 	ldw	r4,0(r2)
   11738:	00116381 	jmpi	11638 <_fclose_r>

0001173c <__fputwc>:
   1173c:	defff804 	addi	sp,sp,-32
   11740:	dcc00415 	stw	r19,16(sp)
   11744:	dc800315 	stw	r18,12(sp)
   11748:	dc000115 	stw	r16,4(sp)
   1174c:	dfc00715 	stw	ra,28(sp)
   11750:	dd400615 	stw	r21,24(sp)
   11754:	dd000515 	stw	r20,20(sp)
   11758:	dc400215 	stw	r17,8(sp)
   1175c:	2027883a 	mov	r19,r4
   11760:	2825883a 	mov	r18,r5
   11764:	3021883a 	mov	r16,r6
   11768:	000d9dc0 	call	d9dc <__locale_mb_cur_max>
   1176c:	00c00044 	movi	r3,1
   11770:	10c03e26 	beq	r2,r3,1186c <__fputwc+0x130>
   11774:	81c01704 	addi	r7,r16,92
   11778:	900d883a 	mov	r6,r18
   1177c:	d80b883a 	mov	r5,sp
   11780:	9809883a 	mov	r4,r19
   11784:	0011c0c0 	call	11c0c <_wcrtomb_r>
   11788:	1029883a 	mov	r20,r2
   1178c:	00bfffc4 	movi	r2,-1
   11790:	a0802026 	beq	r20,r2,11814 <__fputwc+0xd8>
   11794:	d9400003 	ldbu	r5,0(sp)
   11798:	a0001c26 	beq	r20,zero,1180c <__fputwc+0xd0>
   1179c:	0023883a 	mov	r17,zero
   117a0:	05400284 	movi	r21,10
   117a4:	00000906 	br	117cc <__fputwc+0x90>
   117a8:	80800017 	ldw	r2,0(r16)
   117ac:	11400005 	stb	r5,0(r2)
   117b0:	80c00017 	ldw	r3,0(r16)
   117b4:	18c00044 	addi	r3,r3,1
   117b8:	80c00015 	stw	r3,0(r16)
   117bc:	8c400044 	addi	r17,r17,1
   117c0:	dc45883a 	add	r2,sp,r17
   117c4:	8d00112e 	bgeu	r17,r20,1180c <__fputwc+0xd0>
   117c8:	11400003 	ldbu	r5,0(r2)
   117cc:	80c00217 	ldw	r3,8(r16)
   117d0:	18ffffc4 	addi	r3,r3,-1
   117d4:	80c00215 	stw	r3,8(r16)
   117d8:	183ff30e 	bge	r3,zero,117a8 <__alt_data_end+0xf00117a8>
   117dc:	80800617 	ldw	r2,24(r16)
   117e0:	18801916 	blt	r3,r2,11848 <__fputwc+0x10c>
   117e4:	80800017 	ldw	r2,0(r16)
   117e8:	11400005 	stb	r5,0(r2)
   117ec:	80800017 	ldw	r2,0(r16)
   117f0:	10c00003 	ldbu	r3,0(r2)
   117f4:	10800044 	addi	r2,r2,1
   117f8:	1d402326 	beq	r3,r21,11888 <__fputwc+0x14c>
   117fc:	80800015 	stw	r2,0(r16)
   11800:	8c400044 	addi	r17,r17,1
   11804:	dc45883a 	add	r2,sp,r17
   11808:	8d3fef36 	bltu	r17,r20,117c8 <__alt_data_end+0xf00117c8>
   1180c:	9005883a 	mov	r2,r18
   11810:	00000406 	br	11824 <__fputwc+0xe8>
   11814:	80c0030b 	ldhu	r3,12(r16)
   11818:	a005883a 	mov	r2,r20
   1181c:	18c01014 	ori	r3,r3,64
   11820:	80c0030d 	sth	r3,12(r16)
   11824:	dfc00717 	ldw	ra,28(sp)
   11828:	dd400617 	ldw	r21,24(sp)
   1182c:	dd000517 	ldw	r20,20(sp)
   11830:	dcc00417 	ldw	r19,16(sp)
   11834:	dc800317 	ldw	r18,12(sp)
   11838:	dc400217 	ldw	r17,8(sp)
   1183c:	dc000117 	ldw	r16,4(sp)
   11840:	dec00804 	addi	sp,sp,32
   11844:	f800283a 	ret
   11848:	800d883a 	mov	r6,r16
   1184c:	29403fcc 	andi	r5,r5,255
   11850:	9809883a 	mov	r4,r19
   11854:	0011ab40 	call	11ab4 <__swbuf_r>
   11858:	10bfffe0 	cmpeqi	r2,r2,-1
   1185c:	10803fcc 	andi	r2,r2,255
   11860:	103fd626 	beq	r2,zero,117bc <__alt_data_end+0xf00117bc>
   11864:	00bfffc4 	movi	r2,-1
   11868:	003fee06 	br	11824 <__alt_data_end+0xf0011824>
   1186c:	90ffffc4 	addi	r3,r18,-1
   11870:	01003f84 	movi	r4,254
   11874:	20ffbf36 	bltu	r4,r3,11774 <__alt_data_end+0xf0011774>
   11878:	900b883a 	mov	r5,r18
   1187c:	dc800005 	stb	r18,0(sp)
   11880:	1029883a 	mov	r20,r2
   11884:	003fc506 	br	1179c <__alt_data_end+0xf001179c>
   11888:	800d883a 	mov	r6,r16
   1188c:	a80b883a 	mov	r5,r21
   11890:	9809883a 	mov	r4,r19
   11894:	0011ab40 	call	11ab4 <__swbuf_r>
   11898:	10bfffe0 	cmpeqi	r2,r2,-1
   1189c:	003fef06 	br	1185c <__alt_data_end+0xf001185c>

000118a0 <_fputwc_r>:
   118a0:	3080030b 	ldhu	r2,12(r6)
   118a4:	10c8000c 	andi	r3,r2,8192
   118a8:	1800051e 	bne	r3,zero,118c0 <_fputwc_r+0x20>
   118ac:	30c01917 	ldw	r3,100(r6)
   118b0:	10880014 	ori	r2,r2,8192
   118b4:	3080030d 	sth	r2,12(r6)
   118b8:	18880014 	ori	r2,r3,8192
   118bc:	30801915 	stw	r2,100(r6)
   118c0:	001173c1 	jmpi	1173c <__fputwc>

000118c4 <fputwc>:
   118c4:	00820034 	movhi	r2,2048
   118c8:	defffc04 	addi	sp,sp,-16
   118cc:	10899204 	addi	r2,r2,9800
   118d0:	dc000115 	stw	r16,4(sp)
   118d4:	14000017 	ldw	r16,0(r2)
   118d8:	dc400215 	stw	r17,8(sp)
   118dc:	dfc00315 	stw	ra,12(sp)
   118e0:	2023883a 	mov	r17,r4
   118e4:	80000226 	beq	r16,zero,118f0 <fputwc+0x2c>
   118e8:	80800e17 	ldw	r2,56(r16)
   118ec:	10001026 	beq	r2,zero,11930 <fputwc+0x6c>
   118f0:	2880030b 	ldhu	r2,12(r5)
   118f4:	10c8000c 	andi	r3,r2,8192
   118f8:	1800051e 	bne	r3,zero,11910 <fputwc+0x4c>
   118fc:	28c01917 	ldw	r3,100(r5)
   11900:	10880014 	ori	r2,r2,8192
   11904:	2880030d 	sth	r2,12(r5)
   11908:	18880014 	ori	r2,r3,8192
   1190c:	28801915 	stw	r2,100(r5)
   11910:	280d883a 	mov	r6,r5
   11914:	8009883a 	mov	r4,r16
   11918:	880b883a 	mov	r5,r17
   1191c:	dfc00317 	ldw	ra,12(sp)
   11920:	dc400217 	ldw	r17,8(sp)
   11924:	dc000117 	ldw	r16,4(sp)
   11928:	dec00404 	addi	sp,sp,16
   1192c:	001173c1 	jmpi	1173c <__fputwc>
   11930:	8009883a 	mov	r4,r16
   11934:	d9400015 	stw	r5,0(sp)
   11938:	000ce8c0 	call	ce8c <__sinit>
   1193c:	d9400017 	ldw	r5,0(sp)
   11940:	003feb06 	br	118f0 <__alt_data_end+0xf00118f0>

00011944 <_fstat_r>:
   11944:	defffd04 	addi	sp,sp,-12
   11948:	2805883a 	mov	r2,r5
   1194c:	dc000015 	stw	r16,0(sp)
   11950:	04020034 	movhi	r16,2048
   11954:	dc400115 	stw	r17,4(sp)
   11958:	8409cb04 	addi	r16,r16,10028
   1195c:	2023883a 	mov	r17,r4
   11960:	300b883a 	mov	r5,r6
   11964:	1009883a 	mov	r4,r2
   11968:	dfc00215 	stw	ra,8(sp)
   1196c:	80000015 	stw	zero,0(r16)
   11970:	0012b480 	call	12b48 <fstat>
   11974:	00ffffc4 	movi	r3,-1
   11978:	10c00526 	beq	r2,r3,11990 <_fstat_r+0x4c>
   1197c:	dfc00217 	ldw	ra,8(sp)
   11980:	dc400117 	ldw	r17,4(sp)
   11984:	dc000017 	ldw	r16,0(sp)
   11988:	dec00304 	addi	sp,sp,12
   1198c:	f800283a 	ret
   11990:	80c00017 	ldw	r3,0(r16)
   11994:	183ff926 	beq	r3,zero,1197c <__alt_data_end+0xf001197c>
   11998:	88c00015 	stw	r3,0(r17)
   1199c:	003ff706 	br	1197c <__alt_data_end+0xf001197c>

000119a0 <_isatty_r>:
   119a0:	defffd04 	addi	sp,sp,-12
   119a4:	dc000015 	stw	r16,0(sp)
   119a8:	04020034 	movhi	r16,2048
   119ac:	dc400115 	stw	r17,4(sp)
   119b0:	8409cb04 	addi	r16,r16,10028
   119b4:	2023883a 	mov	r17,r4
   119b8:	2809883a 	mov	r4,r5
   119bc:	dfc00215 	stw	ra,8(sp)
   119c0:	80000015 	stw	zero,0(r16)
   119c4:	0012c340 	call	12c34 <isatty>
   119c8:	00ffffc4 	movi	r3,-1
   119cc:	10c00526 	beq	r2,r3,119e4 <_isatty_r+0x44>
   119d0:	dfc00217 	ldw	ra,8(sp)
   119d4:	dc400117 	ldw	r17,4(sp)
   119d8:	dc000017 	ldw	r16,0(sp)
   119dc:	dec00304 	addi	sp,sp,12
   119e0:	f800283a 	ret
   119e4:	80c00017 	ldw	r3,0(r16)
   119e8:	183ff926 	beq	r3,zero,119d0 <__alt_data_end+0xf00119d0>
   119ec:	88c00015 	stw	r3,0(r17)
   119f0:	003ff706 	br	119d0 <__alt_data_end+0xf00119d0>

000119f4 <_lseek_r>:
   119f4:	defffd04 	addi	sp,sp,-12
   119f8:	2805883a 	mov	r2,r5
   119fc:	dc000015 	stw	r16,0(sp)
   11a00:	04020034 	movhi	r16,2048
   11a04:	dc400115 	stw	r17,4(sp)
   11a08:	300b883a 	mov	r5,r6
   11a0c:	8409cb04 	addi	r16,r16,10028
   11a10:	2023883a 	mov	r17,r4
   11a14:	380d883a 	mov	r6,r7
   11a18:	1009883a 	mov	r4,r2
   11a1c:	dfc00215 	stw	ra,8(sp)
   11a20:	80000015 	stw	zero,0(r16)
   11a24:	0012d140 	call	12d14 <lseek>
   11a28:	00ffffc4 	movi	r3,-1
   11a2c:	10c00526 	beq	r2,r3,11a44 <_lseek_r+0x50>
   11a30:	dfc00217 	ldw	ra,8(sp)
   11a34:	dc400117 	ldw	r17,4(sp)
   11a38:	dc000017 	ldw	r16,0(sp)
   11a3c:	dec00304 	addi	sp,sp,12
   11a40:	f800283a 	ret
   11a44:	80c00017 	ldw	r3,0(r16)
   11a48:	183ff926 	beq	r3,zero,11a30 <__alt_data_end+0xf0011a30>
   11a4c:	88c00015 	stw	r3,0(r17)
   11a50:	003ff706 	br	11a30 <__alt_data_end+0xf0011a30>

00011a54 <_read_r>:
   11a54:	defffd04 	addi	sp,sp,-12
   11a58:	2805883a 	mov	r2,r5
   11a5c:	dc000015 	stw	r16,0(sp)
   11a60:	04020034 	movhi	r16,2048
   11a64:	dc400115 	stw	r17,4(sp)
   11a68:	300b883a 	mov	r5,r6
   11a6c:	8409cb04 	addi	r16,r16,10028
   11a70:	2023883a 	mov	r17,r4
   11a74:	380d883a 	mov	r6,r7
   11a78:	1009883a 	mov	r4,r2
   11a7c:	dfc00215 	stw	ra,8(sp)
   11a80:	80000015 	stw	zero,0(r16)
   11a84:	0012ee80 	call	12ee8 <read>
   11a88:	00ffffc4 	movi	r3,-1
   11a8c:	10c00526 	beq	r2,r3,11aa4 <_read_r+0x50>
   11a90:	dfc00217 	ldw	ra,8(sp)
   11a94:	dc400117 	ldw	r17,4(sp)
   11a98:	dc000017 	ldw	r16,0(sp)
   11a9c:	dec00304 	addi	sp,sp,12
   11aa0:	f800283a 	ret
   11aa4:	80c00017 	ldw	r3,0(r16)
   11aa8:	183ff926 	beq	r3,zero,11a90 <__alt_data_end+0xf0011a90>
   11aac:	88c00015 	stw	r3,0(r17)
   11ab0:	003ff706 	br	11a90 <__alt_data_end+0xf0011a90>

00011ab4 <__swbuf_r>:
   11ab4:	defffb04 	addi	sp,sp,-20
   11ab8:	dcc00315 	stw	r19,12(sp)
   11abc:	dc800215 	stw	r18,8(sp)
   11ac0:	dc000015 	stw	r16,0(sp)
   11ac4:	dfc00415 	stw	ra,16(sp)
   11ac8:	dc400115 	stw	r17,4(sp)
   11acc:	2025883a 	mov	r18,r4
   11ad0:	2827883a 	mov	r19,r5
   11ad4:	3021883a 	mov	r16,r6
   11ad8:	20000226 	beq	r4,zero,11ae4 <__swbuf_r+0x30>
   11adc:	20800e17 	ldw	r2,56(r4)
   11ae0:	10004226 	beq	r2,zero,11bec <__swbuf_r+0x138>
   11ae4:	80800617 	ldw	r2,24(r16)
   11ae8:	8100030b 	ldhu	r4,12(r16)
   11aec:	80800215 	stw	r2,8(r16)
   11af0:	2080020c 	andi	r2,r4,8
   11af4:	10003626 	beq	r2,zero,11bd0 <__swbuf_r+0x11c>
   11af8:	80c00417 	ldw	r3,16(r16)
   11afc:	18003426 	beq	r3,zero,11bd0 <__swbuf_r+0x11c>
   11b00:	2088000c 	andi	r2,r4,8192
   11b04:	9c403fcc 	andi	r17,r19,255
   11b08:	10001a26 	beq	r2,zero,11b74 <__swbuf_r+0xc0>
   11b0c:	80800017 	ldw	r2,0(r16)
   11b10:	81000517 	ldw	r4,20(r16)
   11b14:	10c7c83a 	sub	r3,r2,r3
   11b18:	1900200e 	bge	r3,r4,11b9c <__swbuf_r+0xe8>
   11b1c:	18c00044 	addi	r3,r3,1
   11b20:	81000217 	ldw	r4,8(r16)
   11b24:	11400044 	addi	r5,r2,1
   11b28:	81400015 	stw	r5,0(r16)
   11b2c:	213fffc4 	addi	r4,r4,-1
   11b30:	81000215 	stw	r4,8(r16)
   11b34:	14c00005 	stb	r19,0(r2)
   11b38:	80800517 	ldw	r2,20(r16)
   11b3c:	10c01e26 	beq	r2,r3,11bb8 <__swbuf_r+0x104>
   11b40:	8080030b 	ldhu	r2,12(r16)
   11b44:	1080004c 	andi	r2,r2,1
   11b48:	10000226 	beq	r2,zero,11b54 <__swbuf_r+0xa0>
   11b4c:	00800284 	movi	r2,10
   11b50:	88801926 	beq	r17,r2,11bb8 <__swbuf_r+0x104>
   11b54:	8805883a 	mov	r2,r17
   11b58:	dfc00417 	ldw	ra,16(sp)
   11b5c:	dcc00317 	ldw	r19,12(sp)
   11b60:	dc800217 	ldw	r18,8(sp)
   11b64:	dc400117 	ldw	r17,4(sp)
   11b68:	dc000017 	ldw	r16,0(sp)
   11b6c:	dec00504 	addi	sp,sp,20
   11b70:	f800283a 	ret
   11b74:	81401917 	ldw	r5,100(r16)
   11b78:	00b7ffc4 	movi	r2,-8193
   11b7c:	21080014 	ori	r4,r4,8192
   11b80:	2884703a 	and	r2,r5,r2
   11b84:	80801915 	stw	r2,100(r16)
   11b88:	80800017 	ldw	r2,0(r16)
   11b8c:	8100030d 	sth	r4,12(r16)
   11b90:	81000517 	ldw	r4,20(r16)
   11b94:	10c7c83a 	sub	r3,r2,r3
   11b98:	193fe016 	blt	r3,r4,11b1c <__alt_data_end+0xf0011b1c>
   11b9c:	800b883a 	mov	r5,r16
   11ba0:	9009883a 	mov	r4,r18
   11ba4:	000cab00 	call	cab0 <_fflush_r>
   11ba8:	1000071e 	bne	r2,zero,11bc8 <__swbuf_r+0x114>
   11bac:	80800017 	ldw	r2,0(r16)
   11bb0:	00c00044 	movi	r3,1
   11bb4:	003fda06 	br	11b20 <__alt_data_end+0xf0011b20>
   11bb8:	800b883a 	mov	r5,r16
   11bbc:	9009883a 	mov	r4,r18
   11bc0:	000cab00 	call	cab0 <_fflush_r>
   11bc4:	103fe326 	beq	r2,zero,11b54 <__alt_data_end+0xf0011b54>
   11bc8:	00bfffc4 	movi	r2,-1
   11bcc:	003fe206 	br	11b58 <__alt_data_end+0xf0011b58>
   11bd0:	800b883a 	mov	r5,r16
   11bd4:	9009883a 	mov	r4,r18
   11bd8:	000aeb80 	call	aeb8 <__swsetup_r>
   11bdc:	103ffa1e 	bne	r2,zero,11bc8 <__alt_data_end+0xf0011bc8>
   11be0:	8100030b 	ldhu	r4,12(r16)
   11be4:	80c00417 	ldw	r3,16(r16)
   11be8:	003fc506 	br	11b00 <__alt_data_end+0xf0011b00>
   11bec:	000ce8c0 	call	ce8c <__sinit>
   11bf0:	003fbc06 	br	11ae4 <__alt_data_end+0xf0011ae4>

00011bf4 <__swbuf>:
   11bf4:	00820034 	movhi	r2,2048
   11bf8:	10899204 	addi	r2,r2,9800
   11bfc:	280d883a 	mov	r6,r5
   11c00:	200b883a 	mov	r5,r4
   11c04:	11000017 	ldw	r4,0(r2)
   11c08:	0011ab41 	jmpi	11ab4 <__swbuf_r>

00011c0c <_wcrtomb_r>:
   11c0c:	defff604 	addi	sp,sp,-40
   11c10:	00820034 	movhi	r2,2048
   11c14:	dc800815 	stw	r18,32(sp)
   11c18:	dc400715 	stw	r17,28(sp)
   11c1c:	dc000615 	stw	r16,24(sp)
   11c20:	10899604 	addi	r2,r2,9816
   11c24:	dfc00915 	stw	ra,36(sp)
   11c28:	2021883a 	mov	r16,r4
   11c2c:	3823883a 	mov	r17,r7
   11c30:	14800017 	ldw	r18,0(r2)
   11c34:	28001426 	beq	r5,zero,11c88 <_wcrtomb_r+0x7c>
   11c38:	d9400415 	stw	r5,16(sp)
   11c3c:	d9800515 	stw	r6,20(sp)
   11c40:	000d9d00 	call	d9d0 <__locale_charset>
   11c44:	d9800517 	ldw	r6,20(sp)
   11c48:	d9400417 	ldw	r5,16(sp)
   11c4c:	100f883a 	mov	r7,r2
   11c50:	dc400015 	stw	r17,0(sp)
   11c54:	8009883a 	mov	r4,r16
   11c58:	903ee83a 	callr	r18
   11c5c:	00ffffc4 	movi	r3,-1
   11c60:	10c0031e 	bne	r2,r3,11c70 <_wcrtomb_r+0x64>
   11c64:	88000015 	stw	zero,0(r17)
   11c68:	00c02284 	movi	r3,138
   11c6c:	80c00015 	stw	r3,0(r16)
   11c70:	dfc00917 	ldw	ra,36(sp)
   11c74:	dc800817 	ldw	r18,32(sp)
   11c78:	dc400717 	ldw	r17,28(sp)
   11c7c:	dc000617 	ldw	r16,24(sp)
   11c80:	dec00a04 	addi	sp,sp,40
   11c84:	f800283a 	ret
   11c88:	000d9d00 	call	d9d0 <__locale_charset>
   11c8c:	100f883a 	mov	r7,r2
   11c90:	dc400015 	stw	r17,0(sp)
   11c94:	000d883a 	mov	r6,zero
   11c98:	d9400104 	addi	r5,sp,4
   11c9c:	8009883a 	mov	r4,r16
   11ca0:	903ee83a 	callr	r18
   11ca4:	003fed06 	br	11c5c <__alt_data_end+0xf0011c5c>

00011ca8 <wcrtomb>:
   11ca8:	defff604 	addi	sp,sp,-40
   11cac:	00820034 	movhi	r2,2048
   11cb0:	dc800615 	stw	r18,24(sp)
   11cb4:	dc400515 	stw	r17,20(sp)
   11cb8:	10899204 	addi	r2,r2,9800
   11cbc:	dfc00915 	stw	ra,36(sp)
   11cc0:	dd000815 	stw	r20,32(sp)
   11cc4:	dcc00715 	stw	r19,28(sp)
   11cc8:	dc000415 	stw	r16,16(sp)
   11ccc:	3025883a 	mov	r18,r6
   11cd0:	14400017 	ldw	r17,0(r2)
   11cd4:	20001926 	beq	r4,zero,11d3c <wcrtomb+0x94>
   11cd8:	00820034 	movhi	r2,2048
   11cdc:	10899604 	addi	r2,r2,9816
   11ce0:	15000017 	ldw	r20,0(r2)
   11ce4:	2021883a 	mov	r16,r4
   11ce8:	2827883a 	mov	r19,r5
   11cec:	000d9d00 	call	d9d0 <__locale_charset>
   11cf0:	100f883a 	mov	r7,r2
   11cf4:	dc800015 	stw	r18,0(sp)
   11cf8:	980d883a 	mov	r6,r19
   11cfc:	800b883a 	mov	r5,r16
   11d00:	8809883a 	mov	r4,r17
   11d04:	a03ee83a 	callr	r20
   11d08:	00ffffc4 	movi	r3,-1
   11d0c:	10c0031e 	bne	r2,r3,11d1c <wcrtomb+0x74>
   11d10:	90000015 	stw	zero,0(r18)
   11d14:	00c02284 	movi	r3,138
   11d18:	88c00015 	stw	r3,0(r17)
   11d1c:	dfc00917 	ldw	ra,36(sp)
   11d20:	dd000817 	ldw	r20,32(sp)
   11d24:	dcc00717 	ldw	r19,28(sp)
   11d28:	dc800617 	ldw	r18,24(sp)
   11d2c:	dc400517 	ldw	r17,20(sp)
   11d30:	dc000417 	ldw	r16,16(sp)
   11d34:	dec00a04 	addi	sp,sp,40
   11d38:	f800283a 	ret
   11d3c:	00820034 	movhi	r2,2048
   11d40:	10899604 	addi	r2,r2,9816
   11d44:	14000017 	ldw	r16,0(r2)
   11d48:	000d9d00 	call	d9d0 <__locale_charset>
   11d4c:	100f883a 	mov	r7,r2
   11d50:	dc800015 	stw	r18,0(sp)
   11d54:	000d883a 	mov	r6,zero
   11d58:	d9400104 	addi	r5,sp,4
   11d5c:	8809883a 	mov	r4,r17
   11d60:	803ee83a 	callr	r16
   11d64:	003fe806 	br	11d08 <__alt_data_end+0xf0011d08>

00011d68 <__ascii_wctomb>:
   11d68:	28000526 	beq	r5,zero,11d80 <__ascii_wctomb+0x18>
   11d6c:	00803fc4 	movi	r2,255
   11d70:	11800536 	bltu	r2,r6,11d88 <__ascii_wctomb+0x20>
   11d74:	29800005 	stb	r6,0(r5)
   11d78:	00800044 	movi	r2,1
   11d7c:	f800283a 	ret
   11d80:	0005883a 	mov	r2,zero
   11d84:	f800283a 	ret
   11d88:	00802284 	movi	r2,138
   11d8c:	20800015 	stw	r2,0(r4)
   11d90:	00bfffc4 	movi	r2,-1
   11d94:	f800283a 	ret

00011d98 <_wctomb_r>:
   11d98:	00820034 	movhi	r2,2048
   11d9c:	defff904 	addi	sp,sp,-28
   11da0:	10899604 	addi	r2,r2,9816
   11da4:	dfc00615 	stw	ra,24(sp)
   11da8:	dc400515 	stw	r17,20(sp)
   11dac:	dc000415 	stw	r16,16(sp)
   11db0:	3823883a 	mov	r17,r7
   11db4:	14000017 	ldw	r16,0(r2)
   11db8:	d9000115 	stw	r4,4(sp)
   11dbc:	d9400215 	stw	r5,8(sp)
   11dc0:	d9800315 	stw	r6,12(sp)
   11dc4:	000d9d00 	call	d9d0 <__locale_charset>
   11dc8:	d9800317 	ldw	r6,12(sp)
   11dcc:	d9400217 	ldw	r5,8(sp)
   11dd0:	d9000117 	ldw	r4,4(sp)
   11dd4:	100f883a 	mov	r7,r2
   11dd8:	dc400015 	stw	r17,0(sp)
   11ddc:	803ee83a 	callr	r16
   11de0:	dfc00617 	ldw	ra,24(sp)
   11de4:	dc400517 	ldw	r17,20(sp)
   11de8:	dc000417 	ldw	r16,16(sp)
   11dec:	dec00704 	addi	sp,sp,28
   11df0:	f800283a 	ret

00011df4 <__udivdi3>:
   11df4:	defff504 	addi	sp,sp,-44
   11df8:	dcc00415 	stw	r19,16(sp)
   11dfc:	dc000115 	stw	r16,4(sp)
   11e00:	dfc00a15 	stw	ra,40(sp)
   11e04:	df000915 	stw	fp,36(sp)
   11e08:	ddc00815 	stw	r23,32(sp)
   11e0c:	dd800715 	stw	r22,28(sp)
   11e10:	dd400615 	stw	r21,24(sp)
   11e14:	dd000515 	stw	r20,20(sp)
   11e18:	dc800315 	stw	r18,12(sp)
   11e1c:	dc400215 	stw	r17,8(sp)
   11e20:	2027883a 	mov	r19,r4
   11e24:	2821883a 	mov	r16,r5
   11e28:	3800411e 	bne	r7,zero,11f30 <__udivdi3+0x13c>
   11e2c:	3023883a 	mov	r17,r6
   11e30:	2025883a 	mov	r18,r4
   11e34:	2980522e 	bgeu	r5,r6,11f80 <__udivdi3+0x18c>
   11e38:	00bfffd4 	movui	r2,65535
   11e3c:	282d883a 	mov	r22,r5
   11e40:	1180a836 	bltu	r2,r6,120e4 <__udivdi3+0x2f0>
   11e44:	00803fc4 	movi	r2,255
   11e48:	1185803a 	cmpltu	r2,r2,r6
   11e4c:	100490fa 	slli	r2,r2,3
   11e50:	3086d83a 	srl	r3,r6,r2
   11e54:	01020034 	movhi	r4,2048
   11e58:	21006b04 	addi	r4,r4,428
   11e5c:	20c7883a 	add	r3,r4,r3
   11e60:	18c00003 	ldbu	r3,0(r3)
   11e64:	1885883a 	add	r2,r3,r2
   11e68:	00c00804 	movi	r3,32
   11e6c:	1887c83a 	sub	r3,r3,r2
   11e70:	18000526 	beq	r3,zero,11e88 <__udivdi3+0x94>
   11e74:	80e0983a 	sll	r16,r16,r3
   11e78:	9884d83a 	srl	r2,r19,r2
   11e7c:	30e2983a 	sll	r17,r6,r3
   11e80:	98e4983a 	sll	r18,r19,r3
   11e84:	142cb03a 	or	r22,r2,r16
   11e88:	882ad43a 	srli	r21,r17,16
   11e8c:	b009883a 	mov	r4,r22
   11e90:	8d3fffcc 	andi	r20,r17,65535
   11e94:	a80b883a 	mov	r5,r21
   11e98:	00086cc0 	call	86cc <__umodsi3>
   11e9c:	b009883a 	mov	r4,r22
   11ea0:	a80b883a 	mov	r5,r21
   11ea4:	1027883a 	mov	r19,r2
   11ea8:	00086680 	call	8668 <__udivsi3>
   11eac:	102d883a 	mov	r22,r2
   11eb0:	9826943a 	slli	r19,r19,16
   11eb4:	9004d43a 	srli	r2,r18,16
   11eb8:	a5a1383a 	mul	r16,r20,r22
   11ebc:	14c4b03a 	or	r2,r2,r19
   11ec0:	1400052e 	bgeu	r2,r16,11ed8 <__udivdi3+0xe4>
   11ec4:	1445883a 	add	r2,r2,r17
   11ec8:	b0ffffc4 	addi	r3,r22,-1
   11ecc:	14400136 	bltu	r2,r17,11ed4 <__udivdi3+0xe0>
   11ed0:	14012336 	bltu	r2,r16,12360 <__udivdi3+0x56c>
   11ed4:	182d883a 	mov	r22,r3
   11ed8:	1421c83a 	sub	r16,r2,r16
   11edc:	a80b883a 	mov	r5,r21
   11ee0:	8009883a 	mov	r4,r16
   11ee4:	00086cc0 	call	86cc <__umodsi3>
   11ee8:	1027883a 	mov	r19,r2
   11eec:	a80b883a 	mov	r5,r21
   11ef0:	8009883a 	mov	r4,r16
   11ef4:	00086680 	call	8668 <__udivsi3>
   11ef8:	9826943a 	slli	r19,r19,16
   11efc:	a0a9383a 	mul	r20,r20,r2
   11f00:	94bfffcc 	andi	r18,r18,65535
   11f04:	94e4b03a 	or	r18,r18,r19
   11f08:	9500052e 	bgeu	r18,r20,11f20 <__udivdi3+0x12c>
   11f0c:	8ca5883a 	add	r18,r17,r18
   11f10:	10ffffc4 	addi	r3,r2,-1
   11f14:	9440f136 	bltu	r18,r17,122dc <__udivdi3+0x4e8>
   11f18:	9500f02e 	bgeu	r18,r20,122dc <__udivdi3+0x4e8>
   11f1c:	10bfff84 	addi	r2,r2,-2
   11f20:	b00c943a 	slli	r6,r22,16
   11f24:	0007883a 	mov	r3,zero
   11f28:	3084b03a 	or	r2,r6,r2
   11f2c:	00005906 	br	12094 <__udivdi3+0x2a0>
   11f30:	29c05636 	bltu	r5,r7,1208c <__udivdi3+0x298>
   11f34:	00bfffd4 	movui	r2,65535
   11f38:	11c0622e 	bgeu	r2,r7,120c4 <__udivdi3+0x2d0>
   11f3c:	00804034 	movhi	r2,256
   11f40:	10bfffc4 	addi	r2,r2,-1
   11f44:	11c0ee36 	bltu	r2,r7,12300 <__udivdi3+0x50c>
   11f48:	00800404 	movi	r2,16
   11f4c:	3886d83a 	srl	r3,r7,r2
   11f50:	01020034 	movhi	r4,2048
   11f54:	21006b04 	addi	r4,r4,428
   11f58:	20c7883a 	add	r3,r4,r3
   11f5c:	18c00003 	ldbu	r3,0(r3)
   11f60:	05400804 	movi	r21,32
   11f64:	1885883a 	add	r2,r3,r2
   11f68:	a8abc83a 	sub	r21,r21,r2
   11f6c:	a800621e 	bne	r21,zero,120f8 <__udivdi3+0x304>
   11f70:	3c00e936 	bltu	r7,r16,12318 <__udivdi3+0x524>
   11f74:	9985403a 	cmpgeu	r2,r19,r6
   11f78:	0007883a 	mov	r3,zero
   11f7c:	00004506 	br	12094 <__udivdi3+0x2a0>
   11f80:	3000041e 	bne	r6,zero,11f94 <__udivdi3+0x1a0>
   11f84:	000b883a 	mov	r5,zero
   11f88:	01000044 	movi	r4,1
   11f8c:	00086680 	call	8668 <__udivsi3>
   11f90:	1023883a 	mov	r17,r2
   11f94:	00bfffd4 	movui	r2,65535
   11f98:	14404e2e 	bgeu	r2,r17,120d4 <__udivdi3+0x2e0>
   11f9c:	00804034 	movhi	r2,256
   11fa0:	10bfffc4 	addi	r2,r2,-1
   11fa4:	1440d836 	bltu	r2,r17,12308 <__udivdi3+0x514>
   11fa8:	00800404 	movi	r2,16
   11fac:	8886d83a 	srl	r3,r17,r2
   11fb0:	01020034 	movhi	r4,2048
   11fb4:	21006b04 	addi	r4,r4,428
   11fb8:	20c7883a 	add	r3,r4,r3
   11fbc:	18c00003 	ldbu	r3,0(r3)
   11fc0:	1885883a 	add	r2,r3,r2
   11fc4:	00c00804 	movi	r3,32
   11fc8:	1887c83a 	sub	r3,r3,r2
   11fcc:	18008f1e 	bne	r3,zero,1220c <__udivdi3+0x418>
   11fd0:	882ad43a 	srli	r21,r17,16
   11fd4:	8461c83a 	sub	r16,r16,r17
   11fd8:	8d3fffcc 	andi	r20,r17,65535
   11fdc:	00c00044 	movi	r3,1
   11fe0:	8009883a 	mov	r4,r16
   11fe4:	a80b883a 	mov	r5,r21
   11fe8:	d8c00015 	stw	r3,0(sp)
   11fec:	00086cc0 	call	86cc <__umodsi3>
   11ff0:	8009883a 	mov	r4,r16
   11ff4:	a80b883a 	mov	r5,r21
   11ff8:	1027883a 	mov	r19,r2
   11ffc:	00086680 	call	8668 <__udivsi3>
   12000:	9826943a 	slli	r19,r19,16
   12004:	9008d43a 	srli	r4,r18,16
   12008:	1521383a 	mul	r16,r2,r20
   1200c:	102d883a 	mov	r22,r2
   12010:	24c8b03a 	or	r4,r4,r19
   12014:	d8c00017 	ldw	r3,0(sp)
   12018:	2400052e 	bgeu	r4,r16,12030 <__udivdi3+0x23c>
   1201c:	2449883a 	add	r4,r4,r17
   12020:	b0bfffc4 	addi	r2,r22,-1
   12024:	24400136 	bltu	r4,r17,1202c <__udivdi3+0x238>
   12028:	2400ca36 	bltu	r4,r16,12354 <__udivdi3+0x560>
   1202c:	102d883a 	mov	r22,r2
   12030:	2421c83a 	sub	r16,r4,r16
   12034:	a80b883a 	mov	r5,r21
   12038:	8009883a 	mov	r4,r16
   1203c:	d8c00015 	stw	r3,0(sp)
   12040:	00086cc0 	call	86cc <__umodsi3>
   12044:	1027883a 	mov	r19,r2
   12048:	a80b883a 	mov	r5,r21
   1204c:	8009883a 	mov	r4,r16
   12050:	00086680 	call	8668 <__udivsi3>
   12054:	9826943a 	slli	r19,r19,16
   12058:	1529383a 	mul	r20,r2,r20
   1205c:	94bfffcc 	andi	r18,r18,65535
   12060:	94e4b03a 	or	r18,r18,r19
   12064:	d8c00017 	ldw	r3,0(sp)
   12068:	9500052e 	bgeu	r18,r20,12080 <__udivdi3+0x28c>
   1206c:	8ca5883a 	add	r18,r17,r18
   12070:	113fffc4 	addi	r4,r2,-1
   12074:	94409736 	bltu	r18,r17,122d4 <__udivdi3+0x4e0>
   12078:	9500962e 	bgeu	r18,r20,122d4 <__udivdi3+0x4e0>
   1207c:	10bfff84 	addi	r2,r2,-2
   12080:	b00c943a 	slli	r6,r22,16
   12084:	3084b03a 	or	r2,r6,r2
   12088:	00000206 	br	12094 <__udivdi3+0x2a0>
   1208c:	0007883a 	mov	r3,zero
   12090:	0005883a 	mov	r2,zero
   12094:	dfc00a17 	ldw	ra,40(sp)
   12098:	df000917 	ldw	fp,36(sp)
   1209c:	ddc00817 	ldw	r23,32(sp)
   120a0:	dd800717 	ldw	r22,28(sp)
   120a4:	dd400617 	ldw	r21,24(sp)
   120a8:	dd000517 	ldw	r20,20(sp)
   120ac:	dcc00417 	ldw	r19,16(sp)
   120b0:	dc800317 	ldw	r18,12(sp)
   120b4:	dc400217 	ldw	r17,8(sp)
   120b8:	dc000117 	ldw	r16,4(sp)
   120bc:	dec00b04 	addi	sp,sp,44
   120c0:	f800283a 	ret
   120c4:	00803fc4 	movi	r2,255
   120c8:	11c5803a 	cmpltu	r2,r2,r7
   120cc:	100490fa 	slli	r2,r2,3
   120d0:	003f9e06 	br	11f4c <__alt_data_end+0xf0011f4c>
   120d4:	00803fc4 	movi	r2,255
   120d8:	1445803a 	cmpltu	r2,r2,r17
   120dc:	100490fa 	slli	r2,r2,3
   120e0:	003fb206 	br	11fac <__alt_data_end+0xf0011fac>
   120e4:	00804034 	movhi	r2,256
   120e8:	10bfffc4 	addi	r2,r2,-1
   120ec:	11808836 	bltu	r2,r6,12310 <__udivdi3+0x51c>
   120f0:	00800404 	movi	r2,16
   120f4:	003f5606 	br	11e50 <__alt_data_end+0xf0011e50>
   120f8:	30aed83a 	srl	r23,r6,r2
   120fc:	3d4e983a 	sll	r7,r7,r21
   12100:	80acd83a 	srl	r22,r16,r2
   12104:	9884d83a 	srl	r2,r19,r2
   12108:	3deeb03a 	or	r23,r7,r23
   1210c:	b824d43a 	srli	r18,r23,16
   12110:	8560983a 	sll	r16,r16,r21
   12114:	b009883a 	mov	r4,r22
   12118:	900b883a 	mov	r5,r18
   1211c:	3568983a 	sll	r20,r6,r21
   12120:	1420b03a 	or	r16,r2,r16
   12124:	00086cc0 	call	86cc <__umodsi3>
   12128:	b009883a 	mov	r4,r22
   1212c:	900b883a 	mov	r5,r18
   12130:	1023883a 	mov	r17,r2
   12134:	00086680 	call	8668 <__udivsi3>
   12138:	8808943a 	slli	r4,r17,16
   1213c:	bf3fffcc 	andi	fp,r23,65535
   12140:	8006d43a 	srli	r3,r16,16
   12144:	e0a3383a 	mul	r17,fp,r2
   12148:	100d883a 	mov	r6,r2
   1214c:	1906b03a 	or	r3,r3,r4
   12150:	1c40042e 	bgeu	r3,r17,12164 <__udivdi3+0x370>
   12154:	1dc7883a 	add	r3,r3,r23
   12158:	10bfffc4 	addi	r2,r2,-1
   1215c:	1dc0752e 	bgeu	r3,r23,12334 <__udivdi3+0x540>
   12160:	100d883a 	mov	r6,r2
   12164:	1c63c83a 	sub	r17,r3,r17
   12168:	900b883a 	mov	r5,r18
   1216c:	8809883a 	mov	r4,r17
   12170:	d9800015 	stw	r6,0(sp)
   12174:	00086cc0 	call	86cc <__umodsi3>
   12178:	102d883a 	mov	r22,r2
   1217c:	8809883a 	mov	r4,r17
   12180:	900b883a 	mov	r5,r18
   12184:	00086680 	call	8668 <__udivsi3>
   12188:	b02c943a 	slli	r22,r22,16
   1218c:	e089383a 	mul	r4,fp,r2
   12190:	843fffcc 	andi	r16,r16,65535
   12194:	85a0b03a 	or	r16,r16,r22
   12198:	d9800017 	ldw	r6,0(sp)
   1219c:	8100042e 	bgeu	r16,r4,121b0 <__udivdi3+0x3bc>
   121a0:	85e1883a 	add	r16,r16,r23
   121a4:	10ffffc4 	addi	r3,r2,-1
   121a8:	85c05e2e 	bgeu	r16,r23,12324 <__udivdi3+0x530>
   121ac:	1805883a 	mov	r2,r3
   121b0:	300c943a 	slli	r6,r6,16
   121b4:	a17fffcc 	andi	r5,r20,65535
   121b8:	a028d43a 	srli	r20,r20,16
   121bc:	3084b03a 	or	r2,r6,r2
   121c0:	10ffffcc 	andi	r3,r2,65535
   121c4:	100cd43a 	srli	r6,r2,16
   121c8:	194f383a 	mul	r7,r3,r5
   121cc:	1d07383a 	mul	r3,r3,r20
   121d0:	314b383a 	mul	r5,r6,r5
   121d4:	3810d43a 	srli	r8,r7,16
   121d8:	8121c83a 	sub	r16,r16,r4
   121dc:	1947883a 	add	r3,r3,r5
   121e0:	40c7883a 	add	r3,r8,r3
   121e4:	350d383a 	mul	r6,r6,r20
   121e8:	1940022e 	bgeu	r3,r5,121f4 <__udivdi3+0x400>
   121ec:	01000074 	movhi	r4,1
   121f0:	310d883a 	add	r6,r6,r4
   121f4:	1828d43a 	srli	r20,r3,16
   121f8:	a18d883a 	add	r6,r20,r6
   121fc:	81803e36 	bltu	r16,r6,122f8 <__udivdi3+0x504>
   12200:	81803826 	beq	r16,r6,122e4 <__udivdi3+0x4f0>
   12204:	0007883a 	mov	r3,zero
   12208:	003fa206 	br	12094 <__alt_data_end+0xf0012094>
   1220c:	88e2983a 	sll	r17,r17,r3
   12210:	80a8d83a 	srl	r20,r16,r2
   12214:	80e0983a 	sll	r16,r16,r3
   12218:	882ad43a 	srli	r21,r17,16
   1221c:	9884d83a 	srl	r2,r19,r2
   12220:	a009883a 	mov	r4,r20
   12224:	a80b883a 	mov	r5,r21
   12228:	142eb03a 	or	r23,r2,r16
   1222c:	98e4983a 	sll	r18,r19,r3
   12230:	00086cc0 	call	86cc <__umodsi3>
   12234:	a009883a 	mov	r4,r20
   12238:	a80b883a 	mov	r5,r21
   1223c:	1021883a 	mov	r16,r2
   12240:	00086680 	call	8668 <__udivsi3>
   12244:	1039883a 	mov	fp,r2
   12248:	8d3fffcc 	andi	r20,r17,65535
   1224c:	8020943a 	slli	r16,r16,16
   12250:	b804d43a 	srli	r2,r23,16
   12254:	a72d383a 	mul	r22,r20,fp
   12258:	1404b03a 	or	r2,r2,r16
   1225c:	1580062e 	bgeu	r2,r22,12278 <__udivdi3+0x484>
   12260:	1445883a 	add	r2,r2,r17
   12264:	e0ffffc4 	addi	r3,fp,-1
   12268:	14403836 	bltu	r2,r17,1234c <__udivdi3+0x558>
   1226c:	1580372e 	bgeu	r2,r22,1234c <__udivdi3+0x558>
   12270:	e73fff84 	addi	fp,fp,-2
   12274:	1445883a 	add	r2,r2,r17
   12278:	15adc83a 	sub	r22,r2,r22
   1227c:	a80b883a 	mov	r5,r21
   12280:	b009883a 	mov	r4,r22
   12284:	00086cc0 	call	86cc <__umodsi3>
   12288:	1027883a 	mov	r19,r2
   1228c:	b009883a 	mov	r4,r22
   12290:	a80b883a 	mov	r5,r21
   12294:	00086680 	call	8668 <__udivsi3>
   12298:	9826943a 	slli	r19,r19,16
   1229c:	a0a1383a 	mul	r16,r20,r2
   122a0:	b93fffcc 	andi	r4,r23,65535
   122a4:	24c8b03a 	or	r4,r4,r19
   122a8:	2400062e 	bgeu	r4,r16,122c4 <__udivdi3+0x4d0>
   122ac:	2449883a 	add	r4,r4,r17
   122b0:	10ffffc4 	addi	r3,r2,-1
   122b4:	24402336 	bltu	r4,r17,12344 <__udivdi3+0x550>
   122b8:	2400222e 	bgeu	r4,r16,12344 <__udivdi3+0x550>
   122bc:	10bfff84 	addi	r2,r2,-2
   122c0:	2449883a 	add	r4,r4,r17
   122c4:	e038943a 	slli	fp,fp,16
   122c8:	2421c83a 	sub	r16,r4,r16
   122cc:	e086b03a 	or	r3,fp,r2
   122d0:	003f4306 	br	11fe0 <__alt_data_end+0xf0011fe0>
   122d4:	2005883a 	mov	r2,r4
   122d8:	003f6906 	br	12080 <__alt_data_end+0xf0012080>
   122dc:	1805883a 	mov	r2,r3
   122e0:	003f0f06 	br	11f20 <__alt_data_end+0xf0011f20>
   122e4:	1806943a 	slli	r3,r3,16
   122e8:	9d66983a 	sll	r19,r19,r21
   122ec:	39ffffcc 	andi	r7,r7,65535
   122f0:	19c7883a 	add	r3,r3,r7
   122f4:	98ffc32e 	bgeu	r19,r3,12204 <__alt_data_end+0xf0012204>
   122f8:	10bfffc4 	addi	r2,r2,-1
   122fc:	003fc106 	br	12204 <__alt_data_end+0xf0012204>
   12300:	00800604 	movi	r2,24
   12304:	003f1106 	br	11f4c <__alt_data_end+0xf0011f4c>
   12308:	00800604 	movi	r2,24
   1230c:	003f2706 	br	11fac <__alt_data_end+0xf0011fac>
   12310:	00800604 	movi	r2,24
   12314:	003ece06 	br	11e50 <__alt_data_end+0xf0011e50>
   12318:	0007883a 	mov	r3,zero
   1231c:	00800044 	movi	r2,1
   12320:	003f5c06 	br	12094 <__alt_data_end+0xf0012094>
   12324:	813fa12e 	bgeu	r16,r4,121ac <__alt_data_end+0xf00121ac>
   12328:	10bfff84 	addi	r2,r2,-2
   1232c:	85e1883a 	add	r16,r16,r23
   12330:	003f9f06 	br	121b0 <__alt_data_end+0xf00121b0>
   12334:	1c7f8a2e 	bgeu	r3,r17,12160 <__alt_data_end+0xf0012160>
   12338:	31bfff84 	addi	r6,r6,-2
   1233c:	1dc7883a 	add	r3,r3,r23
   12340:	003f8806 	br	12164 <__alt_data_end+0xf0012164>
   12344:	1805883a 	mov	r2,r3
   12348:	003fde06 	br	122c4 <__alt_data_end+0xf00122c4>
   1234c:	1839883a 	mov	fp,r3
   12350:	003fc906 	br	12278 <__alt_data_end+0xf0012278>
   12354:	b5bfff84 	addi	r22,r22,-2
   12358:	2449883a 	add	r4,r4,r17
   1235c:	003f3406 	br	12030 <__alt_data_end+0xf0012030>
   12360:	b5bfff84 	addi	r22,r22,-2
   12364:	1445883a 	add	r2,r2,r17
   12368:	003edb06 	br	11ed8 <__alt_data_end+0xf0011ed8>

0001236c <__umoddi3>:
   1236c:	defff404 	addi	sp,sp,-48
   12370:	df000a15 	stw	fp,40(sp)
   12374:	dc400315 	stw	r17,12(sp)
   12378:	dc000215 	stw	r16,8(sp)
   1237c:	dfc00b15 	stw	ra,44(sp)
   12380:	ddc00915 	stw	r23,36(sp)
   12384:	dd800815 	stw	r22,32(sp)
   12388:	dd400715 	stw	r21,28(sp)
   1238c:	dd000615 	stw	r20,24(sp)
   12390:	dcc00515 	stw	r19,20(sp)
   12394:	dc800415 	stw	r18,16(sp)
   12398:	2021883a 	mov	r16,r4
   1239c:	2823883a 	mov	r17,r5
   123a0:	2839883a 	mov	fp,r5
   123a4:	38003c1e 	bne	r7,zero,12498 <__umoddi3+0x12c>
   123a8:	3027883a 	mov	r19,r6
   123ac:	2029883a 	mov	r20,r4
   123b0:	2980512e 	bgeu	r5,r6,124f8 <__umoddi3+0x18c>
   123b4:	00bfffd4 	movui	r2,65535
   123b8:	11809a36 	bltu	r2,r6,12624 <__umoddi3+0x2b8>
   123bc:	01003fc4 	movi	r4,255
   123c0:	2189803a 	cmpltu	r4,r4,r6
   123c4:	200890fa 	slli	r4,r4,3
   123c8:	3104d83a 	srl	r2,r6,r4
   123cc:	00c20034 	movhi	r3,2048
   123d0:	18c06b04 	addi	r3,r3,428
   123d4:	1885883a 	add	r2,r3,r2
   123d8:	10c00003 	ldbu	r3,0(r2)
   123dc:	00800804 	movi	r2,32
   123e0:	1909883a 	add	r4,r3,r4
   123e4:	1125c83a 	sub	r18,r2,r4
   123e8:	90000526 	beq	r18,zero,12400 <__umoddi3+0x94>
   123ec:	8ca2983a 	sll	r17,r17,r18
   123f0:	8108d83a 	srl	r4,r16,r4
   123f4:	34a6983a 	sll	r19,r6,r18
   123f8:	84a8983a 	sll	r20,r16,r18
   123fc:	2478b03a 	or	fp,r4,r17
   12400:	982ed43a 	srli	r23,r19,16
   12404:	e009883a 	mov	r4,fp
   12408:	9dbfffcc 	andi	r22,r19,65535
   1240c:	b80b883a 	mov	r5,r23
   12410:	00086cc0 	call	86cc <__umodsi3>
   12414:	e009883a 	mov	r4,fp
   12418:	b80b883a 	mov	r5,r23
   1241c:	102b883a 	mov	r21,r2
   12420:	00086680 	call	8668 <__udivsi3>
   12424:	a806943a 	slli	r3,r21,16
   12428:	a008d43a 	srli	r4,r20,16
   1242c:	b085383a 	mul	r2,r22,r2
   12430:	20c8b03a 	or	r4,r4,r3
   12434:	2080032e 	bgeu	r4,r2,12444 <__umoddi3+0xd8>
   12438:	24c9883a 	add	r4,r4,r19
   1243c:	24c00136 	bltu	r4,r19,12444 <__umoddi3+0xd8>
   12440:	20811036 	bltu	r4,r2,12884 <__umoddi3+0x518>
   12444:	20abc83a 	sub	r21,r4,r2
   12448:	b80b883a 	mov	r5,r23
   1244c:	a809883a 	mov	r4,r21
   12450:	00086cc0 	call	86cc <__umodsi3>
   12454:	1023883a 	mov	r17,r2
   12458:	b80b883a 	mov	r5,r23
   1245c:	a809883a 	mov	r4,r21
   12460:	00086680 	call	8668 <__udivsi3>
   12464:	8822943a 	slli	r17,r17,16
   12468:	b085383a 	mul	r2,r22,r2
   1246c:	a0ffffcc 	andi	r3,r20,65535
   12470:	1c46b03a 	or	r3,r3,r17
   12474:	1880042e 	bgeu	r3,r2,12488 <__umoddi3+0x11c>
   12478:	1cc7883a 	add	r3,r3,r19
   1247c:	1cc00236 	bltu	r3,r19,12488 <__umoddi3+0x11c>
   12480:	1880012e 	bgeu	r3,r2,12488 <__umoddi3+0x11c>
   12484:	1cc7883a 	add	r3,r3,r19
   12488:	1885c83a 	sub	r2,r3,r2
   1248c:	1484d83a 	srl	r2,r2,r18
   12490:	0007883a 	mov	r3,zero
   12494:	00004f06 	br	125d4 <__umoddi3+0x268>
   12498:	29c04c36 	bltu	r5,r7,125cc <__umoddi3+0x260>
   1249c:	00bfffd4 	movui	r2,65535
   124a0:	11c0582e 	bgeu	r2,r7,12604 <__umoddi3+0x298>
   124a4:	00804034 	movhi	r2,256
   124a8:	10bfffc4 	addi	r2,r2,-1
   124ac:	11c0e736 	bltu	r2,r7,1284c <__umoddi3+0x4e0>
   124b0:	01000404 	movi	r4,16
   124b4:	3904d83a 	srl	r2,r7,r4
   124b8:	00c20034 	movhi	r3,2048
   124bc:	18c06b04 	addi	r3,r3,428
   124c0:	1885883a 	add	r2,r3,r2
   124c4:	14c00003 	ldbu	r19,0(r2)
   124c8:	00c00804 	movi	r3,32
   124cc:	9927883a 	add	r19,r19,r4
   124d0:	1ce9c83a 	sub	r20,r3,r19
   124d4:	a000581e 	bne	r20,zero,12638 <__umoddi3+0x2cc>
   124d8:	3c400136 	bltu	r7,r17,124e0 <__umoddi3+0x174>
   124dc:	8180eb36 	bltu	r16,r6,1288c <__umoddi3+0x520>
   124e0:	8185c83a 	sub	r2,r16,r6
   124e4:	89e3c83a 	sub	r17,r17,r7
   124e8:	8089803a 	cmpltu	r4,r16,r2
   124ec:	8939c83a 	sub	fp,r17,r4
   124f0:	e007883a 	mov	r3,fp
   124f4:	00003706 	br	125d4 <__umoddi3+0x268>
   124f8:	3000041e 	bne	r6,zero,1250c <__umoddi3+0x1a0>
   124fc:	000b883a 	mov	r5,zero
   12500:	01000044 	movi	r4,1
   12504:	00086680 	call	8668 <__udivsi3>
   12508:	1027883a 	mov	r19,r2
   1250c:	00bfffd4 	movui	r2,65535
   12510:	14c0402e 	bgeu	r2,r19,12614 <__umoddi3+0x2a8>
   12514:	00804034 	movhi	r2,256
   12518:	10bfffc4 	addi	r2,r2,-1
   1251c:	14c0cd36 	bltu	r2,r19,12854 <__umoddi3+0x4e8>
   12520:	00800404 	movi	r2,16
   12524:	9886d83a 	srl	r3,r19,r2
   12528:	01020034 	movhi	r4,2048
   1252c:	21006b04 	addi	r4,r4,428
   12530:	20c7883a 	add	r3,r4,r3
   12534:	18c00003 	ldbu	r3,0(r3)
   12538:	1887883a 	add	r3,r3,r2
   1253c:	00800804 	movi	r2,32
   12540:	10e5c83a 	sub	r18,r2,r3
   12544:	9000901e 	bne	r18,zero,12788 <__umoddi3+0x41c>
   12548:	982cd43a 	srli	r22,r19,16
   1254c:	8ce3c83a 	sub	r17,r17,r19
   12550:	9d7fffcc 	andi	r21,r19,65535
   12554:	b00b883a 	mov	r5,r22
   12558:	8809883a 	mov	r4,r17
   1255c:	00086cc0 	call	86cc <__umodsi3>
   12560:	8809883a 	mov	r4,r17
   12564:	b00b883a 	mov	r5,r22
   12568:	1021883a 	mov	r16,r2
   1256c:	00086680 	call	8668 <__udivsi3>
   12570:	8006943a 	slli	r3,r16,16
   12574:	a008d43a 	srli	r4,r20,16
   12578:	1545383a 	mul	r2,r2,r21
   1257c:	20c8b03a 	or	r4,r4,r3
   12580:	2080042e 	bgeu	r4,r2,12594 <__umoddi3+0x228>
   12584:	24c9883a 	add	r4,r4,r19
   12588:	24c00236 	bltu	r4,r19,12594 <__umoddi3+0x228>
   1258c:	2080012e 	bgeu	r4,r2,12594 <__umoddi3+0x228>
   12590:	24c9883a 	add	r4,r4,r19
   12594:	20a1c83a 	sub	r16,r4,r2
   12598:	b00b883a 	mov	r5,r22
   1259c:	8009883a 	mov	r4,r16
   125a0:	00086cc0 	call	86cc <__umodsi3>
   125a4:	1023883a 	mov	r17,r2
   125a8:	b00b883a 	mov	r5,r22
   125ac:	8009883a 	mov	r4,r16
   125b0:	00086680 	call	8668 <__udivsi3>
   125b4:	8822943a 	slli	r17,r17,16
   125b8:	1545383a 	mul	r2,r2,r21
   125bc:	a53fffcc 	andi	r20,r20,65535
   125c0:	a446b03a 	or	r3,r20,r17
   125c4:	18bfb02e 	bgeu	r3,r2,12488 <__alt_data_end+0xf0012488>
   125c8:	003fab06 	br	12478 <__alt_data_end+0xf0012478>
   125cc:	2005883a 	mov	r2,r4
   125d0:	2807883a 	mov	r3,r5
   125d4:	dfc00b17 	ldw	ra,44(sp)
   125d8:	df000a17 	ldw	fp,40(sp)
   125dc:	ddc00917 	ldw	r23,36(sp)
   125e0:	dd800817 	ldw	r22,32(sp)
   125e4:	dd400717 	ldw	r21,28(sp)
   125e8:	dd000617 	ldw	r20,24(sp)
   125ec:	dcc00517 	ldw	r19,20(sp)
   125f0:	dc800417 	ldw	r18,16(sp)
   125f4:	dc400317 	ldw	r17,12(sp)
   125f8:	dc000217 	ldw	r16,8(sp)
   125fc:	dec00c04 	addi	sp,sp,48
   12600:	f800283a 	ret
   12604:	04c03fc4 	movi	r19,255
   12608:	99c9803a 	cmpltu	r4,r19,r7
   1260c:	200890fa 	slli	r4,r4,3
   12610:	003fa806 	br	124b4 <__alt_data_end+0xf00124b4>
   12614:	00803fc4 	movi	r2,255
   12618:	14c5803a 	cmpltu	r2,r2,r19
   1261c:	100490fa 	slli	r2,r2,3
   12620:	003fc006 	br	12524 <__alt_data_end+0xf0012524>
   12624:	00804034 	movhi	r2,256
   12628:	10bfffc4 	addi	r2,r2,-1
   1262c:	11808b36 	bltu	r2,r6,1285c <__umoddi3+0x4f0>
   12630:	01000404 	movi	r4,16
   12634:	003f6406 	br	123c8 <__alt_data_end+0xf00123c8>
   12638:	34c4d83a 	srl	r2,r6,r19
   1263c:	3d0e983a 	sll	r7,r7,r20
   12640:	8cf8d83a 	srl	fp,r17,r19
   12644:	8d10983a 	sll	r8,r17,r20
   12648:	38aab03a 	or	r21,r7,r2
   1264c:	a82cd43a 	srli	r22,r21,16
   12650:	84e2d83a 	srl	r17,r16,r19
   12654:	e009883a 	mov	r4,fp
   12658:	b00b883a 	mov	r5,r22
   1265c:	8a22b03a 	or	r17,r17,r8
   12660:	3524983a 	sll	r18,r6,r20
   12664:	00086cc0 	call	86cc <__umodsi3>
   12668:	e009883a 	mov	r4,fp
   1266c:	b00b883a 	mov	r5,r22
   12670:	102f883a 	mov	r23,r2
   12674:	00086680 	call	8668 <__udivsi3>
   12678:	100d883a 	mov	r6,r2
   1267c:	b808943a 	slli	r4,r23,16
   12680:	aa3fffcc 	andi	r8,r21,65535
   12684:	8804d43a 	srli	r2,r17,16
   12688:	41af383a 	mul	r23,r8,r6
   1268c:	8520983a 	sll	r16,r16,r20
   12690:	1104b03a 	or	r2,r2,r4
   12694:	15c0042e 	bgeu	r2,r23,126a8 <__umoddi3+0x33c>
   12698:	1545883a 	add	r2,r2,r21
   1269c:	30ffffc4 	addi	r3,r6,-1
   126a0:	1540742e 	bgeu	r2,r21,12874 <__umoddi3+0x508>
   126a4:	180d883a 	mov	r6,r3
   126a8:	15efc83a 	sub	r23,r2,r23
   126ac:	b00b883a 	mov	r5,r22
   126b0:	b809883a 	mov	r4,r23
   126b4:	d9800115 	stw	r6,4(sp)
   126b8:	da000015 	stw	r8,0(sp)
   126bc:	00086cc0 	call	86cc <__umodsi3>
   126c0:	b00b883a 	mov	r5,r22
   126c4:	b809883a 	mov	r4,r23
   126c8:	1039883a 	mov	fp,r2
   126cc:	00086680 	call	8668 <__udivsi3>
   126d0:	da000017 	ldw	r8,0(sp)
   126d4:	e038943a 	slli	fp,fp,16
   126d8:	100b883a 	mov	r5,r2
   126dc:	4089383a 	mul	r4,r8,r2
   126e0:	8a3fffcc 	andi	r8,r17,65535
   126e4:	4710b03a 	or	r8,r8,fp
   126e8:	d9800117 	ldw	r6,4(sp)
   126ec:	4100042e 	bgeu	r8,r4,12700 <__umoddi3+0x394>
   126f0:	4551883a 	add	r8,r8,r21
   126f4:	10bfffc4 	addi	r2,r2,-1
   126f8:	45405a2e 	bgeu	r8,r21,12864 <__umoddi3+0x4f8>
   126fc:	100b883a 	mov	r5,r2
   12700:	300c943a 	slli	r6,r6,16
   12704:	91ffffcc 	andi	r7,r18,65535
   12708:	9004d43a 	srli	r2,r18,16
   1270c:	314cb03a 	or	r6,r6,r5
   12710:	317fffcc 	andi	r5,r6,65535
   12714:	300cd43a 	srli	r6,r6,16
   12718:	29d3383a 	mul	r9,r5,r7
   1271c:	288b383a 	mul	r5,r5,r2
   12720:	31cf383a 	mul	r7,r6,r7
   12724:	4806d43a 	srli	r3,r9,16
   12728:	4111c83a 	sub	r8,r8,r4
   1272c:	29cb883a 	add	r5,r5,r7
   12730:	194b883a 	add	r5,r3,r5
   12734:	3085383a 	mul	r2,r6,r2
   12738:	29c0022e 	bgeu	r5,r7,12744 <__umoddi3+0x3d8>
   1273c:	00c00074 	movhi	r3,1
   12740:	10c5883a 	add	r2,r2,r3
   12744:	2808d43a 	srli	r4,r5,16
   12748:	280a943a 	slli	r5,r5,16
   1274c:	4a7fffcc 	andi	r9,r9,65535
   12750:	2085883a 	add	r2,r4,r2
   12754:	2a4b883a 	add	r5,r5,r9
   12758:	40803636 	bltu	r8,r2,12834 <__umoddi3+0x4c8>
   1275c:	40804d26 	beq	r8,r2,12894 <__umoddi3+0x528>
   12760:	4089c83a 	sub	r4,r8,r2
   12764:	280f883a 	mov	r7,r5
   12768:	81cfc83a 	sub	r7,r16,r7
   1276c:	81c7803a 	cmpltu	r3,r16,r7
   12770:	20c7c83a 	sub	r3,r4,r3
   12774:	1cc4983a 	sll	r2,r3,r19
   12778:	3d0ed83a 	srl	r7,r7,r20
   1277c:	1d06d83a 	srl	r3,r3,r20
   12780:	11c4b03a 	or	r2,r2,r7
   12784:	003f9306 	br	125d4 <__alt_data_end+0xf00125d4>
   12788:	9ca6983a 	sll	r19,r19,r18
   1278c:	88e8d83a 	srl	r20,r17,r3
   12790:	80c4d83a 	srl	r2,r16,r3
   12794:	982cd43a 	srli	r22,r19,16
   12798:	8ca2983a 	sll	r17,r17,r18
   1279c:	a009883a 	mov	r4,r20
   127a0:	b00b883a 	mov	r5,r22
   127a4:	1478b03a 	or	fp,r2,r17
   127a8:	00086cc0 	call	86cc <__umodsi3>
   127ac:	a009883a 	mov	r4,r20
   127b0:	b00b883a 	mov	r5,r22
   127b4:	1023883a 	mov	r17,r2
   127b8:	00086680 	call	8668 <__udivsi3>
   127bc:	9d7fffcc 	andi	r21,r19,65535
   127c0:	880a943a 	slli	r5,r17,16
   127c4:	e008d43a 	srli	r4,fp,16
   127c8:	a885383a 	mul	r2,r21,r2
   127cc:	84a8983a 	sll	r20,r16,r18
   127d0:	2148b03a 	or	r4,r4,r5
   127d4:	2080042e 	bgeu	r4,r2,127e8 <__umoddi3+0x47c>
   127d8:	24c9883a 	add	r4,r4,r19
   127dc:	24c00236 	bltu	r4,r19,127e8 <__umoddi3+0x47c>
   127e0:	2080012e 	bgeu	r4,r2,127e8 <__umoddi3+0x47c>
   127e4:	24c9883a 	add	r4,r4,r19
   127e8:	20a3c83a 	sub	r17,r4,r2
   127ec:	b00b883a 	mov	r5,r22
   127f0:	8809883a 	mov	r4,r17
   127f4:	00086cc0 	call	86cc <__umodsi3>
   127f8:	102f883a 	mov	r23,r2
   127fc:	8809883a 	mov	r4,r17
   12800:	b00b883a 	mov	r5,r22
   12804:	00086680 	call	8668 <__udivsi3>
   12808:	b82e943a 	slli	r23,r23,16
   1280c:	a885383a 	mul	r2,r21,r2
   12810:	e13fffcc 	andi	r4,fp,65535
   12814:	25c8b03a 	or	r4,r4,r23
   12818:	2080042e 	bgeu	r4,r2,1282c <__umoddi3+0x4c0>
   1281c:	24c9883a 	add	r4,r4,r19
   12820:	24c00236 	bltu	r4,r19,1282c <__umoddi3+0x4c0>
   12824:	2080012e 	bgeu	r4,r2,1282c <__umoddi3+0x4c0>
   12828:	24c9883a 	add	r4,r4,r19
   1282c:	20a3c83a 	sub	r17,r4,r2
   12830:	003f4806 	br	12554 <__alt_data_end+0xf0012554>
   12834:	2c8fc83a 	sub	r7,r5,r18
   12838:	1545c83a 	sub	r2,r2,r21
   1283c:	29cb803a 	cmpltu	r5,r5,r7
   12840:	1145c83a 	sub	r2,r2,r5
   12844:	4089c83a 	sub	r4,r8,r2
   12848:	003fc706 	br	12768 <__alt_data_end+0xf0012768>
   1284c:	01000604 	movi	r4,24
   12850:	003f1806 	br	124b4 <__alt_data_end+0xf00124b4>
   12854:	00800604 	movi	r2,24
   12858:	003f3206 	br	12524 <__alt_data_end+0xf0012524>
   1285c:	01000604 	movi	r4,24
   12860:	003ed906 	br	123c8 <__alt_data_end+0xf00123c8>
   12864:	413fa52e 	bgeu	r8,r4,126fc <__alt_data_end+0xf00126fc>
   12868:	297fff84 	addi	r5,r5,-2
   1286c:	4551883a 	add	r8,r8,r21
   12870:	003fa306 	br	12700 <__alt_data_end+0xf0012700>
   12874:	15ff8b2e 	bgeu	r2,r23,126a4 <__alt_data_end+0xf00126a4>
   12878:	31bfff84 	addi	r6,r6,-2
   1287c:	1545883a 	add	r2,r2,r21
   12880:	003f8906 	br	126a8 <__alt_data_end+0xf00126a8>
   12884:	24c9883a 	add	r4,r4,r19
   12888:	003eee06 	br	12444 <__alt_data_end+0xf0012444>
   1288c:	8005883a 	mov	r2,r16
   12890:	003f1706 	br	124f0 <__alt_data_end+0xf00124f0>
   12894:	817fe736 	bltu	r16,r5,12834 <__alt_data_end+0xf0012834>
   12898:	280f883a 	mov	r7,r5
   1289c:	0009883a 	mov	r4,zero
   128a0:	003fb106 	br	12768 <__alt_data_end+0xf0012768>

000128a4 <__eqdf2>:
   128a4:	2804d53a 	srli	r2,r5,20
   128a8:	3806d53a 	srli	r3,r7,20
   128ac:	02000434 	movhi	r8,16
   128b0:	423fffc4 	addi	r8,r8,-1
   128b4:	1081ffcc 	andi	r2,r2,2047
   128b8:	0281ffc4 	movi	r10,2047
   128bc:	2a12703a 	and	r9,r5,r8
   128c0:	18c1ffcc 	andi	r3,r3,2047
   128c4:	3a10703a 	and	r8,r7,r8
   128c8:	280ad7fa 	srli	r5,r5,31
   128cc:	380ed7fa 	srli	r7,r7,31
   128d0:	12801026 	beq	r2,r10,12914 <__eqdf2+0x70>
   128d4:	0281ffc4 	movi	r10,2047
   128d8:	1a800a26 	beq	r3,r10,12904 <__eqdf2+0x60>
   128dc:	10c00226 	beq	r2,r3,128e8 <__eqdf2+0x44>
   128e0:	00800044 	movi	r2,1
   128e4:	f800283a 	ret
   128e8:	4a3ffd1e 	bne	r9,r8,128e0 <__alt_data_end+0xf00128e0>
   128ec:	21bffc1e 	bne	r4,r6,128e0 <__alt_data_end+0xf00128e0>
   128f0:	29c00c26 	beq	r5,r7,12924 <__eqdf2+0x80>
   128f4:	103ffa1e 	bne	r2,zero,128e0 <__alt_data_end+0xf00128e0>
   128f8:	2244b03a 	or	r2,r4,r9
   128fc:	1004c03a 	cmpne	r2,r2,zero
   12900:	f800283a 	ret
   12904:	3214b03a 	or	r10,r6,r8
   12908:	503ff426 	beq	r10,zero,128dc <__alt_data_end+0xf00128dc>
   1290c:	00800044 	movi	r2,1
   12910:	f800283a 	ret
   12914:	2254b03a 	or	r10,r4,r9
   12918:	503fee26 	beq	r10,zero,128d4 <__alt_data_end+0xf00128d4>
   1291c:	00800044 	movi	r2,1
   12920:	f800283a 	ret
   12924:	0005883a 	mov	r2,zero
   12928:	f800283a 	ret

0001292c <__floatunsidf>:
   1292c:	defffe04 	addi	sp,sp,-8
   12930:	dc000015 	stw	r16,0(sp)
   12934:	dfc00115 	stw	ra,4(sp)
   12938:	2021883a 	mov	r16,r4
   1293c:	20002226 	beq	r4,zero,129c8 <__floatunsidf+0x9c>
   12940:	000850c0 	call	850c <__clzsi2>
   12944:	01010784 	movi	r4,1054
   12948:	2089c83a 	sub	r4,r4,r2
   1294c:	01810cc4 	movi	r6,1075
   12950:	310dc83a 	sub	r6,r6,r4
   12954:	00c007c4 	movi	r3,31
   12958:	1980120e 	bge	r3,r6,129a4 <__floatunsidf+0x78>
   1295c:	00c104c4 	movi	r3,1043
   12960:	1907c83a 	sub	r3,r3,r4
   12964:	80ca983a 	sll	r5,r16,r3
   12968:	00800434 	movhi	r2,16
   1296c:	10bfffc4 	addi	r2,r2,-1
   12970:	2101ffcc 	andi	r4,r4,2047
   12974:	0021883a 	mov	r16,zero
   12978:	288a703a 	and	r5,r5,r2
   1297c:	2008953a 	slli	r4,r4,20
   12980:	00c00434 	movhi	r3,16
   12984:	18ffffc4 	addi	r3,r3,-1
   12988:	28c6703a 	and	r3,r5,r3
   1298c:	8005883a 	mov	r2,r16
   12990:	1906b03a 	or	r3,r3,r4
   12994:	dfc00117 	ldw	ra,4(sp)
   12998:	dc000017 	ldw	r16,0(sp)
   1299c:	dec00204 	addi	sp,sp,8
   129a0:	f800283a 	ret
   129a4:	00c002c4 	movi	r3,11
   129a8:	188bc83a 	sub	r5,r3,r2
   129ac:	814ad83a 	srl	r5,r16,r5
   129b0:	00c00434 	movhi	r3,16
   129b4:	18ffffc4 	addi	r3,r3,-1
   129b8:	81a0983a 	sll	r16,r16,r6
   129bc:	2101ffcc 	andi	r4,r4,2047
   129c0:	28ca703a 	and	r5,r5,r3
   129c4:	003fed06 	br	1297c <__alt_data_end+0xf001297c>
   129c8:	0009883a 	mov	r4,zero
   129cc:	000b883a 	mov	r5,zero
   129d0:	003fea06 	br	1297c <__alt_data_end+0xf001297c>

000129d4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   129d4:	defffe04 	addi	sp,sp,-8
   129d8:	dfc00115 	stw	ra,4(sp)
   129dc:	df000015 	stw	fp,0(sp)
   129e0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   129e4:	d0a01417 	ldw	r2,-32688(gp)
   129e8:	10000326 	beq	r2,zero,129f8 <alt_get_errno+0x24>
   129ec:	d0a01417 	ldw	r2,-32688(gp)
   129f0:	103ee83a 	callr	r2
   129f4:	00000106 	br	129fc <alt_get_errno+0x28>
   129f8:	d0a04304 	addi	r2,gp,-32500
}
   129fc:	e037883a 	mov	sp,fp
   12a00:	dfc00117 	ldw	ra,4(sp)
   12a04:	df000017 	ldw	fp,0(sp)
   12a08:	dec00204 	addi	sp,sp,8
   12a0c:	f800283a 	ret

00012a10 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   12a10:	defffb04 	addi	sp,sp,-20
   12a14:	dfc00415 	stw	ra,16(sp)
   12a18:	df000315 	stw	fp,12(sp)
   12a1c:	df000304 	addi	fp,sp,12
   12a20:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   12a24:	e0bfff17 	ldw	r2,-4(fp)
   12a28:	10000616 	blt	r2,zero,12a44 <close+0x34>
   12a2c:	e0bfff17 	ldw	r2,-4(fp)
   12a30:	10c00324 	muli	r3,r2,12
   12a34:	00820034 	movhi	r2,2048
   12a38:	10842b04 	addi	r2,r2,4268
   12a3c:	1885883a 	add	r2,r3,r2
   12a40:	00000106 	br	12a48 <close+0x38>
   12a44:	0005883a 	mov	r2,zero
   12a48:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   12a4c:	e0bffd17 	ldw	r2,-12(fp)
   12a50:	10001926 	beq	r2,zero,12ab8 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   12a54:	e0bffd17 	ldw	r2,-12(fp)
   12a58:	10800017 	ldw	r2,0(r2)
   12a5c:	10800417 	ldw	r2,16(r2)
   12a60:	10000626 	beq	r2,zero,12a7c <close+0x6c>
   12a64:	e0bffd17 	ldw	r2,-12(fp)
   12a68:	10800017 	ldw	r2,0(r2)
   12a6c:	10800417 	ldw	r2,16(r2)
   12a70:	e13ffd17 	ldw	r4,-12(fp)
   12a74:	103ee83a 	callr	r2
   12a78:	00000106 	br	12a80 <close+0x70>
   12a7c:	0005883a 	mov	r2,zero
   12a80:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   12a84:	e13fff17 	ldw	r4,-4(fp)
   12a88:	0012fe40 	call	12fe4 <alt_release_fd>
    if (rval < 0)
   12a8c:	e0bffe17 	ldw	r2,-8(fp)
   12a90:	1000070e 	bge	r2,zero,12ab0 <close+0xa0>
    {
      ALT_ERRNO = -rval;
   12a94:	00129d40 	call	129d4 <alt_get_errno>
   12a98:	1007883a 	mov	r3,r2
   12a9c:	e0bffe17 	ldw	r2,-8(fp)
   12aa0:	0085c83a 	sub	r2,zero,r2
   12aa4:	18800015 	stw	r2,0(r3)
      return -1;
   12aa8:	00bfffc4 	movi	r2,-1
   12aac:	00000706 	br	12acc <close+0xbc>
    }
    return 0;
   12ab0:	0005883a 	mov	r2,zero
   12ab4:	00000506 	br	12acc <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   12ab8:	00129d40 	call	129d4 <alt_get_errno>
   12abc:	1007883a 	mov	r3,r2
   12ac0:	00801444 	movi	r2,81
   12ac4:	18800015 	stw	r2,0(r3)
    return -1;
   12ac8:	00bfffc4 	movi	r2,-1
  }
}
   12acc:	e037883a 	mov	sp,fp
   12ad0:	dfc00117 	ldw	ra,4(sp)
   12ad4:	df000017 	ldw	fp,0(sp)
   12ad8:	dec00204 	addi	sp,sp,8
   12adc:	f800283a 	ret

00012ae0 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   12ae0:	defffc04 	addi	sp,sp,-16
   12ae4:	df000315 	stw	fp,12(sp)
   12ae8:	df000304 	addi	fp,sp,12
   12aec:	e13ffd15 	stw	r4,-12(fp)
   12af0:	e17ffe15 	stw	r5,-8(fp)
   12af4:	e1bfff15 	stw	r6,-4(fp)
  return len;
   12af8:	e0bfff17 	ldw	r2,-4(fp)
}
   12afc:	e037883a 	mov	sp,fp
   12b00:	df000017 	ldw	fp,0(sp)
   12b04:	dec00104 	addi	sp,sp,4
   12b08:	f800283a 	ret

00012b0c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12b0c:	defffe04 	addi	sp,sp,-8
   12b10:	dfc00115 	stw	ra,4(sp)
   12b14:	df000015 	stw	fp,0(sp)
   12b18:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12b1c:	d0a01417 	ldw	r2,-32688(gp)
   12b20:	10000326 	beq	r2,zero,12b30 <alt_get_errno+0x24>
   12b24:	d0a01417 	ldw	r2,-32688(gp)
   12b28:	103ee83a 	callr	r2
   12b2c:	00000106 	br	12b34 <alt_get_errno+0x28>
   12b30:	d0a04304 	addi	r2,gp,-32500
}
   12b34:	e037883a 	mov	sp,fp
   12b38:	dfc00117 	ldw	ra,4(sp)
   12b3c:	df000017 	ldw	fp,0(sp)
   12b40:	dec00204 	addi	sp,sp,8
   12b44:	f800283a 	ret

00012b48 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
   12b48:	defffb04 	addi	sp,sp,-20
   12b4c:	dfc00415 	stw	ra,16(sp)
   12b50:	df000315 	stw	fp,12(sp)
   12b54:	df000304 	addi	fp,sp,12
   12b58:	e13ffe15 	stw	r4,-8(fp)
   12b5c:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   12b60:	e0bffe17 	ldw	r2,-8(fp)
   12b64:	10000616 	blt	r2,zero,12b80 <fstat+0x38>
   12b68:	e0bffe17 	ldw	r2,-8(fp)
   12b6c:	10c00324 	muli	r3,r2,12
   12b70:	00820034 	movhi	r2,2048
   12b74:	10842b04 	addi	r2,r2,4268
   12b78:	1885883a 	add	r2,r3,r2
   12b7c:	00000106 	br	12b84 <fstat+0x3c>
   12b80:	0005883a 	mov	r2,zero
   12b84:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
   12b88:	e0bffd17 	ldw	r2,-12(fp)
   12b8c:	10001026 	beq	r2,zero,12bd0 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
   12b90:	e0bffd17 	ldw	r2,-12(fp)
   12b94:	10800017 	ldw	r2,0(r2)
   12b98:	10800817 	ldw	r2,32(r2)
   12b9c:	10000726 	beq	r2,zero,12bbc <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
   12ba0:	e0bffd17 	ldw	r2,-12(fp)
   12ba4:	10800017 	ldw	r2,0(r2)
   12ba8:	10800817 	ldw	r2,32(r2)
   12bac:	e17fff17 	ldw	r5,-4(fp)
   12bb0:	e13ffd17 	ldw	r4,-12(fp)
   12bb4:	103ee83a 	callr	r2
   12bb8:	00000a06 	br	12be4 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
   12bbc:	e0bfff17 	ldw	r2,-4(fp)
   12bc0:	00c80004 	movi	r3,8192
   12bc4:	10c00115 	stw	r3,4(r2)
      return 0;
   12bc8:	0005883a 	mov	r2,zero
   12bcc:	00000506 	br	12be4 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   12bd0:	0012b0c0 	call	12b0c <alt_get_errno>
   12bd4:	1007883a 	mov	r3,r2
   12bd8:	00801444 	movi	r2,81
   12bdc:	18800015 	stw	r2,0(r3)
    return -1;
   12be0:	00bfffc4 	movi	r2,-1
  }
}
   12be4:	e037883a 	mov	sp,fp
   12be8:	dfc00117 	ldw	ra,4(sp)
   12bec:	df000017 	ldw	fp,0(sp)
   12bf0:	dec00204 	addi	sp,sp,8
   12bf4:	f800283a 	ret

00012bf8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12bf8:	defffe04 	addi	sp,sp,-8
   12bfc:	dfc00115 	stw	ra,4(sp)
   12c00:	df000015 	stw	fp,0(sp)
   12c04:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12c08:	d0a01417 	ldw	r2,-32688(gp)
   12c0c:	10000326 	beq	r2,zero,12c1c <alt_get_errno+0x24>
   12c10:	d0a01417 	ldw	r2,-32688(gp)
   12c14:	103ee83a 	callr	r2
   12c18:	00000106 	br	12c20 <alt_get_errno+0x28>
   12c1c:	d0a04304 	addi	r2,gp,-32500
}
   12c20:	e037883a 	mov	sp,fp
   12c24:	dfc00117 	ldw	ra,4(sp)
   12c28:	df000017 	ldw	fp,0(sp)
   12c2c:	dec00204 	addi	sp,sp,8
   12c30:	f800283a 	ret

00012c34 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
   12c34:	deffed04 	addi	sp,sp,-76
   12c38:	dfc01215 	stw	ra,72(sp)
   12c3c:	df001115 	stw	fp,68(sp)
   12c40:	df001104 	addi	fp,sp,68
   12c44:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   12c48:	e0bfff17 	ldw	r2,-4(fp)
   12c4c:	10000616 	blt	r2,zero,12c68 <isatty+0x34>
   12c50:	e0bfff17 	ldw	r2,-4(fp)
   12c54:	10c00324 	muli	r3,r2,12
   12c58:	00820034 	movhi	r2,2048
   12c5c:	10842b04 	addi	r2,r2,4268
   12c60:	1885883a 	add	r2,r3,r2
   12c64:	00000106 	br	12c6c <isatty+0x38>
   12c68:	0005883a 	mov	r2,zero
   12c6c:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
   12c70:	e0bfef17 	ldw	r2,-68(fp)
   12c74:	10000e26 	beq	r2,zero,12cb0 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
   12c78:	e0bfef17 	ldw	r2,-68(fp)
   12c7c:	10800017 	ldw	r2,0(r2)
   12c80:	10800817 	ldw	r2,32(r2)
   12c84:	1000021e 	bne	r2,zero,12c90 <isatty+0x5c>
    {
      return 1;
   12c88:	00800044 	movi	r2,1
   12c8c:	00000d06 	br	12cc4 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
   12c90:	e0bff004 	addi	r2,fp,-64
   12c94:	100b883a 	mov	r5,r2
   12c98:	e13fff17 	ldw	r4,-4(fp)
   12c9c:	0012b480 	call	12b48 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
   12ca0:	e0bff117 	ldw	r2,-60(fp)
   12ca4:	10880020 	cmpeqi	r2,r2,8192
   12ca8:	10803fcc 	andi	r2,r2,255
   12cac:	00000506 	br	12cc4 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   12cb0:	0012bf80 	call	12bf8 <alt_get_errno>
   12cb4:	1007883a 	mov	r3,r2
   12cb8:	00801444 	movi	r2,81
   12cbc:	18800015 	stw	r2,0(r3)
    return 0;
   12cc0:	0005883a 	mov	r2,zero
  }
}
   12cc4:	e037883a 	mov	sp,fp
   12cc8:	dfc00117 	ldw	ra,4(sp)
   12ccc:	df000017 	ldw	fp,0(sp)
   12cd0:	dec00204 	addi	sp,sp,8
   12cd4:	f800283a 	ret

00012cd8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12cd8:	defffe04 	addi	sp,sp,-8
   12cdc:	dfc00115 	stw	ra,4(sp)
   12ce0:	df000015 	stw	fp,0(sp)
   12ce4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12ce8:	d0a01417 	ldw	r2,-32688(gp)
   12cec:	10000326 	beq	r2,zero,12cfc <alt_get_errno+0x24>
   12cf0:	d0a01417 	ldw	r2,-32688(gp)
   12cf4:	103ee83a 	callr	r2
   12cf8:	00000106 	br	12d00 <alt_get_errno+0x28>
   12cfc:	d0a04304 	addi	r2,gp,-32500
}
   12d00:	e037883a 	mov	sp,fp
   12d04:	dfc00117 	ldw	ra,4(sp)
   12d08:	df000017 	ldw	fp,0(sp)
   12d0c:	dec00204 	addi	sp,sp,8
   12d10:	f800283a 	ret

00012d14 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
   12d14:	defff904 	addi	sp,sp,-28
   12d18:	dfc00615 	stw	ra,24(sp)
   12d1c:	df000515 	stw	fp,20(sp)
   12d20:	df000504 	addi	fp,sp,20
   12d24:	e13ffd15 	stw	r4,-12(fp)
   12d28:	e17ffe15 	stw	r5,-8(fp)
   12d2c:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
   12d30:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   12d34:	e0bffd17 	ldw	r2,-12(fp)
   12d38:	10000616 	blt	r2,zero,12d54 <lseek+0x40>
   12d3c:	e0bffd17 	ldw	r2,-12(fp)
   12d40:	10c00324 	muli	r3,r2,12
   12d44:	00820034 	movhi	r2,2048
   12d48:	10842b04 	addi	r2,r2,4268
   12d4c:	1885883a 	add	r2,r3,r2
   12d50:	00000106 	br	12d58 <lseek+0x44>
   12d54:	0005883a 	mov	r2,zero
   12d58:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
   12d5c:	e0bffc17 	ldw	r2,-16(fp)
   12d60:	10001026 	beq	r2,zero,12da4 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
   12d64:	e0bffc17 	ldw	r2,-16(fp)
   12d68:	10800017 	ldw	r2,0(r2)
   12d6c:	10800717 	ldw	r2,28(r2)
   12d70:	10000926 	beq	r2,zero,12d98 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
   12d74:	e0bffc17 	ldw	r2,-16(fp)
   12d78:	10800017 	ldw	r2,0(r2)
   12d7c:	10800717 	ldw	r2,28(r2)
   12d80:	e1bfff17 	ldw	r6,-4(fp)
   12d84:	e17ffe17 	ldw	r5,-8(fp)
   12d88:	e13ffc17 	ldw	r4,-16(fp)
   12d8c:	103ee83a 	callr	r2
   12d90:	e0bffb15 	stw	r2,-20(fp)
   12d94:	00000506 	br	12dac <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
   12d98:	00bfde84 	movi	r2,-134
   12d9c:	e0bffb15 	stw	r2,-20(fp)
   12da0:	00000206 	br	12dac <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
   12da4:	00bfebc4 	movi	r2,-81
   12da8:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
   12dac:	e0bffb17 	ldw	r2,-20(fp)
   12db0:	1000070e 	bge	r2,zero,12dd0 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
   12db4:	0012cd80 	call	12cd8 <alt_get_errno>
   12db8:	1007883a 	mov	r3,r2
   12dbc:	e0bffb17 	ldw	r2,-20(fp)
   12dc0:	0085c83a 	sub	r2,zero,r2
   12dc4:	18800015 	stw	r2,0(r3)
    rc = -1;
   12dc8:	00bfffc4 	movi	r2,-1
   12dcc:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
   12dd0:	e0bffb17 	ldw	r2,-20(fp)
}
   12dd4:	e037883a 	mov	sp,fp
   12dd8:	dfc00117 	ldw	ra,4(sp)
   12ddc:	df000017 	ldw	fp,0(sp)
   12de0:	dec00204 	addi	sp,sp,8
   12de4:	f800283a 	ret

00012de8 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   12de8:	defffd04 	addi	sp,sp,-12
   12dec:	dfc00215 	stw	ra,8(sp)
   12df0:	df000115 	stw	fp,4(sp)
   12df4:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   12df8:	0009883a 	mov	r4,zero
   12dfc:	00132600 	call	13260 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   12e00:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   12e04:	00132980 	call	13298 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   12e08:	01820034 	movhi	r6,2048
   12e0c:	31812104 	addi	r6,r6,1156
   12e10:	01420034 	movhi	r5,2048
   12e14:	29412104 	addi	r5,r5,1156
   12e18:	01020034 	movhi	r4,2048
   12e1c:	21012104 	addi	r4,r4,1156
   12e20:	00193600 	call	19360 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   12e24:	00190900 	call	19090 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   12e28:	010000b4 	movhi	r4,2
   12e2c:	21243c04 	addi	r4,r4,-28432
   12e30:	001a3b80 	call	1a3b8 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   12e34:	d0a04517 	ldw	r2,-32492(gp)
   12e38:	d0e04617 	ldw	r3,-32488(gp)
   12e3c:	d1204717 	ldw	r4,-32484(gp)
   12e40:	200d883a 	mov	r6,r4
   12e44:	180b883a 	mov	r5,r3
   12e48:	1009883a 	mov	r4,r2
   12e4c:	0005ed80 	call	5ed8 <main>
   12e50:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   12e54:	01000044 	movi	r4,1
   12e58:	0012a100 	call	12a10 <close>
  exit (result);
   12e5c:	e13fff17 	ldw	r4,-4(fp)
   12e60:	001a3cc0 	call	1a3cc <exit>

00012e64 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
   12e64:	defffe04 	addi	sp,sp,-8
   12e68:	df000115 	stw	fp,4(sp)
   12e6c:	df000104 	addi	fp,sp,4
   12e70:	e13fff15 	stw	r4,-4(fp)
}
   12e74:	0001883a 	nop
   12e78:	e037883a 	mov	sp,fp
   12e7c:	df000017 	ldw	fp,0(sp)
   12e80:	dec00104 	addi	sp,sp,4
   12e84:	f800283a 	ret

00012e88 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
   12e88:	defffe04 	addi	sp,sp,-8
   12e8c:	df000115 	stw	fp,4(sp)
   12e90:	df000104 	addi	fp,sp,4
   12e94:	e13fff15 	stw	r4,-4(fp)
}
   12e98:	0001883a 	nop
   12e9c:	e037883a 	mov	sp,fp
   12ea0:	df000017 	ldw	fp,0(sp)
   12ea4:	dec00104 	addi	sp,sp,4
   12ea8:	f800283a 	ret

00012eac <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12eac:	defffe04 	addi	sp,sp,-8
   12eb0:	dfc00115 	stw	ra,4(sp)
   12eb4:	df000015 	stw	fp,0(sp)
   12eb8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12ebc:	d0a01417 	ldw	r2,-32688(gp)
   12ec0:	10000326 	beq	r2,zero,12ed0 <alt_get_errno+0x24>
   12ec4:	d0a01417 	ldw	r2,-32688(gp)
   12ec8:	103ee83a 	callr	r2
   12ecc:	00000106 	br	12ed4 <alt_get_errno+0x28>
   12ed0:	d0a04304 	addi	r2,gp,-32500
}
   12ed4:	e037883a 	mov	sp,fp
   12ed8:	dfc00117 	ldw	ra,4(sp)
   12edc:	df000017 	ldw	fp,0(sp)
   12ee0:	dec00204 	addi	sp,sp,8
   12ee4:	f800283a 	ret

00012ee8 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
   12ee8:	defff904 	addi	sp,sp,-28
   12eec:	dfc00615 	stw	ra,24(sp)
   12ef0:	df000515 	stw	fp,20(sp)
   12ef4:	df000504 	addi	fp,sp,20
   12ef8:	e13ffd15 	stw	r4,-12(fp)
   12efc:	e17ffe15 	stw	r5,-8(fp)
   12f00:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   12f04:	e0bffd17 	ldw	r2,-12(fp)
   12f08:	10000616 	blt	r2,zero,12f24 <read+0x3c>
   12f0c:	e0bffd17 	ldw	r2,-12(fp)
   12f10:	10c00324 	muli	r3,r2,12
   12f14:	00820034 	movhi	r2,2048
   12f18:	10842b04 	addi	r2,r2,4268
   12f1c:	1885883a 	add	r2,r3,r2
   12f20:	00000106 	br	12f28 <read+0x40>
   12f24:	0005883a 	mov	r2,zero
   12f28:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   12f2c:	e0bffb17 	ldw	r2,-20(fp)
   12f30:	10002226 	beq	r2,zero,12fbc <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   12f34:	e0bffb17 	ldw	r2,-20(fp)
   12f38:	10800217 	ldw	r2,8(r2)
   12f3c:	108000cc 	andi	r2,r2,3
   12f40:	10800060 	cmpeqi	r2,r2,1
   12f44:	1000181e 	bne	r2,zero,12fa8 <read+0xc0>
        (fd->dev->read))
   12f48:	e0bffb17 	ldw	r2,-20(fp)
   12f4c:	10800017 	ldw	r2,0(r2)
   12f50:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   12f54:	10001426 	beq	r2,zero,12fa8 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
   12f58:	e0bffb17 	ldw	r2,-20(fp)
   12f5c:	10800017 	ldw	r2,0(r2)
   12f60:	10800517 	ldw	r2,20(r2)
   12f64:	e0ffff17 	ldw	r3,-4(fp)
   12f68:	180d883a 	mov	r6,r3
   12f6c:	e17ffe17 	ldw	r5,-8(fp)
   12f70:	e13ffb17 	ldw	r4,-20(fp)
   12f74:	103ee83a 	callr	r2
   12f78:	e0bffc15 	stw	r2,-16(fp)
   12f7c:	e0bffc17 	ldw	r2,-16(fp)
   12f80:	1000070e 	bge	r2,zero,12fa0 <read+0xb8>
        {
          ALT_ERRNO = -rval;
   12f84:	0012eac0 	call	12eac <alt_get_errno>
   12f88:	1007883a 	mov	r3,r2
   12f8c:	e0bffc17 	ldw	r2,-16(fp)
   12f90:	0085c83a 	sub	r2,zero,r2
   12f94:	18800015 	stw	r2,0(r3)
          return -1;
   12f98:	00bfffc4 	movi	r2,-1
   12f9c:	00000c06 	br	12fd0 <read+0xe8>
        }
        return rval;
   12fa0:	e0bffc17 	ldw	r2,-16(fp)
   12fa4:	00000a06 	br	12fd0 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
   12fa8:	0012eac0 	call	12eac <alt_get_errno>
   12fac:	1007883a 	mov	r3,r2
   12fb0:	00800344 	movi	r2,13
   12fb4:	18800015 	stw	r2,0(r3)
   12fb8:	00000406 	br	12fcc <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
   12fbc:	0012eac0 	call	12eac <alt_get_errno>
   12fc0:	1007883a 	mov	r3,r2
   12fc4:	00801444 	movi	r2,81
   12fc8:	18800015 	stw	r2,0(r3)
  }
  return -1;
   12fcc:	00bfffc4 	movi	r2,-1
}
   12fd0:	e037883a 	mov	sp,fp
   12fd4:	dfc00117 	ldw	ra,4(sp)
   12fd8:	df000017 	ldw	fp,0(sp)
   12fdc:	dec00204 	addi	sp,sp,8
   12fe0:	f800283a 	ret

00012fe4 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   12fe4:	defffe04 	addi	sp,sp,-8
   12fe8:	df000115 	stw	fp,4(sp)
   12fec:	df000104 	addi	fp,sp,4
   12ff0:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   12ff4:	e0bfff17 	ldw	r2,-4(fp)
   12ff8:	108000d0 	cmplti	r2,r2,3
   12ffc:	10000d1e 	bne	r2,zero,13034 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   13000:	00820034 	movhi	r2,2048
   13004:	10842b04 	addi	r2,r2,4268
   13008:	e0ffff17 	ldw	r3,-4(fp)
   1300c:	18c00324 	muli	r3,r3,12
   13010:	10c5883a 	add	r2,r2,r3
   13014:	10800204 	addi	r2,r2,8
   13018:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   1301c:	00820034 	movhi	r2,2048
   13020:	10842b04 	addi	r2,r2,4268
   13024:	e0ffff17 	ldw	r3,-4(fp)
   13028:	18c00324 	muli	r3,r3,12
   1302c:	10c5883a 	add	r2,r2,r3
   13030:	10000015 	stw	zero,0(r2)
  }
}
   13034:	0001883a 	nop
   13038:	e037883a 	mov	sp,fp
   1303c:	df000017 	ldw	fp,0(sp)
   13040:	dec00104 	addi	sp,sp,4
   13044:	f800283a 	ret

00013048 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
   13048:	defff904 	addi	sp,sp,-28
   1304c:	df000615 	stw	fp,24(sp)
   13050:	df000604 	addi	fp,sp,24
   13054:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13058:	0005303a 	rdctl	r2,status
   1305c:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13060:	e0fffe17 	ldw	r3,-8(fp)
   13064:	00bfff84 	movi	r2,-2
   13068:	1884703a 	and	r2,r3,r2
   1306c:	1001703a 	wrctl	status,r2
  
  return context;
   13070:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
   13074:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   13078:	d0a01617 	ldw	r2,-32680(gp)
   1307c:	10c000c4 	addi	r3,r2,3
   13080:	00bfff04 	movi	r2,-4
   13084:	1884703a 	and	r2,r3,r2
   13088:	d0a01615 	stw	r2,-32680(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   1308c:	d0e01617 	ldw	r3,-32680(gp)
   13090:	e0bfff17 	ldw	r2,-4(fp)
   13094:	1887883a 	add	r3,r3,r2
   13098:	00840034 	movhi	r2,4096
   1309c:	10800004 	addi	r2,r2,0
   130a0:	10c0062e 	bgeu	r2,r3,130bc <sbrk+0x74>
   130a4:	e0bffb17 	ldw	r2,-20(fp)
   130a8:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   130ac:	e0bffa17 	ldw	r2,-24(fp)
   130b0:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
   130b4:	00bfffc4 	movi	r2,-1
   130b8:	00000b06 	br	130e8 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
   130bc:	d0a01617 	ldw	r2,-32680(gp)
   130c0:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
   130c4:	d0e01617 	ldw	r3,-32680(gp)
   130c8:	e0bfff17 	ldw	r2,-4(fp)
   130cc:	1885883a 	add	r2,r3,r2
   130d0:	d0a01615 	stw	r2,-32680(gp)
   130d4:	e0bffb17 	ldw	r2,-20(fp)
   130d8:	e0bffc15 	stw	r2,-16(fp)
   130dc:	e0bffc17 	ldw	r2,-16(fp)
   130e0:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
   130e4:	e0bffd17 	ldw	r2,-12(fp)
} 
   130e8:	e037883a 	mov	sp,fp
   130ec:	df000017 	ldw	fp,0(sp)
   130f0:	dec00104 	addi	sp,sp,4
   130f4:	f800283a 	ret

000130f8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   130f8:	defffe04 	addi	sp,sp,-8
   130fc:	dfc00115 	stw	ra,4(sp)
   13100:	df000015 	stw	fp,0(sp)
   13104:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13108:	d0a01417 	ldw	r2,-32688(gp)
   1310c:	10000326 	beq	r2,zero,1311c <alt_get_errno+0x24>
   13110:	d0a01417 	ldw	r2,-32688(gp)
   13114:	103ee83a 	callr	r2
   13118:	00000106 	br	13120 <alt_get_errno+0x28>
   1311c:	d0a04304 	addi	r2,gp,-32500
}
   13120:	e037883a 	mov	sp,fp
   13124:	dfc00117 	ldw	ra,4(sp)
   13128:	df000017 	ldw	fp,0(sp)
   1312c:	dec00204 	addi	sp,sp,8
   13130:	f800283a 	ret

00013134 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   13134:	defff904 	addi	sp,sp,-28
   13138:	dfc00615 	stw	ra,24(sp)
   1313c:	df000515 	stw	fp,20(sp)
   13140:	df000504 	addi	fp,sp,20
   13144:	e13ffd15 	stw	r4,-12(fp)
   13148:	e17ffe15 	stw	r5,-8(fp)
   1314c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13150:	e0bffd17 	ldw	r2,-12(fp)
   13154:	10000616 	blt	r2,zero,13170 <write+0x3c>
   13158:	e0bffd17 	ldw	r2,-12(fp)
   1315c:	10c00324 	muli	r3,r2,12
   13160:	00820034 	movhi	r2,2048
   13164:	10842b04 	addi	r2,r2,4268
   13168:	1885883a 	add	r2,r3,r2
   1316c:	00000106 	br	13174 <write+0x40>
   13170:	0005883a 	mov	r2,zero
   13174:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   13178:	e0bffb17 	ldw	r2,-20(fp)
   1317c:	10002126 	beq	r2,zero,13204 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   13180:	e0bffb17 	ldw	r2,-20(fp)
   13184:	10800217 	ldw	r2,8(r2)
   13188:	108000cc 	andi	r2,r2,3
   1318c:	10001826 	beq	r2,zero,131f0 <write+0xbc>
   13190:	e0bffb17 	ldw	r2,-20(fp)
   13194:	10800017 	ldw	r2,0(r2)
   13198:	10800617 	ldw	r2,24(r2)
   1319c:	10001426 	beq	r2,zero,131f0 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   131a0:	e0bffb17 	ldw	r2,-20(fp)
   131a4:	10800017 	ldw	r2,0(r2)
   131a8:	10800617 	ldw	r2,24(r2)
   131ac:	e0ffff17 	ldw	r3,-4(fp)
   131b0:	180d883a 	mov	r6,r3
   131b4:	e17ffe17 	ldw	r5,-8(fp)
   131b8:	e13ffb17 	ldw	r4,-20(fp)
   131bc:	103ee83a 	callr	r2
   131c0:	e0bffc15 	stw	r2,-16(fp)
   131c4:	e0bffc17 	ldw	r2,-16(fp)
   131c8:	1000070e 	bge	r2,zero,131e8 <write+0xb4>
      {
        ALT_ERRNO = -rval;
   131cc:	00130f80 	call	130f8 <alt_get_errno>
   131d0:	1007883a 	mov	r3,r2
   131d4:	e0bffc17 	ldw	r2,-16(fp)
   131d8:	0085c83a 	sub	r2,zero,r2
   131dc:	18800015 	stw	r2,0(r3)
        return -1;
   131e0:	00bfffc4 	movi	r2,-1
   131e4:	00000c06 	br	13218 <write+0xe4>
      }
      return rval;
   131e8:	e0bffc17 	ldw	r2,-16(fp)
   131ec:	00000a06 	br	13218 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
   131f0:	00130f80 	call	130f8 <alt_get_errno>
   131f4:	1007883a 	mov	r3,r2
   131f8:	00800344 	movi	r2,13
   131fc:	18800015 	stw	r2,0(r3)
   13200:	00000406 	br	13214 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   13204:	00130f80 	call	130f8 <alt_get_errno>
   13208:	1007883a 	mov	r3,r2
   1320c:	00801444 	movi	r2,81
   13210:	18800015 	stw	r2,0(r3)
  }
  return -1;
   13214:	00bfffc4 	movi	r2,-1
}
   13218:	e037883a 	mov	sp,fp
   1321c:	dfc00117 	ldw	ra,4(sp)
   13220:	df000017 	ldw	fp,0(sp)
   13224:	dec00204 	addi	sp,sp,8
   13228:	f800283a 	ret

0001322c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   1322c:	defffd04 	addi	sp,sp,-12
   13230:	dfc00215 	stw	ra,8(sp)
   13234:	df000115 	stw	fp,4(sp)
   13238:	df000104 	addi	fp,sp,4
   1323c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   13240:	d1601104 	addi	r5,gp,-32700
   13244:	e13fff17 	ldw	r4,-4(fp)
   13248:	0018fec0 	call	18fec <alt_dev_llist_insert>
}
   1324c:	e037883a 	mov	sp,fp
   13250:	dfc00117 	ldw	ra,4(sp)
   13254:	df000017 	ldw	fp,0(sp)
   13258:	dec00204 	addi	sp,sp,8
   1325c:	f800283a 	ret

00013260 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   13260:	defffd04 	addi	sp,sp,-12
   13264:	dfc00215 	stw	ra,8(sp)
   13268:	df000115 	stw	fp,4(sp)
   1326c:	df000104 	addi	fp,sp,4
   13270:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
   13274:	00198040 	call	19804 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   13278:	00800044 	movi	r2,1
   1327c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   13280:	0001883a 	nop
   13284:	e037883a 	mov	sp,fp
   13288:	dfc00117 	ldw	ra,4(sp)
   1328c:	df000017 	ldw	fp,0(sp)
   13290:	dec00204 	addi	sp,sp,8
   13294:	f800283a 	ret

00013298 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   13298:	defffd04 	addi	sp,sp,-12
   1329c:	dfc00215 	stw	ra,8(sp)
   132a0:	df000115 	stw	fp,4(sp)
   132a4:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
   132a8:	01c0fa04 	movi	r7,1000
   132ac:	000d883a 	mov	r6,zero
   132b0:	000b883a 	mov	r5,zero
   132b4:	01000134 	movhi	r4,4
   132b8:	210c1004 	addi	r4,r4,12352
   132bc:	0016c800 	call	16c80 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
   132c0:	01020034 	movhi	r4,2048
   132c4:	21048b04 	addi	r4,r4,4652
   132c8:	00136200 	call	13620 <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
   132cc:	01800144 	movi	r6,5
   132d0:	000b883a 	mov	r5,zero
   132d4:	01020034 	movhi	r4,2048
   132d8:	2104cc04 	addi	r4,r4,4912
   132dc:	00154300 	call	15430 <altera_avalon_jtag_uart_init>
   132e0:	01020034 	movhi	r4,2048
   132e4:	2104c204 	addi	r4,r4,4872
   132e8:	001322c0 	call	1322c <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
   132ec:	01020034 	movhi	r4,2048
   132f0:	2108e404 	addi	r4,r4,9104
   132f4:	0016a740 	call	16a74 <altera_avalon_lcd_16207_init>
   132f8:	01020034 	movhi	r4,2048
   132fc:	2108da04 	addi	r4,r4,9064
   13300:	001322c0 	call	1322c <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
   13304:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
   13308:	018000c4 	movi	r6,3
   1330c:	000b883a 	mov	r5,zero
   13310:	01020034 	movhi	r4,2048
   13314:	21092c04 	addi	r4,r4,9392
   13318:	0016e040 	call	16e04 <altera_avalon_uart_init>
   1331c:	01020034 	movhi	r4,2048
   13320:	21092204 	addi	r4,r4,9352
   13324:	001322c0 	call	1322c <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
   13328:	01020034 	movhi	r4,2048
   1332c:	21095304 	addi	r4,r4,9548
   13330:	00176f00 	call	176f0 <alt_up_ps2_init>
   13334:	01020034 	movhi	r4,2048
   13338:	21095304 	addi	r4,r4,9548
   1333c:	001322c0 	call	1322c <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
   13340:	00820034 	movhi	r2,2048
   13344:	10896104 	addi	r2,r2,9604
   13348:	10800a17 	ldw	r2,40(r2)
   1334c:	10800104 	addi	r2,r2,4
   13350:	10800017 	ldw	r2,0(r2)
   13354:	10ffffcc 	andi	r3,r2,65535
   13358:	00820034 	movhi	r2,2048
   1335c:	10896104 	addi	r2,r2,9604
   13360:	10c00c15 	stw	r3,48(r2)
   13364:	00820034 	movhi	r2,2048
   13368:	10896104 	addi	r2,r2,9604
   1336c:	10800a17 	ldw	r2,40(r2)
   13370:	10800104 	addi	r2,r2,4
   13374:	10800017 	ldw	r2,0(r2)
   13378:	1006d43a 	srli	r3,r2,16
   1337c:	00820034 	movhi	r2,2048
   13380:	10896104 	addi	r2,r2,9604
   13384:	10c00d15 	stw	r3,52(r2)
   13388:	00820034 	movhi	r2,2048
   1338c:	10896104 	addi	r2,r2,9604
   13390:	10800c17 	ldw	r2,48(r2)
   13394:	10801068 	cmpgeui	r2,r2,65
   13398:	1000081e 	bne	r2,zero,133bc <alt_sys_init+0x124>
   1339c:	00820034 	movhi	r2,2048
   133a0:	10896104 	addi	r2,r2,9604
   133a4:	00c00fc4 	movi	r3,63
   133a8:	10c00f15 	stw	r3,60(r2)
   133ac:	00820034 	movhi	r2,2048
   133b0:	10896104 	addi	r2,r2,9604
   133b4:	00c00184 	movi	r3,6
   133b8:	10c01015 	stw	r3,64(r2)
   133bc:	00820034 	movhi	r2,2048
   133c0:	10896104 	addi	r2,r2,9604
   133c4:	10800d17 	ldw	r2,52(r2)
   133c8:	10800868 	cmpgeui	r2,r2,33
   133cc:	1000041e 	bne	r2,zero,133e0 <alt_sys_init+0x148>
   133d0:	00820034 	movhi	r2,2048
   133d4:	10896104 	addi	r2,r2,9604
   133d8:	00c007c4 	movi	r3,31
   133dc:	10c01115 	stw	r3,68(r2)
   133e0:	01020034 	movhi	r4,2048
   133e4:	21096104 	addi	r4,r4,9604
   133e8:	0017c780 	call	17c78 <alt_up_char_buffer_init>
   133ec:	01020034 	movhi	r4,2048
   133f0:	21096104 	addi	r4,r4,9604
   133f4:	001322c0 	call	1322c <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
   133f8:	00820034 	movhi	r2,2048
   133fc:	10897304 	addi	r2,r2,9676
   13400:	10800a17 	ldw	r2,40(r2)
   13404:	10800017 	ldw	r2,0(r2)
   13408:	1007883a 	mov	r3,r2
   1340c:	00820034 	movhi	r2,2048
   13410:	10897304 	addi	r2,r2,9676
   13414:	10c00b15 	stw	r3,44(r2)
   13418:	00820034 	movhi	r2,2048
   1341c:	10897304 	addi	r2,r2,9676
   13420:	10800a17 	ldw	r2,40(r2)
   13424:	10800104 	addi	r2,r2,4
   13428:	10800017 	ldw	r2,0(r2)
   1342c:	1007883a 	mov	r3,r2
   13430:	00820034 	movhi	r2,2048
   13434:	10897304 	addi	r2,r2,9676
   13438:	10c00c15 	stw	r3,48(r2)
   1343c:	00820034 	movhi	r2,2048
   13440:	10897304 	addi	r2,r2,9676
   13444:	10800a17 	ldw	r2,40(r2)
   13448:	10800204 	addi	r2,r2,8
   1344c:	10800017 	ldw	r2,0(r2)
   13450:	10ffffcc 	andi	r3,r2,65535
   13454:	00820034 	movhi	r2,2048
   13458:	10897304 	addi	r2,r2,9676
   1345c:	10c00f15 	stw	r3,60(r2)
   13460:	00820034 	movhi	r2,2048
   13464:	10897304 	addi	r2,r2,9676
   13468:	10800a17 	ldw	r2,40(r2)
   1346c:	10800204 	addi	r2,r2,8
   13470:	10800017 	ldw	r2,0(r2)
   13474:	1006d43a 	srli	r3,r2,16
   13478:	00820034 	movhi	r2,2048
   1347c:	10897304 	addi	r2,r2,9676
   13480:	10c01015 	stw	r3,64(r2)
   13484:	00820034 	movhi	r2,2048
   13488:	10897304 	addi	r2,r2,9676
   1348c:	10800a17 	ldw	r2,40(r2)
   13490:	10800304 	addi	r2,r2,12
   13494:	10800017 	ldw	r2,0(r2)
   13498:	1005d07a 	srai	r2,r2,1
   1349c:	10c0004c 	andi	r3,r2,1
   134a0:	00820034 	movhi	r2,2048
   134a4:	10897304 	addi	r2,r2,9676
   134a8:	10c00d15 	stw	r3,52(r2)
   134ac:	00820034 	movhi	r2,2048
   134b0:	10897304 	addi	r2,r2,9676
   134b4:	10800a17 	ldw	r2,40(r2)
   134b8:	10800304 	addi	r2,r2,12
   134bc:	10800017 	ldw	r2,0(r2)
   134c0:	1005d13a 	srai	r2,r2,4
   134c4:	10c003cc 	andi	r3,r2,15
   134c8:	00820034 	movhi	r2,2048
   134cc:	10897304 	addi	r2,r2,9676
   134d0:	10c00e15 	stw	r3,56(r2)
   134d4:	00820034 	movhi	r2,2048
   134d8:	10897304 	addi	r2,r2,9676
   134dc:	10800a17 	ldw	r2,40(r2)
   134e0:	10800304 	addi	r2,r2,12
   134e4:	10800017 	ldw	r2,0(r2)
   134e8:	1005d43a 	srai	r2,r2,16
   134ec:	e0bfff05 	stb	r2,-4(fp)
   134f0:	00820034 	movhi	r2,2048
   134f4:	10897304 	addi	r2,r2,9676
   134f8:	10800a17 	ldw	r2,40(r2)
   134fc:	10800304 	addi	r2,r2,12
   13500:	10800017 	ldw	r2,0(r2)
   13504:	1004d63a 	srli	r2,r2,24
   13508:	e0bfff45 	stb	r2,-3(fp)
   1350c:	00820034 	movhi	r2,2048
   13510:	10897304 	addi	r2,r2,9676
   13514:	10800e17 	ldw	r2,56(r2)
   13518:	10800058 	cmpnei	r2,r2,1
   1351c:	1000041e 	bne	r2,zero,13530 <alt_sys_init+0x298>
   13520:	00820034 	movhi	r2,2048
   13524:	10897304 	addi	r2,r2,9676
   13528:	10001115 	stw	zero,68(r2)
   1352c:	00000e06 	br	13568 <alt_sys_init+0x2d0>
   13530:	00820034 	movhi	r2,2048
   13534:	10897304 	addi	r2,r2,9676
   13538:	10800e17 	ldw	r2,56(r2)
   1353c:	10800098 	cmpnei	r2,r2,2
   13540:	1000051e 	bne	r2,zero,13558 <alt_sys_init+0x2c0>
   13544:	00820034 	movhi	r2,2048
   13548:	10897304 	addi	r2,r2,9676
   1354c:	00c00044 	movi	r3,1
   13550:	10c01115 	stw	r3,68(r2)
   13554:	00000406 	br	13568 <alt_sys_init+0x2d0>
   13558:	00820034 	movhi	r2,2048
   1355c:	10897304 	addi	r2,r2,9676
   13560:	00c00084 	movi	r3,2
   13564:	10c01115 	stw	r3,68(r2)
   13568:	e0bfff03 	ldbu	r2,-4(fp)
   1356c:	00c00804 	movi	r3,32
   13570:	1885c83a 	sub	r2,r3,r2
   13574:	00ffffc4 	movi	r3,-1
   13578:	1886d83a 	srl	r3,r3,r2
   1357c:	00820034 	movhi	r2,2048
   13580:	10897304 	addi	r2,r2,9676
   13584:	10c01215 	stw	r3,72(r2)
   13588:	e0ffff03 	ldbu	r3,-4(fp)
   1358c:	00820034 	movhi	r2,2048
   13590:	10897304 	addi	r2,r2,9676
   13594:	10801117 	ldw	r2,68(r2)
   13598:	1887883a 	add	r3,r3,r2
   1359c:	00820034 	movhi	r2,2048
   135a0:	10897304 	addi	r2,r2,9676
   135a4:	10c01315 	stw	r3,76(r2)
   135a8:	e0bfff43 	ldbu	r2,-3(fp)
   135ac:	00c00804 	movi	r3,32
   135b0:	1885c83a 	sub	r2,r3,r2
   135b4:	00ffffc4 	movi	r3,-1
   135b8:	1886d83a 	srl	r3,r3,r2
   135bc:	00820034 	movhi	r2,2048
   135c0:	10897304 	addi	r2,r2,9676
   135c4:	10c01415 	stw	r3,80(r2)
   135c8:	01020034 	movhi	r4,2048
   135cc:	21097304 	addi	r4,r4,9676
   135d0:	001322c0 	call	1322c <alt_dev_reg>
}
   135d4:	0001883a 	nop
   135d8:	e037883a 	mov	sp,fp
   135dc:	dfc00117 	ldw	ra,4(sp)
   135e0:	df000017 	ldw	fp,0(sp)
   135e4:	dec00204 	addi	sp,sp,8
   135e8:	f800283a 	ret

000135ec <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
   135ec:	defffd04 	addi	sp,sp,-12
   135f0:	dfc00215 	stw	ra,8(sp)
   135f4:	df000115 	stw	fp,4(sp)
   135f8:	df000104 	addi	fp,sp,4
   135fc:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
   13600:	d1601804 	addi	r5,gp,-32672
   13604:	e13fff17 	ldw	r4,-4(fp)
   13608:	0018fec0 	call	18fec <alt_dev_llist_insert>
}
   1360c:	e037883a 	mov	sp,fp
   13610:	dfc00117 	ldw	ra,4(sp)
   13614:	df000017 	ldw	fp,0(sp)
   13618:	dec00204 	addi	sp,sp,8
   1361c:	f800283a 	ret

00013620 <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
   13620:	defffc04 	addi	sp,sp,-16
   13624:	dfc00315 	stw	ra,12(sp)
   13628:	df000215 	stw	fp,8(sp)
   1362c:	df000204 	addi	fp,sp,8
   13630:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   13634:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
   13638:	e13fff17 	ldw	r4,-4(fp)
   1363c:	0014a840 	call	14a84 <alt_read_cfi_width>
   13640:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   13644:	e0bffe17 	ldw	r2,-8(fp)
   13648:	1000031e 	bne	r2,zero,13658 <alt_flash_cfi_init+0x38>
    ret_code = alt_set_flash_width_func( flash );
   1364c:	e13fff17 	ldw	r4,-4(fp)
   13650:	00141dc0 	call	141dc <alt_set_flash_width_func>
   13654:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   13658:	e0bffe17 	ldw	r2,-8(fp)
   1365c:	1000031e 	bne	r2,zero,1366c <alt_flash_cfi_init+0x4c>
    ret_code = alt_read_cfi_table( flash );
   13660:	e13fff17 	ldw	r4,-4(fp)
   13664:	00144bc0 	call	144bc <alt_read_cfi_table>
   13668:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
   1366c:	e0bffe17 	ldw	r2,-8(fp)
   13670:	1000031e 	bne	r2,zero,13680 <alt_flash_cfi_init+0x60>
    ret_code = alt_set_flash_algorithm_func( flash);
   13674:	e13fff17 	ldw	r4,-4(fp)
   13678:	00143a00 	call	143a0 <alt_set_flash_algorithm_func>
   1367c:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
   13680:	e0bffe17 	ldw	r2,-8(fp)
   13684:	1000041e 	bne	r2,zero,13698 <alt_flash_cfi_init+0x78>
    ret_code = alt_flash_device_register(&(flash->dev));
   13688:	e0bfff17 	ldw	r2,-4(fp)
   1368c:	1009883a 	mov	r4,r2
   13690:	00135ec0 	call	135ec <alt_flash_device_register>
   13694:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
   13698:	e0bffe17 	ldw	r2,-8(fp)
}
   1369c:	e037883a 	mov	sp,fp
   136a0:	dfc00117 	ldw	ra,4(sp)
   136a4:	df000017 	ldw	fp,0(sp)
   136a8:	dec00204 	addi	sp,sp,8
   136ac:	f800283a 	ret

000136b0 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
   136b0:	defff104 	addi	sp,sp,-60
   136b4:	dfc00e15 	stw	ra,56(sp)
   136b8:	df000d15 	stw	fp,52(sp)
   136bc:	df000d04 	addi	fp,sp,52
   136c0:	e13ffc15 	stw	r4,-16(fp)
   136c4:	e17ffd15 	stw	r5,-12(fp)
   136c8:	e1bffe15 	stw	r6,-8(fp)
   136cc:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
   136d0:	e03ff415 	stw	zero,-48(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
   136d4:	e0bfff17 	ldw	r2,-4(fp)
   136d8:	e0bff815 	stw	r2,-32(fp)
  int         current_offset;
  int         start_offset = offset;
   136dc:	e0bffd17 	ldw	r2,-12(fp)
   136e0:	e0bff915 	stw	r2,-28(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   136e4:	e0bffc17 	ldw	r2,-16(fp)
   136e8:	e0bffa15 	stw	r2,-24(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   136ec:	e03ff515 	stw	zero,-44(fp)
   136f0:	00008706 	br	13910 <alt_flash_cfi_write+0x260>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   136f4:	e0fffa17 	ldw	r3,-24(fp)
   136f8:	e0bff517 	ldw	r2,-44(fp)
   136fc:	1004913a 	slli	r2,r2,4
   13700:	1885883a 	add	r2,r3,r2
   13704:	10800d04 	addi	r2,r2,52
   13708:	10800017 	ldw	r2,0(r2)
   1370c:	e0fffd17 	ldw	r3,-12(fp)
   13710:	18807c16 	blt	r3,r2,13904 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
   13714:	e0fffa17 	ldw	r3,-24(fp)
   13718:	e0bff517 	ldw	r2,-44(fp)
   1371c:	1004913a 	slli	r2,r2,4
   13720:	1885883a 	add	r2,r3,r2
   13724:	10800d04 	addi	r2,r2,52
   13728:	10c00017 	ldw	r3,0(r2)
      flash->dev.region_info[i].region_size)))
   1372c:	e13ffa17 	ldw	r4,-24(fp)
   13730:	e0bff517 	ldw	r2,-44(fp)
   13734:	1004913a 	slli	r2,r2,4
   13738:	2085883a 	add	r2,r4,r2
   1373c:	10800e04 	addi	r2,r2,56
   13740:	10800017 	ldw	r2,0(r2)
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
      (offset < (flash->dev.region_info[i].offset + 
   13744:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   13748:	e0fffd17 	ldw	r3,-12(fp)
   1374c:	18806d0e 	bge	r3,r2,13904 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
   13750:	e0fffa17 	ldw	r3,-24(fp)
   13754:	e0bff517 	ldw	r2,-44(fp)
   13758:	1004913a 	slli	r2,r2,4
   1375c:	1885883a 	add	r2,r3,r2
   13760:	10800d04 	addi	r2,r2,52
   13764:	10800017 	ldw	r2,0(r2)
   13768:	e0bff715 	stw	r2,-36(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   1376c:	e03ff615 	stw	zero,-40(fp)
   13770:	00005c06 	br	138e4 <alt_flash_cfi_write+0x234>
      {
        if ((offset >= current_offset ) && 
   13774:	e0fffd17 	ldw	r3,-12(fp)
   13778:	e0bff717 	ldw	r2,-36(fp)
   1377c:	18804d16 	blt	r3,r2,138b4 <alt_flash_cfi_write+0x204>
            (offset < (current_offset + 
            flash->dev.region_info[i].block_size)))
   13780:	e0fffa17 	ldw	r3,-24(fp)
   13784:	e0bff517 	ldw	r2,-44(fp)
   13788:	10800104 	addi	r2,r2,4
   1378c:	1004913a 	slli	r2,r2,4
   13790:	1885883a 	add	r2,r3,r2
   13794:	10c00017 	ldw	r3,0(r2)
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
            (offset < (current_offset + 
   13798:	e0bff717 	ldw	r2,-36(fp)
   1379c:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
   137a0:	e0fffd17 	ldw	r3,-12(fp)
   137a4:	1880430e 	bge	r3,r2,138b4 <alt_flash_cfi_write+0x204>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
   137a8:	e0fffa17 	ldw	r3,-24(fp)
   137ac:	e0bff517 	ldw	r2,-44(fp)
   137b0:	10800104 	addi	r2,r2,4
   137b4:	1004913a 	slli	r2,r2,4
   137b8:	1885883a 	add	r2,r3,r2
   137bc:	10c00017 	ldw	r3,0(r2)
   137c0:	e0bff717 	ldw	r2,-36(fp)
   137c4:	1887883a 	add	r3,r3,r2
   137c8:	e0bffd17 	ldw	r2,-12(fp)
   137cc:	1885c83a 	sub	r2,r3,r2
   137d0:	e0bffb15 	stw	r2,-20(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
   137d4:	e0fffb17 	ldw	r3,-20(fp)
   137d8:	e0bfff17 	ldw	r2,-4(fp)
   137dc:	1880010e 	bge	r3,r2,137e4 <alt_flash_cfi_write+0x134>
   137e0:	1805883a 	mov	r2,r3
   137e4:	e0bffb15 	stw	r2,-20(fp)
          if(memcmp(src_addr, 
                    (alt_u8*)flash->dev.base_addr+offset,
   137e8:	e0bffa17 	ldw	r2,-24(fp)
   137ec:	10c00a17 	ldw	r3,40(r2)
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
                            - offset); 
          data_to_write = MIN(data_to_write, length);
          if(memcmp(src_addr, 
   137f0:	e0bffd17 	ldw	r2,-12(fp)
   137f4:	1885883a 	add	r2,r3,r2
   137f8:	e0fffb17 	ldw	r3,-20(fp)
   137fc:	180d883a 	mov	r6,r3
   13800:	100b883a 	mov	r5,r2
   13804:	e13ffe17 	ldw	r4,-8(fp)
   13808:	00087240 	call	8724 <memcmp>
   1380c:	10001326 	beq	r2,zero,1385c <alt_flash_cfi_write+0x1ac>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
   13810:	e0bffa17 	ldw	r2,-24(fp)
   13814:	10800817 	ldw	r2,32(r2)
   13818:	e0fffa17 	ldw	r3,-24(fp)
   1381c:	e17ff717 	ldw	r5,-36(fp)
   13820:	1809883a 	mov	r4,r3
   13824:	103ee83a 	callr	r2
   13828:	e0bff415 	stw	r2,-48(fp)

            if (!ret_code)
   1382c:	e0bff417 	ldw	r2,-48(fp)
   13830:	10000a1e 	bne	r2,zero,1385c <alt_flash_cfi_write+0x1ac>
            {
              ret_code = (*flash->dev.write_block)( 
   13834:	e0bffa17 	ldw	r2,-24(fp)
   13838:	10800917 	ldw	r2,36(r2)
   1383c:	e13ffa17 	ldw	r4,-24(fp)
   13840:	e0fffb17 	ldw	r3,-20(fp)
   13844:	d8c00015 	stw	r3,0(sp)
   13848:	e1fffe17 	ldw	r7,-8(fp)
   1384c:	e1bffd17 	ldw	r6,-12(fp)
   13850:	e17ff717 	ldw	r5,-36(fp)
   13854:	103ee83a 	callr	r2
   13858:	e0bff415 	stw	r2,-48(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
   1385c:	e0ffff17 	ldw	r3,-4(fp)
   13860:	e0bffb17 	ldw	r2,-20(fp)
   13864:	18802e26 	beq	r3,r2,13920 <alt_flash_cfi_write+0x270>
   13868:	e0bff417 	ldw	r2,-48(fp)
   1386c:	10002c1e 	bne	r2,zero,13920 <alt_flash_cfi_write+0x270>
          {
            goto finished;
          }
          
          length -= data_to_write;
   13870:	e0ffff17 	ldw	r3,-4(fp)
   13874:	e0bffb17 	ldw	r2,-20(fp)
   13878:	1885c83a 	sub	r2,r3,r2
   1387c:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
   13880:	e0fffa17 	ldw	r3,-24(fp)
   13884:	e0bff517 	ldw	r2,-44(fp)
   13888:	10800104 	addi	r2,r2,4
   1388c:	1004913a 	slli	r2,r2,4
   13890:	1885883a 	add	r2,r3,r2
   13894:	10c00017 	ldw	r3,0(r2)
   13898:	e0bff717 	ldw	r2,-36(fp)
   1389c:	1885883a 	add	r2,r3,r2
   138a0:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
   138a4:	e0bffb17 	ldw	r2,-20(fp)
   138a8:	e0fffe17 	ldw	r3,-8(fp)
   138ac:	1885883a 	add	r2,r3,r2
   138b0:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
   138b4:	e0fffa17 	ldw	r3,-24(fp)
   138b8:	e0bff517 	ldw	r2,-44(fp)
   138bc:	10800104 	addi	r2,r2,4
   138c0:	1004913a 	slli	r2,r2,4
   138c4:	1885883a 	add	r2,r3,r2
   138c8:	10800017 	ldw	r2,0(r2)
   138cc:	e0fff717 	ldw	r3,-36(fp)
   138d0:	1885883a 	add	r2,r3,r2
   138d4:	e0bff715 	stw	r2,-36(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   138d8:	e0bff617 	ldw	r2,-40(fp)
   138dc:	10800044 	addi	r2,r2,1
   138e0:	e0bff615 	stw	r2,-40(fp)
   138e4:	e0fffa17 	ldw	r3,-24(fp)
   138e8:	e0bff517 	ldw	r2,-44(fp)
   138ec:	1004913a 	slli	r2,r2,4
   138f0:	1885883a 	add	r2,r3,r2
   138f4:	10800f04 	addi	r2,r2,60
   138f8:	10800017 	ldw	r2,0(r2)
   138fc:	e0fff617 	ldw	r3,-40(fp)
   13900:	18bf9c16 	blt	r3,r2,13774 <__alt_data_end+0xf0013774>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   13904:	e0bff517 	ldw	r2,-44(fp)
   13908:	10800044 	addi	r2,r2,1
   1390c:	e0bff515 	stw	r2,-44(fp)
   13910:	e0bffa17 	ldw	r2,-24(fp)
   13914:	10800c17 	ldw	r2,48(r2)
   13918:	e0fff517 	ldw	r3,-44(fp)
   1391c:	18bf7516 	blt	r3,r2,136f4 <__alt_data_end+0xf00136f4>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
   13920:	e0bffa17 	ldw	r2,-24(fp)
   13924:	10c00a17 	ldw	r3,40(r2)
   13928:	e0bff917 	ldw	r2,-28(fp)
   1392c:	1885883a 	add	r2,r3,r2
   13930:	e0fff817 	ldw	r3,-32(fp)
   13934:	180b883a 	mov	r5,r3
   13938:	1009883a 	mov	r4,r2
   1393c:	0018f380 	call	18f38 <alt_dcache_flush>
  return ret_code;
   13940:	e0bff417 	ldw	r2,-48(fp)
}
   13944:	e037883a 	mov	sp,fp
   13948:	dfc00117 	ldw	ra,4(sp)
   1394c:	df000017 	ldw	fp,0(sp)
   13950:	dec00204 	addi	sp,sp,8
   13954:	f800283a 	ret

00013958 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
   13958:	defffa04 	addi	sp,sp,-24
   1395c:	df000515 	stw	fp,20(sp)
   13960:	df000504 	addi	fp,sp,20
   13964:	e13ffd15 	stw	r4,-12(fp)
   13968:	e17ffe15 	stw	r5,-8(fp)
   1396c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   13970:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
   13974:	e0bffd17 	ldw	r2,-12(fp)
   13978:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
   1397c:	e0bffc17 	ldw	r2,-16(fp)
   13980:	10c00c17 	ldw	r3,48(r2)
   13984:	e0bfff17 	ldw	r2,-4(fp)
   13988:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
   1398c:	e0bffc17 	ldw	r2,-16(fp)
   13990:	10800c17 	ldw	r2,48(r2)
   13994:	1000031e 	bne	r2,zero,139a4 <alt_flash_cfi_get_info+0x4c>
  {
    ret_code = -EIO;
   13998:	00bffec4 	movi	r2,-5
   1399c:	e0bffb15 	stw	r2,-20(fp)
   139a0:	00000b06 	br	139d0 <alt_flash_cfi_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   139a4:	e0bffc17 	ldw	r2,-16(fp)
   139a8:	10800c17 	ldw	r2,48(r2)
   139ac:	10800250 	cmplti	r2,r2,9
   139b0:	1000031e 	bne	r2,zero,139c0 <alt_flash_cfi_get_info+0x68>
  {
    ret_code = -ENOMEM;
   139b4:	00bffd04 	movi	r2,-12
   139b8:	e0bffb15 	stw	r2,-20(fp)
   139bc:	00000406 	br	139d0 <alt_flash_cfi_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
   139c0:	e0bffc17 	ldw	r2,-16(fp)
   139c4:	10c00d04 	addi	r3,r2,52
   139c8:	e0bffe17 	ldw	r2,-8(fp)
   139cc:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
   139d0:	e0bffb17 	ldw	r2,-20(fp)
}
   139d4:	e037883a 	mov	sp,fp
   139d8:	df000017 	ldw	fp,0(sp)
   139dc:	dec00104 	addi	sp,sp,4
   139e0:	f800283a 	ret

000139e4 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
   139e4:	defff904 	addi	sp,sp,-28
   139e8:	dfc00615 	stw	ra,24(sp)
   139ec:	df000515 	stw	fp,20(sp)
   139f0:	df000504 	addi	fp,sp,20
   139f4:	e13ffc15 	stw	r4,-16(fp)
   139f8:	e17ffd15 	stw	r5,-12(fp)
   139fc:	e1bffe15 	stw	r6,-8(fp)
   13a00:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   13a04:	e0bffc17 	ldw	r2,-16(fp)
   13a08:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
   13a0c:	e0bffb17 	ldw	r2,-20(fp)
   13a10:	10c00a17 	ldw	r3,40(r2)
   13a14:	e0bffd17 	ldw	r2,-12(fp)
   13a18:	1885883a 	add	r2,r3,r2
   13a1c:	e0ffff17 	ldw	r3,-4(fp)
   13a20:	180d883a 	mov	r6,r3
   13a24:	100b883a 	mov	r5,r2
   13a28:	e13ffe17 	ldw	r4,-8(fp)
   13a2c:	00087a00 	call	87a0 <memcpy>
  return 0;
   13a30:	0005883a 	mov	r2,zero
}
   13a34:	e037883a 	mov	sp,fp
   13a38:	dfc00117 	ldw	ra,4(sp)
   13a3c:	df000017 	ldw	fp,0(sp)
   13a40:	dec00204 	addi	sp,sp,8
   13a44:	f800283a 	ret

00013a48 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
   13a48:	defffa04 	addi	sp,sp,-24
   13a4c:	df000515 	stw	fp,20(sp)
   13a50:	df000504 	addi	fp,sp,20
   13a54:	e13ffd15 	stw	r4,-12(fp)
   13a58:	e17ffe15 	stw	r5,-8(fp)
   13a5c:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
   13a60:	e0bffd17 	ldw	r2,-12(fp)
   13a64:	10802f17 	ldw	r2,188(r2)
   13a68:	10800058 	cmpnei	r2,r2,1
   13a6c:	1000091e 	bne	r2,zero,13a94 <alt_write_value_to_flash+0x4c>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
   13a70:	e0bffd17 	ldw	r2,-12(fp)
   13a74:	10c00a17 	ldw	r3,40(r2)
   13a78:	e0bffe17 	ldw	r2,-8(fp)
   13a7c:	1885883a 	add	r2,r3,r2
   13a80:	e0ffff17 	ldw	r3,-4(fp)
   13a84:	18c00003 	ldbu	r3,0(r3)
   13a88:	18c03fcc 	andi	r3,r3,255
   13a8c:	10c00025 	stbio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   13a90:	00003f06 	br	13b90 <alt_write_value_to_flash+0x148>

  if (flash->mode_width == 1)
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  }
  else if (flash->mode_width == 2)
   13a94:	e0bffd17 	ldw	r2,-12(fp)
   13a98:	10802f17 	ldw	r2,188(r2)
   13a9c:	10800098 	cmpnei	r2,r2,2
   13aa0:	1000141e 	bne	r2,zero,13af4 <alt_write_value_to_flash+0xac>
  {
    half_word_value = (alt_u16)(*src_addr);
   13aa4:	e0bfff17 	ldw	r2,-4(fp)
   13aa8:	10800003 	ldbu	r2,0(r2)
   13aac:	10803fcc 	andi	r2,r2,255
   13ab0:	e0bffb0d 	sth	r2,-20(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
   13ab4:	e0bfff17 	ldw	r2,-4(fp)
   13ab8:	10800044 	addi	r2,r2,1
   13abc:	10800003 	ldbu	r2,0(r2)
   13ac0:	10803fcc 	andi	r2,r2,255
   13ac4:	1004923a 	slli	r2,r2,8
   13ac8:	1007883a 	mov	r3,r2
   13acc:	e0bffb0b 	ldhu	r2,-20(fp)
   13ad0:	1884b03a 	or	r2,r3,r2
   13ad4:	e0bffb0d 	sth	r2,-20(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
   13ad8:	e0bffd17 	ldw	r2,-12(fp)
   13adc:	10c00a17 	ldw	r3,40(r2)
   13ae0:	e0bffe17 	ldw	r2,-8(fp)
   13ae4:	1885883a 	add	r2,r3,r2
   13ae8:	e0fffb0b 	ldhu	r3,-20(fp)
   13aec:	10c0002d 	sthio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   13af0:	00002706 	br	13b90 <alt_write_value_to_flash+0x148>
  {
    half_word_value = (alt_u16)(*src_addr);
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
   13af4:	e0bffd17 	ldw	r2,-12(fp)
   13af8:	10802f17 	ldw	r2,188(r2)
   13afc:	10800118 	cmpnei	r2,r2,4
   13b00:	1000231e 	bne	r2,zero,13b90 <alt_write_value_to_flash+0x148>
  {
    word_value = (alt_u32)(*src_addr);
   13b04:	e0bfff17 	ldw	r2,-4(fp)
   13b08:	10800003 	ldbu	r2,0(r2)
   13b0c:	10803fcc 	andi	r2,r2,255
   13b10:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
   13b14:	e0bfff17 	ldw	r2,-4(fp)
   13b18:	10800044 	addi	r2,r2,1
   13b1c:	10800003 	ldbu	r2,0(r2)
   13b20:	10803fcc 	andi	r2,r2,255
   13b24:	1004923a 	slli	r2,r2,8
   13b28:	e0fffc17 	ldw	r3,-16(fp)
   13b2c:	1884b03a 	or	r2,r3,r2
   13b30:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
   13b34:	e0bfff17 	ldw	r2,-4(fp)
   13b38:	10800084 	addi	r2,r2,2
   13b3c:	10800003 	ldbu	r2,0(r2)
   13b40:	10803fcc 	andi	r2,r2,255
   13b44:	1004943a 	slli	r2,r2,16
   13b48:	e0fffc17 	ldw	r3,-16(fp)
   13b4c:	1884b03a 	or	r2,r3,r2
   13b50:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
   13b54:	e0bfff17 	ldw	r2,-4(fp)
   13b58:	108000c4 	addi	r2,r2,3
   13b5c:	10800003 	ldbu	r2,0(r2)
   13b60:	10803fcc 	andi	r2,r2,255
   13b64:	1004963a 	slli	r2,r2,24
   13b68:	e0fffc17 	ldw	r3,-16(fp)
   13b6c:	1884b03a 	or	r2,r3,r2
   13b70:	e0bffc15 	stw	r2,-16(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
   13b74:	e0bffd17 	ldw	r2,-12(fp)
   13b78:	10c00a17 	ldw	r3,40(r2)
   13b7c:	e0bffe17 	ldw	r2,-8(fp)
   13b80:	1885883a 	add	r2,r3,r2
   13b84:	e0fffc17 	ldw	r3,-16(fp)
   13b88:	10c00035 	stwio	r3,0(r2)
  }

  return;
   13b8c:	0001883a 	nop
   13b90:	0001883a 	nop
}
   13b94:	e037883a 	mov	sp,fp
   13b98:	df000017 	ldw	fp,0(sp)
   13b9c:	dec00104 	addi	sp,sp,4
   13ba0:	f800283a 	ret

00013ba4 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
   13ba4:	defff304 	addi	sp,sp,-52
   13ba8:	dfc00c15 	stw	ra,48(sp)
   13bac:	df000b15 	stw	fp,44(sp)
   13bb0:	df000b04 	addi	fp,sp,44
   13bb4:	e13ffc15 	stw	r4,-16(fp)
   13bb8:	e17ffd15 	stw	r5,-12(fp)
   13bbc:	e1bffe15 	stw	r6,-8(fp)
   13bc0:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
   13bc4:	e03ff515 	stw	zero,-44(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   13bc8:	e0bffc17 	ldw	r2,-16(fp)
   13bcc:	10c00a17 	ldw	r3,40(r2)
   13bd0:	e0bffd17 	ldw	r2,-12(fp)
   13bd4:	1885883a 	add	r2,r3,r2
   13bd8:	1007883a 	mov	r3,r2
                      flash->mode_width);
   13bdc:	e0bffc17 	ldw	r2,-16(fp)
   13be0:	10802f17 	ldw	r2,188(r2)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   13be4:	1889283a 	div	r4,r3,r2
   13be8:	2085383a 	mul	r2,r4,r2
   13bec:	1885c83a 	sub	r2,r3,r2
   13bf0:	e0bff815 	stw	r2,-32(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
   13bf4:	e0bff817 	ldw	r2,-32(fp)
   13bf8:	10003b26 	beq	r2,zero,13ce8 <alt_flash_program_block+0x144>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
   13bfc:	e0bffc17 	ldw	r2,-16(fp)
   13c00:	10c02f17 	ldw	r3,188(r2)
   13c04:	e0bff817 	ldw	r2,-32(fp)
   13c08:	1885c83a 	sub	r2,r3,r2
   13c0c:	e0bff915 	stw	r2,-28(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   13c10:	e03ff615 	stw	zero,-40(fp)
   13c14:	00001206 	br	13c60 <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
   13c18:	e0bffc17 	ldw	r2,-16(fp)
   13c1c:	10800a17 	ldw	r2,40(r2)
   13c20:	e13ffd17 	ldw	r4,-12(fp)
   13c24:	e0fff817 	ldw	r3,-32(fp)
   13c28:	20c9c83a 	sub	r4,r4,r3
   13c2c:	e0fff617 	ldw	r3,-40(fp)
   13c30:	20c7883a 	add	r3,r4,r3
   13c34:	10c5883a 	add	r2,r2,r3
   13c38:	10800023 	ldbuio	r2,0(r2)
   13c3c:	10803fcc 	andi	r2,r2,255
   13c40:	1009883a 	mov	r4,r2
   13c44:	e0fffb04 	addi	r3,fp,-20
   13c48:	e0bff617 	ldw	r2,-40(fp)
   13c4c:	1885883a 	add	r2,r3,r2
   13c50:	11000005 	stb	r4,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   13c54:	e0bff617 	ldw	r2,-40(fp)
   13c58:	10800044 	addi	r2,r2,1
   13c5c:	e0bff615 	stw	r2,-40(fp)
   13c60:	e0fff617 	ldw	r3,-40(fp)
   13c64:	e0bff817 	ldw	r2,-32(fp)
   13c68:	18bfeb16 	blt	r3,r2,13c18 <__alt_data_end+0xf0013c18>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   13c6c:	e03ff615 	stw	zero,-40(fp)
   13c70:	00000d06 	br	13ca8 <alt_flash_program_block+0x104>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
   13c74:	e0fff817 	ldw	r3,-32(fp)
   13c78:	e0bff617 	ldw	r2,-40(fp)
   13c7c:	1885883a 	add	r2,r3,r2
   13c80:	e0fff617 	ldw	r3,-40(fp)
   13c84:	e13ffe17 	ldw	r4,-8(fp)
   13c88:	20c7883a 	add	r3,r4,r3
   13c8c:	18c00003 	ldbu	r3,0(r3)
   13c90:	e13ffb04 	addi	r4,fp,-20
   13c94:	2085883a 	add	r2,r4,r2
   13c98:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   13c9c:	e0bff617 	ldw	r2,-40(fp)
   13ca0:	10800044 	addi	r2,r2,1
   13ca4:	e0bff615 	stw	r2,-40(fp)
   13ca8:	e0fff617 	ldw	r3,-40(fp)
   13cac:	e0bff917 	ldw	r2,-28(fp)
   13cb0:	18bff016 	blt	r3,r2,13c74 <__alt_data_end+0xf0013c74>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
   13cb4:	e0fffd17 	ldw	r3,-12(fp)
   13cb8:	e0bff817 	ldw	r2,-32(fp)
   13cbc:	1887c83a 	sub	r3,r3,r2
   13cc0:	e13ffb04 	addi	r4,fp,-20
   13cc4:	e0800217 	ldw	r2,8(fp)
   13cc8:	200d883a 	mov	r6,r4
   13ccc:	180b883a 	mov	r5,r3
   13cd0:	e13ffc17 	ldw	r4,-16(fp)
   13cd4:	103ee83a 	callr	r2
   13cd8:	e0bff515 	stw	r2,-44(fp)
    i = unaligned_bytes;
   13cdc:	e0bff917 	ldw	r2,-28(fp)
   13ce0:	e0bff615 	stw	r2,-40(fp)
   13ce4:	00000106 	br	13cec <alt_flash_program_block+0x148>
  }
  else
  {
    i = 0;
   13ce8:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
   13cec:	e0fffd17 	ldw	r3,-12(fp)
   13cf0:	e0bfff17 	ldw	r2,-4(fp)
   13cf4:	1885883a 	add	r2,r3,r2
   13cf8:	e0fffc17 	ldw	r3,-16(fp)
   13cfc:	18c02f17 	ldw	r3,188(r3)
   13d00:	10c9283a 	div	r4,r2,r3
   13d04:	20c7383a 	mul	r3,r4,r3
   13d08:	10c5c83a 	sub	r2,r2,r3
   13d0c:	e0bffa15 	stw	r2,-24(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   13d10:	00001106 	br	13d58 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
   13d14:	e0fffd17 	ldw	r3,-12(fp)
   13d18:	e0bff617 	ldw	r2,-40(fp)
   13d1c:	1889883a 	add	r4,r3,r2
   13d20:	e0bff617 	ldw	r2,-40(fp)
   13d24:	e0fffe17 	ldw	r3,-8(fp)
   13d28:	1887883a 	add	r3,r3,r2
   13d2c:	e0800217 	ldw	r2,8(fp)
   13d30:	180d883a 	mov	r6,r3
   13d34:	200b883a 	mov	r5,r4
   13d38:	e13ffc17 	ldw	r4,-16(fp)
   13d3c:	103ee83a 	callr	r2
   13d40:	e0bff515 	stw	r2,-44(fp)
    i += flash->mode_width;     
   13d44:	e0bffc17 	ldw	r2,-16(fp)
   13d48:	10802f17 	ldw	r2,188(r2)
   13d4c:	e0fff617 	ldw	r3,-40(fp)
   13d50:	1885883a 	add	r2,r3,r2
   13d54:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   13d58:	e0bff517 	ldw	r2,-44(fp)
   13d5c:	1000051e 	bne	r2,zero,13d74 <alt_flash_program_block+0x1d0>
   13d60:	e0ffff17 	ldw	r3,-4(fp)
   13d64:	e0bffa17 	ldw	r2,-24(fp)
   13d68:	1885c83a 	sub	r2,r3,r2
   13d6c:	e0fff617 	ldw	r3,-40(fp)
   13d70:	18bfe816 	blt	r3,r2,13d14 <__alt_data_end+0xf0013d14>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
   13d74:	e0bffa17 	ldw	r2,-24(fp)
   13d78:	10003c26 	beq	r2,zero,13e6c <alt_flash_program_block+0x2c8>
   13d7c:	e0bff517 	ldw	r2,-44(fp)
   13d80:	10003a1e 	bne	r2,zero,13e6c <alt_flash_program_block+0x2c8>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
   13d84:	e0bffc17 	ldw	r2,-16(fp)
   13d88:	10c02f17 	ldw	r3,188(r2)
   13d8c:	e0bffa17 	ldw	r2,-24(fp)
   13d90:	1885c83a 	sub	r2,r3,r2
   13d94:	e0bff815 	stw	r2,-32(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
   13d98:	e03ff715 	stw	zero,-36(fp)
   13d9c:	00000d06 	br	13dd4 <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
   13da0:	e0fff617 	ldw	r3,-40(fp)
   13da4:	e0bff717 	ldw	r2,-36(fp)
   13da8:	1885883a 	add	r2,r3,r2
   13dac:	e0fffe17 	ldw	r3,-8(fp)
   13db0:	1885883a 	add	r2,r3,r2
   13db4:	10c00003 	ldbu	r3,0(r2)
   13db8:	e13ffb04 	addi	r4,fp,-20
   13dbc:	e0bff717 	ldw	r2,-36(fp)
   13dc0:	2085883a 	add	r2,r4,r2
   13dc4:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
   13dc8:	e0bff717 	ldw	r2,-36(fp)
   13dcc:	10800044 	addi	r2,r2,1
   13dd0:	e0bff715 	stw	r2,-36(fp)
   13dd4:	e0fff717 	ldw	r3,-36(fp)
   13dd8:	e0bffa17 	ldw	r2,-24(fp)
   13ddc:	18bff016 	blt	r3,r2,13da0 <__alt_data_end+0xf0013da0>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   13de0:	e03ff715 	stw	zero,-36(fp)
   13de4:	00001406 	br	13e38 <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
   13de8:	e0fffa17 	ldw	r3,-24(fp)
   13dec:	e0bff717 	ldw	r2,-36(fp)
   13df0:	1885883a 	add	r2,r3,r2
   13df4:	e0fffc17 	ldw	r3,-16(fp)
   13df8:	18c00a17 	ldw	r3,40(r3)
   13dfc:	e17ffd17 	ldw	r5,-12(fp)
   13e00:	e13fff17 	ldw	r4,-4(fp)
   13e04:	290b883a 	add	r5,r5,r4
   13e08:	e13ff717 	ldw	r4,-36(fp)
   13e0c:	2909883a 	add	r4,r5,r4
   13e10:	1907883a 	add	r3,r3,r4
   13e14:	18c00023 	ldbuio	r3,0(r3)
   13e18:	18c03fcc 	andi	r3,r3,255
   13e1c:	1809883a 	mov	r4,r3
   13e20:	e0fffb04 	addi	r3,fp,-20
   13e24:	1885883a 	add	r2,r3,r2
   13e28:	11000005 	stb	r4,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   13e2c:	e0bff717 	ldw	r2,-36(fp)
   13e30:	10800044 	addi	r2,r2,1
   13e34:	e0bff715 	stw	r2,-36(fp)
   13e38:	e0fff717 	ldw	r3,-36(fp)
   13e3c:	e0bff817 	ldw	r2,-32(fp)
   13e40:	18bfe916 	blt	r3,r2,13de8 <__alt_data_end+0xf0013de8>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
   13e44:	e0fffd17 	ldw	r3,-12(fp)
   13e48:	e0bff617 	ldw	r2,-40(fp)
   13e4c:	1887883a 	add	r3,r3,r2
   13e50:	e13ffb04 	addi	r4,fp,-20
   13e54:	e0800217 	ldw	r2,8(fp)
   13e58:	200d883a 	mov	r6,r4
   13e5c:	180b883a 	mov	r5,r3
   13e60:	e13ffc17 	ldw	r4,-16(fp)
   13e64:	103ee83a 	callr	r2
   13e68:	e0bff515 	stw	r2,-44(fp)
  }

  return ret_code;
   13e6c:	e0bff517 	ldw	r2,-44(fp)
}
   13e70:	e037883a 	mov	sp,fp
   13e74:	dfc00117 	ldw	ra,4(sp)
   13e78:	df000017 	ldw	fp,0(sp)
   13e7c:	dec00204 	addi	sp,sp,8
   13e80:	f800283a 	ret

00013e84 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
   13e84:	defffd04 	addi	sp,sp,-12
   13e88:	df000215 	stw	fp,8(sp)
   13e8c:	df000204 	addi	fp,sp,8
   13e90:	e13ffe15 	stw	r4,-8(fp)
   13e94:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
   13e98:	e0bffe17 	ldw	r2,-8(fp)
   13e9c:	10c00a17 	ldw	r3,40(r2)
   13ea0:	e0bfff17 	ldw	r2,-4(fp)
   13ea4:	1885883a 	add	r2,r3,r2
   13ea8:	10800023 	ldbuio	r2,0(r2)
   13eac:	10803fcc 	andi	r2,r2,255
}
   13eb0:	e037883a 	mov	sp,fp
   13eb4:	df000017 	ldw	fp,0(sp)
   13eb8:	dec00104 	addi	sp,sp,4
   13ebc:	f800283a 	ret

00013ec0 <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   13ec0:	defffd04 	addi	sp,sp,-12
   13ec4:	df000215 	stw	fp,8(sp)
   13ec8:	df000204 	addi	fp,sp,8
   13ecc:	e13ffe15 	stw	r4,-8(fp)
   13ed0:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   13ed4:	e0bffe17 	ldw	r2,-8(fp)
   13ed8:	10c00a17 	ldw	r3,40(r2)
   13edc:	e0bfff17 	ldw	r2,-4(fp)
   13ee0:	1085883a 	add	r2,r2,r2
   13ee4:	1885883a 	add	r2,r3,r2
   13ee8:	1080002b 	ldhuio	r2,0(r2)
   13eec:	10bfffcc 	andi	r2,r2,65535
}
   13ef0:	e037883a 	mov	sp,fp
   13ef4:	df000017 	ldw	fp,0(sp)
   13ef8:	dec00104 	addi	sp,sp,4
   13efc:	f800283a 	ret

00013f00 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   13f00:	defffd04 	addi	sp,sp,-12
   13f04:	df000215 	stw	fp,8(sp)
   13f08:	df000204 	addi	fp,sp,8
   13f0c:	e13ffe15 	stw	r4,-8(fp)
   13f10:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   13f14:	e0bffe17 	ldw	r2,-8(fp)
   13f18:	10c00a17 	ldw	r3,40(r2)
   13f1c:	e0bfff17 	ldw	r2,-4(fp)
   13f20:	1085883a 	add	r2,r2,r2
   13f24:	1085883a 	add	r2,r2,r2
   13f28:	1885883a 	add	r2,r3,r2
   13f2c:	10800037 	ldwio	r2,0(r2)
}
   13f30:	e037883a 	mov	sp,fp
   13f34:	df000017 	ldw	fp,0(sp)
   13f38:	dec00104 	addi	sp,sp,4
   13f3c:	f800283a 	ret

00013f40 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   13f40:	defffc04 	addi	sp,sp,-16
   13f44:	df000315 	stw	fp,12(sp)
   13f48:	df000304 	addi	fp,sp,12
   13f4c:	e13ffd15 	stw	r4,-12(fp)
   13f50:	e17ffe15 	stw	r5,-8(fp)
   13f54:	3005883a 	mov	r2,r6
   13f58:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   13f5c:	e0bffe17 	ldw	r2,-8(fp)
   13f60:	e0fffd17 	ldw	r3,-12(fp)
   13f64:	1885883a 	add	r2,r3,r2
   13f68:	e0ffff03 	ldbu	r3,-4(fp)
   13f6c:	10c00025 	stbio	r3,0(r2)
  return;
   13f70:	0001883a 	nop
}
   13f74:	e037883a 	mov	sp,fp
   13f78:	df000017 	ldw	fp,0(sp)
   13f7c:	dec00104 	addi	sp,sp,4
   13f80:	f800283a 	ret

00013f84 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   13f84:	defffc04 	addi	sp,sp,-16
   13f88:	df000315 	stw	fp,12(sp)
   13f8c:	df000304 	addi	fp,sp,12
   13f90:	e13ffd15 	stw	r4,-12(fp)
   13f94:	e17ffe15 	stw	r5,-8(fp)
   13f98:	3005883a 	mov	r2,r6
   13f9c:	e0bfff05 	stb	r2,-4(fp)
  if (offset % 2)
   13fa0:	e0bffe17 	ldw	r2,-8(fp)
   13fa4:	1080004c 	andi	r2,r2,1
   13fa8:	10000826 	beq	r2,zero,13fcc <alt_write_flash_command_16bit_device_8bit_mode+0x48>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   13fac:	e0bffe17 	ldw	r2,-8(fp)
   13fb0:	1085883a 	add	r2,r2,r2
   13fb4:	1007883a 	mov	r3,r2
   13fb8:	e0bffd17 	ldw	r2,-12(fp)
   13fbc:	10c5883a 	add	r2,r2,r3
   13fc0:	e0ffff03 	ldbu	r3,-4(fp)
   13fc4:	10c00025 	stbio	r3,0(r2)
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  }
  return;
   13fc8:	00000806 	br	13fec <alt_write_flash_command_16bit_device_8bit_mode+0x68>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   13fcc:	e0bffe17 	ldw	r2,-8(fp)
   13fd0:	1085883a 	add	r2,r2,r2
   13fd4:	10800044 	addi	r2,r2,1
   13fd8:	e0fffd17 	ldw	r3,-12(fp)
   13fdc:	1885883a 	add	r2,r3,r2
   13fe0:	e0ffff03 	ldbu	r3,-4(fp)
   13fe4:	10c00025 	stbio	r3,0(r2)
  }
  return;
   13fe8:	0001883a 	nop
}
   13fec:	e037883a 	mov	sp,fp
   13ff0:	df000017 	ldw	fp,0(sp)
   13ff4:	dec00104 	addi	sp,sp,4
   13ff8:	f800283a 	ret

00013ffc <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   13ffc:	defffc04 	addi	sp,sp,-16
   14000:	df000315 	stw	fp,12(sp)
   14004:	df000304 	addi	fp,sp,12
   14008:	e13ffd15 	stw	r4,-12(fp)
   1400c:	e17ffe15 	stw	r5,-8(fp)
   14010:	3005883a 	mov	r2,r6
   14014:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   14018:	e0bffe17 	ldw	r2,-8(fp)
   1401c:	1085883a 	add	r2,r2,r2
   14020:	1085883a 	add	r2,r2,r2
   14024:	1007883a 	mov	r3,r2
   14028:	e0bffd17 	ldw	r2,-12(fp)
   1402c:	10c5883a 	add	r2,r2,r3
   14030:	e0ffff03 	ldbu	r3,-4(fp)
   14034:	10c00025 	stbio	r3,0(r2)
  return;
   14038:	0001883a 	nop
}
   1403c:	e037883a 	mov	sp,fp
   14040:	df000017 	ldw	fp,0(sp)
   14044:	dec00104 	addi	sp,sp,4
   14048:	f800283a 	ret

0001404c <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   1404c:	defffc04 	addi	sp,sp,-16
   14050:	df000315 	stw	fp,12(sp)
   14054:	df000304 	addi	fp,sp,12
   14058:	e13ffd15 	stw	r4,-12(fp)
   1405c:	e17ffe15 	stw	r5,-8(fp)
   14060:	3005883a 	mov	r2,r6
   14064:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   14068:	e0bffe17 	ldw	r2,-8(fp)
   1406c:	1085883a 	add	r2,r2,r2
   14070:	1007883a 	mov	r3,r2
   14074:	e0bffd17 	ldw	r2,-12(fp)
   14078:	10c5883a 	add	r2,r2,r3
   1407c:	e0ffff03 	ldbu	r3,-4(fp)
   14080:	10c0002d 	sthio	r3,0(r2)
  return;
   14084:	0001883a 	nop
}
   14088:	e037883a 	mov	sp,fp
   1408c:	df000017 	ldw	fp,0(sp)
   14090:	dec00104 	addi	sp,sp,4
   14094:	f800283a 	ret

00014098 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14098:	defffc04 	addi	sp,sp,-16
   1409c:	df000315 	stw	fp,12(sp)
   140a0:	df000304 	addi	fp,sp,12
   140a4:	e13ffd15 	stw	r4,-12(fp)
   140a8:	e17ffe15 	stw	r5,-8(fp)
   140ac:	3005883a 	mov	r2,r6
   140b0:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   140b4:	e0bffe17 	ldw	r2,-8(fp)
   140b8:	1085883a 	add	r2,r2,r2
   140bc:	1085883a 	add	r2,r2,r2
   140c0:	1007883a 	mov	r3,r2
   140c4:	e0bffd17 	ldw	r2,-12(fp)
   140c8:	10c5883a 	add	r2,r2,r3
   140cc:	e0ffff03 	ldbu	r3,-4(fp)
   140d0:	10c0002d 	sthio	r3,0(r2)
  return;
   140d4:	0001883a 	nop
}
   140d8:	e037883a 	mov	sp,fp
   140dc:	df000017 	ldw	fp,0(sp)
   140e0:	dec00104 	addi	sp,sp,4
   140e4:	f800283a 	ret

000140e8 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   140e8:	defffc04 	addi	sp,sp,-16
   140ec:	df000315 	stw	fp,12(sp)
   140f0:	df000304 	addi	fp,sp,12
   140f4:	e13ffd15 	stw	r4,-12(fp)
   140f8:	e17ffe15 	stw	r5,-8(fp)
   140fc:	3005883a 	mov	r2,r6
   14100:	e0bfff05 	stb	r2,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   14104:	e0bffe17 	ldw	r2,-8(fp)
   14108:	1085883a 	add	r2,r2,r2
   1410c:	1085883a 	add	r2,r2,r2
   14110:	1007883a 	mov	r3,r2
   14114:	e0bffd17 	ldw	r2,-12(fp)
   14118:	10c5883a 	add	r2,r2,r3
   1411c:	e0ffff03 	ldbu	r3,-4(fp)
   14120:	10c00035 	stwio	r3,0(r2)
  return;
   14124:	0001883a 	nop
}
   14128:	e037883a 	mov	sp,fp
   1412c:	df000017 	ldw	fp,0(sp)
   14130:	dec00104 	addi	sp,sp,4
   14134:	f800283a 	ret

00014138 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   14138:	defffd04 	addi	sp,sp,-12
   1413c:	df000215 	stw	fp,8(sp)
   14140:	df000204 	addi	fp,sp,8
   14144:	e13ffe15 	stw	r4,-8(fp)
   14148:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   1414c:	e0bfff17 	ldw	r2,-4(fp)
   14150:	10c03fcc 	andi	r3,r2,255
   14154:	e0bffe17 	ldw	r2,-8(fp)
   14158:	10c00025 	stbio	r3,0(r2)
  return;
   1415c:	0001883a 	nop
}
   14160:	e037883a 	mov	sp,fp
   14164:	df000017 	ldw	fp,0(sp)
   14168:	dec00104 	addi	sp,sp,4
   1416c:	f800283a 	ret

00014170 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   14170:	defffd04 	addi	sp,sp,-12
   14174:	df000215 	stw	fp,8(sp)
   14178:	df000204 	addi	fp,sp,8
   1417c:	e13ffe15 	stw	r4,-8(fp)
   14180:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   14184:	e0bfff17 	ldw	r2,-4(fp)
   14188:	10ffffcc 	andi	r3,r2,65535
   1418c:	e0bffe17 	ldw	r2,-8(fp)
   14190:	10c0002d 	sthio	r3,0(r2)
  return;
   14194:	0001883a 	nop
}
   14198:	e037883a 	mov	sp,fp
   1419c:	df000017 	ldw	fp,0(sp)
   141a0:	dec00104 	addi	sp,sp,4
   141a4:	f800283a 	ret

000141a8 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   141a8:	defffd04 	addi	sp,sp,-12
   141ac:	df000215 	stw	fp,8(sp)
   141b0:	df000204 	addi	fp,sp,8
   141b4:	e13ffe15 	stw	r4,-8(fp)
   141b8:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   141bc:	e0ffff17 	ldw	r3,-4(fp)
   141c0:	e0bffe17 	ldw	r2,-8(fp)
   141c4:	10c00035 	stwio	r3,0(r2)
  return;
   141c8:	0001883a 	nop
}
   141cc:	e037883a 	mov	sp,fp
   141d0:	df000017 	ldw	fp,0(sp)
   141d4:	dec00104 	addi	sp,sp,4
   141d8:	f800283a 	ret

000141dc <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   141dc:	defffd04 	addi	sp,sp,-12
   141e0:	df000215 	stw	fp,8(sp)
   141e4:	df000204 	addi	fp,sp,8
   141e8:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   141ec:	e03ffe15 	stw	zero,-8(fp)
  
  switch(flash->mode_width)
   141f0:	e0bfff17 	ldw	r2,-4(fp)
   141f4:	10802f17 	ldw	r2,188(r2)
   141f8:	10c000a0 	cmpeqi	r3,r2,2
   141fc:	1800231e 	bne	r3,zero,1428c <alt_set_flash_width_func+0xb0>
   14200:	10c00120 	cmpeqi	r3,r2,4
   14204:	1800371e 	bne	r3,zero,142e4 <alt_set_flash_width_func+0x108>
   14208:	10800060 	cmpeqi	r2,r2,1
   1420c:	10003e26 	beq	r2,zero,14308 <alt_set_flash_width_func+0x12c>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   14210:	e0ffff17 	ldw	r3,-4(fp)
   14214:	00800074 	movhi	r2,1
   14218:	10904e04 	addi	r2,r2,16696
   1421c:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 1)
   14220:	e0bfff17 	ldw	r2,-4(fp)
   14224:	10803017 	ldw	r2,192(r2)
   14228:	10800058 	cmpnei	r2,r2,1
   1422c:	1000051e 	bne	r2,zero,14244 <alt_set_flash_width_func+0x68>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   14230:	e0ffff17 	ldw	r3,-4(fp)
   14234:	00800074 	movhi	r2,1
   14238:	108fd004 	addi	r2,r2,16192
   1423c:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   14240:	00003406 	br	14314 <alt_set_flash_width_func+0x138>

      if (flash->device_width == 1)
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
      }
      else if (flash->device_width == 2)
   14244:	e0bfff17 	ldw	r2,-4(fp)
   14248:	10803017 	ldw	r2,192(r2)
   1424c:	10800098 	cmpnei	r2,r2,2
   14250:	1000051e 	bne	r2,zero,14268 <alt_set_flash_width_func+0x8c>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   14254:	e0ffff17 	ldw	r3,-4(fp)
   14258:	00800074 	movhi	r2,1
   1425c:	108fe104 	addi	r2,r2,16260
   14260:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   14264:	00002b06 	br	14314 <alt_set_flash_width_func+0x138>
      }
      else if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
      }
      else if (flash->device_width == 4)
   14268:	e0bfff17 	ldw	r2,-4(fp)
   1426c:	10803017 	ldw	r2,192(r2)
   14270:	10800118 	cmpnei	r2,r2,4
   14274:	1000271e 	bne	r2,zero,14314 <alt_set_flash_width_func+0x138>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   14278:	e0ffff17 	ldw	r3,-4(fp)
   1427c:	00800074 	movhi	r2,1
   14280:	108fff04 	addi	r2,r2,16380
   14284:	18803415 	stw	r2,208(r3)
      }
      break;
   14288:	00002206 	br	14314 <alt_set_flash_width_func+0x138>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   1428c:	e0ffff17 	ldw	r3,-4(fp)
   14290:	00800074 	movhi	r2,1
   14294:	10905c04 	addi	r2,r2,16752
   14298:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 2)
   1429c:	e0bfff17 	ldw	r2,-4(fp)
   142a0:	10803017 	ldw	r2,192(r2)
   142a4:	10800098 	cmpnei	r2,r2,2
   142a8:	1000051e 	bne	r2,zero,142c0 <alt_set_flash_width_func+0xe4>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   142ac:	e0ffff17 	ldw	r3,-4(fp)
   142b0:	00800074 	movhi	r2,1
   142b4:	10901304 	addi	r2,r2,16460
   142b8:	18803415 	stw	r2,208(r3)
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   142bc:	00001706 	br	1431c <alt_set_flash_width_func+0x140>

      if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
      }
      else if (flash->device_width == 4)
   142c0:	e0bfff17 	ldw	r2,-4(fp)
   142c4:	10803017 	ldw	r2,192(r2)
   142c8:	10800118 	cmpnei	r2,r2,4
   142cc:	1000131e 	bne	r2,zero,1431c <alt_set_flash_width_func+0x140>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   142d0:	e0ffff17 	ldw	r3,-4(fp)
   142d4:	00800074 	movhi	r2,1
   142d8:	10902604 	addi	r2,r2,16536
   142dc:	18803415 	stw	r2,208(r3)
      }

      break;
   142e0:	00000e06 	br	1431c <alt_set_flash_width_func+0x140>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   142e4:	e0ffff17 	ldw	r3,-4(fp)
   142e8:	00800074 	movhi	r2,1
   142ec:	10906a04 	addi	r2,r2,16808
   142f0:	18803615 	stw	r2,216(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   142f4:	e0ffff17 	ldw	r3,-4(fp)
   142f8:	00800074 	movhi	r2,1
   142fc:	10903a04 	addi	r2,r2,16616
   14300:	18803415 	stw	r2,208(r3)
      break;
   14304:	00000606 	br	14320 <alt_set_flash_width_func+0x144>
    }
    default:
    {
      ret_code = -EACCES;
   14308:	00bffcc4 	movi	r2,-13
   1430c:	e0bffe15 	stw	r2,-8(fp)
   14310:	00000306 	br	14320 <alt_set_flash_width_func+0x144>
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   14314:	0001883a 	nop
   14318:	00000106 	br	14320 <alt_set_flash_width_func+0x144>
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   1431c:	0001883a 	nop
    {
      ret_code = -EACCES;
    }
  }

  if (!ret_code)
   14320:	e0bffe17 	ldw	r2,-8(fp)
   14324:	1000191e 	bne	r2,zero,1438c <alt_set_flash_width_func+0x1b0>
  {
    switch(flash->device_width)
   14328:	e0bfff17 	ldw	r2,-4(fp)
   1432c:	10803017 	ldw	r2,192(r2)
   14330:	10c000a0 	cmpeqi	r3,r2,2
   14334:	1800091e 	bne	r3,zero,1435c <alt_set_flash_width_func+0x180>
   14338:	10c00120 	cmpeqi	r3,r2,4
   1433c:	18000c1e 	bne	r3,zero,14370 <alt_set_flash_width_func+0x194>
   14340:	10800060 	cmpeqi	r2,r2,1
   14344:	10000f26 	beq	r2,zero,14384 <alt_set_flash_width_func+0x1a8>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   14348:	e0ffff17 	ldw	r3,-4(fp)
   1434c:	00800074 	movhi	r2,1
   14350:	108fa104 	addi	r2,r2,16004
   14354:	18803515 	stw	r2,212(r3)
        break;
   14358:	00000c06 	br	1438c <alt_set_flash_width_func+0x1b0>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   1435c:	e0ffff17 	ldw	r3,-4(fp)
   14360:	00800074 	movhi	r2,1
   14364:	108fb004 	addi	r2,r2,16064
   14368:	18803515 	stw	r2,212(r3)
        break;
   1436c:	00000706 	br	1438c <alt_set_flash_width_func+0x1b0>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   14370:	e0ffff17 	ldw	r3,-4(fp)
   14374:	00800074 	movhi	r2,1
   14378:	108fc004 	addi	r2,r2,16128
   1437c:	18803515 	stw	r2,212(r3)
        break;
   14380:	00000206 	br	1438c <alt_set_flash_width_func+0x1b0>
      }
      default:
      {
        ret_code = -EACCES;
   14384:	00bffcc4 	movi	r2,-13
   14388:	e0bffe15 	stw	r2,-8(fp)
      }
    }
  }

  return ret_code;
   1438c:	e0bffe17 	ldw	r2,-8(fp)
}
   14390:	e037883a 	mov	sp,fp
   14394:	df000017 	ldw	fp,0(sp)
   14398:	dec00104 	addi	sp,sp,4
   1439c:	f800283a 	ret

000143a0 <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   143a0:	defffd04 	addi	sp,sp,-12
   143a4:	df000215 	stw	fp,8(sp)
   143a8:	df000204 	addi	fp,sp,8
   143ac:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   143b0:	e03ffe15 	stw	zero,-8(fp)
 
  switch(flash->algorithm)
   143b4:	e0bfff17 	ldw	r2,-4(fp)
   143b8:	10802e17 	ldw	r2,184(r2)
   143bc:	10c000a0 	cmpeqi	r3,r2,2
   143c0:	1800051e 	bne	r3,zero,143d8 <alt_set_flash_algorithm_func+0x38>
   143c4:	10c000e0 	cmpeqi	r3,r2,3
   143c8:	18000c1e 	bne	r3,zero,143fc <alt_set_flash_algorithm_func+0x5c>
   143cc:	10800060 	cmpeqi	r2,r2,1
   143d0:	10000a1e 	bne	r2,zero,143fc <alt_set_flash_algorithm_func+0x5c>
   143d4:	00001206 	br	14420 <alt_set_flash_algorithm_func+0x80>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   143d8:	e0ffff17 	ldw	r3,-4(fp)
   143dc:	008000b4 	movhi	r2,2
   143e0:	10a62404 	addi	r2,r2,-26480
   143e4:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   143e8:	e0ffff17 	ldw	r3,-4(fp)
   143ec:	008000b4 	movhi	r2,2
   143f0:	10a60a04 	addi	r2,r2,-26584
   143f4:	18800915 	stw	r2,36(r3)
      break;
   143f8:	00000b06 	br	14428 <alt_set_flash_algorithm_func+0x88>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   143fc:	e0ffff17 	ldw	r3,-4(fp)
   14400:	008000b4 	movhi	r2,2
   14404:	10a74204 	addi	r2,r2,-25336
   14408:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   1440c:	e0ffff17 	ldw	r3,-4(fp)
   14410:	008000b4 	movhi	r2,2
   14414:	10a72204 	addi	r2,r2,-25464
   14418:	18800915 	stw	r2,36(r3)
      break;
   1441c:	00000206 	br	14428 <alt_set_flash_algorithm_func+0x88>
    }
    default:
    {
      ret_code = -EIO;
   14420:	00bffec4 	movi	r2,-5
   14424:	e0bffe15 	stw	r2,-8(fp)
    }
  } 
  return ret_code;  
   14428:	e0bffe17 	ldw	r2,-8(fp)
}
   1442c:	e037883a 	mov	sp,fp
   14430:	df000017 	ldw	fp,0(sp)
   14434:	dec00104 	addi	sp,sp,4
   14438:	f800283a 	ret

0001443c <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   1443c:	defffb04 	addi	sp,sp,-20
   14440:	dfc00415 	stw	ra,16(sp)
   14444:	df000315 	stw	fp,12(sp)
   14448:	df000304 	addi	fp,sp,12
   1444c:	e13ffe15 	stw	r4,-8(fp)
   14450:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   14454:	e0bffe17 	ldw	r2,-8(fp)
   14458:	10803517 	ldw	r2,212(r2)
   1445c:	e17fff17 	ldw	r5,-4(fp)
   14460:	e13ffe17 	ldw	r4,-8(fp)
   14464:	103ee83a 	callr	r2
   14468:	10803fcc 	andi	r2,r2,255
   1446c:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   14470:	e0bffe17 	ldw	r2,-8(fp)
   14474:	10803517 	ldw	r2,212(r2)
   14478:	e0ffff17 	ldw	r3,-4(fp)
   1447c:	18c00044 	addi	r3,r3,1
   14480:	180b883a 	mov	r5,r3
   14484:	e13ffe17 	ldw	r4,-8(fp)
   14488:	103ee83a 	callr	r2
   1448c:	10803fcc 	andi	r2,r2,255
   14490:	1004923a 	slli	r2,r2,8
   14494:	1007883a 	mov	r3,r2
   14498:	e0bffd0b 	ldhu	r2,-12(fp)
   1449c:	1884b03a 	or	r2,r3,r2
   144a0:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   144a4:	e0bffd0b 	ldhu	r2,-12(fp)
}
   144a8:	e037883a 	mov	sp,fp
   144ac:	dfc00117 	ldw	ra,4(sp)
   144b0:	df000017 	ldw	fp,0(sp)
   144b4:	dec00204 	addi	sp,sp,8
   144b8:	f800283a 	ret

000144bc <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   144bc:	defff304 	addi	sp,sp,-52
   144c0:	dfc00c15 	stw	ra,48(sp)
   144c4:	df000b15 	stw	fp,44(sp)
   144c8:	df000b04 	addi	fp,sp,44
   144cc:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   144d0:	e03ff715 	stw	zero,-36(fp)
  int   size = 0;
   144d4:	e03ff815 	stw	zero,-32(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   144d8:	e03ff915 	stw	zero,-28(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   144dc:	e13fff17 	ldw	r4,-4(fp)
   144e0:	00151f40 	call	151f4 <alt_check_primary_table>
   144e4:	e0bff715 	stw	r2,-36(fp)

  if (!ret_code)
   144e8:	e0bff717 	ldw	r2,-36(fp)
   144ec:	10015f1e 	bne	r2,zero,14a6c <alt_read_cfi_table+0x5b0>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   144f0:	e0bfff17 	ldw	r2,-4(fp)
   144f4:	10803517 	ldw	r2,212(r2)
   144f8:	014004c4 	movi	r5,19
   144fc:	e13fff17 	ldw	r4,-4(fp)
   14500:	103ee83a 	callr	r2
   14504:	10c03fcc 	andi	r3,r2,255
   14508:	e0bfff17 	ldw	r2,-4(fp)
   1450c:	10c02e15 	stw	r3,184(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   14510:	e0bfff17 	ldw	r2,-4(fp)
   14514:	10803517 	ldw	r2,212(r2)
   14518:	014007c4 	movi	r5,31
   1451c:	e13fff17 	ldw	r4,-4(fp)
   14520:	103ee83a 	callr	r2
   14524:	10803fcc 	andi	r2,r2,255
   14528:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   1452c:	e0bfff17 	ldw	r2,-4(fp)
   14530:	10803517 	ldw	r2,212(r2)
   14534:	014008c4 	movi	r5,35
   14538:	e13fff17 	ldw	r4,-4(fp)
   1453c:	103ee83a 	callr	r2
   14540:	10803fcc 	andi	r2,r2,255
   14544:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   14548:	e0bffa17 	ldw	r2,-24(fp)
   1454c:	10000226 	beq	r2,zero,14558 <alt_read_cfi_table+0x9c>
   14550:	e0bffb17 	ldw	r2,-20(fp)
   14554:	1000041e 	bne	r2,zero,14568 <alt_read_cfi_table+0xac>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   14558:	e0bfff17 	ldw	r2,-4(fp)
   1455c:	00c0fa04 	movi	r3,1000
   14560:	10c03115 	stw	r3,196(r2)
   14564:	00000706 	br	14584 <alt_read_cfi_table+0xc8>
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   14568:	00c00044 	movi	r3,1
   1456c:	e0bffa17 	ldw	r2,-24(fp)
   14570:	1886983a 	sll	r3,r3,r2
   14574:	e0bffb17 	ldw	r2,-20(fp)
   14578:	1886983a 	sll	r3,r3,r2
   1457c:	e0bfff17 	ldw	r2,-4(fp)
   14580:	10c03115 	stw	r3,196(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   14584:	e0bfff17 	ldw	r2,-4(fp)
   14588:	10803517 	ldw	r2,212(r2)
   1458c:	01400844 	movi	r5,33
   14590:	e13fff17 	ldw	r4,-4(fp)
   14594:	103ee83a 	callr	r2
   14598:	10803fcc 	andi	r2,r2,255
   1459c:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   145a0:	e0bfff17 	ldw	r2,-4(fp)
   145a4:	10803517 	ldw	r2,212(r2)
   145a8:	01400944 	movi	r5,37
   145ac:	e13fff17 	ldw	r4,-4(fp)
   145b0:	103ee83a 	callr	r2
   145b4:	10803fcc 	andi	r2,r2,255
   145b8:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   145bc:	e0bffa17 	ldw	r2,-24(fp)
   145c0:	10000226 	beq	r2,zero,145cc <alt_read_cfi_table+0x110>
   145c4:	e0bffb17 	ldw	r2,-20(fp)
   145c8:	1000051e 	bne	r2,zero,145e0 <alt_read_cfi_table+0x124>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   145cc:	e0ffff17 	ldw	r3,-4(fp)
   145d0:	00804c74 	movhi	r2,305
   145d4:	108b4004 	addi	r2,r2,11520
   145d8:	18803215 	stw	r2,200(r3)
   145dc:	00000806 	br	14600 <alt_read_cfi_table+0x144>
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   145e0:	00c00044 	movi	r3,1
   145e4:	e0bffa17 	ldw	r2,-24(fp)
   145e8:	1886983a 	sll	r3,r3,r2
   145ec:	e0bffb17 	ldw	r2,-20(fp)
   145f0:	1884983a 	sll	r2,r3,r2
   145f4:	10c0fa24 	muli	r3,r2,1000
   145f8:	e0bfff17 	ldw	r2,-4(fp)
   145fc:	10c03215 	stw	r3,200(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   14600:	e0bfff17 	ldw	r2,-4(fp)
   14604:	10803517 	ldw	r2,212(r2)
   14608:	014009c4 	movi	r5,39
   1460c:	e13fff17 	ldw	r4,-4(fp)
   14610:	103ee83a 	callr	r2
   14614:	10803fcc 	andi	r2,r2,255
   14618:	00c00044 	movi	r3,1
   1461c:	1884983a 	sll	r2,r3,r2
   14620:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   14624:	e0bfff17 	ldw	r2,-4(fp)
   14628:	10803517 	ldw	r2,212(r2)
   1462c:	01400b04 	movi	r5,44
   14630:	e13fff17 	ldw	r4,-4(fp)
   14634:	103ee83a 	callr	r2
   14638:	10c03fcc 	andi	r3,r2,255
   1463c:	e0bfff17 	ldw	r2,-4(fp)
   14640:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   14644:	e0bfff17 	ldw	r2,-4(fp)
   14648:	10800c17 	ldw	r2,48(r2)
   1464c:	10800250 	cmplti	r2,r2,9
   14650:	1000031e 	bne	r2,zero,14660 <alt_read_cfi_table+0x1a4>
    {
      ret_code = -ENOMEM;
   14654:	00bffd04 	movi	r2,-12
   14658:	e0bff715 	stw	r2,-36(fp)
   1465c:	00006006 	br	147e0 <alt_read_cfi_table+0x324>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   14660:	e03ff515 	stw	zero,-44(fp)
   14664:	00005506 	br	147bc <alt_read_cfi_table+0x300>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
   14668:	e0bff517 	ldw	r2,-44(fp)
   1466c:	1085883a 	add	r2,r2,r2
   14670:	1085883a 	add	r2,r2,r2
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   14674:	10800b44 	addi	r2,r2,45
   14678:	100b883a 	mov	r5,r2
   1467c:	e13fff17 	ldw	r4,-4(fp)
   14680:	001443c0 	call	1443c <alt_read_16bit_query_entry>
   14684:	10ffffcc 	andi	r3,r2,65535
   14688:	e13fff17 	ldw	r4,-4(fp)
   1468c:	e0bff517 	ldw	r2,-44(fp)
   14690:	1004913a 	slli	r2,r2,4
   14694:	2085883a 	add	r2,r4,r2
   14698:	10800f04 	addi	r2,r2,60
   1469c:	10c00015 	stw	r3,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   146a0:	e0ffff17 	ldw	r3,-4(fp)
   146a4:	e0bff517 	ldw	r2,-44(fp)
   146a8:	1004913a 	slli	r2,r2,4
   146ac:	1885883a 	add	r2,r3,r2
   146b0:	10800f04 	addi	r2,r2,60
   146b4:	10800017 	ldw	r2,0(r2)
   146b8:	10c00044 	addi	r3,r2,1
   146bc:	e13fff17 	ldw	r4,-4(fp)
   146c0:	e0bff517 	ldw	r2,-44(fp)
   146c4:	1004913a 	slli	r2,r2,4
   146c8:	2085883a 	add	r2,r4,r2
   146cc:	10800f04 	addi	r2,r2,60
   146d0:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
   146d4:	e0bff517 	ldw	r2,-44(fp)
   146d8:	1085883a 	add	r2,r2,r2
   146dc:	1085883a 	add	r2,r2,r2
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   146e0:	10800bc4 	addi	r2,r2,47
   146e4:	100b883a 	mov	r5,r2
   146e8:	e13fff17 	ldw	r4,-4(fp)
   146ec:	001443c0 	call	1443c <alt_read_16bit_query_entry>
   146f0:	10ffffcc 	andi	r3,r2,65535
   146f4:	e13fff17 	ldw	r4,-4(fp)
   146f8:	e0bff517 	ldw	r2,-44(fp)
   146fc:	10800104 	addi	r2,r2,4
   14700:	1004913a 	slli	r2,r2,4
   14704:	2085883a 	add	r2,r4,r2
   14708:	10c00015 	stw	r3,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   1470c:	e0ffff17 	ldw	r3,-4(fp)
   14710:	e0bff517 	ldw	r2,-44(fp)
   14714:	10800104 	addi	r2,r2,4
   14718:	1004913a 	slli	r2,r2,4
   1471c:	1885883a 	add	r2,r3,r2
   14720:	10800017 	ldw	r2,0(r2)
   14724:	1006923a 	slli	r3,r2,8
   14728:	e13fff17 	ldw	r4,-4(fp)
   1472c:	e0bff517 	ldw	r2,-44(fp)
   14730:	10800104 	addi	r2,r2,4
   14734:	1004913a 	slli	r2,r2,4
   14738:	2085883a 	add	r2,r4,r2
   1473c:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].region_size = 
                                    flash->dev.region_info[i].number_of_blocks 
   14740:	e0ffff17 	ldw	r3,-4(fp)
   14744:	e0bff517 	ldw	r2,-44(fp)
   14748:	1004913a 	slli	r2,r2,4
   1474c:	1885883a 	add	r2,r3,r2
   14750:	10800f04 	addi	r2,r2,60
   14754:	10c00017 	ldw	r3,0(r2)
                                    * flash->dev.region_info[i].block_size;
   14758:	e13fff17 	ldw	r4,-4(fp)
   1475c:	e0bff517 	ldw	r2,-44(fp)
   14760:	10800104 	addi	r2,r2,4
   14764:	1004913a 	slli	r2,r2,4
   14768:	2085883a 	add	r2,r4,r2
   1476c:	10800017 	ldw	r2,0(r2)
   14770:	1887383a 	mul	r3,r3,r2
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
        flash->dev.region_info[i].region_size = 
   14774:	e13fff17 	ldw	r4,-4(fp)
   14778:	e0bff517 	ldw	r2,-44(fp)
   1477c:	1004913a 	slli	r2,r2,4
   14780:	2085883a 	add	r2,r4,r2
   14784:	10800e04 	addi	r2,r2,56
   14788:	10c00015 	stw	r3,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   1478c:	e0ffff17 	ldw	r3,-4(fp)
   14790:	e0bff517 	ldw	r2,-44(fp)
   14794:	1004913a 	slli	r2,r2,4
   14798:	1885883a 	add	r2,r3,r2
   1479c:	10800e04 	addi	r2,r2,56
   147a0:	10800017 	ldw	r2,0(r2)
   147a4:	e0fff817 	ldw	r3,-32(fp)
   147a8:	1885883a 	add	r2,r3,r2
   147ac:	e0bff815 	stw	r2,-32(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   147b0:	e0bff517 	ldw	r2,-44(fp)
   147b4:	10800044 	addi	r2,r2,1
   147b8:	e0bff515 	stw	r2,-44(fp)
   147bc:	e0bfff17 	ldw	r2,-4(fp)
   147c0:	10800c17 	ldw	r2,48(r2)
   147c4:	e0fff517 	ldw	r3,-44(fp)
   147c8:	18bfa716 	blt	r3,r2,14668 <__alt_data_end+0xf0014668>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   147cc:	e0fff817 	ldw	r3,-32(fp)
   147d0:	e0bffc17 	ldw	r2,-16(fp)
   147d4:	18800226 	beq	r3,r2,147e0 <alt_read_cfi_table+0x324>
      {
        ret_code = -ENODEV;
   147d8:	00bffb44 	movi	r2,-19
   147dc:	e0bff715 	stw	r2,-36(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   147e0:	e0bfff17 	ldw	r2,-4(fp)
   147e4:	10803517 	ldw	r2,212(r2)
   147e8:	e0ffff17 	ldw	r3,-4(fp)
   147ec:	18c03317 	ldw	r3,204(r3)
   147f0:	18c003c4 	addi	r3,r3,15
   147f4:	180b883a 	mov	r5,r3
   147f8:	e13fff17 	ldw	r4,-4(fp)
   147fc:	103ee83a 	callr	r2
   14800:	e0bffd05 	stb	r2,-12(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   14804:	e0bfff17 	ldw	r2,-4(fp)
   14808:	10802e17 	ldw	r2,184(r2)
   1480c:	10800098 	cmpnei	r2,r2,2
   14810:	1000601e 	bne	r2,zero,14994 <alt_read_cfi_table+0x4d8>
   14814:	e0bffd03 	ldbu	r2,-12(fp)
   14818:	108000d8 	cmpnei	r2,r2,3
   1481c:	10005d1e 	bne	r2,zero,14994 <alt_read_cfi_table+0x4d8>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   14820:	e0bfff17 	ldw	r2,-4(fp)
   14824:	10800c17 	ldw	r2,48(r2)
   14828:	10bfffc4 	addi	r2,r2,-1
   1482c:	e0bff515 	stw	r2,-44(fp)
   14830:	e03ff615 	stw	zero,-40(fp)
   14834:	00005406 	br	14988 <alt_read_cfi_table+0x4cc>
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
   14838:	e0ffff17 	ldw	r3,-4(fp)
   1483c:	e0bff517 	ldw	r2,-44(fp)
   14840:	1004913a 	slli	r2,r2,4
   14844:	1885883a 	add	r2,r3,r2
   14848:	10800e04 	addi	r2,r2,56
   1484c:	10800017 	ldw	r2,0(r2)
   14850:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
   14854:	e0ffff17 	ldw	r3,-4(fp)
   14858:	e0bff617 	ldw	r2,-40(fp)
   1485c:	1004913a 	slli	r2,r2,4
   14860:	1885883a 	add	r2,r3,r2
   14864:	10800e04 	addi	r2,r2,56
   14868:	10c00017 	ldw	r3,0(r2)
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
        flash->dev.region_info[i].region_size =  
   1486c:	e13fff17 	ldw	r4,-4(fp)
   14870:	e0bff517 	ldw	r2,-44(fp)
   14874:	1004913a 	slli	r2,r2,4
   14878:	2085883a 	add	r2,r4,r2
   1487c:	10800e04 	addi	r2,r2,56
   14880:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   14884:	e0ffff17 	ldw	r3,-4(fp)
   14888:	e0bff617 	ldw	r2,-40(fp)
   1488c:	1004913a 	slli	r2,r2,4
   14890:	1885883a 	add	r2,r3,r2
   14894:	10800e04 	addi	r2,r2,56
   14898:	e0fffe17 	ldw	r3,-8(fp)
   1489c:	10c00015 	stw	r3,0(r2)

        swap = flash->dev.region_info[i].block_size;
   148a0:	e0ffff17 	ldw	r3,-4(fp)
   148a4:	e0bff517 	ldw	r2,-44(fp)
   148a8:	10800104 	addi	r2,r2,4
   148ac:	1004913a 	slli	r2,r2,4
   148b0:	1885883a 	add	r2,r3,r2
   148b4:	10800017 	ldw	r2,0(r2)
   148b8:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
   148bc:	e0ffff17 	ldw	r3,-4(fp)
   148c0:	e0bff617 	ldw	r2,-40(fp)
   148c4:	10800104 	addi	r2,r2,4
   148c8:	1004913a 	slli	r2,r2,4
   148cc:	1885883a 	add	r2,r3,r2
   148d0:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;

        swap = flash->dev.region_info[i].block_size;
        flash->dev.region_info[i].block_size =  
   148d4:	e13fff17 	ldw	r4,-4(fp)
   148d8:	e0bff517 	ldw	r2,-44(fp)
   148dc:	10800104 	addi	r2,r2,4
   148e0:	1004913a 	slli	r2,r2,4
   148e4:	2085883a 	add	r2,r4,r2
   148e8:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   148ec:	e0ffff17 	ldw	r3,-4(fp)
   148f0:	e0bff617 	ldw	r2,-40(fp)
   148f4:	10800104 	addi	r2,r2,4
   148f8:	1004913a 	slli	r2,r2,4
   148fc:	1885883a 	add	r2,r3,r2
   14900:	e0fffe17 	ldw	r3,-8(fp)
   14904:	10c00015 	stw	r3,0(r2)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   14908:	e0ffff17 	ldw	r3,-4(fp)
   1490c:	e0bff517 	ldw	r2,-44(fp)
   14910:	1004913a 	slli	r2,r2,4
   14914:	1885883a 	add	r2,r3,r2
   14918:	10800f04 	addi	r2,r2,60
   1491c:	10800017 	ldw	r2,0(r2)
   14920:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].number_of_blocks =  
                                flash->dev.region_info[j].number_of_blocks;
   14924:	e0ffff17 	ldw	r3,-4(fp)
   14928:	e0bff617 	ldw	r2,-40(fp)
   1492c:	1004913a 	slli	r2,r2,4
   14930:	1885883a 	add	r2,r3,r2
   14934:	10800f04 	addi	r2,r2,60
   14938:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 
        swap = flash->dev.region_info[i].number_of_blocks;
        flash->dev.region_info[i].number_of_blocks =  
   1493c:	e13fff17 	ldw	r4,-4(fp)
   14940:	e0bff517 	ldw	r2,-44(fp)
   14944:	1004913a 	slli	r2,r2,4
   14948:	2085883a 	add	r2,r4,r2
   1494c:	10800f04 	addi	r2,r2,60
   14950:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   14954:	e0ffff17 	ldw	r3,-4(fp)
   14958:	e0bff617 	ldw	r2,-40(fp)
   1495c:	1004913a 	slli	r2,r2,4
   14960:	1885883a 	add	r2,r3,r2
   14964:	10800f04 	addi	r2,r2,60
   14968:	e0fffe17 	ldw	r3,-8(fp)
   1496c:	10c00015 	stw	r3,0(r2)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   14970:	e0bff517 	ldw	r2,-44(fp)
   14974:	10bfffc4 	addi	r2,r2,-1
   14978:	e0bff515 	stw	r2,-44(fp)
   1497c:	e0bff617 	ldw	r2,-40(fp)
   14980:	10800044 	addi	r2,r2,1
   14984:	e0bff615 	stw	r2,-40(fp)
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   14988:	e0bff617 	ldw	r2,-40(fp)
   1498c:	e0fff517 	ldw	r3,-44(fp)
   14990:	18bfa90e 	bge	r3,r2,14838 <__alt_data_end+0xf0014838>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   14994:	e03ff515 	stw	zero,-44(fp)
   14998:	00001306 	br	149e8 <alt_read_cfi_table+0x52c>
    {
      flash->dev.region_info[i].offset = offset;
   1499c:	e0ffff17 	ldw	r3,-4(fp)
   149a0:	e0bff517 	ldw	r2,-44(fp)
   149a4:	1004913a 	slli	r2,r2,4
   149a8:	1885883a 	add	r2,r3,r2
   149ac:	10800d04 	addi	r2,r2,52
   149b0:	e0fff917 	ldw	r3,-28(fp)
   149b4:	10c00015 	stw	r3,0(r2)
      offset += flash->dev.region_info[i].region_size;
   149b8:	e0ffff17 	ldw	r3,-4(fp)
   149bc:	e0bff517 	ldw	r2,-44(fp)
   149c0:	1004913a 	slli	r2,r2,4
   149c4:	1885883a 	add	r2,r3,r2
   149c8:	10800e04 	addi	r2,r2,56
   149cc:	10800017 	ldw	r2,0(r2)
   149d0:	e0fff917 	ldw	r3,-28(fp)
   149d4:	1885883a 	add	r2,r3,r2
   149d8:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   149dc:	e0bff517 	ldw	r2,-44(fp)
   149e0:	10800044 	addi	r2,r2,1
   149e4:	e0bff515 	stw	r2,-44(fp)
   149e8:	e0bfff17 	ldw	r2,-4(fp)
   149ec:	10800c17 	ldw	r2,48(r2)
   149f0:	e0fff517 	ldw	r3,-44(fp)
   149f4:	18bfe916 	blt	r3,r2,1499c <__alt_data_end+0xf001499c>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   149f8:	e0bfff17 	ldw	r2,-4(fp)
   149fc:	10802e17 	ldw	r2,184(r2)
   14a00:	10c000a0 	cmpeqi	r3,r2,2
   14a04:	1800051e 	bne	r3,zero,14a1c <alt_read_cfi_table+0x560>
   14a08:	10c000e0 	cmpeqi	r3,r2,3
   14a0c:	18000c1e 	bne	r3,zero,14a40 <alt_read_cfi_table+0x584>
   14a10:	10800060 	cmpeqi	r2,r2,1
   14a14:	10000a1e 	bne	r2,zero,14a40 <alt_read_cfi_table+0x584>
   14a18:	00001206 	br	14a64 <alt_read_cfi_table+0x5a8>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   14a1c:	e0bfff17 	ldw	r2,-4(fp)
   14a20:	10803417 	ldw	r2,208(r2)
   14a24:	e0ffff17 	ldw	r3,-4(fp)
   14a28:	18c00a17 	ldw	r3,40(r3)
   14a2c:	01803c04 	movi	r6,240
   14a30:	01401544 	movi	r5,85
   14a34:	1809883a 	mov	r4,r3
   14a38:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   14a3c:	00000b06 	br	14a6c <alt_read_cfi_table+0x5b0>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   14a40:	e0bfff17 	ldw	r2,-4(fp)
   14a44:	10803417 	ldw	r2,208(r2)
   14a48:	e0ffff17 	ldw	r3,-4(fp)
   14a4c:	18c00a17 	ldw	r3,40(r3)
   14a50:	01803fc4 	movi	r6,255
   14a54:	01401544 	movi	r5,85
   14a58:	1809883a 	mov	r4,r3
   14a5c:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   14a60:	00000206 	br	14a6c <alt_read_cfi_table+0x5b0>
      }
      default:
      {
        ret_code = -EIO;
   14a64:	00bffec4 	movi	r2,-5
   14a68:	e0bff715 	stw	r2,-36(fp)
      }
    } 
  }  

  return ret_code;
   14a6c:	e0bff717 	ldw	r2,-36(fp)
}
   14a70:	e037883a 	mov	sp,fp
   14a74:	dfc00117 	ldw	ra,4(sp)
   14a78:	df000017 	ldw	fp,0(sp)
   14a7c:	dec00204 	addi	sp,sp,8
   14a80:	f800283a 	ret

00014a84 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   14a84:	defff704 	addi	sp,sp,-36
   14a88:	dfc00815 	stw	ra,32(sp)
   14a8c:	df000715 	stw	fp,28(sp)
   14a90:	df000704 	addi	fp,sp,28
   14a94:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   14a98:	e03ffa15 	stw	zero,-24(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   14a9c:	e0bfff17 	ldw	r2,-4(fp)
   14aa0:	10800a17 	ldw	r2,40(r2)
   14aa4:	01802604 	movi	r6,152
   14aa8:	01401544 	movi	r5,85
   14aac:	1009883a 	mov	r4,r2
   14ab0:	0013f400 	call	13f40 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   14ab4:	e03ff915 	stw	zero,-28(fp)
   14ab8:	00000f06 	br	14af8 <alt_read_cfi_width+0x74>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   14abc:	e0bfff17 	ldw	r2,-4(fp)
   14ac0:	10800a17 	ldw	r2,40(r2)
   14ac4:	e0fff917 	ldw	r3,-28(fp)
   14ac8:	18c00404 	addi	r3,r3,16
   14acc:	10c5883a 	add	r2,r2,r3
   14ad0:	10800023 	ldbuio	r2,0(r2)
   14ad4:	10803fcc 	andi	r2,r2,255
   14ad8:	1009883a 	mov	r4,r2
   14adc:	e0fffb84 	addi	r3,fp,-18
   14ae0:	e0bff917 	ldw	r2,-28(fp)
   14ae4:	1885883a 	add	r2,r3,r2
   14ae8:	11000005 	stb	r4,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   14aec:	e0bff917 	ldw	r2,-28(fp)
   14af0:	10800044 	addi	r2,r2,1
   14af4:	e0bff915 	stw	r2,-28(fp)
   14af8:	e0bff917 	ldw	r2,-28(fp)
   14afc:	108000d0 	cmplti	r2,r2,3
   14b00:	103fee1e 	bne	r2,zero,14abc <__alt_data_end+0xf0014abc>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   14b04:	e0bffb83 	ldbu	r2,-18(fp)
   14b08:	10803fcc 	andi	r2,r2,255
   14b0c:	10801458 	cmpnei	r2,r2,81
   14b10:	10001d1e 	bne	r2,zero,14b88 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
   14b14:	e0bffbc3 	ldbu	r2,-17(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   14b18:	10803fcc 	andi	r2,r2,255
   14b1c:	10801498 	cmpnei	r2,r2,82
   14b20:	1000191e 	bne	r2,zero,14b88 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
   14b24:	e0bffc03 	ldbu	r2,-16(fp)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
      (byte_id[1] == 'R') &&
   14b28:	10803fcc 	andi	r2,r2,255
   14b2c:	10801658 	cmpnei	r2,r2,89
   14b30:	1000151e 	bne	r2,zero,14b88 <alt_read_cfi_width+0x104>
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   14b34:	e0bfff17 	ldw	r2,-4(fp)
   14b38:	00c00044 	movi	r3,1
   14b3c:	10c02f15 	stw	r3,188(r2)
    flash->device_width = 1; 
   14b40:	e0bfff17 	ldw	r2,-4(fp)
   14b44:	00c00044 	movi	r3,1
   14b48:	10c03015 	stw	r3,192(r2)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   14b4c:	e0bfff17 	ldw	r2,-4(fp)
   14b50:	10800a17 	ldw	r2,40(r2)
   14b54:	10800a04 	addi	r2,r2,40
   14b58:	1080002b 	ldhuio	r2,0(r2)
   14b5c:	10bfffcc 	andi	r2,r2,65535
   14b60:	e0bffb0d 	sth	r2,-20(fp)
    iface += 1;
   14b64:	e0bffb0b 	ldhu	r2,-20(fp)
   14b68:	10800044 	addi	r2,r2,1
   14b6c:	e0bffb0d 	sth	r2,-20(fp)
    if (!(iface & 0x1))
   14b70:	e0bffb0b 	ldhu	r2,-20(fp)
   14b74:	1080004c 	andi	r2,r2,1
   14b78:	1001981e 	bne	r2,zero,151dc <alt_read_cfi_width+0x758>
    {
      ret_code = -ENODEV;
   14b7c:	00bffb44 	movi	r2,-19
   14b80:	e0bffa15 	stw	r2,-24(fp)
  {
    flash->mode_width = 1;
    flash->device_width = 1; 
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
    iface += 1;
    if (!(iface & 0x1))
   14b84:	00019506 	br	151dc <alt_read_cfi_width+0x758>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   14b88:	e0bfff17 	ldw	r2,-4(fp)
   14b8c:	10800a17 	ldw	r2,40(r2)
   14b90:	01802604 	movi	r6,152
   14b94:	01401544 	movi	r5,85
   14b98:	1009883a 	mov	r4,r2
   14b9c:	0013f840 	call	13f84 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   14ba0:	e03ff915 	stw	zero,-28(fp)
   14ba4:	00000f06 	br	14be4 <alt_read_cfi_width+0x160>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   14ba8:	e0bfff17 	ldw	r2,-4(fp)
   14bac:	10800a17 	ldw	r2,40(r2)
   14bb0:	e0fff917 	ldw	r3,-28(fp)
   14bb4:	18c00804 	addi	r3,r3,32
   14bb8:	10c5883a 	add	r2,r2,r3
   14bbc:	10800023 	ldbuio	r2,0(r2)
   14bc0:	10803fcc 	andi	r2,r2,255
   14bc4:	1009883a 	mov	r4,r2
   14bc8:	e0fffb84 	addi	r3,fp,-18
   14bcc:	e0bff917 	ldw	r2,-28(fp)
   14bd0:	1885883a 	add	r2,r3,r2
   14bd4:	11000005 	stb	r4,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   14bd8:	e0bff917 	ldw	r2,-28(fp)
   14bdc:	10800044 	addi	r2,r2,1
   14be0:	e0bff915 	stw	r2,-28(fp)
   14be4:	e0bff917 	ldw	r2,-28(fp)
   14be8:	10800190 	cmplti	r2,r2,6
   14bec:	103fee1e 	bne	r2,zero,14ba8 <__alt_data_end+0xf0014ba8>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   14bf0:	e0bffb83 	ldbu	r2,-18(fp)
   14bf4:	10803fcc 	andi	r2,r2,255
   14bf8:	10801458 	cmpnei	r2,r2,81
   14bfc:	1000291e 	bne	r2,zero,14ca4 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
   14c00:	e0bffbc3 	ldbu	r2,-17(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   14c04:	10803fcc 	andi	r2,r2,255
   14c08:	10801458 	cmpnei	r2,r2,81
   14c0c:	1000251e 	bne	r2,zero,14ca4 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   14c10:	e0bffc03 	ldbu	r2,-16(fp)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
   14c14:	10803fcc 	andi	r2,r2,255
   14c18:	10801498 	cmpnei	r2,r2,82
   14c1c:	1000211e 	bne	r2,zero,14ca4 <alt_read_cfi_width+0x220>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   14c20:	e0bffc43 	ldbu	r2,-15(fp)
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   14c24:	10803fcc 	andi	r2,r2,255
   14c28:	10801498 	cmpnei	r2,r2,82
   14c2c:	10001d1e 	bne	r2,zero,14ca4 <alt_read_cfi_width+0x220>
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   14c30:	e0bffc83 	ldbu	r2,-14(fp)
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   14c34:	10803fcc 	andi	r2,r2,255
   14c38:	10801658 	cmpnei	r2,r2,89
   14c3c:	1000191e 	bne	r2,zero,14ca4 <alt_read_cfi_width+0x220>
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
   14c40:	e0bffcc3 	ldbu	r2,-13(fp)

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   14c44:	10803fcc 	andi	r2,r2,255
   14c48:	10801658 	cmpnei	r2,r2,89
   14c4c:	1000151e 	bne	r2,zero,14ca4 <alt_read_cfi_width+0x220>
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   14c50:	e0bfff17 	ldw	r2,-4(fp)
   14c54:	00c00044 	movi	r3,1
   14c58:	10c02f15 	stw	r3,188(r2)
      flash->device_width = 2; 
   14c5c:	e0bfff17 	ldw	r2,-4(fp)
   14c60:	00c00084 	movi	r3,2
   14c64:	10c03015 	stw	r3,192(r2)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   14c68:	e0bfff17 	ldw	r2,-4(fp)
   14c6c:	10800a17 	ldw	r2,40(r2)
   14c70:	10801404 	addi	r2,r2,80
   14c74:	1080002b 	ldhuio	r2,0(r2)
   14c78:	10bfffcc 	andi	r2,r2,65535
   14c7c:	e0bffb0d 	sth	r2,-20(fp)
      iface += 1;
   14c80:	e0bffb0b 	ldhu	r2,-20(fp)
   14c84:	10800044 	addi	r2,r2,1
   14c88:	e0bffb0d 	sth	r2,-20(fp)
      if (!(iface & 0x1))
   14c8c:	e0bffb0b 	ldhu	r2,-20(fp)
   14c90:	1080004c 	andi	r2,r2,1
   14c94:	1001511e 	bne	r2,zero,151dc <alt_read_cfi_width+0x758>
      {
        ret_code = -ENODEV;
   14c98:	00bffb44 	movi	r2,-19
   14c9c:	e0bffa15 	stw	r2,-24(fp)
    {
      flash->mode_width = 1;
      flash->device_width = 2; 
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
      iface += 1;
      if (!(iface & 0x1))
   14ca0:	00014e06 	br	151dc <alt_read_cfi_width+0x758>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   14ca4:	e0bfff17 	ldw	r2,-4(fp)
   14ca8:	10800a17 	ldw	r2,40(r2)
   14cac:	01802604 	movi	r6,152
   14cb0:	01401544 	movi	r5,85
   14cb4:	1009883a 	mov	r4,r2
   14cb8:	001404c0 	call	1404c <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   14cbc:	e03ff915 	stw	zero,-28(fp)
   14cc0:	00000f06 	br	14d00 <alt_read_cfi_width+0x27c>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   14cc4:	e0bfff17 	ldw	r2,-4(fp)
   14cc8:	10800a17 	ldw	r2,40(r2)
   14ccc:	e0fff917 	ldw	r3,-28(fp)
   14cd0:	18c00804 	addi	r3,r3,32
   14cd4:	10c5883a 	add	r2,r2,r3
   14cd8:	10800023 	ldbuio	r2,0(r2)
   14cdc:	10803fcc 	andi	r2,r2,255
   14ce0:	1009883a 	mov	r4,r2
   14ce4:	e0fffb84 	addi	r3,fp,-18
   14ce8:	e0bff917 	ldw	r2,-28(fp)
   14cec:	1885883a 	add	r2,r3,r2
   14cf0:	11000005 	stb	r4,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   14cf4:	e0bff917 	ldw	r2,-28(fp)
   14cf8:	10800044 	addi	r2,r2,1
   14cfc:	e0bff915 	stw	r2,-28(fp)
   14d00:	e0bff917 	ldw	r2,-28(fp)
   14d04:	10800190 	cmplti	r2,r2,6
   14d08:	103fee1e 	bne	r2,zero,14cc4 <__alt_data_end+0xf0014cc4>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   14d0c:	e0bffb83 	ldbu	r2,-18(fp)
   14d10:	10803fcc 	andi	r2,r2,255
   14d14:	10801458 	cmpnei	r2,r2,81
   14d18:	1000261e 	bne	r2,zero,14db4 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
   14d1c:	e0bffbc3 	ldbu	r2,-17(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   14d20:	10803fcc 	andi	r2,r2,255
   14d24:	1000231e 	bne	r2,zero,14db4 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   14d28:	e0bffc03 	ldbu	r2,-16(fp)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
   14d2c:	10803fcc 	andi	r2,r2,255
   14d30:	10801498 	cmpnei	r2,r2,82
   14d34:	10001f1e 	bne	r2,zero,14db4 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   14d38:	e0bffc43 	ldbu	r2,-15(fp)
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   14d3c:	10803fcc 	andi	r2,r2,255
   14d40:	10001c1e 	bne	r2,zero,14db4 <alt_read_cfi_width+0x330>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   14d44:	e0bffc83 	ldbu	r2,-14(fp)
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   14d48:	10803fcc 	andi	r2,r2,255
   14d4c:	10801658 	cmpnei	r2,r2,89
   14d50:	1000181e 	bne	r2,zero,14db4 <alt_read_cfi_width+0x330>
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
   14d54:	e0bffcc3 	ldbu	r2,-13(fp)

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   14d58:	10803fcc 	andi	r2,r2,255
   14d5c:	1000151e 	bne	r2,zero,14db4 <alt_read_cfi_width+0x330>
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   14d60:	e0bfff17 	ldw	r2,-4(fp)
   14d64:	00c00084 	movi	r3,2
   14d68:	10c02f15 	stw	r3,188(r2)
        flash->device_width = 2; 
   14d6c:	e0bfff17 	ldw	r2,-4(fp)
   14d70:	00c00084 	movi	r3,2
   14d74:	10c03015 	stw	r3,192(r2)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   14d78:	e0bfff17 	ldw	r2,-4(fp)
   14d7c:	10800a17 	ldw	r2,40(r2)
   14d80:	10801404 	addi	r2,r2,80
   14d84:	1080002b 	ldhuio	r2,0(r2)
   14d88:	10bfffcc 	andi	r2,r2,65535
   14d8c:	e0bffb0d 	sth	r2,-20(fp)
        iface += 1;
   14d90:	e0bffb0b 	ldhu	r2,-20(fp)
   14d94:	10800044 	addi	r2,r2,1
   14d98:	e0bffb0d 	sth	r2,-20(fp)
        if (!(iface & 0x2))
   14d9c:	e0bffb0b 	ldhu	r2,-20(fp)
   14da0:	1080008c 	andi	r2,r2,2
   14da4:	10010d1e 	bne	r2,zero,151dc <alt_read_cfi_width+0x758>
        {
          ret_code = -ENODEV;
   14da8:	00bffb44 	movi	r2,-19
   14dac:	e0bffa15 	stw	r2,-24(fp)
      {
        flash->mode_width = 2;
        flash->device_width = 2; 
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
        iface += 1;
        if (!(iface & 0x2))
   14db0:	00010a06 	br	151dc <alt_read_cfi_width+0x758>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   14db4:	e0bfff17 	ldw	r2,-4(fp)
   14db8:	10800a17 	ldw	r2,40(r2)
   14dbc:	01802604 	movi	r6,152
   14dc0:	01401544 	movi	r5,85
   14dc4:	1009883a 	mov	r4,r2
   14dc8:	00140e80 	call	140e8 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   14dcc:	e03ff915 	stw	zero,-28(fp)
   14dd0:	00000f06 	br	14e10 <alt_read_cfi_width+0x38c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   14dd4:	e0bfff17 	ldw	r2,-4(fp)
   14dd8:	10800a17 	ldw	r2,40(r2)
   14ddc:	e0fff917 	ldw	r3,-28(fp)
   14de0:	18c01004 	addi	r3,r3,64
   14de4:	10c5883a 	add	r2,r2,r3
   14de8:	10800023 	ldbuio	r2,0(r2)
   14dec:	10803fcc 	andi	r2,r2,255
   14df0:	1009883a 	mov	r4,r2
   14df4:	e0fffb84 	addi	r3,fp,-18
   14df8:	e0bff917 	ldw	r2,-28(fp)
   14dfc:	1885883a 	add	r2,r3,r2
   14e00:	11000005 	stb	r4,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   14e04:	e0bff917 	ldw	r2,-28(fp)
   14e08:	10800044 	addi	r2,r2,1
   14e0c:	e0bff915 	stw	r2,-28(fp)
   14e10:	e0bff917 	ldw	r2,-28(fp)
   14e14:	10800310 	cmplti	r2,r2,12
   14e18:	103fee1e 	bne	r2,zero,14dd4 <__alt_data_end+0xf0014dd4>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   14e1c:	e0bffb83 	ldbu	r2,-18(fp)
   14e20:	10803fcc 	andi	r2,r2,255
   14e24:	10801458 	cmpnei	r2,r2,81
   14e28:	1000371e 	bne	r2,zero,14f08 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
   14e2c:	e0bffbc3 	ldbu	r2,-17(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   14e30:	10803fcc 	andi	r2,r2,255
   14e34:	1000341e 	bne	r2,zero,14f08 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   14e38:	e0bffc03 	ldbu	r2,-16(fp)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
   14e3c:	10803fcc 	andi	r2,r2,255
   14e40:	1000311e 	bne	r2,zero,14f08 <alt_read_cfi_width+0x484>
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   14e44:	e0bffc43 	ldbu	r2,-15(fp)
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   14e48:	10803fcc 	andi	r2,r2,255
   14e4c:	10002e1e 	bne	r2,zero,14f08 <alt_read_cfi_width+0x484>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   14e50:	e0bffc83 	ldbu	r2,-14(fp)
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   14e54:	10803fcc 	andi	r2,r2,255
   14e58:	10801498 	cmpnei	r2,r2,82
   14e5c:	10002a1e 	bne	r2,zero,14f08 <alt_read_cfi_width+0x484>
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   14e60:	e0bffcc3 	ldbu	r2,-13(fp)

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   14e64:	10803fcc 	andi	r2,r2,255
   14e68:	1000271e 	bne	r2,zero,14f08 <alt_read_cfi_width+0x484>
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   14e6c:	e0bffd03 	ldbu	r2,-12(fp)
        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   14e70:	10803fcc 	andi	r2,r2,255
   14e74:	1000241e 	bne	r2,zero,14f08 <alt_read_cfi_width+0x484>
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   14e78:	e0bffd43 	ldbu	r2,-11(fp)
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   14e7c:	10803fcc 	andi	r2,r2,255
   14e80:	1000211e 	bne	r2,zero,14f08 <alt_read_cfi_width+0x484>
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   14e84:	e0bffd83 	ldbu	r2,-10(fp)
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   14e88:	10803fcc 	andi	r2,r2,255
   14e8c:	10801658 	cmpnei	r2,r2,89
   14e90:	10001d1e 	bne	r2,zero,14f08 <alt_read_cfi_width+0x484>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   14e94:	e0bffdc3 	ldbu	r2,-9(fp)
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   14e98:	10803fcc 	andi	r2,r2,255
   14e9c:	10001a1e 	bne	r2,zero,14f08 <alt_read_cfi_width+0x484>
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   14ea0:	e0bffe03 	ldbu	r2,-8(fp)
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   14ea4:	10803fcc 	andi	r2,r2,255
   14ea8:	1000171e 	bne	r2,zero,14f08 <alt_read_cfi_width+0x484>
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
   14eac:	e0bffe43 	ldbu	r2,-7(fp)
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   14eb0:	10803fcc 	andi	r2,r2,255
   14eb4:	1000141e 	bne	r2,zero,14f08 <alt_read_cfi_width+0x484>
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   14eb8:	e0bfff17 	ldw	r2,-4(fp)
   14ebc:	00c00104 	movi	r3,4
   14ec0:	10c02f15 	stw	r3,188(r2)
          flash->device_width = 4; 
   14ec4:	e0bfff17 	ldw	r2,-4(fp)
   14ec8:	00c00104 	movi	r3,4
   14ecc:	10c03015 	stw	r3,192(r2)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   14ed0:	e0bfff17 	ldw	r2,-4(fp)
   14ed4:	10800a17 	ldw	r2,40(r2)
   14ed8:	10802804 	addi	r2,r2,160
   14edc:	10800037 	ldwio	r2,0(r2)
   14ee0:	e0bffb0d 	sth	r2,-20(fp)
          iface += 1;
   14ee4:	e0bffb0b 	ldhu	r2,-20(fp)
   14ee8:	10800044 	addi	r2,r2,1
   14eec:	e0bffb0d 	sth	r2,-20(fp)
          if (!(iface & 0x4))
   14ef0:	e0bffb0b 	ldhu	r2,-20(fp)
   14ef4:	1080010c 	andi	r2,r2,4
   14ef8:	1000b81e 	bne	r2,zero,151dc <alt_read_cfi_width+0x758>
          {
            ret_code = -ENODEV;
   14efc:	00bffb44 	movi	r2,-19
   14f00:	e0bffa15 	stw	r2,-24(fp)
        {
          flash->mode_width = 4;
          flash->device_width = 4; 
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
          iface += 1;
          if (!(iface & 0x4))
   14f04:	0000b506 	br	151dc <alt_read_cfi_width+0x758>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   14f08:	e0bfff17 	ldw	r2,-4(fp)
   14f0c:	10800a17 	ldw	r2,40(r2)
   14f10:	01802604 	movi	r6,152
   14f14:	01401544 	movi	r5,85
   14f18:	1009883a 	mov	r4,r2
   14f1c:	00140980 	call	14098 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   14f20:	e03ff915 	stw	zero,-28(fp)
   14f24:	00000f06 	br	14f64 <alt_read_cfi_width+0x4e0>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   14f28:	e0bfff17 	ldw	r2,-4(fp)
   14f2c:	10800a17 	ldw	r2,40(r2)
   14f30:	e0fff917 	ldw	r3,-28(fp)
   14f34:	18c01004 	addi	r3,r3,64
   14f38:	10c5883a 	add	r2,r2,r3
   14f3c:	10800023 	ldbuio	r2,0(r2)
   14f40:	10803fcc 	andi	r2,r2,255
   14f44:	1009883a 	mov	r4,r2
   14f48:	e0fffb84 	addi	r3,fp,-18
   14f4c:	e0bff917 	ldw	r2,-28(fp)
   14f50:	1885883a 	add	r2,r3,r2
   14f54:	11000005 	stb	r4,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   14f58:	e0bff917 	ldw	r2,-28(fp)
   14f5c:	10800044 	addi	r2,r2,1
   14f60:	e0bff915 	stw	r2,-28(fp)
   14f64:	e0bff917 	ldw	r2,-28(fp)
   14f68:	10800310 	cmplti	r2,r2,12
   14f6c:	103fee1e 	bne	r2,zero,14f28 <__alt_data_end+0xf0014f28>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   14f70:	e0bffb83 	ldbu	r2,-18(fp)
   14f74:	10803fcc 	andi	r2,r2,255
   14f78:	10801458 	cmpnei	r2,r2,81
   14f7c:	10003a1e 	bne	r2,zero,15068 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
   14f80:	e0bffbc3 	ldbu	r2,-17(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   14f84:	10803fcc 	andi	r2,r2,255
   14f88:	1000371e 	bne	r2,zero,15068 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   14f8c:	e0bffc03 	ldbu	r2,-16(fp)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
   14f90:	10803fcc 	andi	r2,r2,255
   14f94:	10801458 	cmpnei	r2,r2,81
   14f98:	1000331e 	bne	r2,zero,15068 <alt_read_cfi_width+0x5e4>
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   14f9c:	e0bffc43 	ldbu	r2,-15(fp)
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   14fa0:	10803fcc 	andi	r2,r2,255
   14fa4:	1000301e 	bne	r2,zero,15068 <alt_read_cfi_width+0x5e4>
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   14fa8:	e0bffc83 	ldbu	r2,-14(fp)
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   14fac:	10803fcc 	andi	r2,r2,255
   14fb0:	10801498 	cmpnei	r2,r2,82
   14fb4:	10002c1e 	bne	r2,zero,15068 <alt_read_cfi_width+0x5e4>
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   14fb8:	e0bffcc3 	ldbu	r2,-13(fp)

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   14fbc:	10803fcc 	andi	r2,r2,255
   14fc0:	1000291e 	bne	r2,zero,15068 <alt_read_cfi_width+0x5e4>
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   14fc4:	e0bffd03 	ldbu	r2,-12(fp)
          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   14fc8:	10803fcc 	andi	r2,r2,255
   14fcc:	10801498 	cmpnei	r2,r2,82
   14fd0:	1000251e 	bne	r2,zero,15068 <alt_read_cfi_width+0x5e4>
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   14fd4:	e0bffd43 	ldbu	r2,-11(fp)
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   14fd8:	10803fcc 	andi	r2,r2,255
   14fdc:	1000221e 	bne	r2,zero,15068 <alt_read_cfi_width+0x5e4>
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   14fe0:	e0bffd83 	ldbu	r2,-10(fp)
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   14fe4:	10803fcc 	andi	r2,r2,255
   14fe8:	10801658 	cmpnei	r2,r2,89
   14fec:	10001e1e 	bne	r2,zero,15068 <alt_read_cfi_width+0x5e4>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   14ff0:	e0bffdc3 	ldbu	r2,-9(fp)
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   14ff4:	10803fcc 	andi	r2,r2,255
   14ff8:	10001b1e 	bne	r2,zero,15068 <alt_read_cfi_width+0x5e4>
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   14ffc:	e0bffe03 	ldbu	r2,-8(fp)
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   15000:	10803fcc 	andi	r2,r2,255
   15004:	10801658 	cmpnei	r2,r2,89
   15008:	1000171e 	bne	r2,zero,15068 <alt_read_cfi_width+0x5e4>
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
   1500c:	e0bffe43 	ldbu	r2,-7(fp)
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   15010:	10803fcc 	andi	r2,r2,255
   15014:	1000141e 	bne	r2,zero,15068 <alt_read_cfi_width+0x5e4>
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   15018:	e0bfff17 	ldw	r2,-4(fp)
   1501c:	00c00084 	movi	r3,2
   15020:	10c02f15 	stw	r3,188(r2)
            flash->device_width = 4; 
   15024:	e0bfff17 	ldw	r2,-4(fp)
   15028:	00c00104 	movi	r3,4
   1502c:	10c03015 	stw	r3,192(r2)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   15030:	e0bfff17 	ldw	r2,-4(fp)
   15034:	10800a17 	ldw	r2,40(r2)
   15038:	10802804 	addi	r2,r2,160
   1503c:	10800037 	ldwio	r2,0(r2)
   15040:	e0bffb0d 	sth	r2,-20(fp)
            iface += 1;
   15044:	e0bffb0b 	ldhu	r2,-20(fp)
   15048:	10800044 	addi	r2,r2,1
   1504c:	e0bffb0d 	sth	r2,-20(fp)
            if (!(iface & 0x4))
   15050:	e0bffb0b 	ldhu	r2,-20(fp)
   15054:	1080010c 	andi	r2,r2,4
   15058:	1000601e 	bne	r2,zero,151dc <alt_read_cfi_width+0x758>
            {
              ret_code = -ENODEV;
   1505c:	00bffb44 	movi	r2,-19
   15060:	e0bffa15 	stw	r2,-24(fp)
          {
            flash->mode_width = 2;
            flash->device_width = 4; 
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
            iface += 1;
            if (!(iface & 0x4))
   15064:	00005d06 	br	151dc <alt_read_cfi_width+0x758>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15068:	e0bfff17 	ldw	r2,-4(fp)
   1506c:	10800a17 	ldw	r2,40(r2)
   15070:	01802604 	movi	r6,152
   15074:	01401544 	movi	r5,85
   15078:	1009883a 	mov	r4,r2
   1507c:	0013ffc0 	call	13ffc <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   15080:	e03ff915 	stw	zero,-28(fp)
   15084:	00000f06 	br	150c4 <alt_read_cfi_width+0x640>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   15088:	e0bfff17 	ldw	r2,-4(fp)
   1508c:	10800a17 	ldw	r2,40(r2)
   15090:	e0fff917 	ldw	r3,-28(fp)
   15094:	18c01004 	addi	r3,r3,64
   15098:	10c5883a 	add	r2,r2,r3
   1509c:	10800023 	ldbuio	r2,0(r2)
   150a0:	10803fcc 	andi	r2,r2,255
   150a4:	1009883a 	mov	r4,r2
   150a8:	e0fffb84 	addi	r3,fp,-18
   150ac:	e0bff917 	ldw	r2,-28(fp)
   150b0:	1885883a 	add	r2,r3,r2
   150b4:	11000005 	stb	r4,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   150b8:	e0bff917 	ldw	r2,-28(fp)
   150bc:	10800044 	addi	r2,r2,1
   150c0:	e0bff915 	stw	r2,-28(fp)
   150c4:	e0bff917 	ldw	r2,-28(fp)
   150c8:	10800310 	cmplti	r2,r2,12
   150cc:	103fee1e 	bne	r2,zero,15088 <__alt_data_end+0xf0015088>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   150d0:	e0bffb83 	ldbu	r2,-18(fp)
   150d4:	10803fcc 	andi	r2,r2,255
   150d8:	10801458 	cmpnei	r2,r2,81
   150dc:	10003f1e 	bne	r2,zero,151dc <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
   150e0:	e0bffbc3 	ldbu	r2,-17(fp)
            for(i=0;i<12;i++)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   150e4:	10803fcc 	andi	r2,r2,255
   150e8:	10801458 	cmpnei	r2,r2,81
   150ec:	10003b1e 	bne	r2,zero,151dc <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   150f0:	e0bffc03 	ldbu	r2,-16(fp)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
   150f4:	10803fcc 	andi	r2,r2,255
   150f8:	10801458 	cmpnei	r2,r2,81
   150fc:	1000371e 	bne	r2,zero,151dc <alt_read_cfi_width+0x758>
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   15100:	e0bffc43 	ldbu	r2,-15(fp)
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   15104:	10803fcc 	andi	r2,r2,255
   15108:	10801458 	cmpnei	r2,r2,81
   1510c:	1000331e 	bne	r2,zero,151dc <alt_read_cfi_width+0x758>
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   15110:	e0bffc83 	ldbu	r2,-14(fp)
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   15114:	10803fcc 	andi	r2,r2,255
   15118:	10801498 	cmpnei	r2,r2,82
   1511c:	10002f1e 	bne	r2,zero,151dc <alt_read_cfi_width+0x758>
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   15120:	e0bffcc3 	ldbu	r2,-13(fp)

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   15124:	10803fcc 	andi	r2,r2,255
   15128:	10801498 	cmpnei	r2,r2,82
   1512c:	10002b1e 	bne	r2,zero,151dc <alt_read_cfi_width+0x758>
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   15130:	e0bffd03 	ldbu	r2,-12(fp)
            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   15134:	10803fcc 	andi	r2,r2,255
   15138:	10801498 	cmpnei	r2,r2,82
   1513c:	1000271e 	bne	r2,zero,151dc <alt_read_cfi_width+0x758>
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   15140:	e0bffd43 	ldbu	r2,-11(fp)
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   15144:	10803fcc 	andi	r2,r2,255
   15148:	10801498 	cmpnei	r2,r2,82
   1514c:	1000231e 	bne	r2,zero,151dc <alt_read_cfi_width+0x758>
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   15150:	e0bffd83 	ldbu	r2,-10(fp)
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   15154:	10803fcc 	andi	r2,r2,255
   15158:	10801658 	cmpnei	r2,r2,89
   1515c:	10001f1e 	bne	r2,zero,151dc <alt_read_cfi_width+0x758>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   15160:	e0bffdc3 	ldbu	r2,-9(fp)
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   15164:	10803fcc 	andi	r2,r2,255
   15168:	10801658 	cmpnei	r2,r2,89
   1516c:	10001b1e 	bne	r2,zero,151dc <alt_read_cfi_width+0x758>
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   15170:	e0bffe03 	ldbu	r2,-8(fp)
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   15174:	10803fcc 	andi	r2,r2,255
   15178:	10801658 	cmpnei	r2,r2,89
   1517c:	1000171e 	bne	r2,zero,151dc <alt_read_cfi_width+0x758>
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
   15180:	e0bffe43 	ldbu	r2,-7(fp)
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   15184:	10803fcc 	andi	r2,r2,255
   15188:	10801658 	cmpnei	r2,r2,89
   1518c:	1000131e 	bne	r2,zero,151dc <alt_read_cfi_width+0x758>
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   15190:	e0bfff17 	ldw	r2,-4(fp)
   15194:	00c00044 	movi	r3,1
   15198:	10c02f15 	stw	r3,188(r2)
              flash->device_width = 4; 
   1519c:	e0bfff17 	ldw	r2,-4(fp)
   151a0:	00c00104 	movi	r3,4
   151a4:	10c03015 	stw	r3,192(r2)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   151a8:	e0bfff17 	ldw	r2,-4(fp)
   151ac:	10800a17 	ldw	r2,40(r2)
   151b0:	10802804 	addi	r2,r2,160
   151b4:	10800037 	ldwio	r2,0(r2)
   151b8:	e0bffb0d 	sth	r2,-20(fp)
              iface += 1;
   151bc:	e0bffb0b 	ldhu	r2,-20(fp)
   151c0:	10800044 	addi	r2,r2,1
   151c4:	e0bffb0d 	sth	r2,-20(fp)
              if (!(iface & 0x4))
   151c8:	e0bffb0b 	ldhu	r2,-20(fp)
   151cc:	1080010c 	andi	r2,r2,4
   151d0:	1000021e 	bne	r2,zero,151dc <alt_read_cfi_width+0x758>
              {
                ret_code = -ENODEV;
   151d4:	00bffb44 	movi	r2,-19
   151d8:	e0bffa15 	stw	r2,-24(fp)
        }
      }
    }
  }
  
  return ret_code;
   151dc:	e0bffa17 	ldw	r2,-24(fp)
}
   151e0:	e037883a 	mov	sp,fp
   151e4:	dfc00117 	ldw	ra,4(sp)
   151e8:	df000017 	ldw	fp,0(sp)
   151ec:	dec00204 	addi	sp,sp,8
   151f0:	f800283a 	ret

000151f4 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   151f4:	defffa04 	addi	sp,sp,-24
   151f8:	dfc00515 	stw	ra,20(sp)
   151fc:	df000415 	stw	fp,16(sp)
   15200:	df000404 	addi	fp,sp,16
   15204:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   15208:	e03ffd15 	stw	zero,-12(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   1520c:	01400544 	movi	r5,21
   15210:	e13fff17 	ldw	r4,-4(fp)
   15214:	001443c0 	call	1443c <alt_read_16bit_query_entry>
   15218:	10ffffcc 	andi	r3,r2,65535
   1521c:	e0bfff17 	ldw	r2,-4(fp)
   15220:	10c03315 	stw	r3,204(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   15224:	e03ffc15 	stw	zero,-16(fp)
   15228:	00001106 	br	15270 <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
   1522c:	e0bfff17 	ldw	r2,-4(fp)
   15230:	10803517 	ldw	r2,212(r2)
   15234:	e0ffff17 	ldw	r3,-4(fp)
   15238:	19003317 	ldw	r4,204(r3)
   1523c:	e0fffc17 	ldw	r3,-16(fp)
   15240:	20c7883a 	add	r3,r4,r3
   15244:	180b883a 	mov	r5,r3
   15248:	e13fff17 	ldw	r4,-4(fp)
   1524c:	103ee83a 	callr	r2
   15250:	1009883a 	mov	r4,r2
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  {
    primary_query_string[i] = 
   15254:	e0fffe04 	addi	r3,fp,-8
   15258:	e0bffc17 	ldw	r2,-16(fp)
   1525c:	1885883a 	add	r2,r3,r2
   15260:	11000005 	stb	r4,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   15264:	e0bffc17 	ldw	r2,-16(fp)
   15268:	10800044 	addi	r2,r2,1
   1526c:	e0bffc15 	stw	r2,-16(fp)
   15270:	e0bffc17 	ldw	r2,-16(fp)
   15274:	108000d0 	cmplti	r2,r2,3
   15278:	103fec1e 	bne	r2,zero,1522c <__alt_data_end+0xf001522c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   1527c:	e0bffe03 	ldbu	r2,-8(fp)
   15280:	10803fcc 	andi	r2,r2,255
   15284:	10801418 	cmpnei	r2,r2,80
   15288:	1000081e 	bne	r2,zero,152ac <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
   1528c:	e0bffe43 	ldbu	r2,-7(fp)
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   15290:	10803fcc 	andi	r2,r2,255
   15294:	10801498 	cmpnei	r2,r2,82
   15298:	1000041e 	bne	r2,zero,152ac <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
   1529c:	e0bffe83 	ldbu	r2,-6(fp)
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
      (primary_query_string[1] != 'R') ||
   152a0:	10803fcc 	andi	r2,r2,255
   152a4:	10801260 	cmpeqi	r2,r2,73
   152a8:	1000021e 	bne	r2,zero,152b4 <alt_check_primary_table+0xc0>
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   152ac:	00bffb44 	movi	r2,-19
   152b0:	e0bffd15 	stw	r2,-12(fp)
  }
  
  return ret_code;
   152b4:	e0bffd17 	ldw	r2,-12(fp)
}
   152b8:	e037883a 	mov	sp,fp
   152bc:	dfc00117 	ldw	ra,4(sp)
   152c0:	df000017 	ldw	fp,0(sp)
   152c4:	dec00204 	addi	sp,sp,8
   152c8:	f800283a 	ret

000152cc <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   152cc:	defffa04 	addi	sp,sp,-24
   152d0:	dfc00515 	stw	ra,20(sp)
   152d4:	df000415 	stw	fp,16(sp)
   152d8:	df000404 	addi	fp,sp,16
   152dc:	e13ffd15 	stw	r4,-12(fp)
   152e0:	e17ffe15 	stw	r5,-8(fp)
   152e4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   152e8:	e0bffd17 	ldw	r2,-12(fp)
   152ec:	10800017 	ldw	r2,0(r2)
   152f0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   152f4:	e0bffc17 	ldw	r2,-16(fp)
   152f8:	10c00a04 	addi	r3,r2,40
   152fc:	e0bffd17 	ldw	r2,-12(fp)
   15300:	10800217 	ldw	r2,8(r2)
   15304:	100f883a 	mov	r7,r2
   15308:	e1bfff17 	ldw	r6,-4(fp)
   1530c:	e17ffe17 	ldw	r5,-8(fp)
   15310:	1809883a 	mov	r4,r3
   15314:	00158ec0 	call	158ec <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   15318:	e037883a 	mov	sp,fp
   1531c:	dfc00117 	ldw	ra,4(sp)
   15320:	df000017 	ldw	fp,0(sp)
   15324:	dec00204 	addi	sp,sp,8
   15328:	f800283a 	ret

0001532c <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   1532c:	defffa04 	addi	sp,sp,-24
   15330:	dfc00515 	stw	ra,20(sp)
   15334:	df000415 	stw	fp,16(sp)
   15338:	df000404 	addi	fp,sp,16
   1533c:	e13ffd15 	stw	r4,-12(fp)
   15340:	e17ffe15 	stw	r5,-8(fp)
   15344:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   15348:	e0bffd17 	ldw	r2,-12(fp)
   1534c:	10800017 	ldw	r2,0(r2)
   15350:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   15354:	e0bffc17 	ldw	r2,-16(fp)
   15358:	10c00a04 	addi	r3,r2,40
   1535c:	e0bffd17 	ldw	r2,-12(fp)
   15360:	10800217 	ldw	r2,8(r2)
   15364:	100f883a 	mov	r7,r2
   15368:	e1bfff17 	ldw	r6,-4(fp)
   1536c:	e17ffe17 	ldw	r5,-8(fp)
   15370:	1809883a 	mov	r4,r3
   15374:	0015b080 	call	15b08 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   15378:	e037883a 	mov	sp,fp
   1537c:	dfc00117 	ldw	ra,4(sp)
   15380:	df000017 	ldw	fp,0(sp)
   15384:	dec00204 	addi	sp,sp,8
   15388:	f800283a 	ret

0001538c <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   1538c:	defffc04 	addi	sp,sp,-16
   15390:	dfc00315 	stw	ra,12(sp)
   15394:	df000215 	stw	fp,8(sp)
   15398:	df000204 	addi	fp,sp,8
   1539c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   153a0:	e0bfff17 	ldw	r2,-4(fp)
   153a4:	10800017 	ldw	r2,0(r2)
   153a8:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   153ac:	e0bffe17 	ldw	r2,-8(fp)
   153b0:	10c00a04 	addi	r3,r2,40
   153b4:	e0bfff17 	ldw	r2,-4(fp)
   153b8:	10800217 	ldw	r2,8(r2)
   153bc:	100b883a 	mov	r5,r2
   153c0:	1809883a 	mov	r4,r3
   153c4:	00157940 	call	15794 <altera_avalon_jtag_uart_close>
}
   153c8:	e037883a 	mov	sp,fp
   153cc:	dfc00117 	ldw	ra,4(sp)
   153d0:	df000017 	ldw	fp,0(sp)
   153d4:	dec00204 	addi	sp,sp,8
   153d8:	f800283a 	ret

000153dc <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   153dc:	defffa04 	addi	sp,sp,-24
   153e0:	dfc00515 	stw	ra,20(sp)
   153e4:	df000415 	stw	fp,16(sp)
   153e8:	df000404 	addi	fp,sp,16
   153ec:	e13ffd15 	stw	r4,-12(fp)
   153f0:	e17ffe15 	stw	r5,-8(fp)
   153f4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   153f8:	e0bffd17 	ldw	r2,-12(fp)
   153fc:	10800017 	ldw	r2,0(r2)
   15400:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   15404:	e0bffc17 	ldw	r2,-16(fp)
   15408:	10800a04 	addi	r2,r2,40
   1540c:	e1bfff17 	ldw	r6,-4(fp)
   15410:	e17ffe17 	ldw	r5,-8(fp)
   15414:	1009883a 	mov	r4,r2
   15418:	00157fc0 	call	157fc <altera_avalon_jtag_uart_ioctl>
}
   1541c:	e037883a 	mov	sp,fp
   15420:	dfc00117 	ldw	ra,4(sp)
   15424:	df000017 	ldw	fp,0(sp)
   15428:	dec00204 	addi	sp,sp,8
   1542c:	f800283a 	ret

00015430 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   15430:	defffb04 	addi	sp,sp,-20
   15434:	dfc00415 	stw	ra,16(sp)
   15438:	df000315 	stw	fp,12(sp)
   1543c:	df000304 	addi	fp,sp,12
   15440:	e13ffd15 	stw	r4,-12(fp)
   15444:	e17ffe15 	stw	r5,-8(fp)
   15448:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   1544c:	e0bffd17 	ldw	r2,-12(fp)
   15450:	00c00044 	movi	r3,1
   15454:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   15458:	e0bffd17 	ldw	r2,-12(fp)
   1545c:	10800017 	ldw	r2,0(r2)
   15460:	10800104 	addi	r2,r2,4
   15464:	1007883a 	mov	r3,r2
   15468:	e0bffd17 	ldw	r2,-12(fp)
   1546c:	10800817 	ldw	r2,32(r2)
   15470:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   15474:	e0bfff17 	ldw	r2,-4(fp)
   15478:	01800074 	movhi	r6,1
   1547c:	31953904 	addi	r6,r6,21732
   15480:	e17ffd17 	ldw	r5,-12(fp)
   15484:	1009883a 	mov	r4,r2
   15488:	00019200 	call	1920 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   1548c:	e0bffd17 	ldw	r2,-12(fp)
   15490:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   15494:	e0bffd17 	ldw	r2,-12(fp)
   15498:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   1549c:	d0e04817 	ldw	r3,-32480(gp)
   154a0:	e1fffd17 	ldw	r7,-12(fp)
   154a4:	01800074 	movhi	r6,1
   154a8:	3195bd04 	addi	r6,r6,22260
   154ac:	180b883a 	mov	r5,r3
   154b0:	1009883a 	mov	r4,r2
   154b4:	0018e0c0 	call	18e0c <alt_alarm_start>
   154b8:	1000040e 	bge	r2,zero,154cc <altera_avalon_jtag_uart_init+0x9c>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   154bc:	e0fffd17 	ldw	r3,-12(fp)
   154c0:	00a00034 	movhi	r2,32768
   154c4:	10bfffc4 	addi	r2,r2,-1
   154c8:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   154cc:	0001883a 	nop
   154d0:	e037883a 	mov	sp,fp
   154d4:	dfc00117 	ldw	ra,4(sp)
   154d8:	df000017 	ldw	fp,0(sp)
   154dc:	dec00204 	addi	sp,sp,8
   154e0:	f800283a 	ret

000154e4 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   154e4:	defff704 	addi	sp,sp,-36
   154e8:	df000815 	stw	fp,32(sp)
   154ec:	df000804 	addi	fp,sp,32
   154f0:	e13ffe15 	stw	r4,-8(fp)
   154f4:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   154f8:	e0bffe17 	ldw	r2,-8(fp)
   154fc:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
   15500:	e0bffa17 	ldw	r2,-24(fp)
   15504:	10800017 	ldw	r2,0(r2)
   15508:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   1550c:	e0bffb17 	ldw	r2,-20(fp)
   15510:	10800104 	addi	r2,r2,4
   15514:	10800037 	ldwio	r2,0(r2)
   15518:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   1551c:	e0bffc17 	ldw	r2,-16(fp)
   15520:	1080c00c 	andi	r2,r2,768
   15524:	10006d26 	beq	r2,zero,156dc <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   15528:	e0bffc17 	ldw	r2,-16(fp)
   1552c:	1080400c 	andi	r2,r2,256
   15530:	10003526 	beq	r2,zero,15608 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   15534:	00800074 	movhi	r2,1
   15538:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   1553c:	e0bffa17 	ldw	r2,-24(fp)
   15540:	10800a17 	ldw	r2,40(r2)
   15544:	10800044 	addi	r2,r2,1
   15548:	1081ffcc 	andi	r2,r2,2047
   1554c:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
   15550:	e0bffa17 	ldw	r2,-24(fp)
   15554:	10c00b17 	ldw	r3,44(r2)
   15558:	e0bffd17 	ldw	r2,-12(fp)
   1555c:	18801526 	beq	r3,r2,155b4 <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   15560:	e0bffb17 	ldw	r2,-20(fp)
   15564:	10800037 	ldwio	r2,0(r2)
   15568:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   1556c:	e0bff817 	ldw	r2,-32(fp)
   15570:	10a0000c 	andi	r2,r2,32768
   15574:	10001126 	beq	r2,zero,155bc <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   15578:	e0bffa17 	ldw	r2,-24(fp)
   1557c:	10800a17 	ldw	r2,40(r2)
   15580:	e0fff817 	ldw	r3,-32(fp)
   15584:	1809883a 	mov	r4,r3
   15588:	e0fffa17 	ldw	r3,-24(fp)
   1558c:	1885883a 	add	r2,r3,r2
   15590:	10800e04 	addi	r2,r2,56
   15594:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   15598:	e0bffa17 	ldw	r2,-24(fp)
   1559c:	10800a17 	ldw	r2,40(r2)
   155a0:	10800044 	addi	r2,r2,1
   155a4:	10c1ffcc 	andi	r3,r2,2047
   155a8:	e0bffa17 	ldw	r2,-24(fp)
   155ac:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   155b0:	003fe206 	br	1553c <__alt_data_end+0xf001553c>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
   155b4:	0001883a 	nop
   155b8:	00000106 	br	155c0 <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
   155bc:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   155c0:	e0bff817 	ldw	r2,-32(fp)
   155c4:	10bfffec 	andhi	r2,r2,65535
   155c8:	10000f26 	beq	r2,zero,15608 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   155cc:	e0bffa17 	ldw	r2,-24(fp)
   155d0:	10c00817 	ldw	r3,32(r2)
   155d4:	00bfff84 	movi	r2,-2
   155d8:	1886703a 	and	r3,r3,r2
   155dc:	e0bffa17 	ldw	r2,-24(fp)
   155e0:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   155e4:	e0bffb17 	ldw	r2,-20(fp)
   155e8:	10800104 	addi	r2,r2,4
   155ec:	1007883a 	mov	r3,r2
   155f0:	e0bffa17 	ldw	r2,-24(fp)
   155f4:	10800817 	ldw	r2,32(r2)
   155f8:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   155fc:	e0bffb17 	ldw	r2,-20(fp)
   15600:	10800104 	addi	r2,r2,4
   15604:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   15608:	e0bffc17 	ldw	r2,-16(fp)
   1560c:	1080800c 	andi	r2,r2,512
   15610:	103fbe26 	beq	r2,zero,1550c <__alt_data_end+0xf001550c>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   15614:	e0bffc17 	ldw	r2,-16(fp)
   15618:	1004d43a 	srli	r2,r2,16
   1561c:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   15620:	00001406 	br	15674 <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   15624:	e0bffb17 	ldw	r2,-20(fp)
   15628:	e0fffa17 	ldw	r3,-24(fp)
   1562c:	18c00d17 	ldw	r3,52(r3)
   15630:	e13ffa17 	ldw	r4,-24(fp)
   15634:	20c7883a 	add	r3,r4,r3
   15638:	18c20e04 	addi	r3,r3,2104
   1563c:	18c00003 	ldbu	r3,0(r3)
   15640:	18c03fcc 	andi	r3,r3,255
   15644:	18c0201c 	xori	r3,r3,128
   15648:	18ffe004 	addi	r3,r3,-128
   1564c:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   15650:	e0bffa17 	ldw	r2,-24(fp)
   15654:	10800d17 	ldw	r2,52(r2)
   15658:	10800044 	addi	r2,r2,1
   1565c:	10c1ffcc 	andi	r3,r2,2047
   15660:	e0bffa17 	ldw	r2,-24(fp)
   15664:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   15668:	e0bff917 	ldw	r2,-28(fp)
   1566c:	10bfffc4 	addi	r2,r2,-1
   15670:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   15674:	e0bff917 	ldw	r2,-28(fp)
   15678:	10000526 	beq	r2,zero,15690 <altera_avalon_jtag_uart_irq+0x1ac>
   1567c:	e0bffa17 	ldw	r2,-24(fp)
   15680:	10c00d17 	ldw	r3,52(r2)
   15684:	e0bffa17 	ldw	r2,-24(fp)
   15688:	10800c17 	ldw	r2,48(r2)
   1568c:	18bfe51e 	bne	r3,r2,15624 <__alt_data_end+0xf0015624>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   15690:	e0bff917 	ldw	r2,-28(fp)
   15694:	103f9d26 	beq	r2,zero,1550c <__alt_data_end+0xf001550c>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   15698:	e0bffa17 	ldw	r2,-24(fp)
   1569c:	10c00817 	ldw	r3,32(r2)
   156a0:	00bfff44 	movi	r2,-3
   156a4:	1886703a 	and	r3,r3,r2
   156a8:	e0bffa17 	ldw	r2,-24(fp)
   156ac:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   156b0:	e0bffa17 	ldw	r2,-24(fp)
   156b4:	10800017 	ldw	r2,0(r2)
   156b8:	10800104 	addi	r2,r2,4
   156bc:	1007883a 	mov	r3,r2
   156c0:	e0bffa17 	ldw	r2,-24(fp)
   156c4:	10800817 	ldw	r2,32(r2)
   156c8:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   156cc:	e0bffb17 	ldw	r2,-20(fp)
   156d0:	10800104 	addi	r2,r2,4
   156d4:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   156d8:	003f8c06 	br	1550c <__alt_data_end+0xf001550c>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
   156dc:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
   156e0:	0001883a 	nop
   156e4:	e037883a 	mov	sp,fp
   156e8:	df000017 	ldw	fp,0(sp)
   156ec:	dec00104 	addi	sp,sp,4
   156f0:	f800283a 	ret

000156f4 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   156f4:	defff804 	addi	sp,sp,-32
   156f8:	df000715 	stw	fp,28(sp)
   156fc:	df000704 	addi	fp,sp,28
   15700:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   15704:	e0bffb17 	ldw	r2,-20(fp)
   15708:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   1570c:	e0bff917 	ldw	r2,-28(fp)
   15710:	10800017 	ldw	r2,0(r2)
   15714:	10800104 	addi	r2,r2,4
   15718:	10800037 	ldwio	r2,0(r2)
   1571c:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   15720:	e0bffa17 	ldw	r2,-24(fp)
   15724:	1081000c 	andi	r2,r2,1024
   15728:	10000b26 	beq	r2,zero,15758 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   1572c:	e0bff917 	ldw	r2,-28(fp)
   15730:	10800017 	ldw	r2,0(r2)
   15734:	10800104 	addi	r2,r2,4
   15738:	1007883a 	mov	r3,r2
   1573c:	e0bff917 	ldw	r2,-28(fp)
   15740:	10800817 	ldw	r2,32(r2)
   15744:	10810014 	ori	r2,r2,1024
   15748:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
   1574c:	e0bff917 	ldw	r2,-28(fp)
   15750:	10000915 	stw	zero,36(r2)
   15754:	00000a06 	br	15780 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   15758:	e0bff917 	ldw	r2,-28(fp)
   1575c:	10c00917 	ldw	r3,36(r2)
   15760:	00a00034 	movhi	r2,32768
   15764:	10bfff04 	addi	r2,r2,-4
   15768:	10c00536 	bltu	r2,r3,15780 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
   1576c:	e0bff917 	ldw	r2,-28(fp)
   15770:	10800917 	ldw	r2,36(r2)
   15774:	10c00044 	addi	r3,r2,1
   15778:	e0bff917 	ldw	r2,-28(fp)
   1577c:	10c00915 	stw	r3,36(r2)
   15780:	d0a04817 	ldw	r2,-32480(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   15784:	e037883a 	mov	sp,fp
   15788:	df000017 	ldw	fp,0(sp)
   1578c:	dec00104 	addi	sp,sp,4
   15790:	f800283a 	ret

00015794 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   15794:	defffd04 	addi	sp,sp,-12
   15798:	df000215 	stw	fp,8(sp)
   1579c:	df000204 	addi	fp,sp,8
   157a0:	e13ffe15 	stw	r4,-8(fp)
   157a4:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   157a8:	00000506 	br	157c0 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   157ac:	e0bfff17 	ldw	r2,-4(fp)
   157b0:	1090000c 	andi	r2,r2,16384
   157b4:	10000226 	beq	r2,zero,157c0 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
   157b8:	00bffd44 	movi	r2,-11
   157bc:	00000b06 	br	157ec <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   157c0:	e0bffe17 	ldw	r2,-8(fp)
   157c4:	10c00d17 	ldw	r3,52(r2)
   157c8:	e0bffe17 	ldw	r2,-8(fp)
   157cc:	10800c17 	ldw	r2,48(r2)
   157d0:	18800526 	beq	r3,r2,157e8 <altera_avalon_jtag_uart_close+0x54>
   157d4:	e0bffe17 	ldw	r2,-8(fp)
   157d8:	10c00917 	ldw	r3,36(r2)
   157dc:	e0bffe17 	ldw	r2,-8(fp)
   157e0:	10800117 	ldw	r2,4(r2)
   157e4:	18bff136 	bltu	r3,r2,157ac <__alt_data_end+0xf00157ac>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   157e8:	0005883a 	mov	r2,zero
}
   157ec:	e037883a 	mov	sp,fp
   157f0:	df000017 	ldw	fp,0(sp)
   157f4:	dec00104 	addi	sp,sp,4
   157f8:	f800283a 	ret

000157fc <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   157fc:	defffa04 	addi	sp,sp,-24
   15800:	df000515 	stw	fp,20(sp)
   15804:	df000504 	addi	fp,sp,20
   15808:	e13ffd15 	stw	r4,-12(fp)
   1580c:	e17ffe15 	stw	r5,-8(fp)
   15810:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
   15814:	00bff9c4 	movi	r2,-25
   15818:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
   1581c:	e0bffe17 	ldw	r2,-8(fp)
   15820:	10da8060 	cmpeqi	r3,r2,27137
   15824:	1800031e 	bne	r3,zero,15834 <altera_avalon_jtag_uart_ioctl+0x38>
   15828:	109a80a0 	cmpeqi	r2,r2,27138
   1582c:	1000181e 	bne	r2,zero,15890 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
   15830:	00002906 	br	158d8 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   15834:	e0bffd17 	ldw	r2,-12(fp)
   15838:	10c00117 	ldw	r3,4(r2)
   1583c:	00a00034 	movhi	r2,32768
   15840:	10bfffc4 	addi	r2,r2,-1
   15844:	18802126 	beq	r3,r2,158cc <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
   15848:	e0bfff17 	ldw	r2,-4(fp)
   1584c:	10800017 	ldw	r2,0(r2)
   15850:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   15854:	e0bffc17 	ldw	r2,-16(fp)
   15858:	10800090 	cmplti	r2,r2,2
   1585c:	1000061e 	bne	r2,zero,15878 <altera_avalon_jtag_uart_ioctl+0x7c>
   15860:	e0fffc17 	ldw	r3,-16(fp)
   15864:	00a00034 	movhi	r2,32768
   15868:	10bfffc4 	addi	r2,r2,-1
   1586c:	18800226 	beq	r3,r2,15878 <altera_avalon_jtag_uart_ioctl+0x7c>
   15870:	e0bffc17 	ldw	r2,-16(fp)
   15874:	00000206 	br	15880 <altera_avalon_jtag_uart_ioctl+0x84>
   15878:	00a00034 	movhi	r2,32768
   1587c:	10bfff84 	addi	r2,r2,-2
   15880:	e0fffd17 	ldw	r3,-12(fp)
   15884:	18800115 	stw	r2,4(r3)
      rc = 0;
   15888:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   1588c:	00000f06 	br	158cc <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   15890:	e0bffd17 	ldw	r2,-12(fp)
   15894:	10c00117 	ldw	r3,4(r2)
   15898:	00a00034 	movhi	r2,32768
   1589c:	10bfffc4 	addi	r2,r2,-1
   158a0:	18800c26 	beq	r3,r2,158d4 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   158a4:	e0bffd17 	ldw	r2,-12(fp)
   158a8:	10c00917 	ldw	r3,36(r2)
   158ac:	e0bffd17 	ldw	r2,-12(fp)
   158b0:	10800117 	ldw	r2,4(r2)
   158b4:	1885803a 	cmpltu	r2,r3,r2
   158b8:	10c03fcc 	andi	r3,r2,255
   158bc:	e0bfff17 	ldw	r2,-4(fp)
   158c0:	10c00015 	stw	r3,0(r2)
      rc = 0;
   158c4:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   158c8:	00000206 	br	158d4 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
   158cc:	0001883a 	nop
   158d0:	00000106 	br	158d8 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
   158d4:	0001883a 	nop

  default:
    break;
  }

  return rc;
   158d8:	e0bffb17 	ldw	r2,-20(fp)
}
   158dc:	e037883a 	mov	sp,fp
   158e0:	df000017 	ldw	fp,0(sp)
   158e4:	dec00104 	addi	sp,sp,4
   158e8:	f800283a 	ret

000158ec <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   158ec:	defff304 	addi	sp,sp,-52
   158f0:	dfc00c15 	stw	ra,48(sp)
   158f4:	df000b15 	stw	fp,44(sp)
   158f8:	df000b04 	addi	fp,sp,44
   158fc:	e13ffc15 	stw	r4,-16(fp)
   15900:	e17ffd15 	stw	r5,-12(fp)
   15904:	e1bffe15 	stw	r6,-8(fp)
   15908:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
   1590c:	e0bffd17 	ldw	r2,-12(fp)
   15910:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   15914:	00004706 	br	15a34 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   15918:	e0bffc17 	ldw	r2,-16(fp)
   1591c:	10800a17 	ldw	r2,40(r2)
   15920:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   15924:	e0bffc17 	ldw	r2,-16(fp)
   15928:	10800b17 	ldw	r2,44(r2)
   1592c:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
   15930:	e0fff717 	ldw	r3,-36(fp)
   15934:	e0bff817 	ldw	r2,-32(fp)
   15938:	18800536 	bltu	r3,r2,15950 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   1593c:	e0fff717 	ldw	r3,-36(fp)
   15940:	e0bff817 	ldw	r2,-32(fp)
   15944:	1885c83a 	sub	r2,r3,r2
   15948:	e0bff615 	stw	r2,-40(fp)
   1594c:	00000406 	br	15960 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   15950:	00c20004 	movi	r3,2048
   15954:	e0bff817 	ldw	r2,-32(fp)
   15958:	1885c83a 	sub	r2,r3,r2
   1595c:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   15960:	e0bff617 	ldw	r2,-40(fp)
   15964:	10001e26 	beq	r2,zero,159e0 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
   15968:	e0fffe17 	ldw	r3,-8(fp)
   1596c:	e0bff617 	ldw	r2,-40(fp)
   15970:	1880022e 	bgeu	r3,r2,1597c <altera_avalon_jtag_uart_read+0x90>
        n = space;
   15974:	e0bffe17 	ldw	r2,-8(fp)
   15978:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   1597c:	e0bffc17 	ldw	r2,-16(fp)
   15980:	10c00e04 	addi	r3,r2,56
   15984:	e0bff817 	ldw	r2,-32(fp)
   15988:	1885883a 	add	r2,r3,r2
   1598c:	e1bff617 	ldw	r6,-40(fp)
   15990:	100b883a 	mov	r5,r2
   15994:	e13ff517 	ldw	r4,-44(fp)
   15998:	00087a00 	call	87a0 <memcpy>
      ptr   += n;
   1599c:	e0fff517 	ldw	r3,-44(fp)
   159a0:	e0bff617 	ldw	r2,-40(fp)
   159a4:	1885883a 	add	r2,r3,r2
   159a8:	e0bff515 	stw	r2,-44(fp)
      space -= n;
   159ac:	e0fffe17 	ldw	r3,-8(fp)
   159b0:	e0bff617 	ldw	r2,-40(fp)
   159b4:	1885c83a 	sub	r2,r3,r2
   159b8:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   159bc:	e0fff817 	ldw	r3,-32(fp)
   159c0:	e0bff617 	ldw	r2,-40(fp)
   159c4:	1885883a 	add	r2,r3,r2
   159c8:	10c1ffcc 	andi	r3,r2,2047
   159cc:	e0bffc17 	ldw	r2,-16(fp)
   159d0:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   159d4:	e0bffe17 	ldw	r2,-8(fp)
   159d8:	00bfcf16 	blt	zero,r2,15918 <__alt_data_end+0xf0015918>
   159dc:	00000106 	br	159e4 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
   159e0:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
   159e4:	e0fff517 	ldw	r3,-44(fp)
   159e8:	e0bffd17 	ldw	r2,-12(fp)
   159ec:	1880141e 	bne	r3,r2,15a40 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   159f0:	e0bfff17 	ldw	r2,-4(fp)
   159f4:	1090000c 	andi	r2,r2,16384
   159f8:	1000131e 	bne	r2,zero,15a48 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   159fc:	0001883a 	nop
   15a00:	e0bffc17 	ldw	r2,-16(fp)
   15a04:	10c00a17 	ldw	r3,40(r2)
   15a08:	e0bff717 	ldw	r2,-36(fp)
   15a0c:	1880051e 	bne	r3,r2,15a24 <altera_avalon_jtag_uart_read+0x138>
   15a10:	e0bffc17 	ldw	r2,-16(fp)
   15a14:	10c00917 	ldw	r3,36(r2)
   15a18:	e0bffc17 	ldw	r2,-16(fp)
   15a1c:	10800117 	ldw	r2,4(r2)
   15a20:	18bff736 	bltu	r3,r2,15a00 <__alt_data_end+0xf0015a00>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   15a24:	e0bffc17 	ldw	r2,-16(fp)
   15a28:	10c00a17 	ldw	r3,40(r2)
   15a2c:	e0bff717 	ldw	r2,-36(fp)
   15a30:	18800726 	beq	r3,r2,15a50 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   15a34:	e0bffe17 	ldw	r2,-8(fp)
   15a38:	00bfb716 	blt	zero,r2,15918 <__alt_data_end+0xf0015918>
   15a3c:	00000506 	br	15a54 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
   15a40:	0001883a 	nop
   15a44:	00000306 	br	15a54 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
   15a48:	0001883a 	nop
   15a4c:	00000106 	br	15a54 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
   15a50:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   15a54:	e0fff517 	ldw	r3,-44(fp)
   15a58:	e0bffd17 	ldw	r2,-12(fp)
   15a5c:	18801826 	beq	r3,r2,15ac0 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   15a60:	0005303a 	rdctl	r2,status
   15a64:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   15a68:	e0fffb17 	ldw	r3,-20(fp)
   15a6c:	00bfff84 	movi	r2,-2
   15a70:	1884703a 	and	r2,r3,r2
   15a74:	1001703a 	wrctl	status,r2
  
  return context;
   15a78:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   15a7c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   15a80:	e0bffc17 	ldw	r2,-16(fp)
   15a84:	10800817 	ldw	r2,32(r2)
   15a88:	10c00054 	ori	r3,r2,1
   15a8c:	e0bffc17 	ldw	r2,-16(fp)
   15a90:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   15a94:	e0bffc17 	ldw	r2,-16(fp)
   15a98:	10800017 	ldw	r2,0(r2)
   15a9c:	10800104 	addi	r2,r2,4
   15aa0:	1007883a 	mov	r3,r2
   15aa4:	e0bffc17 	ldw	r2,-16(fp)
   15aa8:	10800817 	ldw	r2,32(r2)
   15aac:	18800035 	stwio	r2,0(r3)
   15ab0:	e0bffa17 	ldw	r2,-24(fp)
   15ab4:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   15ab8:	e0bff917 	ldw	r2,-28(fp)
   15abc:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   15ac0:	e0fff517 	ldw	r3,-44(fp)
   15ac4:	e0bffd17 	ldw	r2,-12(fp)
   15ac8:	18800426 	beq	r3,r2,15adc <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
   15acc:	e0fff517 	ldw	r3,-44(fp)
   15ad0:	e0bffd17 	ldw	r2,-12(fp)
   15ad4:	1885c83a 	sub	r2,r3,r2
   15ad8:	00000606 	br	15af4 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
   15adc:	e0bfff17 	ldw	r2,-4(fp)
   15ae0:	1090000c 	andi	r2,r2,16384
   15ae4:	10000226 	beq	r2,zero,15af0 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   15ae8:	00bffd44 	movi	r2,-11
   15aec:	00000106 	br	15af4 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
   15af0:	00bffec4 	movi	r2,-5
}
   15af4:	e037883a 	mov	sp,fp
   15af8:	dfc00117 	ldw	ra,4(sp)
   15afc:	df000017 	ldw	fp,0(sp)
   15b00:	dec00204 	addi	sp,sp,8
   15b04:	f800283a 	ret

00015b08 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   15b08:	defff304 	addi	sp,sp,-52
   15b0c:	dfc00c15 	stw	ra,48(sp)
   15b10:	df000b15 	stw	fp,44(sp)
   15b14:	df000b04 	addi	fp,sp,44
   15b18:	e13ffc15 	stw	r4,-16(fp)
   15b1c:	e17ffd15 	stw	r5,-12(fp)
   15b20:	e1bffe15 	stw	r6,-8(fp)
   15b24:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   15b28:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   15b2c:	e0bffd17 	ldw	r2,-12(fp)
   15b30:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   15b34:	00003706 	br	15c14 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   15b38:	e0bffc17 	ldw	r2,-16(fp)
   15b3c:	10800c17 	ldw	r2,48(r2)
   15b40:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
   15b44:	e0bffc17 	ldw	r2,-16(fp)
   15b48:	10800d17 	ldw	r2,52(r2)
   15b4c:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
   15b50:	e0fff917 	ldw	r3,-28(fp)
   15b54:	e0bff517 	ldw	r2,-44(fp)
   15b58:	1880062e 	bgeu	r3,r2,15b74 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   15b5c:	e0fff517 	ldw	r3,-44(fp)
   15b60:	e0bff917 	ldw	r2,-28(fp)
   15b64:	1885c83a 	sub	r2,r3,r2
   15b68:	10bfffc4 	addi	r2,r2,-1
   15b6c:	e0bff615 	stw	r2,-40(fp)
   15b70:	00000b06 	br	15ba0 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
   15b74:	e0bff517 	ldw	r2,-44(fp)
   15b78:	10000526 	beq	r2,zero,15b90 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   15b7c:	00c20004 	movi	r3,2048
   15b80:	e0bff917 	ldw	r2,-28(fp)
   15b84:	1885c83a 	sub	r2,r3,r2
   15b88:	e0bff615 	stw	r2,-40(fp)
   15b8c:	00000406 	br	15ba0 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   15b90:	00c1ffc4 	movi	r3,2047
   15b94:	e0bff917 	ldw	r2,-28(fp)
   15b98:	1885c83a 	sub	r2,r3,r2
   15b9c:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   15ba0:	e0bff617 	ldw	r2,-40(fp)
   15ba4:	10001e26 	beq	r2,zero,15c20 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
   15ba8:	e0fffe17 	ldw	r3,-8(fp)
   15bac:	e0bff617 	ldw	r2,-40(fp)
   15bb0:	1880022e 	bgeu	r3,r2,15bbc <altera_avalon_jtag_uart_write+0xb4>
        n = count;
   15bb4:	e0bffe17 	ldw	r2,-8(fp)
   15bb8:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   15bbc:	e0bffc17 	ldw	r2,-16(fp)
   15bc0:	10c20e04 	addi	r3,r2,2104
   15bc4:	e0bff917 	ldw	r2,-28(fp)
   15bc8:	1885883a 	add	r2,r3,r2
   15bcc:	e1bff617 	ldw	r6,-40(fp)
   15bd0:	e17ffd17 	ldw	r5,-12(fp)
   15bd4:	1009883a 	mov	r4,r2
   15bd8:	00087a00 	call	87a0 <memcpy>
      ptr   += n;
   15bdc:	e0fffd17 	ldw	r3,-12(fp)
   15be0:	e0bff617 	ldw	r2,-40(fp)
   15be4:	1885883a 	add	r2,r3,r2
   15be8:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
   15bec:	e0fffe17 	ldw	r3,-8(fp)
   15bf0:	e0bff617 	ldw	r2,-40(fp)
   15bf4:	1885c83a 	sub	r2,r3,r2
   15bf8:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   15bfc:	e0fff917 	ldw	r3,-28(fp)
   15c00:	e0bff617 	ldw	r2,-40(fp)
   15c04:	1885883a 	add	r2,r3,r2
   15c08:	10c1ffcc 	andi	r3,r2,2047
   15c0c:	e0bffc17 	ldw	r2,-16(fp)
   15c10:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   15c14:	e0bffe17 	ldw	r2,-8(fp)
   15c18:	00bfc716 	blt	zero,r2,15b38 <__alt_data_end+0xf0015b38>
   15c1c:	00000106 	br	15c24 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
   15c20:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   15c24:	0005303a 	rdctl	r2,status
   15c28:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   15c2c:	e0fffb17 	ldw	r3,-20(fp)
   15c30:	00bfff84 	movi	r2,-2
   15c34:	1884703a 	and	r2,r3,r2
   15c38:	1001703a 	wrctl	status,r2
  
  return context;
   15c3c:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   15c40:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   15c44:	e0bffc17 	ldw	r2,-16(fp)
   15c48:	10800817 	ldw	r2,32(r2)
   15c4c:	10c00094 	ori	r3,r2,2
   15c50:	e0bffc17 	ldw	r2,-16(fp)
   15c54:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   15c58:	e0bffc17 	ldw	r2,-16(fp)
   15c5c:	10800017 	ldw	r2,0(r2)
   15c60:	10800104 	addi	r2,r2,4
   15c64:	1007883a 	mov	r3,r2
   15c68:	e0bffc17 	ldw	r2,-16(fp)
   15c6c:	10800817 	ldw	r2,32(r2)
   15c70:	18800035 	stwio	r2,0(r3)
   15c74:	e0bffa17 	ldw	r2,-24(fp)
   15c78:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   15c7c:	e0bff817 	ldw	r2,-32(fp)
   15c80:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   15c84:	e0bffe17 	ldw	r2,-8(fp)
   15c88:	0080100e 	bge	zero,r2,15ccc <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
   15c8c:	e0bfff17 	ldw	r2,-4(fp)
   15c90:	1090000c 	andi	r2,r2,16384
   15c94:	1000101e 	bne	r2,zero,15cd8 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   15c98:	0001883a 	nop
   15c9c:	e0bffc17 	ldw	r2,-16(fp)
   15ca0:	10c00d17 	ldw	r3,52(r2)
   15ca4:	e0bff517 	ldw	r2,-44(fp)
   15ca8:	1880051e 	bne	r3,r2,15cc0 <altera_avalon_jtag_uart_write+0x1b8>
   15cac:	e0bffc17 	ldw	r2,-16(fp)
   15cb0:	10c00917 	ldw	r3,36(r2)
   15cb4:	e0bffc17 	ldw	r2,-16(fp)
   15cb8:	10800117 	ldw	r2,4(r2)
   15cbc:	18bff736 	bltu	r3,r2,15c9c <__alt_data_end+0xf0015c9c>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
   15cc0:	e0bffc17 	ldw	r2,-16(fp)
   15cc4:	10800917 	ldw	r2,36(r2)
   15cc8:	1000051e 	bne	r2,zero,15ce0 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
   15ccc:	e0bffe17 	ldw	r2,-8(fp)
   15cd0:	00bfd016 	blt	zero,r2,15c14 <__alt_data_end+0xf0015c14>
   15cd4:	00000306 	br	15ce4 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
   15cd8:	0001883a 	nop
   15cdc:	00000106 	br	15ce4 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
   15ce0:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   15ce4:	e0fffd17 	ldw	r3,-12(fp)
   15ce8:	e0bff717 	ldw	r2,-36(fp)
   15cec:	18800426 	beq	r3,r2,15d00 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
   15cf0:	e0fffd17 	ldw	r3,-12(fp)
   15cf4:	e0bff717 	ldw	r2,-36(fp)
   15cf8:	1885c83a 	sub	r2,r3,r2
   15cfc:	00000606 	br	15d18 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
   15d00:	e0bfff17 	ldw	r2,-4(fp)
   15d04:	1090000c 	andi	r2,r2,16384
   15d08:	10000226 	beq	r2,zero,15d14 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
   15d0c:	00bffd44 	movi	r2,-11
   15d10:	00000106 	br	15d18 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   15d14:	00bffec4 	movi	r2,-5
}
   15d18:	e037883a 	mov	sp,fp
   15d1c:	dfc00117 	ldw	ra,4(sp)
   15d20:	df000017 	ldw	fp,0(sp)
   15d24:	dec00204 	addi	sp,sp,8
   15d28:	f800283a 	ret

00015d2c <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   15d2c:	defffa04 	addi	sp,sp,-24
   15d30:	dfc00515 	stw	ra,20(sp)
   15d34:	df000415 	stw	fp,16(sp)
   15d38:	df000404 	addi	fp,sp,16
   15d3c:	e13ffe15 	stw	r4,-8(fp)
   15d40:	2805883a 	mov	r2,r5
   15d44:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   15d48:	e0bffe17 	ldw	r2,-8(fp)
   15d4c:	10800017 	ldw	r2,0(r2)
   15d50:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   15d54:	008003f4 	movhi	r2,15
   15d58:	10909004 	addi	r2,r2,16960
   15d5c:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   15d60:	e0bffe17 	ldw	r2,-8(fp)
   15d64:	10800803 	ldbu	r2,32(r2)
   15d68:	10803fcc 	andi	r2,r2,255
   15d6c:	1080201c 	xori	r2,r2,128
   15d70:	10bfe004 	addi	r2,r2,-128
   15d74:	1000151e 	bne	r2,zero,15dcc <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   15d78:	00000906 	br	15da0 <lcd_write_command+0x74>
    if (--i == 0)
   15d7c:	e0bffc17 	ldw	r2,-16(fp)
   15d80:	10bfffc4 	addi	r2,r2,-1
   15d84:	e0bffc15 	stw	r2,-16(fp)
   15d88:	e0bffc17 	ldw	r2,-16(fp)
   15d8c:	1000041e 	bne	r2,zero,15da0 <lcd_write_command+0x74>
    {
      sp->broken = 1;
   15d90:	e0bffe17 	ldw	r2,-8(fp)
   15d94:	00c00044 	movi	r3,1
   15d98:	10c00805 	stb	r3,32(r2)
      return;
   15d9c:	00000c06 	br	15dd0 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   15da0:	e0bffd17 	ldw	r2,-12(fp)
   15da4:	10800104 	addi	r2,r2,4
   15da8:	10800037 	ldwio	r2,0(r2)
   15dac:	1080200c 	andi	r2,r2,128
   15db0:	103ff21e 	bne	r2,zero,15d7c <__alt_data_end+0xf0015d7c>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   15db4:	01001904 	movi	r4,100
   15db8:	00197d40 	call	197d4 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   15dbc:	e0bffd17 	ldw	r2,-12(fp)
   15dc0:	e0ffff03 	ldbu	r3,-4(fp)
   15dc4:	10c00035 	stwio	r3,0(r2)
   15dc8:	00000106 	br	15dd0 <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   15dcc:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
   15dd0:	e037883a 	mov	sp,fp
   15dd4:	dfc00117 	ldw	ra,4(sp)
   15dd8:	df000017 	ldw	fp,0(sp)
   15ddc:	dec00204 	addi	sp,sp,8
   15de0:	f800283a 	ret

00015de4 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   15de4:	defffa04 	addi	sp,sp,-24
   15de8:	dfc00515 	stw	ra,20(sp)
   15dec:	df000415 	stw	fp,16(sp)
   15df0:	df000404 	addi	fp,sp,16
   15df4:	e13ffe15 	stw	r4,-8(fp)
   15df8:	2805883a 	mov	r2,r5
   15dfc:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   15e00:	e0bffe17 	ldw	r2,-8(fp)
   15e04:	10800017 	ldw	r2,0(r2)
   15e08:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   15e0c:	008003f4 	movhi	r2,15
   15e10:	10909004 	addi	r2,r2,16960
   15e14:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   15e18:	e0bffe17 	ldw	r2,-8(fp)
   15e1c:	10800803 	ldbu	r2,32(r2)
   15e20:	10803fcc 	andi	r2,r2,255
   15e24:	1080201c 	xori	r2,r2,128
   15e28:	10bfe004 	addi	r2,r2,-128
   15e2c:	10001d1e 	bne	r2,zero,15ea4 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   15e30:	00000906 	br	15e58 <lcd_write_data+0x74>
    if (--i == 0)
   15e34:	e0bffc17 	ldw	r2,-16(fp)
   15e38:	10bfffc4 	addi	r2,r2,-1
   15e3c:	e0bffc15 	stw	r2,-16(fp)
   15e40:	e0bffc17 	ldw	r2,-16(fp)
   15e44:	1000041e 	bne	r2,zero,15e58 <lcd_write_data+0x74>
    {
      sp->broken = 1;
   15e48:	e0bffe17 	ldw	r2,-8(fp)
   15e4c:	00c00044 	movi	r3,1
   15e50:	10c00805 	stb	r3,32(r2)
      return;
   15e54:	00001406 	br	15ea8 <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   15e58:	e0bffd17 	ldw	r2,-12(fp)
   15e5c:	10800104 	addi	r2,r2,4
   15e60:	10800037 	ldwio	r2,0(r2)
   15e64:	1080200c 	andi	r2,r2,128
   15e68:	103ff21e 	bne	r2,zero,15e34 <__alt_data_end+0xf0015e34>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   15e6c:	01001904 	movi	r4,100
   15e70:	00197d40 	call	197d4 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   15e74:	e0bffd17 	ldw	r2,-12(fp)
   15e78:	10800204 	addi	r2,r2,8
   15e7c:	1007883a 	mov	r3,r2
   15e80:	e0bfff03 	ldbu	r2,-4(fp)
   15e84:	18800035 	stwio	r2,0(r3)

  sp->address++;
   15e88:	e0bffe17 	ldw	r2,-8(fp)
   15e8c:	108008c3 	ldbu	r2,35(r2)
   15e90:	10800044 	addi	r2,r2,1
   15e94:	1007883a 	mov	r3,r2
   15e98:	e0bffe17 	ldw	r2,-8(fp)
   15e9c:	10c008c5 	stb	r3,35(r2)
   15ea0:	00000106 	br	15ea8 <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   15ea4:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
   15ea8:	e037883a 	mov	sp,fp
   15eac:	dfc00117 	ldw	ra,4(sp)
   15eb0:	df000017 	ldw	fp,0(sp)
   15eb4:	dec00204 	addi	sp,sp,8
   15eb8:	f800283a 	ret

00015ebc <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   15ebc:	defffc04 	addi	sp,sp,-16
   15ec0:	dfc00315 	stw	ra,12(sp)
   15ec4:	df000215 	stw	fp,8(sp)
   15ec8:	df000204 	addi	fp,sp,8
   15ecc:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   15ed0:	01400044 	movi	r5,1
   15ed4:	e13fff17 	ldw	r4,-4(fp)
   15ed8:	0015d2c0 	call	15d2c <lcd_write_command>

  sp->x = 0;
   15edc:	e0bfff17 	ldw	r2,-4(fp)
   15ee0:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   15ee4:	e0bfff17 	ldw	r2,-4(fp)
   15ee8:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   15eec:	e0bfff17 	ldw	r2,-4(fp)
   15ef0:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   15ef4:	e03ffe15 	stw	zero,-8(fp)
   15ef8:	00001b06 	br	15f68 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   15efc:	e0bffe17 	ldw	r2,-8(fp)
   15f00:	108018e4 	muli	r2,r2,99
   15f04:	10801004 	addi	r2,r2,64
   15f08:	e0ffff17 	ldw	r3,-4(fp)
   15f0c:	1885883a 	add	r2,r3,r2
   15f10:	01801444 	movi	r6,81
   15f14:	01400804 	movi	r5,32
   15f18:	1009883a 	mov	r4,r2
   15f1c:	00088e80 	call	88e8 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   15f20:	e0bffe17 	ldw	r2,-8(fp)
   15f24:	108018e4 	muli	r2,r2,99
   15f28:	10800c04 	addi	r2,r2,48
   15f2c:	e0ffff17 	ldw	r3,-4(fp)
   15f30:	1885883a 	add	r2,r3,r2
   15f34:	01800404 	movi	r6,16
   15f38:	01400804 	movi	r5,32
   15f3c:	1009883a 	mov	r4,r2
   15f40:	00088e80 	call	88e8 <memset>
    sp->line[y].width = 0;
   15f44:	e0ffff17 	ldw	r3,-4(fp)
   15f48:	e0bffe17 	ldw	r2,-8(fp)
   15f4c:	108018e4 	muli	r2,r2,99
   15f50:	1885883a 	add	r2,r3,r2
   15f54:	10802444 	addi	r2,r2,145
   15f58:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   15f5c:	e0bffe17 	ldw	r2,-8(fp)
   15f60:	10800044 	addi	r2,r2,1
   15f64:	e0bffe15 	stw	r2,-8(fp)
   15f68:	e0bffe17 	ldw	r2,-8(fp)
   15f6c:	10800090 	cmplti	r2,r2,2
   15f70:	103fe21e 	bne	r2,zero,15efc <__alt_data_end+0xf0015efc>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   15f74:	0001883a 	nop
   15f78:	e037883a 	mov	sp,fp
   15f7c:	dfc00117 	ldw	ra,4(sp)
   15f80:	df000017 	ldw	fp,0(sp)
   15f84:	dec00204 	addi	sp,sp,8
   15f88:	f800283a 	ret

00015f8c <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   15f8c:	defff704 	addi	sp,sp,-36
   15f90:	dfc00815 	stw	ra,32(sp)
   15f94:	df000715 	stw	fp,28(sp)
   15f98:	df000704 	addi	fp,sp,28
   15f9c:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   15fa0:	e0bfff17 	ldw	r2,-4(fp)
   15fa4:	10800943 	ldbu	r2,37(r2)
   15fa8:	10803fcc 	andi	r2,r2,255
   15fac:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   15fb0:	e03ff915 	stw	zero,-28(fp)
   15fb4:	00006806 	br	16158 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   15fb8:	e0ffff17 	ldw	r3,-4(fp)
   15fbc:	e0bff917 	ldw	r2,-28(fp)
   15fc0:	108018e4 	muli	r2,r2,99
   15fc4:	1885883a 	add	r2,r3,r2
   15fc8:	10802444 	addi	r2,r2,145
   15fcc:	10800003 	ldbu	r2,0(r2)
   15fd0:	10803fcc 	andi	r2,r2,255
   15fd4:	1080201c 	xori	r2,r2,128
   15fd8:	10bfe004 	addi	r2,r2,-128
   15fdc:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   15fe0:	e0ffff17 	ldw	r3,-4(fp)
   15fe4:	e0bff917 	ldw	r2,-28(fp)
   15fe8:	108018e4 	muli	r2,r2,99
   15fec:	1885883a 	add	r2,r3,r2
   15ff0:	10802484 	addi	r2,r2,146
   15ff4:	10800003 	ldbu	r2,0(r2)
   15ff8:	10c03fcc 	andi	r3,r2,255
   15ffc:	e0bffc17 	ldw	r2,-16(fp)
   16000:	1885383a 	mul	r2,r3,r2
   16004:	1005d23a 	srai	r2,r2,8
   16008:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
   1600c:	e0fffb17 	ldw	r3,-20(fp)
   16010:	e0bffd17 	ldw	r2,-12(fp)
   16014:	18800116 	blt	r3,r2,1601c <lcd_repaint_screen+0x90>
      offset = 0;
   16018:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   1601c:	e03ffa15 	stw	zero,-24(fp)
   16020:	00004706 	br	16140 <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   16024:	e0fffa17 	ldw	r3,-24(fp)
   16028:	e0bffb17 	ldw	r2,-20(fp)
   1602c:	1885883a 	add	r2,r3,r2
   16030:	e0fffd17 	ldw	r3,-12(fp)
   16034:	10c9283a 	div	r4,r2,r3
   16038:	e0fffd17 	ldw	r3,-12(fp)
   1603c:	20c7383a 	mul	r3,r4,r3
   16040:	10c5c83a 	sub	r2,r2,r3
   16044:	e13fff17 	ldw	r4,-4(fp)
   16048:	e0fff917 	ldw	r3,-28(fp)
   1604c:	18c018e4 	muli	r3,r3,99
   16050:	20c7883a 	add	r3,r4,r3
   16054:	1885883a 	add	r2,r3,r2
   16058:	10801004 	addi	r2,r2,64
   1605c:	10800003 	ldbu	r2,0(r2)
   16060:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   16064:	e0ffff17 	ldw	r3,-4(fp)
   16068:	e0bff917 	ldw	r2,-28(fp)
   1606c:	108018e4 	muli	r2,r2,99
   16070:	1887883a 	add	r3,r3,r2
   16074:	e0bffa17 	ldw	r2,-24(fp)
   16078:	1885883a 	add	r2,r3,r2
   1607c:	10800c04 	addi	r2,r2,48
   16080:	10800003 	ldbu	r2,0(r2)
   16084:	10c03fcc 	andi	r3,r2,255
   16088:	18c0201c 	xori	r3,r3,128
   1608c:	18ffe004 	addi	r3,r3,-128
   16090:	e0bffe07 	ldb	r2,-8(fp)
   16094:	18802726 	beq	r3,r2,16134 <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   16098:	e0fff917 	ldw	r3,-28(fp)
   1609c:	d0a01704 	addi	r2,gp,-32676
   160a0:	1885883a 	add	r2,r3,r2
   160a4:	10800003 	ldbu	r2,0(r2)
   160a8:	1007883a 	mov	r3,r2
   160ac:	e0bffa17 	ldw	r2,-24(fp)
   160b0:	1885883a 	add	r2,r3,r2
   160b4:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
   160b8:	e0fffe43 	ldbu	r3,-7(fp)
   160bc:	e0bfff17 	ldw	r2,-4(fp)
   160c0:	108008c3 	ldbu	r2,35(r2)
   160c4:	10803fcc 	andi	r2,r2,255
   160c8:	1080201c 	xori	r2,r2,128
   160cc:	10bfe004 	addi	r2,r2,-128
   160d0:	18800a26 	beq	r3,r2,160fc <lcd_repaint_screen+0x170>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   160d4:	e0fffe43 	ldbu	r3,-7(fp)
   160d8:	00bfe004 	movi	r2,-128
   160dc:	1884b03a 	or	r2,r3,r2
   160e0:	10803fcc 	andi	r2,r2,255
   160e4:	100b883a 	mov	r5,r2
   160e8:	e13fff17 	ldw	r4,-4(fp)
   160ec:	0015d2c0 	call	15d2c <lcd_write_command>
          sp->address = address;
   160f0:	e0fffe43 	ldbu	r3,-7(fp)
   160f4:	e0bfff17 	ldw	r2,-4(fp)
   160f8:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   160fc:	e0bffe03 	ldbu	r2,-8(fp)
   16100:	10803fcc 	andi	r2,r2,255
   16104:	100b883a 	mov	r5,r2
   16108:	e13fff17 	ldw	r4,-4(fp)
   1610c:	0015de40 	call	15de4 <lcd_write_data>
        sp->line[y].visible[x] = c;
   16110:	e0ffff17 	ldw	r3,-4(fp)
   16114:	e0bff917 	ldw	r2,-28(fp)
   16118:	108018e4 	muli	r2,r2,99
   1611c:	1887883a 	add	r3,r3,r2
   16120:	e0bffa17 	ldw	r2,-24(fp)
   16124:	1885883a 	add	r2,r3,r2
   16128:	10800c04 	addi	r2,r2,48
   1612c:	e0fffe03 	ldbu	r3,-8(fp)
   16130:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   16134:	e0bffa17 	ldw	r2,-24(fp)
   16138:	10800044 	addi	r2,r2,1
   1613c:	e0bffa15 	stw	r2,-24(fp)
   16140:	e0bffa17 	ldw	r2,-24(fp)
   16144:	10800410 	cmplti	r2,r2,16
   16148:	103fb61e 	bne	r2,zero,16024 <__alt_data_end+0xf0016024>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1614c:	e0bff917 	ldw	r2,-28(fp)
   16150:	10800044 	addi	r2,r2,1
   16154:	e0bff915 	stw	r2,-28(fp)
   16158:	e0bff917 	ldw	r2,-28(fp)
   1615c:	10800090 	cmplti	r2,r2,2
   16160:	103f951e 	bne	r2,zero,15fb8 <__alt_data_end+0xf0015fb8>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   16164:	0001883a 	nop
   16168:	e037883a 	mov	sp,fp
   1616c:	dfc00117 	ldw	ra,4(sp)
   16170:	df000017 	ldw	fp,0(sp)
   16174:	dec00204 	addi	sp,sp,8
   16178:	f800283a 	ret

0001617c <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   1617c:	defffc04 	addi	sp,sp,-16
   16180:	dfc00315 	stw	ra,12(sp)
   16184:	df000215 	stw	fp,8(sp)
   16188:	df000204 	addi	fp,sp,8
   1618c:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16190:	e03ffe15 	stw	zero,-8(fp)
   16194:	00001d06 	br	1620c <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   16198:	e0bffe17 	ldw	r2,-8(fp)
   1619c:	00800f16 	blt	zero,r2,161dc <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   161a0:	e0bffe17 	ldw	r2,-8(fp)
   161a4:	108018e4 	muli	r2,r2,99
   161a8:	10801004 	addi	r2,r2,64
   161ac:	e0ffff17 	ldw	r3,-4(fp)
   161b0:	1889883a 	add	r4,r3,r2
   161b4:	e0bffe17 	ldw	r2,-8(fp)
   161b8:	10800044 	addi	r2,r2,1
   161bc:	108018e4 	muli	r2,r2,99
   161c0:	10801004 	addi	r2,r2,64
   161c4:	e0ffff17 	ldw	r3,-4(fp)
   161c8:	1885883a 	add	r2,r3,r2
   161cc:	01801404 	movi	r6,80
   161d0:	100b883a 	mov	r5,r2
   161d4:	00087a00 	call	87a0 <memcpy>
   161d8:	00000906 	br	16200 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   161dc:	e0bffe17 	ldw	r2,-8(fp)
   161e0:	108018e4 	muli	r2,r2,99
   161e4:	10801004 	addi	r2,r2,64
   161e8:	e0ffff17 	ldw	r3,-4(fp)
   161ec:	1885883a 	add	r2,r3,r2
   161f0:	01801404 	movi	r6,80
   161f4:	01400804 	movi	r5,32
   161f8:	1009883a 	mov	r4,r2
   161fc:	00088e80 	call	88e8 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16200:	e0bffe17 	ldw	r2,-8(fp)
   16204:	10800044 	addi	r2,r2,1
   16208:	e0bffe15 	stw	r2,-8(fp)
   1620c:	e0bffe17 	ldw	r2,-8(fp)
   16210:	10800090 	cmplti	r2,r2,2
   16214:	103fe01e 	bne	r2,zero,16198 <__alt_data_end+0xf0016198>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   16218:	e0bfff17 	ldw	r2,-4(fp)
   1621c:	10800883 	ldbu	r2,34(r2)
   16220:	10bfffc4 	addi	r2,r2,-1
   16224:	1007883a 	mov	r3,r2
   16228:	e0bfff17 	ldw	r2,-4(fp)
   1622c:	10c00885 	stb	r3,34(r2)
}
   16230:	0001883a 	nop
   16234:	e037883a 	mov	sp,fp
   16238:	dfc00117 	ldw	ra,4(sp)
   1623c:	df000017 	ldw	fp,0(sp)
   16240:	dec00204 	addi	sp,sp,8
   16244:	f800283a 	ret

00016248 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   16248:	defff904 	addi	sp,sp,-28
   1624c:	dfc00615 	stw	ra,24(sp)
   16250:	df000515 	stw	fp,20(sp)
   16254:	df000504 	addi	fp,sp,20
   16258:	e13ffe15 	stw	r4,-8(fp)
   1625c:	2805883a 	mov	r2,r5
   16260:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
   16264:	e03ffb15 	stw	zero,-20(fp)
   16268:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
   1626c:	e0bffe17 	ldw	r2,-8(fp)
   16270:	10800a03 	ldbu	r2,40(r2)
   16274:	10803fcc 	andi	r2,r2,255
   16278:	1080201c 	xori	r2,r2,128
   1627c:	10bfe004 	addi	r2,r2,-128
   16280:	108016d8 	cmpnei	r2,r2,91
   16284:	1000411e 	bne	r2,zero,1638c <lcd_handle_escape+0x144>
  {
    char * ptr = sp->escape+1;
   16288:	e0bffe17 	ldw	r2,-8(fp)
   1628c:	10800a04 	addi	r2,r2,40
   16290:	10800044 	addi	r2,r2,1
   16294:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
   16298:	00000c06 	br	162cc <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   1629c:	e0bffb17 	ldw	r2,-20(fp)
   162a0:	10c002a4 	muli	r3,r2,10
   162a4:	e0bffd17 	ldw	r2,-12(fp)
   162a8:	11000044 	addi	r4,r2,1
   162ac:	e13ffd15 	stw	r4,-12(fp)
   162b0:	10800003 	ldbu	r2,0(r2)
   162b4:	10803fcc 	andi	r2,r2,255
   162b8:	1080201c 	xori	r2,r2,128
   162bc:	10bfe004 	addi	r2,r2,-128
   162c0:	10bff404 	addi	r2,r2,-48
   162c4:	1885883a 	add	r2,r3,r2
   162c8:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   162cc:	d0e01c17 	ldw	r3,-32656(gp)
   162d0:	e0bffd17 	ldw	r2,-12(fp)
   162d4:	10800003 	ldbu	r2,0(r2)
   162d8:	10803fcc 	andi	r2,r2,255
   162dc:	1080201c 	xori	r2,r2,128
   162e0:	10bfe004 	addi	r2,r2,-128
   162e4:	10800044 	addi	r2,r2,1
   162e8:	1885883a 	add	r2,r3,r2
   162ec:	10800003 	ldbu	r2,0(r2)
   162f0:	10803fcc 	andi	r2,r2,255
   162f4:	1080010c 	andi	r2,r2,4
   162f8:	103fe81e 	bne	r2,zero,1629c <__alt_data_end+0xf001629c>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   162fc:	e0bffd17 	ldw	r2,-12(fp)
   16300:	10800003 	ldbu	r2,0(r2)
   16304:	10803fcc 	andi	r2,r2,255
   16308:	1080201c 	xori	r2,r2,128
   1630c:	10bfe004 	addi	r2,r2,-128
   16310:	10800ed8 	cmpnei	r2,r2,59
   16314:	10001f1e 	bne	r2,zero,16394 <lcd_handle_escape+0x14c>
    {
      ptr++;
   16318:	e0bffd17 	ldw	r2,-12(fp)
   1631c:	10800044 	addi	r2,r2,1
   16320:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
   16324:	00000c06 	br	16358 <lcd_handle_escape+0x110>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   16328:	e0bffc17 	ldw	r2,-16(fp)
   1632c:	10c002a4 	muli	r3,r2,10
   16330:	e0bffd17 	ldw	r2,-12(fp)
   16334:	11000044 	addi	r4,r2,1
   16338:	e13ffd15 	stw	r4,-12(fp)
   1633c:	10800003 	ldbu	r2,0(r2)
   16340:	10803fcc 	andi	r2,r2,255
   16344:	1080201c 	xori	r2,r2,128
   16348:	10bfe004 	addi	r2,r2,-128
   1634c:	10bff404 	addi	r2,r2,-48
   16350:	1885883a 	add	r2,r3,r2
   16354:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   16358:	d0e01c17 	ldw	r3,-32656(gp)
   1635c:	e0bffd17 	ldw	r2,-12(fp)
   16360:	10800003 	ldbu	r2,0(r2)
   16364:	10803fcc 	andi	r2,r2,255
   16368:	1080201c 	xori	r2,r2,128
   1636c:	10bfe004 	addi	r2,r2,-128
   16370:	10800044 	addi	r2,r2,1
   16374:	1885883a 	add	r2,r3,r2
   16378:	10800003 	ldbu	r2,0(r2)
   1637c:	10803fcc 	andi	r2,r2,255
   16380:	1080010c 	andi	r2,r2,4
   16384:	103fe81e 	bne	r2,zero,16328 <__alt_data_end+0xf0016328>
   16388:	00000206 	br	16394 <lcd_handle_escape+0x14c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   1638c:	00bfffc4 	movi	r2,-1
   16390:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
   16394:	e0bfff07 	ldb	r2,-4(fp)
   16398:	10c012a0 	cmpeqi	r3,r2,74
   1639c:	1800291e 	bne	r3,zero,16444 <lcd_handle_escape+0x1fc>
   163a0:	10c012c8 	cmpgei	r3,r2,75
   163a4:	1800031e 	bne	r3,zero,163b4 <lcd_handle_escape+0x16c>
   163a8:	10801220 	cmpeqi	r2,r2,72
   163ac:	1000061e 	bne	r2,zero,163c8 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   163b0:	00004a06 	br	164dc <lcd_handle_escape+0x294>
    }
  }
  else
    parm1 = -1;

  switch (c)
   163b4:	10c012e0 	cmpeqi	r3,r2,75
   163b8:	1800281e 	bne	r3,zero,1645c <lcd_handle_escape+0x214>
   163bc:	108019a0 	cmpeqi	r2,r2,102
   163c0:	1000011e 	bne	r2,zero,163c8 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   163c4:	00004506 	br	164dc <lcd_handle_escape+0x294>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   163c8:	e0bffc17 	ldw	r2,-16(fp)
   163cc:	0080050e 	bge	zero,r2,163e4 <lcd_handle_escape+0x19c>
      sp->x = parm2 - 1;
   163d0:	e0bffc17 	ldw	r2,-16(fp)
   163d4:	10bfffc4 	addi	r2,r2,-1
   163d8:	1007883a 	mov	r3,r2
   163dc:	e0bffe17 	ldw	r2,-8(fp)
   163e0:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   163e4:	e0bffb17 	ldw	r2,-20(fp)
   163e8:	0080370e 	bge	zero,r2,164c8 <lcd_handle_escape+0x280>
    {
      sp->y = parm1 - 1;
   163ec:	e0bffb17 	ldw	r2,-20(fp)
   163f0:	10bfffc4 	addi	r2,r2,-1
   163f4:	1007883a 	mov	r3,r2
   163f8:	e0bffe17 	ldw	r2,-8(fp)
   163fc:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   16400:	e0bffe17 	ldw	r2,-8(fp)
   16404:	10800883 	ldbu	r2,34(r2)
   16408:	10803fcc 	andi	r2,r2,255
   1640c:	10800170 	cmpltui	r2,r2,5
   16410:	1000061e 	bne	r2,zero,1642c <lcd_handle_escape+0x1e4>
        sp->y = ALT_LCD_HEIGHT * 2;
   16414:	e0bffe17 	ldw	r2,-8(fp)
   16418:	00c00104 	movi	r3,4
   1641c:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
   16420:	00000206 	br	1642c <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
   16424:	e13ffe17 	ldw	r4,-8(fp)
   16428:	001617c0 	call	1617c <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   1642c:	e0bffe17 	ldw	r2,-8(fp)
   16430:	10800883 	ldbu	r2,34(r2)
   16434:	10803fcc 	andi	r2,r2,255
   16438:	108000e8 	cmpgeui	r2,r2,3
   1643c:	103ff91e 	bne	r2,zero,16424 <__alt_data_end+0xf0016424>
        lcd_scroll_up(sp);
    }
    break;
   16440:	00002106 	br	164c8 <lcd_handle_escape+0x280>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   16444:	e0bffb17 	ldw	r2,-20(fp)
   16448:	10800098 	cmpnei	r2,r2,2
   1644c:	1000201e 	bne	r2,zero,164d0 <lcd_handle_escape+0x288>
      lcd_clear_screen(sp);
   16450:	e13ffe17 	ldw	r4,-8(fp)
   16454:	0015ebc0 	call	15ebc <lcd_clear_screen>
    break;
   16458:	00001d06 	br	164d0 <lcd_handle_escape+0x288>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   1645c:	e0bffb17 	ldw	r2,-20(fp)
   16460:	00801d16 	blt	zero,r2,164d8 <lcd_handle_escape+0x290>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   16464:	e0bffe17 	ldw	r2,-8(fp)
   16468:	10800843 	ldbu	r2,33(r2)
   1646c:	10803fcc 	andi	r2,r2,255
   16470:	10801428 	cmpgeui	r2,r2,80
   16474:	1000181e 	bne	r2,zero,164d8 <lcd_handle_escape+0x290>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   16478:	e0bffe17 	ldw	r2,-8(fp)
   1647c:	10800883 	ldbu	r2,34(r2)
   16480:	10803fcc 	andi	r2,r2,255
   16484:	108018e4 	muli	r2,r2,99
   16488:	10801004 	addi	r2,r2,64
   1648c:	e0fffe17 	ldw	r3,-8(fp)
   16490:	1887883a 	add	r3,r3,r2
   16494:	e0bffe17 	ldw	r2,-8(fp)
   16498:	10800843 	ldbu	r2,33(r2)
   1649c:	10803fcc 	andi	r2,r2,255
   164a0:	1889883a 	add	r4,r3,r2
   164a4:	e0bffe17 	ldw	r2,-8(fp)
   164a8:	10800843 	ldbu	r2,33(r2)
   164ac:	10803fcc 	andi	r2,r2,255
   164b0:	00c01404 	movi	r3,80
   164b4:	1885c83a 	sub	r2,r3,r2
   164b8:	100d883a 	mov	r6,r2
   164bc:	01400804 	movi	r5,32
   164c0:	00088e80 	call	88e8 <memset>
    }
    break;
   164c4:	00000406 	br	164d8 <lcd_handle_escape+0x290>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
   164c8:	0001883a 	nop
   164cc:	00000306 	br	164dc <lcd_handle_escape+0x294>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
   164d0:	0001883a 	nop
   164d4:	00000106 	br	164dc <lcd_handle_escape+0x294>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
   164d8:	0001883a 	nop
  }
}
   164dc:	0001883a 	nop
   164e0:	e037883a 	mov	sp,fp
   164e4:	dfc00117 	ldw	ra,4(sp)
   164e8:	df000017 	ldw	fp,0(sp)
   164ec:	dec00204 	addi	sp,sp,8
   164f0:	f800283a 	ret

000164f4 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   164f4:	defff304 	addi	sp,sp,-52
   164f8:	dfc00c15 	stw	ra,48(sp)
   164fc:	df000b15 	stw	fp,44(sp)
   16500:	df000b04 	addi	fp,sp,44
   16504:	e13ffc15 	stw	r4,-16(fp)
   16508:	e17ffd15 	stw	r5,-12(fp)
   1650c:	e1bffe15 	stw	r6,-8(fp)
   16510:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   16514:	e0bffe17 	ldw	r2,-8(fp)
   16518:	e0fffd17 	ldw	r3,-12(fp)
   1651c:	1885883a 	add	r2,r3,r2
   16520:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   16524:	e0bffc17 	ldw	r2,-16(fp)
   16528:	00c00044 	movi	r3,1
   1652c:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
   16530:	00009906 	br	16798 <altera_avalon_lcd_16207_write+0x2a4>
  {
    char c = *ptr;
   16534:	e0bffd17 	ldw	r2,-12(fp)
   16538:	10800003 	ldbu	r2,0(r2)
   1653c:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
   16540:	e0bffc17 	ldw	r2,-16(fp)
   16544:	10800903 	ldbu	r2,36(r2)
   16548:	10803fcc 	andi	r2,r2,255
   1654c:	1080201c 	xori	r2,r2,128
   16550:	10bfe004 	addi	r2,r2,-128
   16554:	10003716 	blt	r2,zero,16634 <altera_avalon_lcd_16207_write+0x140>
    {
      unsigned int esccount = sp->esccount;
   16558:	e0bffc17 	ldw	r2,-16(fp)
   1655c:	10800903 	ldbu	r2,36(r2)
   16560:	10803fcc 	andi	r2,r2,255
   16564:	1080201c 	xori	r2,r2,128
   16568:	10bfe004 	addi	r2,r2,-128
   1656c:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   16570:	e0bffa17 	ldw	r2,-24(fp)
   16574:	1000031e 	bne	r2,zero,16584 <altera_avalon_lcd_16207_write+0x90>
   16578:	e0bff907 	ldb	r2,-28(fp)
   1657c:	108016d8 	cmpnei	r2,r2,91
   16580:	10000d1e 	bne	r2,zero,165b8 <altera_avalon_lcd_16207_write+0xc4>
   16584:	e0bffa17 	ldw	r2,-24(fp)
   16588:	10001826 	beq	r2,zero,165ec <altera_avalon_lcd_16207_write+0xf8>
          (esccount > 0 && !isdigit(c) && c != ';'))
   1658c:	d0e01c17 	ldw	r3,-32656(gp)
   16590:	e0bff907 	ldb	r2,-28(fp)
   16594:	10800044 	addi	r2,r2,1
   16598:	1885883a 	add	r2,r3,r2
   1659c:	10800003 	ldbu	r2,0(r2)
   165a0:	10803fcc 	andi	r2,r2,255
   165a4:	1080010c 	andi	r2,r2,4
   165a8:	1000101e 	bne	r2,zero,165ec <altera_avalon_lcd_16207_write+0xf8>
   165ac:	e0bff907 	ldb	r2,-28(fp)
   165b0:	10800ee0 	cmpeqi	r2,r2,59
   165b4:	10000d1e 	bne	r2,zero,165ec <altera_avalon_lcd_16207_write+0xf8>
      {
        sp->escape[esccount] = 0;
   165b8:	e0fffc17 	ldw	r3,-16(fp)
   165bc:	e0bffa17 	ldw	r2,-24(fp)
   165c0:	1885883a 	add	r2,r3,r2
   165c4:	10800a04 	addi	r2,r2,40
   165c8:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   165cc:	e0bff907 	ldb	r2,-28(fp)
   165d0:	100b883a 	mov	r5,r2
   165d4:	e13ffc17 	ldw	r4,-16(fp)
   165d8:	00162480 	call	16248 <lcd_handle_escape>

        sp->esccount = -1;
   165dc:	e0bffc17 	ldw	r2,-16(fp)
   165e0:	00ffffc4 	movi	r3,-1
   165e4:	10c00905 	stb	r3,36(r2)
   165e8:	00006806 	br	1678c <altera_avalon_lcd_16207_write+0x298>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   165ec:	e0bffc17 	ldw	r2,-16(fp)
   165f0:	10800903 	ldbu	r2,36(r2)
   165f4:	10803fcc 	andi	r2,r2,255
   165f8:	108001e8 	cmpgeui	r2,r2,7
   165fc:	1000631e 	bne	r2,zero,1678c <altera_avalon_lcd_16207_write+0x298>
      {
        sp->escape[esccount] = c;
   16600:	e0fffc17 	ldw	r3,-16(fp)
   16604:	e0bffa17 	ldw	r2,-24(fp)
   16608:	1885883a 	add	r2,r3,r2
   1660c:	10800a04 	addi	r2,r2,40
   16610:	e0fff903 	ldbu	r3,-28(fp)
   16614:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
   16618:	e0bffc17 	ldw	r2,-16(fp)
   1661c:	10800903 	ldbu	r2,36(r2)
   16620:	10800044 	addi	r2,r2,1
   16624:	1007883a 	mov	r3,r2
   16628:	e0bffc17 	ldw	r2,-16(fp)
   1662c:	10c00905 	stb	r3,36(r2)
   16630:	00005606 	br	1678c <altera_avalon_lcd_16207_write+0x298>
      }
    }
    else if (c == 27) /* ESC */
   16634:	e0bff907 	ldb	r2,-28(fp)
   16638:	108006d8 	cmpnei	r2,r2,27
   1663c:	1000031e 	bne	r2,zero,1664c <altera_avalon_lcd_16207_write+0x158>
    {
      sp->esccount = 0;
   16640:	e0bffc17 	ldw	r2,-16(fp)
   16644:	10000905 	stb	zero,36(r2)
   16648:	00005006 	br	1678c <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\r')
   1664c:	e0bff907 	ldb	r2,-28(fp)
   16650:	10800358 	cmpnei	r2,r2,13
   16654:	1000031e 	bne	r2,zero,16664 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->x = 0;
   16658:	e0bffc17 	ldw	r2,-16(fp)
   1665c:	10000845 	stb	zero,33(r2)
   16660:	00004a06 	br	1678c <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\n')
   16664:	e0bff907 	ldb	r2,-28(fp)
   16668:	10800298 	cmpnei	r2,r2,10
   1666c:	1000101e 	bne	r2,zero,166b0 <altera_avalon_lcd_16207_write+0x1bc>
    {
      sp->x = 0;
   16670:	e0bffc17 	ldw	r2,-16(fp)
   16674:	10000845 	stb	zero,33(r2)
      sp->y++;
   16678:	e0bffc17 	ldw	r2,-16(fp)
   1667c:	10800883 	ldbu	r2,34(r2)
   16680:	10800044 	addi	r2,r2,1
   16684:	1007883a 	mov	r3,r2
   16688:	e0bffc17 	ldw	r2,-16(fp)
   1668c:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   16690:	e0bffc17 	ldw	r2,-16(fp)
   16694:	10800883 	ldbu	r2,34(r2)
   16698:	10803fcc 	andi	r2,r2,255
   1669c:	108000f0 	cmpltui	r2,r2,3
   166a0:	10003a1e 	bne	r2,zero,1678c <altera_avalon_lcd_16207_write+0x298>
        lcd_scroll_up(sp);
   166a4:	e13ffc17 	ldw	r4,-16(fp)
   166a8:	001617c0 	call	1617c <lcd_scroll_up>
   166ac:	00003706 	br	1678c <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\b')
   166b0:	e0bff907 	ldb	r2,-28(fp)
   166b4:	10800218 	cmpnei	r2,r2,8
   166b8:	10000b1e 	bne	r2,zero,166e8 <altera_avalon_lcd_16207_write+0x1f4>
    {
      if (sp->x > 0)
   166bc:	e0bffc17 	ldw	r2,-16(fp)
   166c0:	10800843 	ldbu	r2,33(r2)
   166c4:	10803fcc 	andi	r2,r2,255
   166c8:	10003026 	beq	r2,zero,1678c <altera_avalon_lcd_16207_write+0x298>
        sp->x--;
   166cc:	e0bffc17 	ldw	r2,-16(fp)
   166d0:	10800843 	ldbu	r2,33(r2)
   166d4:	10bfffc4 	addi	r2,r2,-1
   166d8:	1007883a 	mov	r3,r2
   166dc:	e0bffc17 	ldw	r2,-16(fp)
   166e0:	10c00845 	stb	r3,33(r2)
   166e4:	00002906 	br	1678c <altera_avalon_lcd_16207_write+0x298>
    }
    else if (isprint(c))
   166e8:	d0e01c17 	ldw	r3,-32656(gp)
   166ec:	e0bff907 	ldb	r2,-28(fp)
   166f0:	10800044 	addi	r2,r2,1
   166f4:	1885883a 	add	r2,r3,r2
   166f8:	10800003 	ldbu	r2,0(r2)
   166fc:	10803fcc 	andi	r2,r2,255
   16700:	1080201c 	xori	r2,r2,128
   16704:	10bfe004 	addi	r2,r2,-128
   16708:	108025cc 	andi	r2,r2,151
   1670c:	10001f26 	beq	r2,zero,1678c <altera_avalon_lcd_16207_write+0x298>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   16710:	e0bffc17 	ldw	r2,-16(fp)
   16714:	10800883 	ldbu	r2,34(r2)
   16718:	10803fcc 	andi	r2,r2,255
   1671c:	108000b0 	cmpltui	r2,r2,2
   16720:	1000021e 	bne	r2,zero,1672c <altera_avalon_lcd_16207_write+0x238>
        lcd_scroll_up(sp);
   16724:	e13ffc17 	ldw	r4,-16(fp)
   16728:	001617c0 	call	1617c <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   1672c:	e0bffc17 	ldw	r2,-16(fp)
   16730:	10800843 	ldbu	r2,33(r2)
   16734:	10803fcc 	andi	r2,r2,255
   16738:	10801428 	cmpgeui	r2,r2,80
   1673c:	10000d1e 	bne	r2,zero,16774 <altera_avalon_lcd_16207_write+0x280>
        sp->line[sp->y].data[sp->x] = c;
   16740:	e0bffc17 	ldw	r2,-16(fp)
   16744:	10800883 	ldbu	r2,34(r2)
   16748:	10c03fcc 	andi	r3,r2,255
   1674c:	e0bffc17 	ldw	r2,-16(fp)
   16750:	10800843 	ldbu	r2,33(r2)
   16754:	10803fcc 	andi	r2,r2,255
   16758:	e13ffc17 	ldw	r4,-16(fp)
   1675c:	18c018e4 	muli	r3,r3,99
   16760:	20c7883a 	add	r3,r4,r3
   16764:	1885883a 	add	r2,r3,r2
   16768:	10801004 	addi	r2,r2,64
   1676c:	e0fff903 	ldbu	r3,-28(fp)
   16770:	10c00005 	stb	r3,0(r2)

      sp->x++;
   16774:	e0bffc17 	ldw	r2,-16(fp)
   16778:	10800843 	ldbu	r2,33(r2)
   1677c:	10800044 	addi	r2,r2,1
   16780:	1007883a 	mov	r3,r2
   16784:	e0bffc17 	ldw	r2,-16(fp)
   16788:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   1678c:	e0bffd17 	ldw	r2,-12(fp)
   16790:	10800044 	addi	r2,r2,1
   16794:	e0bffd15 	stw	r2,-12(fp)
   16798:	e0fffd17 	ldw	r3,-12(fp)
   1679c:	e0bff817 	ldw	r2,-32(fp)
   167a0:	18bf6436 	bltu	r3,r2,16534 <__alt_data_end+0xf0016534>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   167a4:	00800404 	movi	r2,16
   167a8:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   167ac:	e03ff515 	stw	zero,-44(fp)
   167b0:	00003706 	br	16890 <altera_avalon_lcd_16207_write+0x39c>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   167b4:	00801404 	movi	r2,80
   167b8:	e0bff715 	stw	r2,-36(fp)
   167bc:	00001106 	br	16804 <altera_avalon_lcd_16207_write+0x310>
      if (sp->line[y].data[width-1] != ' ')
   167c0:	e0bff717 	ldw	r2,-36(fp)
   167c4:	10bfffc4 	addi	r2,r2,-1
   167c8:	e13ffc17 	ldw	r4,-16(fp)
   167cc:	e0fff517 	ldw	r3,-44(fp)
   167d0:	18c018e4 	muli	r3,r3,99
   167d4:	20c7883a 	add	r3,r4,r3
   167d8:	1885883a 	add	r2,r3,r2
   167dc:	10801004 	addi	r2,r2,64
   167e0:	10800003 	ldbu	r2,0(r2)
   167e4:	10803fcc 	andi	r2,r2,255
   167e8:	1080201c 	xori	r2,r2,128
   167ec:	10bfe004 	addi	r2,r2,-128
   167f0:	10800820 	cmpeqi	r2,r2,32
   167f4:	10000626 	beq	r2,zero,16810 <altera_avalon_lcd_16207_write+0x31c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   167f8:	e0bff717 	ldw	r2,-36(fp)
   167fc:	10bfffc4 	addi	r2,r2,-1
   16800:	e0bff715 	stw	r2,-36(fp)
   16804:	e0bff717 	ldw	r2,-36(fp)
   16808:	00bfed16 	blt	zero,r2,167c0 <__alt_data_end+0xf00167c0>
   1680c:	00000106 	br	16814 <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
        break;
   16810:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   16814:	e0bff717 	ldw	r2,-36(fp)
   16818:	10800448 	cmpgei	r2,r2,17
   1681c:	1000031e 	bne	r2,zero,1682c <altera_avalon_lcd_16207_write+0x338>
      width = ALT_LCD_WIDTH;
   16820:	00800404 	movi	r2,16
   16824:	e0bff715 	stw	r2,-36(fp)
   16828:	00000306 	br	16838 <altera_avalon_lcd_16207_write+0x344>
    else
      width++;
   1682c:	e0bff717 	ldw	r2,-36(fp)
   16830:	10800044 	addi	r2,r2,1
   16834:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
   16838:	e0bff717 	ldw	r2,-36(fp)
   1683c:	1009883a 	mov	r4,r2
   16840:	e0fffc17 	ldw	r3,-16(fp)
   16844:	e0bff517 	ldw	r2,-44(fp)
   16848:	108018e4 	muli	r2,r2,99
   1684c:	1885883a 	add	r2,r3,r2
   16850:	10802444 	addi	r2,r2,145
   16854:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
   16858:	e0fff617 	ldw	r3,-40(fp)
   1685c:	e0bff717 	ldw	r2,-36(fp)
   16860:	1880020e 	bge	r3,r2,1686c <altera_avalon_lcd_16207_write+0x378>
      widthmax = width;
   16864:	e0bff717 	ldw	r2,-36(fp)
   16868:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   1686c:	e0fffc17 	ldw	r3,-16(fp)
   16870:	e0bff517 	ldw	r2,-44(fp)
   16874:	108018e4 	muli	r2,r2,99
   16878:	1885883a 	add	r2,r3,r2
   1687c:	10802484 	addi	r2,r2,146
   16880:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16884:	e0bff517 	ldw	r2,-44(fp)
   16888:	10800044 	addi	r2,r2,1
   1688c:	e0bff515 	stw	r2,-44(fp)
   16890:	e0bff517 	ldw	r2,-44(fp)
   16894:	10800090 	cmplti	r2,r2,2
   16898:	103fc61e 	bne	r2,zero,167b4 <__alt_data_end+0xf00167b4>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   1689c:	e0bff617 	ldw	r2,-40(fp)
   168a0:	10800448 	cmpgei	r2,r2,17
   168a4:	1000031e 	bne	r2,zero,168b4 <altera_avalon_lcd_16207_write+0x3c0>
    sp->scrollmax = 0;
   168a8:	e0bffc17 	ldw	r2,-16(fp)
   168ac:	10000985 	stb	zero,38(r2)
   168b0:	00002d06 	br	16968 <altera_avalon_lcd_16207_write+0x474>
  else
  {
    widthmax *= 2;
   168b4:	e0bff617 	ldw	r2,-40(fp)
   168b8:	1085883a 	add	r2,r2,r2
   168bc:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
   168c0:	e0bff617 	ldw	r2,-40(fp)
   168c4:	1007883a 	mov	r3,r2
   168c8:	e0bffc17 	ldw	r2,-16(fp)
   168cc:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   168d0:	e03ff515 	stw	zero,-44(fp)
   168d4:	00002106 	br	1695c <altera_avalon_lcd_16207_write+0x468>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   168d8:	e0fffc17 	ldw	r3,-16(fp)
   168dc:	e0bff517 	ldw	r2,-44(fp)
   168e0:	108018e4 	muli	r2,r2,99
   168e4:	1885883a 	add	r2,r3,r2
   168e8:	10802444 	addi	r2,r2,145
   168ec:	10800003 	ldbu	r2,0(r2)
   168f0:	10803fcc 	andi	r2,r2,255
   168f4:	1080201c 	xori	r2,r2,128
   168f8:	10bfe004 	addi	r2,r2,-128
   168fc:	10800450 	cmplti	r2,r2,17
   16900:	1000131e 	bne	r2,zero,16950 <altera_avalon_lcd_16207_write+0x45c>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   16904:	e0fffc17 	ldw	r3,-16(fp)
   16908:	e0bff517 	ldw	r2,-44(fp)
   1690c:	108018e4 	muli	r2,r2,99
   16910:	1885883a 	add	r2,r3,r2
   16914:	10802444 	addi	r2,r2,145
   16918:	10800003 	ldbu	r2,0(r2)
   1691c:	10803fcc 	andi	r2,r2,255
   16920:	1080201c 	xori	r2,r2,128
   16924:	10bfe004 	addi	r2,r2,-128
   16928:	1006923a 	slli	r3,r2,8
   1692c:	e0bff617 	ldw	r2,-40(fp)
   16930:	1885283a 	div	r2,r3,r2
   16934:	1009883a 	mov	r4,r2
   16938:	e0fffc17 	ldw	r3,-16(fp)
   1693c:	e0bff517 	ldw	r2,-44(fp)
   16940:	108018e4 	muli	r2,r2,99
   16944:	1885883a 	add	r2,r3,r2
   16948:	10802484 	addi	r2,r2,146
   1694c:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16950:	e0bff517 	ldw	r2,-44(fp)
   16954:	10800044 	addi	r2,r2,1
   16958:	e0bff515 	stw	r2,-44(fp)
   1695c:	e0bff517 	ldw	r2,-44(fp)
   16960:	10800090 	cmplti	r2,r2,2
   16964:	103fdc1e 	bne	r2,zero,168d8 <__alt_data_end+0xf00168d8>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   16968:	e0bffc17 	ldw	r2,-16(fp)
   1696c:	10800943 	ldbu	r2,37(r2)
   16970:	10803fcc 	andi	r2,r2,255
   16974:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
   16978:	e13ffc17 	ldw	r4,-16(fp)
   1697c:	0015f8c0 	call	15f8c <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   16980:	e0bffc17 	ldw	r2,-16(fp)
   16984:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   16988:	e0bffc17 	ldw	r2,-16(fp)
   1698c:	10800943 	ldbu	r2,37(r2)
   16990:	10c03fcc 	andi	r3,r2,255
   16994:	e0bffb17 	ldw	r2,-20(fp)
   16998:	18800426 	beq	r3,r2,169ac <altera_avalon_lcd_16207_write+0x4b8>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   1699c:	e0bffc17 	ldw	r2,-16(fp)
   169a0:	00c00044 	movi	r3,1
   169a4:	10c009c5 	stb	r3,39(r2)
  }
   169a8:	003fef06 	br	16968 <__alt_data_end+0xf0016968>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
   169ac:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   169b0:	e0bffe17 	ldw	r2,-8(fp)
}
   169b4:	e037883a 	mov	sp,fp
   169b8:	dfc00117 	ldw	ra,4(sp)
   169bc:	df000017 	ldw	fp,0(sp)
   169c0:	dec00204 	addi	sp,sp,8
   169c4:	f800283a 	ret

000169c8 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   169c8:	defffc04 	addi	sp,sp,-16
   169cc:	dfc00315 	stw	ra,12(sp)
   169d0:	df000215 	stw	fp,8(sp)
   169d4:	df000204 	addi	fp,sp,8
   169d8:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   169dc:	e0bfff17 	ldw	r2,-4(fp)
   169e0:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   169e4:	e0bffe17 	ldw	r2,-8(fp)
   169e8:	10800943 	ldbu	r2,37(r2)
   169ec:	10803fcc 	andi	r2,r2,255
   169f0:	10c00044 	addi	r3,r2,1
   169f4:	e0bffe17 	ldw	r2,-8(fp)
   169f8:	10800983 	ldbu	r2,38(r2)
   169fc:	10803fcc 	andi	r2,r2,255
   16a00:	18800316 	blt	r3,r2,16a10 <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
   16a04:	e0bffe17 	ldw	r2,-8(fp)
   16a08:	10000945 	stb	zero,37(r2)
   16a0c:	00000606 	br	16a28 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
   16a10:	e0bffe17 	ldw	r2,-8(fp)
   16a14:	10800943 	ldbu	r2,37(r2)
   16a18:	10800044 	addi	r2,r2,1
   16a1c:	1007883a 	mov	r3,r2
   16a20:	e0bffe17 	ldw	r2,-8(fp)
   16a24:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   16a28:	e0bffe17 	ldw	r2,-8(fp)
   16a2c:	10800983 	ldbu	r2,38(r2)
   16a30:	10803fcc 	andi	r2,r2,255
   16a34:	10000826 	beq	r2,zero,16a58 <alt_lcd_16207_timeout+0x90>
   16a38:	e0bffe17 	ldw	r2,-8(fp)
   16a3c:	108009c3 	ldbu	r2,39(r2)
   16a40:	10803fcc 	andi	r2,r2,255
   16a44:	1080201c 	xori	r2,r2,128
   16a48:	10bfe004 	addi	r2,r2,-128
   16a4c:	1000021e 	bne	r2,zero,16a58 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
   16a50:	e13ffe17 	ldw	r4,-8(fp)
   16a54:	0015f8c0 	call	15f8c <lcd_repaint_screen>

  return sp->period;
   16a58:	e0bffe17 	ldw	r2,-8(fp)
   16a5c:	10800717 	ldw	r2,28(r2)
}
   16a60:	e037883a 	mov	sp,fp
   16a64:	dfc00117 	ldw	ra,4(sp)
   16a68:	df000017 	ldw	fp,0(sp)
   16a6c:	dec00204 	addi	sp,sp,8
   16a70:	f800283a 	ret

00016a74 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   16a74:	defffc04 	addi	sp,sp,-16
   16a78:	dfc00315 	stw	ra,12(sp)
   16a7c:	df000215 	stw	fp,8(sp)
   16a80:	df000204 	addi	fp,sp,8
   16a84:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   16a88:	e0bfff17 	ldw	r2,-4(fp)
   16a8c:	10800017 	ldw	r2,0(r2)
   16a90:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   16a94:	e0bfff17 	ldw	r2,-4(fp)
   16a98:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   16a9c:	010ea604 	movi	r4,15000
   16aa0:	00197d40 	call	197d4 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   16aa4:	e0bffe17 	ldw	r2,-8(fp)
   16aa8:	00c00c04 	movi	r3,48
   16aac:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   16ab0:	01040104 	movi	r4,4100
   16ab4:	00197d40 	call	197d4 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   16ab8:	e0bffe17 	ldw	r2,-8(fp)
   16abc:	00c00c04 	movi	r3,48
   16ac0:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   16ac4:	0100fa04 	movi	r4,1000
   16ac8:	00197d40 	call	197d4 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   16acc:	e0bffe17 	ldw	r2,-8(fp)
   16ad0:	00c00c04 	movi	r3,48
   16ad4:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   16ad8:	01400e04 	movi	r5,56
   16adc:	e13fff17 	ldw	r4,-4(fp)
   16ae0:	0015d2c0 	call	15d2c <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   16ae4:	01400204 	movi	r5,8
   16ae8:	e13fff17 	ldw	r4,-4(fp)
   16aec:	0015d2c0 	call	15d2c <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   16af0:	e13fff17 	ldw	r4,-4(fp)
   16af4:	0015ebc0 	call	15ebc <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   16af8:	01400184 	movi	r5,6
   16afc:	e13fff17 	ldw	r4,-4(fp)
   16b00:	0015d2c0 	call	15d2c <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   16b04:	01400304 	movi	r5,12
   16b08:	e13fff17 	ldw	r4,-4(fp)
   16b0c:	0015d2c0 	call	15d2c <lcd_write_command>

  sp->esccount = -1;
   16b10:	e0bfff17 	ldw	r2,-4(fp)
   16b14:	00ffffc4 	movi	r3,-1
   16b18:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
   16b1c:	e0bfff17 	ldw	r2,-4(fp)
   16b20:	10800a04 	addi	r2,r2,40
   16b24:	01800204 	movi	r6,8
   16b28:	000b883a 	mov	r5,zero
   16b2c:	1009883a 	mov	r4,r2
   16b30:	00088e80 	call	88e8 <memset>

  sp->scrollpos = 0;
   16b34:	e0bfff17 	ldw	r2,-4(fp)
   16b38:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   16b3c:	e0bfff17 	ldw	r2,-4(fp)
   16b40:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   16b44:	e0bfff17 	ldw	r2,-4(fp)
   16b48:	100009c5 	stb	zero,39(r2)
   16b4c:	d0e04817 	ldw	r3,-32480(gp)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   16b50:	00800284 	movi	r2,10
   16b54:	1885203a 	divu	r2,r3,r2
   16b58:	1007883a 	mov	r3,r2
   16b5c:	e0bfff17 	ldw	r2,-4(fp)
   16b60:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   16b64:	e0bfff17 	ldw	r2,-4(fp)
   16b68:	10c00104 	addi	r3,r2,4
   16b6c:	e0bfff17 	ldw	r2,-4(fp)
   16b70:	10800717 	ldw	r2,28(r2)
   16b74:	e1ffff17 	ldw	r7,-4(fp)
   16b78:	01800074 	movhi	r6,1
   16b7c:	319a7204 	addi	r6,r6,27080
   16b80:	100b883a 	mov	r5,r2
   16b84:	1809883a 	mov	r4,r3
   16b88:	0018e0c0 	call	18e0c <alt_alarm_start>
}
   16b8c:	0001883a 	nop
   16b90:	e037883a 	mov	sp,fp
   16b94:	dfc00117 	ldw	ra,4(sp)
   16b98:	df000017 	ldw	fp,0(sp)
   16b9c:	dec00204 	addi	sp,sp,8
   16ba0:	f800283a 	ret

00016ba4 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   16ba4:	defffa04 	addi	sp,sp,-24
   16ba8:	dfc00515 	stw	ra,20(sp)
   16bac:	df000415 	stw	fp,16(sp)
   16bb0:	df000404 	addi	fp,sp,16
   16bb4:	e13ffd15 	stw	r4,-12(fp)
   16bb8:	e17ffe15 	stw	r5,-8(fp)
   16bbc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   16bc0:	e0bffd17 	ldw	r2,-12(fp)
   16bc4:	10800017 	ldw	r2,0(r2)
   16bc8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   16bcc:	e0bffc17 	ldw	r2,-16(fp)
   16bd0:	10c00a04 	addi	r3,r2,40
   16bd4:	e0bffd17 	ldw	r2,-12(fp)
   16bd8:	10800217 	ldw	r2,8(r2)
   16bdc:	100f883a 	mov	r7,r2
   16be0:	e1bfff17 	ldw	r6,-4(fp)
   16be4:	e17ffe17 	ldw	r5,-8(fp)
   16be8:	1809883a 	mov	r4,r3
   16bec:	00164f40 	call	164f4 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   16bf0:	e037883a 	mov	sp,fp
   16bf4:	dfc00117 	ldw	ra,4(sp)
   16bf8:	df000017 	ldw	fp,0(sp)
   16bfc:	dec00204 	addi	sp,sp,8
   16c00:	f800283a 	ret

00016c04 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   16c04:	defff904 	addi	sp,sp,-28
   16c08:	dfc00615 	stw	ra,24(sp)
   16c0c:	df000515 	stw	fp,20(sp)
   16c10:	df000504 	addi	fp,sp,20
   16c14:	e13ffe15 	stw	r4,-8(fp)
   16c18:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   16c1c:	0007883a 	mov	r3,zero
   16c20:	e0bffe17 	ldw	r2,-8(fp)
   16c24:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   16c28:	e0bffe17 	ldw	r2,-8(fp)
   16c2c:	10800104 	addi	r2,r2,4
   16c30:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   16c34:	0005303a 	rdctl	r2,status
   16c38:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   16c3c:	e0fffc17 	ldw	r3,-16(fp)
   16c40:	00bfff84 	movi	r2,-2
   16c44:	1884703a 	and	r2,r3,r2
   16c48:	1001703a 	wrctl	status,r2
  
  return context;
   16c4c:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   16c50:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
   16c54:	00196cc0 	call	196cc <alt_tick>
   16c58:	e0bffb17 	ldw	r2,-20(fp)
   16c5c:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   16c60:	e0bffd17 	ldw	r2,-12(fp)
   16c64:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   16c68:	0001883a 	nop
   16c6c:	e037883a 	mov	sp,fp
   16c70:	dfc00117 	ldw	ra,4(sp)
   16c74:	df000017 	ldw	fp,0(sp)
   16c78:	dec00204 	addi	sp,sp,8
   16c7c:	f800283a 	ret

00016c80 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   16c80:	defff904 	addi	sp,sp,-28
   16c84:	dfc00615 	stw	ra,24(sp)
   16c88:	df000515 	stw	fp,20(sp)
   16c8c:	df000504 	addi	fp,sp,20
   16c90:	e13ffc15 	stw	r4,-16(fp)
   16c94:	e17ffd15 	stw	r5,-12(fp)
   16c98:	e1bffe15 	stw	r6,-8(fp)
   16c9c:	e1ffff15 	stw	r7,-4(fp)
   16ca0:	e0bfff17 	ldw	r2,-4(fp)
   16ca4:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   16ca8:	d0a04817 	ldw	r2,-32480(gp)
   16cac:	1000021e 	bne	r2,zero,16cb8 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   16cb0:	e0bffb17 	ldw	r2,-20(fp)
   16cb4:	d0a04815 	stw	r2,-32480(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   16cb8:	e0bffc17 	ldw	r2,-16(fp)
   16cbc:	10800104 	addi	r2,r2,4
   16cc0:	00c001c4 	movi	r3,7
   16cc4:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   16cc8:	01800074 	movhi	r6,1
   16ccc:	319b0104 	addi	r6,r6,27652
   16cd0:	e17ffc17 	ldw	r5,-16(fp)
   16cd4:	e13ffe17 	ldw	r4,-8(fp)
   16cd8:	00019200 	call	1920 <alt_irq_register>
#endif  
}
   16cdc:	0001883a 	nop
   16ce0:	e037883a 	mov	sp,fp
   16ce4:	dfc00117 	ldw	ra,4(sp)
   16ce8:	df000017 	ldw	fp,0(sp)
   16cec:	dec00204 	addi	sp,sp,8
   16cf0:	f800283a 	ret

00016cf4 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   16cf4:	defffa04 	addi	sp,sp,-24
   16cf8:	dfc00515 	stw	ra,20(sp)
   16cfc:	df000415 	stw	fp,16(sp)
   16d00:	df000404 	addi	fp,sp,16
   16d04:	e13ffd15 	stw	r4,-12(fp)
   16d08:	e17ffe15 	stw	r5,-8(fp)
   16d0c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   16d10:	e0bffd17 	ldw	r2,-12(fp)
   16d14:	10800017 	ldw	r2,0(r2)
   16d18:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   16d1c:	e0bffc17 	ldw	r2,-16(fp)
   16d20:	10c00a04 	addi	r3,r2,40
   16d24:	e0bffd17 	ldw	r2,-12(fp)
   16d28:	10800217 	ldw	r2,8(r2)
   16d2c:	100f883a 	mov	r7,r2
   16d30:	e1bfff17 	ldw	r6,-4(fp)
   16d34:	e17ffe17 	ldw	r5,-8(fp)
   16d38:	1809883a 	mov	r4,r3
   16d3c:	00172040 	call	17204 <altera_avalon_uart_read>
      fd->fd_flags);
}
   16d40:	e037883a 	mov	sp,fp
   16d44:	dfc00117 	ldw	ra,4(sp)
   16d48:	df000017 	ldw	fp,0(sp)
   16d4c:	dec00204 	addi	sp,sp,8
   16d50:	f800283a 	ret

00016d54 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   16d54:	defffa04 	addi	sp,sp,-24
   16d58:	dfc00515 	stw	ra,20(sp)
   16d5c:	df000415 	stw	fp,16(sp)
   16d60:	df000404 	addi	fp,sp,16
   16d64:	e13ffd15 	stw	r4,-12(fp)
   16d68:	e17ffe15 	stw	r5,-8(fp)
   16d6c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   16d70:	e0bffd17 	ldw	r2,-12(fp)
   16d74:	10800017 	ldw	r2,0(r2)
   16d78:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   16d7c:	e0bffc17 	ldw	r2,-16(fp)
   16d80:	10c00a04 	addi	r3,r2,40
   16d84:	e0bffd17 	ldw	r2,-12(fp)
   16d88:	10800217 	ldw	r2,8(r2)
   16d8c:	100f883a 	mov	r7,r2
   16d90:	e1bfff17 	ldw	r6,-4(fp)
   16d94:	e17ffe17 	ldw	r5,-8(fp)
   16d98:	1809883a 	mov	r4,r3
   16d9c:	001741c0 	call	1741c <altera_avalon_uart_write>
      fd->fd_flags);
}
   16da0:	e037883a 	mov	sp,fp
   16da4:	dfc00117 	ldw	ra,4(sp)
   16da8:	df000017 	ldw	fp,0(sp)
   16dac:	dec00204 	addi	sp,sp,8
   16db0:	f800283a 	ret

00016db4 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   16db4:	defffc04 	addi	sp,sp,-16
   16db8:	dfc00315 	stw	ra,12(sp)
   16dbc:	df000215 	stw	fp,8(sp)
   16dc0:	df000204 	addi	fp,sp,8
   16dc4:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   16dc8:	e0bfff17 	ldw	r2,-4(fp)
   16dcc:	10800017 	ldw	r2,0(r2)
   16dd0:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   16dd4:	e0bffe17 	ldw	r2,-8(fp)
   16dd8:	10c00a04 	addi	r3,r2,40
   16ddc:	e0bfff17 	ldw	r2,-4(fp)
   16de0:	10800217 	ldw	r2,8(r2)
   16de4:	100b883a 	mov	r5,r2
   16de8:	1809883a 	mov	r4,r3
   16dec:	00171740 	call	17174 <altera_avalon_uart_close>
}
   16df0:	e037883a 	mov	sp,fp
   16df4:	dfc00117 	ldw	ra,4(sp)
   16df8:	df000017 	ldw	fp,0(sp)
   16dfc:	dec00204 	addi	sp,sp,8
   16e00:	f800283a 	ret

00016e04 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   16e04:	defff904 	addi	sp,sp,-28
   16e08:	dfc00615 	stw	ra,24(sp)
   16e0c:	df000515 	stw	fp,20(sp)
   16e10:	df000504 	addi	fp,sp,20
   16e14:	e13ffd15 	stw	r4,-12(fp)
   16e18:	e17ffe15 	stw	r5,-8(fp)
   16e1c:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
   16e20:	e0bffd17 	ldw	r2,-12(fp)
   16e24:	10800017 	ldw	r2,0(r2)
   16e28:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   16e2c:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   16e30:	1000041e 	bne	r2,zero,16e44 <altera_avalon_uart_init+0x40>
   16e34:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   16e38:	1000021e 	bne	r2,zero,16e44 <altera_avalon_uart_init+0x40>
   16e3c:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   16e40:	10000226 	beq	r2,zero,16e4c <altera_avalon_uart_init+0x48>
   16e44:	00800044 	movi	r2,1
   16e48:	00000106 	br	16e50 <altera_avalon_uart_init+0x4c>
   16e4c:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   16e50:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   16e54:	e0bffc17 	ldw	r2,-16(fp)
   16e58:	10000d1e 	bne	r2,zero,16e90 <altera_avalon_uart_init+0x8c>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   16e5c:	e0bffd17 	ldw	r2,-12(fp)
   16e60:	00c32004 	movi	r3,3200
   16e64:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   16e68:	e0bffb17 	ldw	r2,-20(fp)
   16e6c:	10800304 	addi	r2,r2,12
   16e70:	e0fffd17 	ldw	r3,-12(fp)
   16e74:	18c00117 	ldw	r3,4(r3)
   16e78:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   16e7c:	01800074 	movhi	r6,1
   16e80:	319baa04 	addi	r6,r6,28328
   16e84:	e17ffd17 	ldw	r5,-12(fp)
   16e88:	e13fff17 	ldw	r4,-4(fp)
   16e8c:	00019200 	call	1920 <alt_irq_register>
#endif  
  }
}
   16e90:	0001883a 	nop
   16e94:	e037883a 	mov	sp,fp
   16e98:	dfc00117 	ldw	ra,4(sp)
   16e9c:	df000017 	ldw	fp,0(sp)
   16ea0:	dec00204 	addi	sp,sp,8
   16ea4:	f800283a 	ret

00016ea8 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   16ea8:	defff904 	addi	sp,sp,-28
   16eac:	dfc00615 	stw	ra,24(sp)
   16eb0:	df000515 	stw	fp,20(sp)
   16eb4:	df000504 	addi	fp,sp,20
   16eb8:	e13ffe15 	stw	r4,-8(fp)
   16ebc:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   16ec0:	e0bffe17 	ldw	r2,-8(fp)
   16ec4:	e0bffb15 	stw	r2,-20(fp)
  void* base               = sp->base;
   16ec8:	e0bffb17 	ldw	r2,-20(fp)
   16ecc:	10800017 	ldw	r2,0(r2)
   16ed0:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   16ed4:	e0bffc17 	ldw	r2,-16(fp)
   16ed8:	10800204 	addi	r2,r2,8
   16edc:	10800037 	ldwio	r2,0(r2)
   16ee0:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   16ee4:	e0bffc17 	ldw	r2,-16(fp)
   16ee8:	10800204 	addi	r2,r2,8
   16eec:	0007883a 	mov	r3,zero
   16ef0:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   16ef4:	e0bffc17 	ldw	r2,-16(fp)
   16ef8:	10800204 	addi	r2,r2,8
   16efc:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   16f00:	e0bffd17 	ldw	r2,-12(fp)
   16f04:	1080200c 	andi	r2,r2,128
   16f08:	10000326 	beq	r2,zero,16f18 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   16f0c:	e17ffd17 	ldw	r5,-12(fp)
   16f10:	e13ffb17 	ldw	r4,-20(fp)
   16f14:	0016f480 	call	16f48 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   16f18:	e0bffd17 	ldw	r2,-12(fp)
   16f1c:	1081100c 	andi	r2,r2,1088
   16f20:	10000326 	beq	r2,zero,16f30 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   16f24:	e17ffd17 	ldw	r5,-12(fp)
   16f28:	e13ffb17 	ldw	r4,-20(fp)
   16f2c:	001702c0 	call	1702c <altera_avalon_uart_txirq>
  }
  

}
   16f30:	0001883a 	nop
   16f34:	e037883a 	mov	sp,fp
   16f38:	dfc00117 	ldw	ra,4(sp)
   16f3c:	df000017 	ldw	fp,0(sp)
   16f40:	dec00204 	addi	sp,sp,8
   16f44:	f800283a 	ret

00016f48 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   16f48:	defffc04 	addi	sp,sp,-16
   16f4c:	df000315 	stw	fp,12(sp)
   16f50:	df000304 	addi	fp,sp,12
   16f54:	e13ffe15 	stw	r4,-8(fp)
   16f58:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   16f5c:	e0bfff17 	ldw	r2,-4(fp)
   16f60:	108000cc 	andi	r2,r2,3
   16f64:	10002c1e 	bne	r2,zero,17018 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   16f68:	e0bffe17 	ldw	r2,-8(fp)
   16f6c:	10800317 	ldw	r2,12(r2)
   16f70:	e0bffe17 	ldw	r2,-8(fp)
   16f74:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   16f78:	e0bffe17 	ldw	r2,-8(fp)
   16f7c:	10800317 	ldw	r2,12(r2)
   16f80:	10800044 	addi	r2,r2,1
   16f84:	10800fcc 	andi	r2,r2,63
   16f88:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   16f8c:	e0bffe17 	ldw	r2,-8(fp)
   16f90:	10800317 	ldw	r2,12(r2)
   16f94:	e0fffe17 	ldw	r3,-8(fp)
   16f98:	18c00017 	ldw	r3,0(r3)
   16f9c:	18c00037 	ldwio	r3,0(r3)
   16fa0:	1809883a 	mov	r4,r3
   16fa4:	e0fffe17 	ldw	r3,-8(fp)
   16fa8:	1885883a 	add	r2,r3,r2
   16fac:	10800704 	addi	r2,r2,28
   16fb0:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
   16fb4:	e0bffe17 	ldw	r2,-8(fp)
   16fb8:	e0fffd17 	ldw	r3,-12(fp)
   16fbc:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   16fc0:	e0bffe17 	ldw	r2,-8(fp)
   16fc4:	10800317 	ldw	r2,12(r2)
   16fc8:	10800044 	addi	r2,r2,1
   16fcc:	10800fcc 	andi	r2,r2,63
   16fd0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   16fd4:	e0bffe17 	ldw	r2,-8(fp)
   16fd8:	10c00217 	ldw	r3,8(r2)
   16fdc:	e0bffd17 	ldw	r2,-12(fp)
   16fe0:	18800e1e 	bne	r3,r2,1701c <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   16fe4:	e0bffe17 	ldw	r2,-8(fp)
   16fe8:	10c00117 	ldw	r3,4(r2)
   16fec:	00bfdfc4 	movi	r2,-129
   16ff0:	1886703a 	and	r3,r3,r2
   16ff4:	e0bffe17 	ldw	r2,-8(fp)
   16ff8:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   16ffc:	e0bffe17 	ldw	r2,-8(fp)
   17000:	10800017 	ldw	r2,0(r2)
   17004:	10800304 	addi	r2,r2,12
   17008:	e0fffe17 	ldw	r3,-8(fp)
   1700c:	18c00117 	ldw	r3,4(r3)
   17010:	10c00035 	stwio	r3,0(r2)
   17014:	00000106 	br	1701c <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
   17018:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
   1701c:	e037883a 	mov	sp,fp
   17020:	df000017 	ldw	fp,0(sp)
   17024:	dec00104 	addi	sp,sp,4
   17028:	f800283a 	ret

0001702c <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   1702c:	defffb04 	addi	sp,sp,-20
   17030:	df000415 	stw	fp,16(sp)
   17034:	df000404 	addi	fp,sp,16
   17038:	e13ffc15 	stw	r4,-16(fp)
   1703c:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   17040:	e0bffc17 	ldw	r2,-16(fp)
   17044:	10c00417 	ldw	r3,16(r2)
   17048:	e0bffc17 	ldw	r2,-16(fp)
   1704c:	10800517 	ldw	r2,20(r2)
   17050:	18803226 	beq	r3,r2,1711c <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   17054:	e0bffc17 	ldw	r2,-16(fp)
   17058:	10800617 	ldw	r2,24(r2)
   1705c:	1080008c 	andi	r2,r2,2
   17060:	10000326 	beq	r2,zero,17070 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   17064:	e0bffd17 	ldw	r2,-12(fp)
   17068:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   1706c:	10001d26 	beq	r2,zero,170e4 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   17070:	e0bffc17 	ldw	r2,-16(fp)
   17074:	10800417 	ldw	r2,16(r2)
   17078:	e0bffc17 	ldw	r2,-16(fp)
   1707c:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   17080:	e0bffc17 	ldw	r2,-16(fp)
   17084:	10800017 	ldw	r2,0(r2)
   17088:	10800104 	addi	r2,r2,4
   1708c:	e0fffc17 	ldw	r3,-16(fp)
   17090:	18c00417 	ldw	r3,16(r3)
   17094:	e13ffc17 	ldw	r4,-16(fp)
   17098:	20c7883a 	add	r3,r4,r3
   1709c:	18c01704 	addi	r3,r3,92
   170a0:	18c00003 	ldbu	r3,0(r3)
   170a4:	18c03fcc 	andi	r3,r3,255
   170a8:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   170ac:	e0bffc17 	ldw	r2,-16(fp)
   170b0:	10800417 	ldw	r2,16(r2)
   170b4:	10800044 	addi	r2,r2,1
   170b8:	e0fffc17 	ldw	r3,-16(fp)
   170bc:	18800415 	stw	r2,16(r3)
   170c0:	10c00fcc 	andi	r3,r2,63
   170c4:	e0bffc17 	ldw	r2,-16(fp)
   170c8:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   170cc:	e0bffc17 	ldw	r2,-16(fp)
   170d0:	10800117 	ldw	r2,4(r2)
   170d4:	10c01014 	ori	r3,r2,64
   170d8:	e0bffc17 	ldw	r2,-16(fp)
   170dc:	10c00115 	stw	r3,4(r2)
   170e0:	00000e06 	br	1711c <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   170e4:	e0bffc17 	ldw	r2,-16(fp)
   170e8:	10800017 	ldw	r2,0(r2)
   170ec:	10800204 	addi	r2,r2,8
   170f0:	10800037 	ldwio	r2,0(r2)
   170f4:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   170f8:	e0bffd17 	ldw	r2,-12(fp)
   170fc:	1082000c 	andi	r2,r2,2048
   17100:	1000061e 	bne	r2,zero,1711c <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   17104:	e0bffc17 	ldw	r2,-16(fp)
   17108:	10c00117 	ldw	r3,4(r2)
   1710c:	00bfefc4 	movi	r2,-65
   17110:	1886703a 	and	r3,r3,r2
   17114:	e0bffc17 	ldw	r2,-16(fp)
   17118:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   1711c:	e0bffc17 	ldw	r2,-16(fp)
   17120:	10c00417 	ldw	r3,16(r2)
   17124:	e0bffc17 	ldw	r2,-16(fp)
   17128:	10800517 	ldw	r2,20(r2)
   1712c:	1880061e 	bne	r3,r2,17148 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   17130:	e0bffc17 	ldw	r2,-16(fp)
   17134:	10c00117 	ldw	r3,4(r2)
   17138:	00beefc4 	movi	r2,-1089
   1713c:	1886703a 	and	r3,r3,r2
   17140:	e0bffc17 	ldw	r2,-16(fp)
   17144:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17148:	e0bffc17 	ldw	r2,-16(fp)
   1714c:	10800017 	ldw	r2,0(r2)
   17150:	10800304 	addi	r2,r2,12
   17154:	e0fffc17 	ldw	r3,-16(fp)
   17158:	18c00117 	ldw	r3,4(r3)
   1715c:	10c00035 	stwio	r3,0(r2)
}
   17160:	0001883a 	nop
   17164:	e037883a 	mov	sp,fp
   17168:	df000017 	ldw	fp,0(sp)
   1716c:	dec00104 	addi	sp,sp,4
   17170:	f800283a 	ret

00017174 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   17174:	defffd04 	addi	sp,sp,-12
   17178:	df000215 	stw	fp,8(sp)
   1717c:	df000204 	addi	fp,sp,8
   17180:	e13ffe15 	stw	r4,-8(fp)
   17184:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   17188:	00000506 	br	171a0 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   1718c:	e0bfff17 	ldw	r2,-4(fp)
   17190:	1090000c 	andi	r2,r2,16384
   17194:	10000226 	beq	r2,zero,171a0 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
   17198:	00bffd44 	movi	r2,-11
   1719c:	00000606 	br	171b8 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   171a0:	e0bffe17 	ldw	r2,-8(fp)
   171a4:	10c00417 	ldw	r3,16(r2)
   171a8:	e0bffe17 	ldw	r2,-8(fp)
   171ac:	10800517 	ldw	r2,20(r2)
   171b0:	18bff61e 	bne	r3,r2,1718c <__alt_data_end+0xf001718c>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   171b4:	0005883a 	mov	r2,zero
}
   171b8:	e037883a 	mov	sp,fp
   171bc:	df000017 	ldw	fp,0(sp)
   171c0:	dec00104 	addi	sp,sp,4
   171c4:	f800283a 	ret

000171c8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   171c8:	defffe04 	addi	sp,sp,-8
   171cc:	dfc00115 	stw	ra,4(sp)
   171d0:	df000015 	stw	fp,0(sp)
   171d4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   171d8:	d0a01417 	ldw	r2,-32688(gp)
   171dc:	10000326 	beq	r2,zero,171ec <alt_get_errno+0x24>
   171e0:	d0a01417 	ldw	r2,-32688(gp)
   171e4:	103ee83a 	callr	r2
   171e8:	00000106 	br	171f0 <alt_get_errno+0x28>
   171ec:	d0a04304 	addi	r2,gp,-32500
}
   171f0:	e037883a 	mov	sp,fp
   171f4:	dfc00117 	ldw	ra,4(sp)
   171f8:	df000017 	ldw	fp,0(sp)
   171fc:	dec00204 	addi	sp,sp,8
   17200:	f800283a 	ret

00017204 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   17204:	defff204 	addi	sp,sp,-56
   17208:	dfc00d15 	stw	ra,52(sp)
   1720c:	df000c15 	stw	fp,48(sp)
   17210:	df000c04 	addi	fp,sp,48
   17214:	e13ffc15 	stw	r4,-16(fp)
   17218:	e17ffd15 	stw	r5,-12(fp)
   1721c:	e1bffe15 	stw	r6,-8(fp)
   17220:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
   17224:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
   17228:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   1722c:	e0bfff17 	ldw	r2,-4(fp)
   17230:	1090000c 	andi	r2,r2,16384
   17234:	1005003a 	cmpeq	r2,r2,zero
   17238:	10803fcc 	andi	r2,r2,255
   1723c:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   17240:	00001306 	br	17290 <altera_avalon_uart_read+0x8c>
    {
      count++;
   17244:	e0bff517 	ldw	r2,-44(fp)
   17248:	10800044 	addi	r2,r2,1
   1724c:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   17250:	e0bffd17 	ldw	r2,-12(fp)
   17254:	10c00044 	addi	r3,r2,1
   17258:	e0fffd15 	stw	r3,-12(fp)
   1725c:	e0fffc17 	ldw	r3,-16(fp)
   17260:	18c00217 	ldw	r3,8(r3)
   17264:	e13ffc17 	ldw	r4,-16(fp)
   17268:	20c7883a 	add	r3,r4,r3
   1726c:	18c00704 	addi	r3,r3,28
   17270:	18c00003 	ldbu	r3,0(r3)
   17274:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
   17278:	e0bffc17 	ldw	r2,-16(fp)
   1727c:	10800217 	ldw	r2,8(r2)
   17280:	10800044 	addi	r2,r2,1
   17284:	10c00fcc 	andi	r3,r2,63
   17288:	e0bffc17 	ldw	r2,-16(fp)
   1728c:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   17290:	e0fff517 	ldw	r3,-44(fp)
   17294:	e0bffe17 	ldw	r2,-8(fp)
   17298:	1880050e 	bge	r3,r2,172b0 <altera_avalon_uart_read+0xac>
   1729c:	e0bffc17 	ldw	r2,-16(fp)
   172a0:	10c00217 	ldw	r3,8(r2)
   172a4:	e0bffc17 	ldw	r2,-16(fp)
   172a8:	10800317 	ldw	r2,12(r2)
   172ac:	18bfe51e 	bne	r3,r2,17244 <__alt_data_end+0xf0017244>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   172b0:	e0bff517 	ldw	r2,-44(fp)
   172b4:	1000251e 	bne	r2,zero,1734c <altera_avalon_uart_read+0x148>
   172b8:	e0bffc17 	ldw	r2,-16(fp)
   172bc:	10c00217 	ldw	r3,8(r2)
   172c0:	e0bffc17 	ldw	r2,-16(fp)
   172c4:	10800317 	ldw	r2,12(r2)
   172c8:	1880201e 	bne	r3,r2,1734c <altera_avalon_uart_read+0x148>
    {
      if (!block)
   172cc:	e0bff617 	ldw	r2,-40(fp)
   172d0:	1000071e 	bne	r2,zero,172f0 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   172d4:	00171c80 	call	171c8 <alt_get_errno>
   172d8:	1007883a 	mov	r3,r2
   172dc:	008002c4 	movi	r2,11
   172e0:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
   172e4:	00800044 	movi	r2,1
   172e8:	e0bff405 	stb	r2,-48(fp)
        break;
   172ec:	00001b06 	br	1735c <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   172f0:	0005303a 	rdctl	r2,status
   172f4:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   172f8:	e0fff917 	ldw	r3,-28(fp)
   172fc:	00bfff84 	movi	r2,-2
   17300:	1884703a 	and	r2,r3,r2
   17304:	1001703a 	wrctl	status,r2
  
  return context;
   17308:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   1730c:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   17310:	e0bffc17 	ldw	r2,-16(fp)
   17314:	10800117 	ldw	r2,4(r2)
   17318:	10c02014 	ori	r3,r2,128
   1731c:	e0bffc17 	ldw	r2,-16(fp)
   17320:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17324:	e0bffc17 	ldw	r2,-16(fp)
   17328:	10800017 	ldw	r2,0(r2)
   1732c:	10800304 	addi	r2,r2,12
   17330:	e0fffc17 	ldw	r3,-16(fp)
   17334:	18c00117 	ldw	r3,4(r3)
   17338:	10c00035 	stwio	r3,0(r2)
   1733c:	e0bff817 	ldw	r2,-32(fp)
   17340:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   17344:	e0bffa17 	ldw	r2,-24(fp)
   17348:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   1734c:	e0bff517 	ldw	r2,-44(fp)
   17350:	1000021e 	bne	r2,zero,1735c <altera_avalon_uart_read+0x158>
   17354:	e0bffe17 	ldw	r2,-8(fp)
   17358:	103fcd1e 	bne	r2,zero,17290 <__alt_data_end+0xf0017290>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1735c:	0005303a 	rdctl	r2,status
   17360:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17364:	e0fffb17 	ldw	r3,-20(fp)
   17368:	00bfff84 	movi	r2,-2
   1736c:	1884703a 	and	r2,r3,r2
   17370:	1001703a 	wrctl	status,r2
  
  return context;
   17374:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   17378:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   1737c:	e0bffc17 	ldw	r2,-16(fp)
   17380:	10800117 	ldw	r2,4(r2)
   17384:	10c02014 	ori	r3,r2,128
   17388:	e0bffc17 	ldw	r2,-16(fp)
   1738c:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17390:	e0bffc17 	ldw	r2,-16(fp)
   17394:	10800017 	ldw	r2,0(r2)
   17398:	10800304 	addi	r2,r2,12
   1739c:	e0fffc17 	ldw	r3,-16(fp)
   173a0:	18c00117 	ldw	r3,4(r3)
   173a4:	10c00035 	stwio	r3,0(r2)
   173a8:	e0bff817 	ldw	r2,-32(fp)
   173ac:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   173b0:	e0bff717 	ldw	r2,-36(fp)
   173b4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   173b8:	e0bff403 	ldbu	r2,-48(fp)
   173bc:	10000226 	beq	r2,zero,173c8 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
   173c0:	00bffd44 	movi	r2,-11
   173c4:	00000106 	br	173cc <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
   173c8:	e0bff517 	ldw	r2,-44(fp)
  }
}
   173cc:	e037883a 	mov	sp,fp
   173d0:	dfc00117 	ldw	ra,4(sp)
   173d4:	df000017 	ldw	fp,0(sp)
   173d8:	dec00204 	addi	sp,sp,8
   173dc:	f800283a 	ret

000173e0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   173e0:	defffe04 	addi	sp,sp,-8
   173e4:	dfc00115 	stw	ra,4(sp)
   173e8:	df000015 	stw	fp,0(sp)
   173ec:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   173f0:	d0a01417 	ldw	r2,-32688(gp)
   173f4:	10000326 	beq	r2,zero,17404 <alt_get_errno+0x24>
   173f8:	d0a01417 	ldw	r2,-32688(gp)
   173fc:	103ee83a 	callr	r2
   17400:	00000106 	br	17408 <alt_get_errno+0x28>
   17404:	d0a04304 	addi	r2,gp,-32500
}
   17408:	e037883a 	mov	sp,fp
   1740c:	dfc00117 	ldw	ra,4(sp)
   17410:	df000017 	ldw	fp,0(sp)
   17414:	dec00204 	addi	sp,sp,8
   17418:	f800283a 	ret

0001741c <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   1741c:	defff204 	addi	sp,sp,-56
   17420:	dfc00d15 	stw	ra,52(sp)
   17424:	df000c15 	stw	fp,48(sp)
   17428:	df000c04 	addi	fp,sp,48
   1742c:	e13ffc15 	stw	r4,-16(fp)
   17430:	e17ffd15 	stw	r5,-12(fp)
   17434:	e1bffe15 	stw	r6,-8(fp)
   17438:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   1743c:	e0bffe17 	ldw	r2,-8(fp)
   17440:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   17444:	e0bfff17 	ldw	r2,-4(fp)
   17448:	1090000c 	andi	r2,r2,16384
   1744c:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   17450:	00003c06 	br	17544 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   17454:	e0bffc17 	ldw	r2,-16(fp)
   17458:	10800517 	ldw	r2,20(r2)
   1745c:	10800044 	addi	r2,r2,1
   17460:	10800fcc 	andi	r2,r2,63
   17464:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   17468:	e0bffc17 	ldw	r2,-16(fp)
   1746c:	10c00417 	ldw	r3,16(r2)
   17470:	e0bff717 	ldw	r2,-36(fp)
   17474:	1880221e 	bne	r3,r2,17500 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
   17478:	e0bff517 	ldw	r2,-44(fp)
   1747c:	10000526 	beq	r2,zero,17494 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   17480:	00173e00 	call	173e0 <alt_get_errno>
   17484:	1007883a 	mov	r3,r2
   17488:	008002c4 	movi	r2,11
   1748c:	18800015 	stw	r2,0(r3)
        break;
   17490:	00002e06 	br	1754c <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   17494:	0005303a 	rdctl	r2,status
   17498:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1749c:	e0fff917 	ldw	r3,-28(fp)
   174a0:	00bfff84 	movi	r2,-2
   174a4:	1884703a 	and	r2,r3,r2
   174a8:	1001703a 	wrctl	status,r2
  
  return context;
   174ac:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   174b0:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   174b4:	e0bffc17 	ldw	r2,-16(fp)
   174b8:	10800117 	ldw	r2,4(r2)
   174bc:	10c11014 	ori	r3,r2,1088
   174c0:	e0bffc17 	ldw	r2,-16(fp)
   174c4:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   174c8:	e0bffc17 	ldw	r2,-16(fp)
   174cc:	10800017 	ldw	r2,0(r2)
   174d0:	10800304 	addi	r2,r2,12
   174d4:	e0fffc17 	ldw	r3,-16(fp)
   174d8:	18c00117 	ldw	r3,4(r3)
   174dc:	10c00035 	stwio	r3,0(r2)
   174e0:	e0bff817 	ldw	r2,-32(fp)
   174e4:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   174e8:	e0bff617 	ldw	r2,-40(fp)
   174ec:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   174f0:	e0bffc17 	ldw	r2,-16(fp)
   174f4:	10c00417 	ldw	r3,16(r2)
   174f8:	e0bff717 	ldw	r2,-36(fp)
   174fc:	18bffc26 	beq	r3,r2,174f0 <__alt_data_end+0xf00174f0>
      }
    }

    count--;
   17500:	e0bff417 	ldw	r2,-48(fp)
   17504:	10bfffc4 	addi	r2,r2,-1
   17508:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   1750c:	e0bffc17 	ldw	r2,-16(fp)
   17510:	10c00517 	ldw	r3,20(r2)
   17514:	e0bffd17 	ldw	r2,-12(fp)
   17518:	11000044 	addi	r4,r2,1
   1751c:	e13ffd15 	stw	r4,-12(fp)
   17520:	10800003 	ldbu	r2,0(r2)
   17524:	1009883a 	mov	r4,r2
   17528:	e0bffc17 	ldw	r2,-16(fp)
   1752c:	10c5883a 	add	r2,r2,r3
   17530:	10801704 	addi	r2,r2,92
   17534:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
   17538:	e0bffc17 	ldw	r2,-16(fp)
   1753c:	e0fff717 	ldw	r3,-36(fp)
   17540:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   17544:	e0bff417 	ldw	r2,-48(fp)
   17548:	103fc21e 	bne	r2,zero,17454 <__alt_data_end+0xf0017454>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1754c:	0005303a 	rdctl	r2,status
   17550:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17554:	e0fffb17 	ldw	r3,-20(fp)
   17558:	00bfff84 	movi	r2,-2
   1755c:	1884703a 	and	r2,r3,r2
   17560:	1001703a 	wrctl	status,r2
  
  return context;
   17564:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   17568:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   1756c:	e0bffc17 	ldw	r2,-16(fp)
   17570:	10800117 	ldw	r2,4(r2)
   17574:	10c11014 	ori	r3,r2,1088
   17578:	e0bffc17 	ldw	r2,-16(fp)
   1757c:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17580:	e0bffc17 	ldw	r2,-16(fp)
   17584:	10800017 	ldw	r2,0(r2)
   17588:	10800304 	addi	r2,r2,12
   1758c:	e0fffc17 	ldw	r3,-16(fp)
   17590:	18c00117 	ldw	r3,4(r3)
   17594:	10c00035 	stwio	r3,0(r2)
   17598:	e0bff817 	ldw	r2,-32(fp)
   1759c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   175a0:	e0bffa17 	ldw	r2,-24(fp)
   175a4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   175a8:	e0fffe17 	ldw	r3,-8(fp)
   175ac:	e0bff417 	ldw	r2,-48(fp)
   175b0:	1885c83a 	sub	r2,r3,r2
}
   175b4:	e037883a 	mov	sp,fp
   175b8:	dfc00117 	ldw	ra,4(sp)
   175bc:	df000017 	ldw	fp,0(sp)
   175c0:	dec00204 	addi	sp,sp,8
   175c4:	f800283a 	ret

000175c8 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   175c8:	defffd04 	addi	sp,sp,-12
   175cc:	df000215 	stw	fp,8(sp)
   175d0:	df000204 	addi	fp,sp,8
   175d4:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   175d8:	e0bfff17 	ldw	r2,-4(fp)
   175dc:	1080400c 	andi	r2,r2,256
   175e0:	1004d23a 	srli	r2,r2,8
   175e4:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   175e8:	e0bffe03 	ldbu	r2,-8(fp)
}
   175ec:	e037883a 	mov	sp,fp
   175f0:	df000017 	ldw	fp,0(sp)
   175f4:	dec00104 	addi	sp,sp,4
   175f8:	f800283a 	ret

000175fc <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   175fc:	defffd04 	addi	sp,sp,-12
   17600:	df000215 	stw	fp,8(sp)
   17604:	df000204 	addi	fp,sp,8
   17608:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   1760c:	e0bfff17 	ldw	r2,-4(fp)
   17610:	1080004c 	andi	r2,r2,1
   17614:	e0bffe05 	stb	r2,-8(fp)
	return re;
   17618:	e0bffe03 	ldbu	r2,-8(fp)
}
   1761c:	e037883a 	mov	sp,fp
   17620:	df000017 	ldw	fp,0(sp)
   17624:	dec00104 	addi	sp,sp,4
   17628:	f800283a 	ret

0001762c <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   1762c:	defffd04 	addi	sp,sp,-12
   17630:	df000215 	stw	fp,8(sp)
   17634:	df000204 	addi	fp,sp,8
   17638:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   1763c:	e0bfff17 	ldw	r2,-4(fp)
   17640:	1081000c 	andi	r2,r2,1024
   17644:	1004d2ba 	srli	r2,r2,10
   17648:	e0bffe05 	stb	r2,-8(fp)
	return re;
   1764c:	e0bffe03 	ldbu	r2,-8(fp)
}
   17650:	e037883a 	mov	sp,fp
   17654:	df000017 	ldw	fp,0(sp)
   17658:	dec00104 	addi	sp,sp,4
   1765c:	f800283a 	ret

00017660 <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   17660:	defffd04 	addi	sp,sp,-12
   17664:	df000215 	stw	fp,8(sp)
   17668:	df000204 	addi	fp,sp,8
   1766c:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   17670:	e0bfff17 	ldw	r2,-4(fp)
   17674:	1004d43a 	srli	r2,r2,16
   17678:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   1767c:	e0bffe0b 	ldhu	r2,-8(fp)
}
   17680:	e037883a 	mov	sp,fp
   17684:	df000017 	ldw	fp,0(sp)
   17688:	dec00104 	addi	sp,sp,4
   1768c:	f800283a 	ret

00017690 <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   17690:	defffd04 	addi	sp,sp,-12
   17694:	df000215 	stw	fp,8(sp)
   17698:	df000204 	addi	fp,sp,8
   1769c:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   176a0:	e0bfff17 	ldw	r2,-4(fp)
   176a4:	10a0000c 	andi	r2,r2,32768
   176a8:	1004d3fa 	srli	r2,r2,15
   176ac:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   176b0:	e0bffe03 	ldbu	r2,-8(fp)
}
   176b4:	e037883a 	mov	sp,fp
   176b8:	df000017 	ldw	fp,0(sp)
   176bc:	dec00104 	addi	sp,sp,4
   176c0:	f800283a 	ret

000176c4 <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   176c4:	defffd04 	addi	sp,sp,-12
   176c8:	df000215 	stw	fp,8(sp)
   176cc:	df000204 	addi	fp,sp,8
   176d0:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   176d4:	e0bfff17 	ldw	r2,-4(fp)
   176d8:	e0bffe05 	stb	r2,-8(fp)
	return data;
   176dc:	e0bffe03 	ldbu	r2,-8(fp)
}
   176e0:	e037883a 	mov	sp,fp
   176e4:	df000017 	ldw	fp,0(sp)
   176e8:	dec00104 	addi	sp,sp,4
   176ec:	f800283a 	ret

000176f0 <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   176f0:	defffb04 	addi	sp,sp,-20
   176f4:	dfc00415 	stw	ra,16(sp)
   176f8:	df000315 	stw	fp,12(sp)
   176fc:	df000304 	addi	fp,sp,12
   17700:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   17704:	01403fc4 	movi	r5,255
   17708:	e13fff17 	ldw	r4,-4(fp)
   1770c:	00179500 	call	17950 <alt_up_ps2_write_data_byte_with_ack>
   17710:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   17714:	e0bffd17 	ldw	r2,-12(fp)
   17718:	1000211e 	bne	r2,zero,177a0 <alt_up_ps2_init+0xb0>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   1771c:	e0bffe04 	addi	r2,fp,-8
   17720:	100b883a 	mov	r5,r2
   17724:	e13fff17 	ldw	r4,-4(fp)
   17728:	00179b40 	call	179b4 <alt_up_ps2_read_data_byte_timeout>
   1772c:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   17730:	e0bffd17 	ldw	r2,-12(fp)
   17734:	10001a1e 	bne	r2,zero,177a0 <alt_up_ps2_init+0xb0>
   17738:	e0bffe03 	ldbu	r2,-8(fp)
   1773c:	10803fcc 	andi	r2,r2,255
   17740:	10802a98 	cmpnei	r2,r2,170
   17744:	1000161e 	bne	r2,zero,177a0 <alt_up_ps2_init+0xb0>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   17748:	e0bffe04 	addi	r2,fp,-8
   1774c:	100b883a 	mov	r5,r2
   17750:	e13fff17 	ldw	r4,-4(fp)
   17754:	00179b40 	call	179b4 <alt_up_ps2_read_data_byte_timeout>
   17758:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   1775c:	e0bffd17 	ldw	r2,-12(fp)
   17760:	10bfe318 	cmpnei	r2,r2,-116
   17764:	1000041e 	bne	r2,zero,17778 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   17768:	e0bfff17 	ldw	r2,-4(fp)
   1776c:	00c00044 	movi	r3,1
   17770:	10c00d15 	stw	r3,52(r2)
				ps2->device_type = PS2_MOUSE;
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
			}
		}
	}
}
   17774:	00000a06 	br	177a0 <alt_up_ps2_init+0xb0>
			if (status == -ETIMEDOUT)
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
			}
			else if (status == 0 && byte == 0x00)
   17778:	e0bffd17 	ldw	r2,-12(fp)
   1777c:	1000081e 	bne	r2,zero,177a0 <alt_up_ps2_init+0xb0>
   17780:	e0bffe03 	ldbu	r2,-8(fp)
   17784:	10803fcc 	andi	r2,r2,255
   17788:	1000051e 	bne	r2,zero,177a0 <alt_up_ps2_init+0xb0>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   1778c:	e0bfff17 	ldw	r2,-4(fp)
   17790:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   17794:	01403d04 	movi	r5,244
   17798:	e13fff17 	ldw	r4,-4(fp)
   1779c:	00178740 	call	17874 <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   177a0:	0001883a 	nop
   177a4:	e037883a 	mov	sp,fp
   177a8:	dfc00117 	ldw	ra,4(sp)
   177ac:	df000017 	ldw	fp,0(sp)
   177b0:	dec00204 	addi	sp,sp,8
   177b4:	f800283a 	ret

000177b8 <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   177b8:	defffd04 	addi	sp,sp,-12
   177bc:	df000215 	stw	fp,8(sp)
   177c0:	df000204 	addi	fp,sp,8
   177c4:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   177c8:	e0bfff17 	ldw	r2,-4(fp)
   177cc:	10800a17 	ldw	r2,40(r2)
   177d0:	10800104 	addi	r2,r2,4
   177d4:	10800037 	ldwio	r2,0(r2)
   177d8:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   177dc:	e0bffe17 	ldw	r2,-8(fp)
   177e0:	10800054 	ori	r2,r2,1
   177e4:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   177e8:	e0bfff17 	ldw	r2,-4(fp)
   177ec:	10800a17 	ldw	r2,40(r2)
   177f0:	10800104 	addi	r2,r2,4
   177f4:	1007883a 	mov	r3,r2
   177f8:	e0bffe17 	ldw	r2,-8(fp)
   177fc:	18800035 	stwio	r2,0(r3)
}
   17800:	0001883a 	nop
   17804:	e037883a 	mov	sp,fp
   17808:	df000017 	ldw	fp,0(sp)
   1780c:	dec00104 	addi	sp,sp,4
   17810:	f800283a 	ret

00017814 <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   17814:	defffd04 	addi	sp,sp,-12
   17818:	df000215 	stw	fp,8(sp)
   1781c:	df000204 	addi	fp,sp,8
   17820:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   17824:	e0bfff17 	ldw	r2,-4(fp)
   17828:	10800a17 	ldw	r2,40(r2)
   1782c:	10800104 	addi	r2,r2,4
   17830:	10800037 	ldwio	r2,0(r2)
   17834:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   17838:	e0fffe17 	ldw	r3,-8(fp)
   1783c:	00bfff84 	movi	r2,-2
   17840:	1884703a 	and	r2,r3,r2
   17844:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   17848:	e0bfff17 	ldw	r2,-4(fp)
   1784c:	10800a17 	ldw	r2,40(r2)
   17850:	10800104 	addi	r2,r2,4
   17854:	1007883a 	mov	r3,r2
   17858:	e0bffe17 	ldw	r2,-8(fp)
   1785c:	18800035 	stwio	r2,0(r3)
}
   17860:	0001883a 	nop
   17864:	e037883a 	mov	sp,fp
   17868:	df000017 	ldw	fp,0(sp)
   1786c:	dec00104 	addi	sp,sp,4
   17870:	f800283a 	ret

00017874 <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   17874:	defffb04 	addi	sp,sp,-20
   17878:	dfc00415 	stw	ra,16(sp)
   1787c:	df000315 	stw	fp,12(sp)
   17880:	df000304 	addi	fp,sp,12
   17884:	e13ffe15 	stw	r4,-8(fp)
   17888:	2805883a 	mov	r2,r5
   1788c:	e0bfff05 	stb	r2,-4(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   17890:	e0bffe17 	ldw	r2,-8(fp)
   17894:	10800a17 	ldw	r2,40(r2)
   17898:	1007883a 	mov	r3,r2
   1789c:	e0bfff03 	ldbu	r2,-4(fp)
   178a0:	18800025 	stbio	r2,0(r3)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   178a4:	e0bffe17 	ldw	r2,-8(fp)
   178a8:	10800a17 	ldw	r2,40(r2)
   178ac:	10800104 	addi	r2,r2,4
   178b0:	10800037 	ldwio	r2,0(r2)
   178b4:	e0bffd15 	stw	r2,-12(fp)
	if (read_CE_bit(ctrl_reg))
   178b8:	e13ffd17 	ldw	r4,-12(fp)
   178bc:	001762c0 	call	1762c <read_CE_bit>
   178c0:	10803fcc 	andi	r2,r2,255
   178c4:	10000226 	beq	r2,zero,178d0 <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   178c8:	00bffec4 	movi	r2,-5
   178cc:	00000106 	br	178d4 <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   178d0:	0005883a 	mov	r2,zero
}
   178d4:	e037883a 	mov	sp,fp
   178d8:	dfc00117 	ldw	ra,4(sp)
   178dc:	df000017 	ldw	fp,0(sp)
   178e0:	dec00204 	addi	sp,sp,8
   178e4:	f800283a 	ret

000178e8 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   178e8:	defffc04 	addi	sp,sp,-16
   178ec:	dfc00315 	stw	ra,12(sp)
   178f0:	df000215 	stw	fp,8(sp)
   178f4:	df000204 	addi	fp,sp,8
   178f8:	e13fff15 	stw	r4,-4(fp)
	unsigned char data = 0;
   178fc:	e03ffe45 	stb	zero,-7(fp)
	unsigned char status = 0;
   17900:	e03ffe05 	stb	zero,-8(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   17904:	e0bffe44 	addi	r2,fp,-7
   17908:	100b883a 	mov	r5,r2
   1790c:	e13fff17 	ldw	r4,-4(fp)
   17910:	00179b40 	call	179b4 <alt_up_ps2_read_data_byte_timeout>
   17914:	e0bffe05 	stb	r2,-8(fp)
		if ( status == 0)
   17918:	e0bffe03 	ldbu	r2,-8(fp)
   1791c:	1000061e 	bne	r2,zero,17938 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   17920:	e0bffe43 	ldbu	r2,-7(fp)
   17924:	10803fcc 	andi	r2,r2,255
   17928:	10803e98 	cmpnei	r2,r2,250
   1792c:	103ff51e 	bne	r2,zero,17904 <__alt_data_end+0xf0017904>
				return 0;
   17930:	0005883a 	mov	r2,zero
   17934:	00000106 	br	1793c <alt_up_ps2_wait_for_ack+0x54>
		}
		else 
		{
			return status;
   17938:	e0bffe03 	ldbu	r2,-8(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   1793c:	e037883a 	mov	sp,fp
   17940:	dfc00117 	ldw	ra,4(sp)
   17944:	df000017 	ldw	fp,0(sp)
   17948:	dec00204 	addi	sp,sp,8
   1794c:	f800283a 	ret

00017950 <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   17950:	defffa04 	addi	sp,sp,-24
   17954:	dfc00515 	stw	ra,20(sp)
   17958:	df000415 	stw	fp,16(sp)
   1795c:	df000404 	addi	fp,sp,16
   17960:	e13ffe15 	stw	r4,-8(fp)
   17964:	2805883a 	mov	r2,r5
   17968:	e0bfff05 	stb	r2,-4(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   1796c:	e0bfff03 	ldbu	r2,-4(fp)
   17970:	100b883a 	mov	r5,r2
   17974:	e13ffe17 	ldw	r4,-8(fp)
   17978:	00178740 	call	17874 <alt_up_ps2_write_data_byte>
   1797c:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   17980:	e0bffc17 	ldw	r2,-16(fp)
   17984:	10000226 	beq	r2,zero,17990 <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   17988:	e0bffc17 	ldw	r2,-16(fp)
   1798c:	00000406 	br	179a0 <alt_up_ps2_write_data_byte_with_ack+0x50>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   17990:	e13ffe17 	ldw	r4,-8(fp)
   17994:	00178e80 	call	178e8 <alt_up_ps2_wait_for_ack>
   17998:	e0bffd15 	stw	r2,-12(fp)
	return ack_status;
   1799c:	e0bffd17 	ldw	r2,-12(fp)
}
   179a0:	e037883a 	mov	sp,fp
   179a4:	dfc00117 	ldw	ra,4(sp)
   179a8:	df000017 	ldw	fp,0(sp)
   179ac:	dec00204 	addi	sp,sp,8
   179b0:	f800283a 	ret

000179b4 <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   179b4:	defffa04 	addi	sp,sp,-24
   179b8:	dfc00515 	stw	ra,20(sp)
   179bc:	df000415 	stw	fp,16(sp)
   179c0:	df000404 	addi	fp,sp,16
   179c4:	e13ffe15 	stw	r4,-8(fp)
   179c8:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   179cc:	e03ffd15 	stw	zero,-12(fp)
	unsigned int count = 0;
   179d0:	e03ffc15 	stw	zero,-16(fp)
	do {
		count++;
   179d4:	e0bffc17 	ldw	r2,-16(fp)
   179d8:	10800044 	addi	r2,r2,1
   179dc:	e0bffc15 	stw	r2,-16(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   179e0:	e0bffe17 	ldw	r2,-8(fp)
   179e4:	10800a17 	ldw	r2,40(r2)
   179e8:	10800037 	ldwio	r2,0(r2)
   179ec:	e0bffd15 	stw	r2,-12(fp)
		if (read_data_valid(data_reg))
   179f0:	e13ffd17 	ldw	r4,-12(fp)
   179f4:	00176900 	call	17690 <read_data_valid>
   179f8:	10803fcc 	andi	r2,r2,255
   179fc:	10000726 	beq	r2,zero,17a1c <alt_up_ps2_read_data_byte_timeout+0x68>
		{
			*byte = read_data_byte(data_reg);
   17a00:	e13ffd17 	ldw	r4,-12(fp)
   17a04:	00176c40 	call	176c4 <read_data_byte>
   17a08:	1007883a 	mov	r3,r2
   17a0c:	e0bfff17 	ldw	r2,-4(fp)
   17a10:	10c00005 	stb	r3,0(r2)
			return 0;
   17a14:	0005883a 	mov	r2,zero
   17a18:	00000806 	br	17a3c <alt_up_ps2_read_data_byte_timeout+0x88>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   17a1c:	e0bffe17 	ldw	r2,-8(fp)
   17a20:	10800c17 	ldw	r2,48(r2)
   17a24:	103feb26 	beq	r2,zero,179d4 <__alt_data_end+0xf00179d4>
   17a28:	e0bffe17 	ldw	r2,-8(fp)
   17a2c:	10c00c17 	ldw	r3,48(r2)
   17a30:	e0bffc17 	ldw	r2,-16(fp)
   17a34:	18bfe72e 	bgeu	r3,r2,179d4 <__alt_data_end+0xf00179d4>
		{
			return -ETIMEDOUT;
   17a38:	00bfe304 	movi	r2,-116
		}
	} while (1);
}
   17a3c:	e037883a 	mov	sp,fp
   17a40:	dfc00117 	ldw	ra,4(sp)
   17a44:	df000017 	ldw	fp,0(sp)
   17a48:	dec00204 	addi	sp,sp,8
   17a4c:	f800283a 	ret

00017a50 <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   17a50:	defffb04 	addi	sp,sp,-20
   17a54:	dfc00415 	stw	ra,16(sp)
   17a58:	df000315 	stw	fp,12(sp)
   17a5c:	df000304 	addi	fp,sp,12
   17a60:	e13ffe15 	stw	r4,-8(fp)
   17a64:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   17a68:	e03ffd15 	stw	zero,-12(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   17a6c:	e0bffe17 	ldw	r2,-8(fp)
   17a70:	10800a17 	ldw	r2,40(r2)
   17a74:	10800037 	ldwio	r2,0(r2)
   17a78:	e0bffd15 	stw	r2,-12(fp)
	if (read_data_valid(data_reg))
   17a7c:	e13ffd17 	ldw	r4,-12(fp)
   17a80:	00176900 	call	17690 <read_data_valid>
   17a84:	10803fcc 	andi	r2,r2,255
   17a88:	10000726 	beq	r2,zero,17aa8 <alt_up_ps2_read_data_byte+0x58>
	{
		*byte = read_data_byte(data_reg);
   17a8c:	e13ffd17 	ldw	r4,-12(fp)
   17a90:	00176c40 	call	176c4 <read_data_byte>
   17a94:	1007883a 	mov	r3,r2
   17a98:	e0bfff17 	ldw	r2,-4(fp)
   17a9c:	10c00005 	stb	r3,0(r2)
		return 0;
   17aa0:	0005883a 	mov	r2,zero
   17aa4:	00000106 	br	17aac <alt_up_ps2_read_data_byte+0x5c>
	}
	return -1;
   17aa8:	00bfffc4 	movi	r2,-1
}
   17aac:	e037883a 	mov	sp,fp
   17ab0:	dfc00117 	ldw	ra,4(sp)
   17ab4:	df000017 	ldw	fp,0(sp)
   17ab8:	dec00204 	addi	sp,sp,8
   17abc:	f800283a 	ret

00017ac0 <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   17ac0:	defffb04 	addi	sp,sp,-20
   17ac4:	dfc00415 	stw	ra,16(sp)
   17ac8:	df000315 	stw	fp,12(sp)
   17acc:	df000304 	addi	fp,sp,12
   17ad0:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   17ad4:	e03ffd0d 	sth	zero,-12(fp)
	unsigned int data_reg = 0;
   17ad8:	e03ffe15 	stw	zero,-8(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   17adc:	e0bfff17 	ldw	r2,-4(fp)
   17ae0:	10800a17 	ldw	r2,40(r2)
   17ae4:	10800037 	ldwio	r2,0(r2)
   17ae8:	e0bffe15 	stw	r2,-8(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   17aec:	e13ffe17 	ldw	r4,-8(fp)
   17af0:	00176600 	call	17660 <read_num_bytes_available>
   17af4:	e0bffd0d 	sth	r2,-12(fp)
	} while (num > 0);
   17af8:	e0bffd0b 	ldhu	r2,-12(fp)
   17afc:	103ff71e 	bne	r2,zero,17adc <__alt_data_end+0xf0017adc>
}
   17b00:	0001883a 	nop
   17b04:	e037883a 	mov	sp,fp
   17b08:	dfc00117 	ldw	ra,4(sp)
   17b0c:	df000017 	ldw	fp,0(sp)
   17b10:	dec00204 	addi	sp,sp,8
   17b14:	f800283a 	ret

00017b18 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   17b18:	defff804 	addi	sp,sp,-32
   17b1c:	dfc00715 	stw	ra,28(sp)
   17b20:	df000615 	stw	fp,24(sp)
   17b24:	df000604 	addi	fp,sp,24
   17b28:	e13ffd15 	stw	r4,-12(fp)
   17b2c:	e17ffe15 	stw	r5,-8(fp)
   17b30:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   17b34:	e0bffd17 	ldw	r2,-12(fp)
   17b38:	10800017 	ldw	r2,0(r2)
   17b3c:	e0bffa15 	stw	r2,-24(fp)
	int status = 0;
   17b40:	e03ffb15 	stw	zero,-20(fp)
	int count = 0;
   17b44:	e03ffc15 	stw	zero,-16(fp)
	while (count < len);
   17b48:	e0fffc17 	ldw	r3,-16(fp)
   17b4c:	e0bfff17 	ldw	r2,-4(fp)
   17b50:	18bffd16 	blt	r3,r2,17b48 <__alt_data_end+0xf0017b48>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, (unsigned char *)ptr++);
   17b54:	e0bffe17 	ldw	r2,-8(fp)
   17b58:	10c00044 	addi	r3,r2,1
   17b5c:	e0fffe15 	stw	r3,-8(fp)
   17b60:	100b883a 	mov	r5,r2
   17b64:	e13ffa17 	ldw	r4,-24(fp)
   17b68:	00179b40 	call	179b4 <alt_up_ps2_read_data_byte_timeout>
   17b6c:	e0bffb15 	stw	r2,-20(fp)
		if (status!=0)
   17b70:	e0bffb17 	ldw	r2,-20(fp)
   17b74:	10000226 	beq	r2,zero,17b80 <alt_up_ps2_read_fd+0x68>
			return count;
   17b78:	e0bffc17 	ldw	r2,-16(fp)
   17b7c:	00000406 	br	17b90 <alt_up_ps2_read_fd+0x78>
		count++;
   17b80:	e0bffc17 	ldw	r2,-16(fp)
   17b84:	10800044 	addi	r2,r2,1
   17b88:	e0bffc15 	stw	r2,-16(fp)
	} 
	return count;
   17b8c:	e0bffc17 	ldw	r2,-16(fp)
}
   17b90:	e037883a 	mov	sp,fp
   17b94:	dfc00117 	ldw	ra,4(sp)
   17b98:	df000017 	ldw	fp,0(sp)
   17b9c:	dec00204 	addi	sp,sp,8
   17ba0:	f800283a 	ret

00017ba4 <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   17ba4:	defff804 	addi	sp,sp,-32
   17ba8:	dfc00715 	stw	ra,28(sp)
   17bac:	df000615 	stw	fp,24(sp)
   17bb0:	df000604 	addi	fp,sp,24
   17bb4:	e13ffd15 	stw	r4,-12(fp)
   17bb8:	e17ffe15 	stw	r5,-8(fp)
   17bbc:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   17bc0:	e0bffd17 	ldw	r2,-12(fp)
   17bc4:	10800017 	ldw	r2,0(r2)
   17bc8:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   17bcc:	e03ffc15 	stw	zero,-16(fp)
	int count = 0;
   17bd0:	e03ffa15 	stw	zero,-24(fp)
	while (count < len)
   17bd4:	00001006 	br	17c18 <alt_up_ps2_write_fd+0x74>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   17bd8:	e0bffe17 	ldw	r2,-8(fp)
   17bdc:	10c00044 	addi	r3,r2,1
   17be0:	e0fffe15 	stw	r3,-8(fp)
   17be4:	10800003 	ldbu	r2,0(r2)
   17be8:	10803fcc 	andi	r2,r2,255
   17bec:	100b883a 	mov	r5,r2
   17bf0:	e13ffb17 	ldw	r4,-20(fp)
   17bf4:	00178740 	call	17874 <alt_up_ps2_write_data_byte>
   17bf8:	e0bffc15 	stw	r2,-16(fp)
		if (status!=0)
   17bfc:	e0bffc17 	ldw	r2,-16(fp)
   17c00:	10000226 	beq	r2,zero,17c0c <alt_up_ps2_write_fd+0x68>
			return count;
   17c04:	e0bffa17 	ldw	r2,-24(fp)
   17c08:	00000706 	br	17c28 <alt_up_ps2_write_fd+0x84>
		count++;
   17c0c:	e0bffa17 	ldw	r2,-24(fp)
   17c10:	10800044 	addi	r2,r2,1
   17c14:	e0bffa15 	stw	r2,-24(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   17c18:	e0fffa17 	ldw	r3,-24(fp)
   17c1c:	e0bfff17 	ldw	r2,-4(fp)
   17c20:	18bfed16 	blt	r3,r2,17bd8 <__alt_data_end+0xf0017bd8>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   17c24:	e0bffa17 	ldw	r2,-24(fp)
}
   17c28:	e037883a 	mov	sp,fp
   17c2c:	dfc00117 	ldw	ra,4(sp)
   17c30:	df000017 	ldw	fp,0(sp)
   17c34:	dec00204 	addi	sp,sp,8
   17c38:	f800283a 	ret

00017c3c <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   17c3c:	defffc04 	addi	sp,sp,-16
   17c40:	dfc00315 	stw	ra,12(sp)
   17c44:	df000215 	stw	fp,8(sp)
   17c48:	df000204 	addi	fp,sp,8
   17c4c:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   17c50:	d1601104 	addi	r5,gp,-32700
   17c54:	e13fff17 	ldw	r4,-4(fp)
   17c58:	00191500 	call	19150 <alt_find_dev>
   17c5c:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   17c60:	e0bffe17 	ldw	r2,-8(fp)
}
   17c64:	e037883a 	mov	sp,fp
   17c68:	dfc00117 	ldw	ra,4(sp)
   17c6c:	df000017 	ldw	fp,0(sp)
   17c70:	dec00204 	addi	sp,sp,8
   17c74:	f800283a 	ret

00017c78 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   17c78:	defffc04 	addi	sp,sp,-16
   17c7c:	dfc00315 	stw	ra,12(sp)
   17c80:	df000215 	stw	fp,8(sp)
   17c84:	df000204 	addi	fp,sp,8
   17c88:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   17c8c:	e0bfff17 	ldw	r2,-4(fp)
   17c90:	10800217 	ldw	r2,8(r2)
   17c94:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   17c98:	00000b06 	br	17cc8 <alt_up_char_buffer_init+0x50>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   17c9c:	01420034 	movhi	r5,2048
   17ca0:	29415104 	addi	r5,r5,1348
   17ca4:	e13ffe17 	ldw	r4,-8(fp)
   17ca8:	000fd9c0 	call	fd9c <strcmp>
   17cac:	1000031e 	bne	r2,zero,17cbc <alt_up_char_buffer_init+0x44>
			(*name) = '\0';
   17cb0:	e0bffe17 	ldw	r2,-8(fp)
   17cb4:	10000005 	stb	zero,0(r2)
			break;
   17cb8:	00000906 	br	17ce0 <alt_up_char_buffer_init+0x68>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   17cbc:	e0bffe17 	ldw	r2,-8(fp)
   17cc0:	10800044 	addi	r2,r2,1
   17cc4:	e0bffe15 	stw	r2,-8(fp)
   17cc8:	e0bffe17 	ldw	r2,-8(fp)
   17ccc:	10800003 	ldbu	r2,0(r2)
   17cd0:	10803fcc 	andi	r2,r2,255
   17cd4:	1080201c 	xori	r2,r2,128
   17cd8:	10bfe004 	addi	r2,r2,-128
   17cdc:	103fef1e 	bne	r2,zero,17c9c <__alt_data_end+0xf0017c9c>
			(*name) = '\0';
			break;
		}
	}
	
	return;
   17ce0:	0001883a 	nop
}
   17ce4:	e037883a 	mov	sp,fp
   17ce8:	dfc00117 	ldw	ra,4(sp)
   17cec:	df000017 	ldw	fp,0(sp)
   17cf0:	dec00204 	addi	sp,sp,8
   17cf4:	f800283a 	ret

00017cf8 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   17cf8:	defffc04 	addi	sp,sp,-16
   17cfc:	dfc00315 	stw	ra,12(sp)
   17d00:	df000215 	stw	fp,8(sp)
   17d04:	df000204 	addi	fp,sp,8
   17d08:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   17d0c:	d1601104 	addi	r5,gp,-32700
   17d10:	e13fff17 	ldw	r4,-4(fp)
   17d14:	00191500 	call	19150 <alt_find_dev>
   17d18:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   17d1c:	e0bffe17 	ldw	r2,-8(fp)
}
   17d20:	e037883a 	mov	sp,fp
   17d24:	dfc00117 	ldw	ra,4(sp)
   17d28:	df000017 	ldw	fp,0(sp)
   17d2c:	dec00204 	addi	sp,sp,8
   17d30:	f800283a 	ret

00017d34 <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   17d34:	defffa04 	addi	sp,sp,-24
   17d38:	df000515 	stw	fp,20(sp)
   17d3c:	df000504 	addi	fp,sp,20
   17d40:	e13ffc15 	stw	r4,-16(fp)
   17d44:	2805883a 	mov	r2,r5
   17d48:	e1bffe15 	stw	r6,-8(fp)
   17d4c:	e1ffff15 	stw	r7,-4(fp)
   17d50:	e0bffd05 	stb	r2,-12(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   17d54:	e0bffc17 	ldw	r2,-16(fp)
   17d58:	10800c17 	ldw	r2,48(r2)
   17d5c:	e0fffe17 	ldw	r3,-8(fp)
   17d60:	1880042e 	bgeu	r3,r2,17d74 <alt_up_char_buffer_draw+0x40>
   17d64:	e0bffc17 	ldw	r2,-16(fp)
   17d68:	10800d17 	ldw	r2,52(r2)
   17d6c:	e0ffff17 	ldw	r3,-4(fp)
   17d70:	18800236 	bltu	r3,r2,17d7c <alt_up_char_buffer_draw+0x48>
		return -1;
   17d74:	00bfffc4 	movi	r2,-1
   17d78:	00001d06 	br	17df0 <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   17d7c:	e03ffb15 	stw	zero,-20(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   17d80:	e0bffc17 	ldw	r2,-16(fp)
   17d84:	10c00f17 	ldw	r3,60(r2)
   17d88:	e0bffe17 	ldw	r2,-8(fp)
   17d8c:	1886703a 	and	r3,r3,r2
   17d90:	e0bffc17 	ldw	r2,-16(fp)
   17d94:	10800e17 	ldw	r2,56(r2)
   17d98:	1884983a 	sll	r2,r3,r2
   17d9c:	e0fffb17 	ldw	r3,-20(fp)
   17da0:	1884b03a 	or	r2,r3,r2
   17da4:	e0bffb15 	stw	r2,-20(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   17da8:	e0bffc17 	ldw	r2,-16(fp)
   17dac:	10c01117 	ldw	r3,68(r2)
   17db0:	e0bfff17 	ldw	r2,-4(fp)
   17db4:	1886703a 	and	r3,r3,r2
   17db8:	e0bffc17 	ldw	r2,-16(fp)
   17dbc:	10801017 	ldw	r2,64(r2)
   17dc0:	1884983a 	sll	r2,r3,r2
   17dc4:	e0fffb17 	ldw	r3,-20(fp)
   17dc8:	1884b03a 	or	r2,r3,r2
   17dcc:	e0bffb15 	stw	r2,-20(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   17dd0:	e0bffc17 	ldw	r2,-16(fp)
   17dd4:	10c00b17 	ldw	r3,44(r2)
   17dd8:	e0bffb17 	ldw	r2,-20(fp)
   17ddc:	1885883a 	add	r2,r3,r2
   17de0:	1007883a 	mov	r3,r2
   17de4:	e0bffd03 	ldbu	r2,-12(fp)
   17de8:	18800025 	stbio	r2,0(r3)

	return 0;
   17dec:	0005883a 	mov	r2,zero
}
   17df0:	e037883a 	mov	sp,fp
   17df4:	df000017 	ldw	fp,0(sp)
   17df8:	dec00104 	addi	sp,sp,4
   17dfc:	f800283a 	ret

00017e00 <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   17e00:	defffa04 	addi	sp,sp,-24
   17e04:	df000515 	stw	fp,20(sp)
   17e08:	df000504 	addi	fp,sp,20
   17e0c:	e13ffc15 	stw	r4,-16(fp)
   17e10:	e17ffd15 	stw	r5,-12(fp)
   17e14:	e1bffe15 	stw	r6,-8(fp)
   17e18:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   17e1c:	e0bffc17 	ldw	r2,-16(fp)
   17e20:	10800c17 	ldw	r2,48(r2)
   17e24:	e0fffe17 	ldw	r3,-8(fp)
   17e28:	1880042e 	bgeu	r3,r2,17e3c <alt_up_char_buffer_string+0x3c>
   17e2c:	e0bffc17 	ldw	r2,-16(fp)
   17e30:	10800d17 	ldw	r2,52(r2)
   17e34:	e0ffff17 	ldw	r3,-4(fp)
   17e38:	18800236 	bltu	r3,r2,17e44 <alt_up_char_buffer_string+0x44>
		return -1;
   17e3c:	00bfffc4 	movi	r2,-1
   17e40:	00002a06 	br	17eec <alt_up_char_buffer_string+0xec>
	
	unsigned int offset = 0;
   17e44:	e03ffb15 	stw	zero,-20(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   17e48:	e0bffc17 	ldw	r2,-16(fp)
   17e4c:	10801017 	ldw	r2,64(r2)
   17e50:	e0ffff17 	ldw	r3,-4(fp)
   17e54:	1886983a 	sll	r3,r3,r2
   17e58:	e0bffe17 	ldw	r2,-8(fp)
   17e5c:	1885883a 	add	r2,r3,r2
   17e60:	e0bffb15 	stw	r2,-20(fp)

	while ( *ptr )
   17e64:	00001a06 	br	17ed0 <alt_up_char_buffer_string+0xd0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   17e68:	e0bffc17 	ldw	r2,-16(fp)
   17e6c:	10c00b17 	ldw	r3,44(r2)
   17e70:	e0bffb17 	ldw	r2,-20(fp)
   17e74:	1885883a 	add	r2,r3,r2
   17e78:	1007883a 	mov	r3,r2
   17e7c:	e0bffd17 	ldw	r2,-12(fp)
   17e80:	10800003 	ldbu	r2,0(r2)
   17e84:	10803fcc 	andi	r2,r2,255
   17e88:	1080201c 	xori	r2,r2,128
   17e8c:	10bfe004 	addi	r2,r2,-128
   17e90:	18800025 	stbio	r2,0(r3)
		++ptr;
   17e94:	e0bffd17 	ldw	r2,-12(fp)
   17e98:	10800044 	addi	r2,r2,1
   17e9c:	e0bffd15 	stw	r2,-12(fp)
		if (++x >= char_buffer->x_resolution)
   17ea0:	e0bffe17 	ldw	r2,-8(fp)
   17ea4:	10800044 	addi	r2,r2,1
   17ea8:	e0bffe15 	stw	r2,-8(fp)
   17eac:	e0bffc17 	ldw	r2,-16(fp)
   17eb0:	10800c17 	ldw	r2,48(r2)
   17eb4:	e0fffe17 	ldw	r3,-8(fp)
   17eb8:	18800236 	bltu	r3,r2,17ec4 <alt_up_char_buffer_string+0xc4>
			return -1;
   17ebc:	00bfffc4 	movi	r2,-1
   17ec0:	00000a06 	br	17eec <alt_up_char_buffer_string+0xec>
		++offset;
   17ec4:	e0bffb17 	ldw	r2,-20(fp)
   17ec8:	10800044 	addi	r2,r2,1
   17ecc:	e0bffb15 	stw	r2,-20(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   17ed0:	e0bffd17 	ldw	r2,-12(fp)
   17ed4:	10800003 	ldbu	r2,0(r2)
   17ed8:	10803fcc 	andi	r2,r2,255
   17edc:	1080201c 	xori	r2,r2,128
   17ee0:	10bfe004 	addi	r2,r2,-128
   17ee4:	103fe01e 	bne	r2,zero,17e68 <__alt_data_end+0xf0017e68>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   17ee8:	0005883a 	mov	r2,zero
}
   17eec:	e037883a 	mov	sp,fp
   17ef0:	df000017 	ldw	fp,0(sp)
   17ef4:	dec00104 	addi	sp,sp,4
   17ef8:	f800283a 	ret

00017efc <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   17efc:	defffe04 	addi	sp,sp,-8
   17f00:	df000115 	stw	fp,4(sp)
   17f04:	df000104 	addi	fp,sp,4
   17f08:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   17f0c:	e0bfff17 	ldw	r2,-4(fp)
   17f10:	10800a17 	ldw	r2,40(r2)
   17f14:	10800084 	addi	r2,r2,2
   17f18:	1007883a 	mov	r3,r2
   17f1c:	00800044 	movi	r2,1
   17f20:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   17f24:	0001883a 	nop
   17f28:	e0bfff17 	ldw	r2,-4(fp)
   17f2c:	10800a17 	ldw	r2,40(r2)
   17f30:	10800084 	addi	r2,r2,2
   17f34:	10800023 	ldbuio	r2,0(r2)
   17f38:	10803fcc 	andi	r2,r2,255
   17f3c:	1080004c 	andi	r2,r2,1
   17f40:	103ff91e 	bne	r2,zero,17f28 <__alt_data_end+0xf0017f28>
	return 0;
   17f44:	0005883a 	mov	r2,zero
}
   17f48:	e037883a 	mov	sp,fp
   17f4c:	df000017 	ldw	fp,0(sp)
   17f50:	dec00104 	addi	sp,sp,4
   17f54:	f800283a 	ret

00017f58 <alt_up_pixel_buffer_dma_open_dev>:

#include "altera_up_avalon_video_pixel_buffer_dma.h"

#define ABS(x)	((x >= 0) ? (x) : (-(x)))

alt_up_pixel_buffer_dma_dev* alt_up_pixel_buffer_dma_open_dev(const char* name) {
   17f58:	defffc04 	addi	sp,sp,-16
   17f5c:	dfc00315 	stw	ra,12(sp)
   17f60:	df000215 	stw	fp,8(sp)
   17f64:	df000204 	addi	fp,sp,8
   17f68:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_pixel_buffer_dma_dev *dev = (alt_up_pixel_buffer_dma_dev*)alt_find_dev(name, &alt_dev_list);
   17f6c:	d1601104 	addi	r5,gp,-32700
   17f70:	e13fff17 	ldw	r4,-4(fp)
   17f74:	00191500 	call	19150 <alt_find_dev>
   17f78:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   17f7c:	e0bffe17 	ldw	r2,-8(fp)
}
   17f80:	e037883a 	mov	sp,fp
   17f84:	dfc00117 	ldw	ra,4(sp)
   17f88:	df000017 	ldw	fp,0(sp)
   17f8c:	dec00204 	addi	sp,sp,8
   17f90:	f800283a 	ret

00017f94 <alt_up_pixel_buffer_dma_draw>:

int alt_up_pixel_buffer_dma_draw(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int color, unsigned int x, unsigned int y)
/* This function draws a pixel to the back buffer.
 */
{
   17f94:	defffa04 	addi	sp,sp,-24
   17f98:	df000515 	stw	fp,20(sp)
   17f9c:	df000504 	addi	fp,sp,20
   17fa0:	e13ffc15 	stw	r4,-16(fp)
   17fa4:	e17ffd15 	stw	r5,-12(fp)
   17fa8:	e1bffe15 	stw	r6,-8(fp)
   17fac:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= pixel_buffer->x_resolution || y >= pixel_buffer->y_resolution )
   17fb0:	e0bffc17 	ldw	r2,-16(fp)
   17fb4:	10800f17 	ldw	r2,60(r2)
   17fb8:	e0fffe17 	ldw	r3,-8(fp)
   17fbc:	1880042e 	bgeu	r3,r2,17fd0 <alt_up_pixel_buffer_dma_draw+0x3c>
   17fc0:	e0bffc17 	ldw	r2,-16(fp)
   17fc4:	10801017 	ldw	r2,64(r2)
   17fc8:	e0ffff17 	ldw	r3,-4(fp)
   17fcc:	18800236 	bltu	r3,r2,17fd8 <alt_up_pixel_buffer_dma_draw+0x44>
		return -1;
   17fd0:	00bfffc4 	movi	r2,-1
   17fd4:	00005006 	br	18118 <alt_up_pixel_buffer_dma_draw+0x184>

	unsigned int addr = 0;
   17fd8:	e03ffb15 	stw	zero,-20(fp)
	/* Check the mode VGA Pixel Buffer is using. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   17fdc:	e0bffc17 	ldw	r2,-16(fp)
   17fe0:	10800d17 	ldw	r2,52(r2)
   17fe4:	1000151e 	bne	r2,zero,1803c <alt_up_pixel_buffer_dma_draw+0xa8>
		/* For X-Y addressing mode, the address format is | unused | Y | X |. So shift bits for coordinates X and Y into their respective locations. */
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
   17fe8:	e0bffc17 	ldw	r2,-16(fp)
   17fec:	10c01217 	ldw	r3,72(r2)
   17ff0:	e0bffe17 	ldw	r2,-8(fp)
   17ff4:	1886703a 	and	r3,r3,r2
   17ff8:	e0bffc17 	ldw	r2,-16(fp)
   17ffc:	10801117 	ldw	r2,68(r2)
   18000:	1884983a 	sll	r2,r3,r2
   18004:	e0fffb17 	ldw	r3,-20(fp)
   18008:	1885883a 	add	r2,r3,r2
   1800c:	e0bffb15 	stw	r2,-20(fp)
		addr += ((y & pixel_buffer->y_coord_mask) << pixel_buffer->y_coord_offset);
   18010:	e0bffc17 	ldw	r2,-16(fp)
   18014:	10c01417 	ldw	r3,80(r2)
   18018:	e0bfff17 	ldw	r2,-4(fp)
   1801c:	1886703a 	and	r3,r3,r2
   18020:	e0bffc17 	ldw	r2,-16(fp)
   18024:	10801317 	ldw	r2,76(r2)
   18028:	1884983a 	sll	r2,r3,r2
   1802c:	e0fffb17 	ldw	r3,-20(fp)
   18030:	1885883a 	add	r2,r3,r2
   18034:	e0bffb15 	stw	r2,-20(fp)
   18038:	00001706 	br	18098 <alt_up_pixel_buffer_dma_draw+0x104>
	} else {
		/* In a consecutive addressing mode, the pixels are stored in consecutive memory locations. So the address of a pixel at (x,y) can be computed as
		 * (y*x_resolution + x).*/
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
   1803c:	e0bffc17 	ldw	r2,-16(fp)
   18040:	10c01217 	ldw	r3,72(r2)
   18044:	e0bffe17 	ldw	r2,-8(fp)
   18048:	1886703a 	and	r3,r3,r2
   1804c:	e0bffc17 	ldw	r2,-16(fp)
   18050:	10801117 	ldw	r2,68(r2)
   18054:	1884983a 	sll	r2,r3,r2
   18058:	e0fffb17 	ldw	r3,-20(fp)
   1805c:	1885883a 	add	r2,r3,r2
   18060:	e0bffb15 	stw	r2,-20(fp)
		addr += (((y & pixel_buffer->y_coord_mask) * pixel_buffer->x_resolution) << pixel_buffer->x_coord_offset);
   18064:	e0bffc17 	ldw	r2,-16(fp)
   18068:	10c01417 	ldw	r3,80(r2)
   1806c:	e0bfff17 	ldw	r2,-4(fp)
   18070:	1886703a 	and	r3,r3,r2
   18074:	e0bffc17 	ldw	r2,-16(fp)
   18078:	10800f17 	ldw	r2,60(r2)
   1807c:	1887383a 	mul	r3,r3,r2
   18080:	e0bffc17 	ldw	r2,-16(fp)
   18084:	10801117 	ldw	r2,68(r2)
   18088:	1884983a 	sll	r2,r3,r2
   1808c:	e0fffb17 	ldw	r3,-20(fp)
   18090:	1885883a 	add	r2,r3,r2
   18094:	e0bffb15 	stw	r2,-20(fp)
	}
	/* Now, depending on the color depth, write the pixel color to the specified memory location. */
	if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   18098:	e0bffc17 	ldw	r2,-16(fp)
   1809c:	10800e17 	ldw	r2,56(r2)
   180a0:	10800058 	cmpnei	r2,r2,1
   180a4:	1000081e 	bne	r2,zero,180c8 <alt_up_pixel_buffer_dma_draw+0x134>
		IOWR_8DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   180a8:	e0bffc17 	ldw	r2,-16(fp)
   180ac:	10c00c17 	ldw	r3,48(r2)
   180b0:	e0bffb17 	ldw	r2,-20(fp)
   180b4:	1885883a 	add	r2,r3,r2
   180b8:	1007883a 	mov	r3,r2
   180bc:	e0bffd17 	ldw	r2,-12(fp)
   180c0:	18800025 	stbio	r2,0(r3)
   180c4:	00001306 	br	18114 <alt_up_pixel_buffer_dma_draw+0x180>
	} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   180c8:	e0bffc17 	ldw	r2,-16(fp)
   180cc:	10800e17 	ldw	r2,56(r2)
   180d0:	10800098 	cmpnei	r2,r2,2
   180d4:	1000081e 	bne	r2,zero,180f8 <alt_up_pixel_buffer_dma_draw+0x164>
		IOWR_16DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   180d8:	e0bffc17 	ldw	r2,-16(fp)
   180dc:	10c00c17 	ldw	r3,48(r2)
   180e0:	e0bffb17 	ldw	r2,-20(fp)
   180e4:	1885883a 	add	r2,r3,r2
   180e8:	1007883a 	mov	r3,r2
   180ec:	e0bffd17 	ldw	r2,-12(fp)
   180f0:	1880002d 	sthio	r2,0(r3)
   180f4:	00000706 	br	18114 <alt_up_pixel_buffer_dma_draw+0x180>
	} else {
		IOWR_32DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   180f8:	e0bffc17 	ldw	r2,-16(fp)
   180fc:	10c00c17 	ldw	r3,48(r2)
   18100:	e0bffb17 	ldw	r2,-20(fp)
   18104:	1885883a 	add	r2,r3,r2
   18108:	1007883a 	mov	r3,r2
   1810c:	e0bffd17 	ldw	r2,-12(fp)
   18110:	18800035 	stwio	r2,0(r3)
	}

	return 0;
   18114:	0005883a 	mov	r2,zero
}
   18118:	e037883a 	mov	sp,fp
   1811c:	df000017 	ldw	fp,0(sp)
   18120:	dec00104 	addi	sp,sp,4
   18124:	f800283a 	ret

00018128 <alt_up_pixel_buffer_dma_change_back_buffer_address>:

int alt_up_pixel_buffer_dma_change_back_buffer_address(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int new_address)
/* This function changes the memory address for the back buffer. */
{
   18128:	defffd04 	addi	sp,sp,-12
   1812c:	df000215 	stw	fp,8(sp)
   18130:	df000204 	addi	fp,sp,8
   18134:	e13ffe15 	stw	r4,-8(fp)
   18138:	e17fff15 	stw	r5,-4(fp)
	IOWR_32DIRECT(pixel_buffer->base, 4, new_address);
   1813c:	e0bffe17 	ldw	r2,-8(fp)
   18140:	10800a17 	ldw	r2,40(r2)
   18144:	10800104 	addi	r2,r2,4
   18148:	1007883a 	mov	r3,r2
   1814c:	e0bfff17 	ldw	r2,-4(fp)
   18150:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = IORD_32DIRECT(pixel_buffer->base, 4);
   18154:	e0bffe17 	ldw	r2,-8(fp)
   18158:	10800a17 	ldw	r2,40(r2)
   1815c:	10800104 	addi	r2,r2,4
   18160:	10800037 	ldwio	r2,0(r2)
   18164:	1007883a 	mov	r3,r2
   18168:	e0bffe17 	ldw	r2,-8(fp)
   1816c:	10c00c15 	stw	r3,48(r2)
	return 0;
   18170:	0005883a 	mov	r2,zero
}
   18174:	e037883a 	mov	sp,fp
   18178:	df000017 	ldw	fp,0(sp)
   1817c:	dec00104 	addi	sp,sp,4
   18180:	f800283a 	ret

00018184 <alt_up_pixel_buffer_dma_swap_buffers>:

int alt_up_pixel_buffer_dma_swap_buffers(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function swaps the front and back buffers. At the next refresh cycle the back buffer will be drawn on the screen
 * and will become the front buffer. */
{
   18184:	defffd04 	addi	sp,sp,-12
   18188:	df000215 	stw	fp,8(sp)
   1818c:	dc000115 	stw	r16,4(sp)
   18190:	df000204 	addi	fp,sp,8
   18194:	e13ffe15 	stw	r4,-8(fp)
	register unsigned int temp = pixel_buffer->back_buffer_start_address;
   18198:	e0bffe17 	ldw	r2,-8(fp)
   1819c:	14000c17 	ldw	r16,48(r2)
	IOWR_32DIRECT(pixel_buffer->base, 0, 1);
   181a0:	e0bffe17 	ldw	r2,-8(fp)
   181a4:	10800a17 	ldw	r2,40(r2)
   181a8:	1007883a 	mov	r3,r2
   181ac:	00800044 	movi	r2,1
   181b0:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = pixel_buffer->buffer_start_address;
   181b4:	e0bffe17 	ldw	r2,-8(fp)
   181b8:	10c00b17 	ldw	r3,44(r2)
   181bc:	e0bffe17 	ldw	r2,-8(fp)
   181c0:	10c00c15 	stw	r3,48(r2)
	pixel_buffer->buffer_start_address = temp;
   181c4:	e0bffe17 	ldw	r2,-8(fp)
   181c8:	14000b15 	stw	r16,44(r2)
	return 0;
   181cc:	0005883a 	mov	r2,zero
}
   181d0:	e6ffff04 	addi	sp,fp,-4
   181d4:	df000117 	ldw	fp,4(sp)
   181d8:	dc000017 	ldw	r16,0(sp)
   181dc:	dec00204 	addi	sp,sp,8
   181e0:	f800283a 	ret

000181e4 <alt_up_pixel_buffer_dma_check_swap_buffers_status>:
int alt_up_pixel_buffer_dma_check_swap_buffers_status(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function checks if the buffer swap has occured. Since the buffer swap only happens after an entire screen is drawn,
 * it is important to wait for this function to return 0 before proceeding to draw on either buffer. When both front and the back buffers
 * have the same address calling the alt_up_pixel_buffer_dma_swap_buffers(...) function and then waiting for this function to return 0, causes your program to
 * wait for the screen to refresh. */
{
   181e4:	defffe04 	addi	sp,sp,-8
   181e8:	df000115 	stw	fp,4(sp)
   181ec:	df000104 	addi	fp,sp,4
   181f0:	e13fff15 	stw	r4,-4(fp)
	return (IORD_32DIRECT(pixel_buffer->base, 12) & 0x1);
   181f4:	e0bfff17 	ldw	r2,-4(fp)
   181f8:	10800a17 	ldw	r2,40(r2)
   181fc:	10800304 	addi	r2,r2,12
   18200:	10800037 	ldwio	r2,0(r2)
   18204:	1080004c 	andi	r2,r2,1
}
   18208:	e037883a 	mov	sp,fp
   1820c:	df000017 	ldw	fp,0(sp)
   18210:	dec00104 	addi	sp,sp,4
   18214:	f800283a 	ret

00018218 <alt_up_pixel_buffer_dma_clear_screen>:

void alt_up_pixel_buffer_dma_clear_screen(alt_up_pixel_buffer_dma_dev *pixel_buffer, int backbuffer)
/* This function clears the screen by setting each pixel to a black color. */
{
   18218:	defff704 	addi	sp,sp,-36
   1821c:	df000815 	stw	fp,32(sp)
   18220:	dd400715 	stw	r21,28(sp)
   18224:	dd000615 	stw	r20,24(sp)
   18228:	dcc00515 	stw	r19,20(sp)
   1822c:	dc800415 	stw	r18,16(sp)
   18230:	dc400315 	stw	r17,12(sp)
   18234:	dc000215 	stw	r16,8(sp)
   18238:	df000804 	addi	fp,sp,32
   1823c:	e13ff815 	stw	r4,-32(fp)
   18240:	e17ff915 	stw	r5,-28(fp)
	register unsigned int addr;
	register unsigned int limit_x, limit_y;
	
	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   18244:	e0bff917 	ldw	r2,-28(fp)
   18248:	10800058 	cmpnei	r2,r2,1
   1824c:	1000031e 	bne	r2,zero,1825c <alt_up_pixel_buffer_dma_clear_screen+0x44>
		addr = pixel_buffer->back_buffer_start_address;
   18250:	e0bff817 	ldw	r2,-32(fp)
   18254:	14400c17 	ldw	r17,48(r2)
   18258:	00000206 	br	18264 <alt_up_pixel_buffer_dma_clear_screen+0x4c>
	else
		addr = pixel_buffer->buffer_start_address;
   1825c:	e0bff817 	ldw	r2,-32(fp)
   18260:	14400b17 	ldw	r17,44(r2)
	limit_x = pixel_buffer->x_resolution;
   18264:	e0bff817 	ldw	r2,-32(fp)
   18268:	14000f17 	ldw	r16,60(r2)
	/* In 16 and 32-bit color modes we use twice or four times more memory for the display buffer.*/
	if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1826c:	e0bff817 	ldw	r2,-32(fp)
   18270:	10800e17 	ldw	r2,56(r2)
   18274:	10800098 	cmpnei	r2,r2,2
   18278:	1000031e 	bne	r2,zero,18288 <alt_up_pixel_buffer_dma_clear_screen+0x70>
		limit_x = limit_x << 1;
   1827c:	8405883a 	add	r2,r16,r16
   18280:	1021883a 	mov	r16,r2
   18284:	00000306 	br	18294 <alt_up_pixel_buffer_dma_clear_screen+0x7c>
	} else {
		limit_x = limit_x << 2;
   18288:	8405883a 	add	r2,r16,r16
   1828c:	1085883a 	add	r2,r2,r2
   18290:	1021883a 	mov	r16,r2
	}	
	limit_y = pixel_buffer->y_resolution;
   18294:	e0bff817 	ldw	r2,-32(fp)
   18298:	14801017 	ldw	r18,64(r2)

	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   1829c:	e0bff817 	ldw	r2,-32(fp)
   182a0:	10800d17 	ldw	r2,52(r2)
   182a4:	1000111e 	bne	r2,zero,182ec <alt_up_pixel_buffer_dma_clear_screen+0xd4>
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   182a8:	e0bff817 	ldw	r2,-32(fp)
   182ac:	15401317 	ldw	r21,76(r2)

		for (y = 0; y < limit_y; y++)
   182b0:	0029883a 	mov	r20,zero
   182b4:	00000b06 	br	182e4 <alt_up_pixel_buffer_dma_clear_screen+0xcc>
		{
			for (x = 0; x < limit_x; x = x + 4)
   182b8:	0027883a 	mov	r19,zero
   182bc:	00000406 	br	182d0 <alt_up_pixel_buffer_dma_clear_screen+0xb8>
			{
				IOWR_32DIRECT(addr, x, 0);
   182c0:	9c45883a 	add	r2,r19,r17
   182c4:	0007883a 	mov	r3,zero
   182c8:	10c00035 	stwio	r3,0(r2)
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
		{
			for (x = 0; x < limit_x; x = x + 4)
   182cc:	9cc00104 	addi	r19,r19,4
   182d0:	9c3ffb36 	bltu	r19,r16,182c0 <__alt_data_end+0xf00182c0>
			{
				IOWR_32DIRECT(addr, x, 0);
			}
			addr = addr + (1 << offset_y);
   182d4:	00800044 	movi	r2,1
   182d8:	1544983a 	sll	r2,r2,r21
   182dc:	88a3883a 	add	r17,r17,r2
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
   182e0:	a5000044 	addi	r20,r20,1
   182e4:	a4bff436 	bltu	r20,r18,182b8 <__alt_data_end+0xf00182b8>
		for (x = 0; x < limit_y; x = x + 4)
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
   182e8:	00000a06 	br	18314 <alt_up_pixel_buffer_dma_clear_screen+0xfc>
			addr = addr + (1 << offset_y);
		}
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	
   182ec:	9425383a 	mul	r18,r18,r16

		for (x = 0; x < limit_y; x = x + 4)
   182f0:	0021883a 	mov	r16,zero
   182f4:	00000506 	br	1830c <alt_up_pixel_buffer_dma_clear_screen+0xf4>
		{
			IOWR_32DIRECT(addr, x, 0);
   182f8:	8005883a 	mov	r2,r16
   182fc:	1445883a 	add	r2,r2,r17
   18300:	0007883a 	mov	r3,zero
   18304:	10c00035 	stwio	r3,0(r2)
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	

		for (x = 0; x < limit_y; x = x + 4)
   18308:	84000104 	addi	r16,r16,4
   1830c:	8005883a 	mov	r2,r16
   18310:	14bff936 	bltu	r2,r18,182f8 <__alt_data_end+0xf00182f8>
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
   18314:	0001883a 	nop
   18318:	e6fffa04 	addi	sp,fp,-24
   1831c:	df000617 	ldw	fp,24(sp)
   18320:	dd400517 	ldw	r21,20(sp)
   18324:	dd000417 	ldw	r20,16(sp)
   18328:	dcc00317 	ldw	r19,12(sp)
   1832c:	dc800217 	ldw	r18,8(sp)
   18330:	dc400117 	ldw	r17,4(sp)
   18334:	dc000017 	ldw	r16,0(sp)
   18338:	dec00704 	addi	sp,sp,28
   1833c:	f800283a 	ret

00018340 <alt_up_pixel_buffer_dma_draw_box>:

void alt_up_pixel_buffer_dma_draw_box(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a filled box. */
{
   18340:	defff304 	addi	sp,sp,-52
   18344:	df000c15 	stw	fp,48(sp)
   18348:	ddc00b15 	stw	r23,44(sp)
   1834c:	dd800a15 	stw	r22,40(sp)
   18350:	dd400915 	stw	r21,36(sp)
   18354:	dd000815 	stw	r20,32(sp)
   18358:	dcc00715 	stw	r19,28(sp)
   1835c:	dc800615 	stw	r18,24(sp)
   18360:	dc400515 	stw	r17,20(sp)
   18364:	dc000415 	stw	r16,16(sp)
   18368:	df000c04 	addi	fp,sp,48
   1836c:	e13ff415 	stw	r4,-48(fp)
   18370:	e17ff515 	stw	r5,-44(fp)
   18374:	e1bff615 	stw	r6,-40(fp)
   18378:	e1fff715 	stw	r7,-36(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   1837c:	e0bff417 	ldw	r2,-48(fp)
   18380:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   18384:	e0bff417 	ldw	r2,-48(fp)
   18388:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
   1838c:	e5bff517 	ldw	r22,-44(fp)
	register unsigned int r_x = x1;
   18390:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int t_y = y0;
   18394:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int b_y = y1;
   18398:	e4c00117 	ldw	r19,4(fp)
	register unsigned int local_color = color;
   1839c:	e5c00217 	ldw	r23,8(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
   183a0:	a580032e 	bgeu	r20,r22,183b0 <alt_up_pixel_buffer_dma_draw_box+0x70>
	{
		temp = l_x;
   183a4:	b02b883a 	mov	r21,r22
		l_x = r_x;
   183a8:	a02d883a 	mov	r22,r20
		r_x = temp;
   183ac:	a829883a 	mov	r20,r21
	}
	if (t_y > b_y)
   183b0:	9c40032e 	bgeu	r19,r17,183c0 <alt_up_pixel_buffer_dma_draw_box+0x80>
	{
		temp = t_y;
   183b4:	882b883a 	mov	r21,r17
		t_y = b_y;
   183b8:	9823883a 	mov	r17,r19
		b_y = temp;
   183bc:	a827883a 	mov	r19,r21
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
   183c0:	b480892e 	bgeu	r22,r18,185e8 <alt_up_pixel_buffer_dma_draw_box+0x2a8>
   183c4:	8c00882e 	bgeu	r17,r16,185e8 <alt_up_pixel_buffer_dma_draw_box+0x2a8>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
   183c8:	a4800136 	bltu	r20,r18,183d0 <alt_up_pixel_buffer_dma_draw_box+0x90>
	{
		r_x = limit_x - 1;
   183cc:	953fffc4 	addi	r20,r18,-1
	}
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
   183d0:	9c000136 	bltu	r19,r16,183d8 <alt_up_pixel_buffer_dma_draw_box+0x98>
	{
		b_y = limit_y - 1;
   183d4:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   183d8:	e0800317 	ldw	r2,12(fp)
   183dc:	10800058 	cmpnei	r2,r2,1
   183e0:	1000031e 	bne	r2,zero,183f0 <alt_up_pixel_buffer_dma_draw_box+0xb0>
		addr = pixel_buffer->back_buffer_start_address;
   183e4:	e0bff417 	ldw	r2,-48(fp)
   183e8:	14000c17 	ldw	r16,48(r2)
   183ec:	00000206 	br	183f8 <alt_up_pixel_buffer_dma_draw_box+0xb8>
	else
		addr = pixel_buffer->buffer_start_address;
   183f0:	e0bff417 	ldw	r2,-48(fp)
   183f4:	14000b17 	ldw	r16,44(r2)

	/* Draw the box using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   183f8:	e0bff417 	ldw	r2,-48(fp)
   183fc:	10800d17 	ldw	r2,52(r2)
   18400:	10003c1e 	bne	r2,zero,184f4 <alt_up_pixel_buffer_dma_draw_box+0x1b4>
		/* Draw a box of a given color on the screen using the XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   18404:	e0bff417 	ldw	r2,-48(fp)
   18408:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
   1840c:	8d44983a 	sll	r2,r17,r21
   18410:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   18414:	e0bff417 	ldw	r2,-48(fp)
   18418:	10800e17 	ldw	r2,56(r2)
   1841c:	10800058 	cmpnei	r2,r2,1
   18420:	10000f1e 	bne	r2,zero,18460 <alt_up_pixel_buffer_dma_draw_box+0x120>
			for (y = t_y; y <= b_y; y++)
   18424:	8825883a 	mov	r18,r17
   18428:	00000b06 	br	18458 <alt_up_pixel_buffer_dma_draw_box+0x118>
			{
				for (x = l_x; x <= r_x; x++)
   1842c:	b023883a 	mov	r17,r22
   18430:	00000406 	br	18444 <alt_up_pixel_buffer_dma_draw_box+0x104>
				{
					IOWR_8DIRECT(addr, x, local_color);
   18434:	8c05883a 	add	r2,r17,r16
   18438:	b807883a 	mov	r3,r23
   1843c:	10c00025 	stbio	r3,0(r2)
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   18440:	8c400044 	addi	r17,r17,1
   18444:	a47ffb2e 	bgeu	r20,r17,18434 <__alt_data_end+0xf0018434>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
   18448:	00800044 	movi	r2,1
   1844c:	1544983a 	sll	r2,r2,r21
   18450:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   18454:	94800044 	addi	r18,r18,1
   18458:	9cbff42e 	bgeu	r19,r18,1842c <__alt_data_end+0xf001842c>
   1845c:	00006306 	br	185ec <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   18460:	e0bff417 	ldw	r2,-48(fp)
   18464:	10800e17 	ldw	r2,56(r2)
   18468:	10800098 	cmpnei	r2,r2,2
   1846c:	1000101e 	bne	r2,zero,184b0 <alt_up_pixel_buffer_dma_draw_box+0x170>
			for (y = t_y; y <= b_y; y++)
   18470:	8825883a 	mov	r18,r17
   18474:	00000c06 	br	184a8 <alt_up_pixel_buffer_dma_draw_box+0x168>
			{
				for (x = l_x; x <= r_x; x++)
   18478:	b023883a 	mov	r17,r22
   1847c:	00000506 	br	18494 <alt_up_pixel_buffer_dma_draw_box+0x154>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
   18480:	8c45883a 	add	r2,r17,r17
   18484:	1405883a 	add	r2,r2,r16
   18488:	b807883a 	mov	r3,r23
   1848c:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   18490:	8c400044 	addi	r17,r17,1
   18494:	a47ffa2e 	bgeu	r20,r17,18480 <__alt_data_end+0xf0018480>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + (1 << offset_y);
   18498:	00800044 	movi	r2,1
   1849c:	1544983a 	sll	r2,r2,r21
   184a0:	80a1883a 	add	r16,r16,r2
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   184a4:	94800044 	addi	r18,r18,1
   184a8:	9cbff32e 	bgeu	r19,r18,18478 <__alt_data_end+0xf0018478>
   184ac:	00004f06 	br	185ec <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   184b0:	8825883a 	mov	r18,r17
   184b4:	00000d06 	br	184ec <alt_up_pixel_buffer_dma_draw_box+0x1ac>
			{
				for (x = l_x; x <= r_x; x++)
   184b8:	b023883a 	mov	r17,r22
   184bc:	00000606 	br	184d8 <alt_up_pixel_buffer_dma_draw_box+0x198>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
   184c0:	8c45883a 	add	r2,r17,r17
   184c4:	1085883a 	add	r2,r2,r2
   184c8:	1405883a 	add	r2,r2,r16
   184cc:	b807883a 	mov	r3,r23
   184d0:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   184d4:	8c400044 	addi	r17,r17,1
   184d8:	a47ff92e 	bgeu	r20,r17,184c0 <__alt_data_end+0xf00184c0>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + (1 << offset_y);
   184dc:	00800044 	movi	r2,1
   184e0:	1544983a 	sll	r2,r2,r21
   184e4:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   184e8:	94800044 	addi	r18,r18,1
   184ec:	9cbff22e 	bgeu	r19,r18,184b8 <__alt_data_end+0xf00184b8>
   184f0:	00003e06 	br	185ec <alt_up_pixel_buffer_dma_draw_box+0x2ac>
	} else {
		/* Draw a box of a given color on the screen using the linear addressing mode. */
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   184f4:	e0bff417 	ldw	r2,-48(fp)
   184f8:	10800e17 	ldw	r2,56(r2)
   184fc:	10800058 	cmpnei	r2,r2,1
   18500:	10000f1e 	bne	r2,zero,18540 <alt_up_pixel_buffer_dma_draw_box+0x200>
			addr = addr + t_y * limit_x;
   18504:	8c85383a 	mul	r2,r17,r18
   18508:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   1850c:	882b883a 	mov	r21,r17
   18510:	00000906 	br	18538 <alt_up_pixel_buffer_dma_draw_box+0x1f8>
			{
				for (x = l_x; x <= r_x; x++)
   18514:	b023883a 	mov	r17,r22
   18518:	00000406 	br	1852c <alt_up_pixel_buffer_dma_draw_box+0x1ec>
				{
					IOWR_8DIRECT(addr, x, local_color);
   1851c:	8c05883a 	add	r2,r17,r16
   18520:	b807883a 	mov	r3,r23
   18524:	10c00025 	stbio	r3,0(r2)
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   18528:	8c400044 	addi	r17,r17,1
   1852c:	a47ffb2e 	bgeu	r20,r17,1851c <__alt_data_end+0xf001851c>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
   18530:	84a1883a 	add	r16,r16,r18
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   18534:	ad400044 	addi	r21,r21,1
   18538:	9d7ff62e 	bgeu	r19,r21,18514 <__alt_data_end+0xf0018514>
   1853c:	00002b06 	br	185ec <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   18540:	e0bff417 	ldw	r2,-48(fp)
   18544:	10800e17 	ldw	r2,56(r2)
   18548:	10800098 	cmpnei	r2,r2,2
   1854c:	1000121e 	bne	r2,zero,18598 <alt_up_pixel_buffer_dma_draw_box+0x258>
			limit_x = limit_x << 1;
   18550:	9485883a 	add	r2,r18,r18
   18554:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
   18558:	8c85383a 	mul	r2,r17,r18
   1855c:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   18560:	882b883a 	mov	r21,r17
   18564:	00000a06 	br	18590 <alt_up_pixel_buffer_dma_draw_box+0x250>
			{
				for (x = l_x; x <= r_x; x++)
   18568:	b023883a 	mov	r17,r22
   1856c:	00000506 	br	18584 <alt_up_pixel_buffer_dma_draw_box+0x244>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
   18570:	8c45883a 	add	r2,r17,r17
   18574:	1405883a 	add	r2,r2,r16
   18578:	b807883a 	mov	r3,r23
   1857c:	10c0002d 	sthio	r3,0(r2)
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   18580:	8c400044 	addi	r17,r17,1
   18584:	a47ffa2e 	bgeu	r20,r17,18570 <__alt_data_end+0xf0018570>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + limit_x;
   18588:	84a1883a 	add	r16,r16,r18
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   1858c:	ad400044 	addi	r21,r21,1
   18590:	9d7ff52e 	bgeu	r19,r21,18568 <__alt_data_end+0xf0018568>
   18594:	00001506 	br	185ec <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
   18598:	9485883a 	add	r2,r18,r18
   1859c:	1085883a 	add	r2,r2,r2
   185a0:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
   185a4:	8c85383a 	mul	r2,r17,r18
   185a8:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   185ac:	882b883a 	mov	r21,r17
   185b0:	00000b06 	br	185e0 <alt_up_pixel_buffer_dma_draw_box+0x2a0>
			{
				for (x = l_x; x <= r_x; x++)
   185b4:	b023883a 	mov	r17,r22
   185b8:	00000606 	br	185d4 <alt_up_pixel_buffer_dma_draw_box+0x294>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
   185bc:	8c45883a 	add	r2,r17,r17
   185c0:	1085883a 	add	r2,r2,r2
   185c4:	1405883a 	add	r2,r2,r16
   185c8:	b807883a 	mov	r3,r23
   185cc:	10c00035 	stwio	r3,0(r2)
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   185d0:	8c400044 	addi	r17,r17,1
   185d4:	a47ff92e 	bgeu	r20,r17,185bc <__alt_data_end+0xf00185bc>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + limit_x;
   185d8:	84a1883a 	add	r16,r16,r18
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   185dc:	ad400044 	addi	r21,r21,1
   185e0:	9d7ff42e 	bgeu	r19,r21,185b4 <__alt_data_end+0xf00185b4>
   185e4:	00000106 	br	185ec <alt_up_pixel_buffer_dma_draw_box+0x2ac>
		b_y = temp;
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   185e8:	0001883a 	nop
				}
				addr = addr + limit_x;
			}
		}
	}
}
   185ec:	e6fff804 	addi	sp,fp,-32
   185f0:	df000817 	ldw	fp,32(sp)
   185f4:	ddc00717 	ldw	r23,28(sp)
   185f8:	dd800617 	ldw	r22,24(sp)
   185fc:	dd400517 	ldw	r21,20(sp)
   18600:	dd000417 	ldw	r20,16(sp)
   18604:	dcc00317 	ldw	r19,12(sp)
   18608:	dc800217 	ldw	r18,8(sp)
   1860c:	dc400117 	ldw	r17,4(sp)
   18610:	dc000017 	ldw	r16,0(sp)
   18614:	dec00904 	addi	sp,sp,36
   18618:	f800283a 	ret

0001861c <alt_up_pixel_buffer_dma_draw_hline>:

void alt_up_pixel_buffer_dma_draw_hline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int x1, int y, int color, int backbuffer)
/* This method draws a horizontal line. This method is faster than using the line method because we know the direction of the line. */
{
   1861c:	defff404 	addi	sp,sp,-48
   18620:	df000b15 	stw	fp,44(sp)
   18624:	dd800a15 	stw	r22,40(sp)
   18628:	dd400915 	stw	r21,36(sp)
   1862c:	dd000815 	stw	r20,32(sp)
   18630:	dcc00715 	stw	r19,28(sp)
   18634:	dc800615 	stw	r18,24(sp)
   18638:	dc400515 	stw	r17,20(sp)
   1863c:	dc000415 	stw	r16,16(sp)
   18640:	df000b04 	addi	fp,sp,44
   18644:	e13ff515 	stw	r4,-44(fp)
   18648:	e17ff615 	stw	r5,-40(fp)
   1864c:	e1bff715 	stw	r6,-36(fp)
   18650:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   18654:	e0bff517 	ldw	r2,-44(fp)
   18658:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   1865c:	e0bff517 	ldw	r2,-44(fp)
   18660:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
   18664:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int r_x = x1;
   18668:	e4fff717 	ldw	r19,-36(fp)
	register unsigned int line_y = y;
   1866c:	e53ff817 	ldw	r20,-32(fp)
	register unsigned int local_color = color;
   18670:	e5400117 	ldw	r21,4(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
   18674:	9c40032e 	bgeu	r19,r17,18684 <alt_up_pixel_buffer_dma_draw_hline+0x68>
	{
		temp = l_x;
   18678:	882d883a 	mov	r22,r17
		l_x = r_x;
   1867c:	9823883a 	mov	r17,r19
		r_x = temp;
   18680:	b027883a 	mov	r19,r22
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
   18684:	8c805d2e 	bgeu	r17,r18,187fc <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
   18688:	a4005c2e 	bgeu	r20,r16,187fc <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
   1868c:	9c800136 	bltu	r19,r18,18694 <alt_up_pixel_buffer_dma_draw_hline+0x78>
	{
		r_x = limit_x - 1;
   18690:	94ffffc4 	addi	r19,r18,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   18694:	e0800217 	ldw	r2,8(fp)
   18698:	10800058 	cmpnei	r2,r2,1
   1869c:	1000031e 	bne	r2,zero,186ac <alt_up_pixel_buffer_dma_draw_hline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
   186a0:	e0bff517 	ldw	r2,-44(fp)
   186a4:	14000c17 	ldw	r16,48(r2)
   186a8:	00000206 	br	186b4 <alt_up_pixel_buffer_dma_draw_hline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
   186ac:	e0bff517 	ldw	r2,-44(fp)
   186b0:	14000b17 	ldw	r16,44(r2)

	/* Draw a horizontal line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   186b4:	e0bff517 	ldw	r2,-44(fp)
   186b8:	10800d17 	ldw	r2,52(r2)
   186bc:	1000231e 	bne	r2,zero,1874c <alt_up_pixel_buffer_dma_draw_hline+0x130>
		/* Draw a horizontal line of a given color on the screen using the XY addressing mode. */
		register unsigned int x;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   186c0:	e0bff517 	ldw	r2,-44(fp)
   186c4:	14801317 	ldw	r18,76(r2)
		addr = addr + (line_y << offset_y);
   186c8:	a484983a 	sll	r2,r20,r18
   186cc:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   186d0:	e0bff517 	ldw	r2,-44(fp)
   186d4:	10800e17 	ldw	r2,56(r2)
   186d8:	10800058 	cmpnei	r2,r2,1
   186dc:	1000071e 	bne	r2,zero,186fc <alt_up_pixel_buffer_dma_draw_hline+0xe0>
			for (x = l_x; x <= r_x; x++)
   186e0:	00000406 	br	186f4 <alt_up_pixel_buffer_dma_draw_hline+0xd8>
			{
				IOWR_8DIRECT(addr, x, local_color);
   186e4:	8c05883a 	add	r2,r17,r16
   186e8:	a807883a 	mov	r3,r21
   186ec:	10c00025 	stbio	r3,0(r2)
		addr = addr + (line_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
   186f0:	8c400044 	addi	r17,r17,1
   186f4:	9c7ffb2e 	bgeu	r19,r17,186e4 <__alt_data_end+0xf00186e4>
   186f8:	00004106 	br	18800 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   186fc:	e0bff517 	ldw	r2,-44(fp)
   18700:	10800e17 	ldw	r2,56(r2)
   18704:	10800098 	cmpnei	r2,r2,2
   18708:	10000e1e 	bne	r2,zero,18744 <alt_up_pixel_buffer_dma_draw_hline+0x128>
			for (x = l_x; x <= r_x; x++)
   1870c:	00000506 	br	18724 <alt_up_pixel_buffer_dma_draw_hline+0x108>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
   18710:	8c45883a 	add	r2,r17,r17
   18714:	1405883a 	add	r2,r2,r16
   18718:	a807883a 	mov	r3,r21
   1871c:	10c0002d 	sthio	r3,0(r2)
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
   18720:	8c400044 	addi	r17,r17,1
   18724:	9c7ffa2e 	bgeu	r19,r17,18710 <__alt_data_end+0xf0018710>
   18728:	00003506 	br	18800 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
   1872c:	8c45883a 	add	r2,r17,r17
   18730:	1085883a 	add	r2,r2,r2
   18734:	1405883a 	add	r2,r2,r16
   18738:	a807883a 	mov	r3,r21
   1873c:	10c00035 	stwio	r3,0(r2)
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
   18740:	8c400044 	addi	r17,r17,1
   18744:	9c7ff92e 	bgeu	r19,r17,1872c <__alt_data_end+0xf001872c>
   18748:	00002d06 	br	18800 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
	} else {
		/* Draw a horizontal line of a given color on the screen using the linear addressing mode. */
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1874c:	e0bff517 	ldw	r2,-44(fp)
   18750:	10800e17 	ldw	r2,56(r2)
   18754:	10800058 	cmpnei	r2,r2,1
   18758:	1000091e 	bne	r2,zero,18780 <alt_up_pixel_buffer_dma_draw_hline+0x164>
			addr = addr + line_y * limit_x;
   1875c:	a485383a 	mul	r2,r20,r18
   18760:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   18764:	00000406 	br	18778 <alt_up_pixel_buffer_dma_draw_hline+0x15c>
			{
				IOWR_8DIRECT(addr, x, local_color);
   18768:	8c05883a 	add	r2,r17,r16
   1876c:	a807883a 	mov	r3,r21
   18770:	10c00025 	stbio	r3,0(r2)
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   18774:	8c400044 	addi	r17,r17,1
   18778:	9c7ffb2e 	bgeu	r19,r17,18768 <__alt_data_end+0xf0018768>
   1877c:	00002006 	br	18800 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   18780:	e0bff517 	ldw	r2,-44(fp)
   18784:	10800e17 	ldw	r2,56(r2)
   18788:	10800098 	cmpnei	r2,r2,2
   1878c:	10000c1e 	bne	r2,zero,187c0 <alt_up_pixel_buffer_dma_draw_hline+0x1a4>
			limit_x = limit_x << 1;
   18790:	9485883a 	add	r2,r18,r18
   18794:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
   18798:	a485383a 	mul	r2,r20,r18
   1879c:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   187a0:	00000506 	br	187b8 <alt_up_pixel_buffer_dma_draw_hline+0x19c>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
   187a4:	8c45883a 	add	r2,r17,r17
   187a8:	1405883a 	add	r2,r2,r16
   187ac:	a807883a 	mov	r3,r21
   187b0:	10c0002d 	sthio	r3,0(r2)
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   187b4:	8c400044 	addi	r17,r17,1
   187b8:	9c7ffa2e 	bgeu	r19,r17,187a4 <__alt_data_end+0xf00187a4>
   187bc:	00001006 	br	18800 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			limit_x = limit_x << 2;
   187c0:	9485883a 	add	r2,r18,r18
   187c4:	1085883a 	add	r2,r2,r2
   187c8:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
   187cc:	a485383a 	mul	r2,r20,r18
   187d0:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   187d4:	00000606 	br	187f0 <alt_up_pixel_buffer_dma_draw_hline+0x1d4>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
   187d8:	8c45883a 	add	r2,r17,r17
   187dc:	1085883a 	add	r2,r2,r2
   187e0:	1405883a 	add	r2,r2,r16
   187e4:	a807883a 	mov	r3,r21
   187e8:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   187ec:	8c400044 	addi	r17,r17,1
   187f0:	9c7ff92e 	bgeu	r19,r17,187d8 <__alt_data_end+0xf00187d8>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
   187f4:	84a1883a 	add	r16,r16,r18
   187f8:	00000106 	br	18800 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		r_x = temp;
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   187fc:	0001883a 	nop
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
		}
	}
}
   18800:	e6fff904 	addi	sp,fp,-28
   18804:	df000717 	ldw	fp,28(sp)
   18808:	dd800617 	ldw	r22,24(sp)
   1880c:	dd400517 	ldw	r21,20(sp)
   18810:	dd000417 	ldw	r20,16(sp)
   18814:	dcc00317 	ldw	r19,12(sp)
   18818:	dc800217 	ldw	r18,8(sp)
   1881c:	dc400117 	ldw	r17,4(sp)
   18820:	dc000017 	ldw	r16,0(sp)
   18824:	dec00804 	addi	sp,sp,32
   18828:	f800283a 	ret

0001882c <alt_up_pixel_buffer_dma_draw_vline>:


void alt_up_pixel_buffer_dma_draw_vline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x, int y0, int y1, int color, int backbuffer)
/* This method draws a vertical line. This method is faster than using the line method because we know the direction of the line. */

{
   1882c:	defff404 	addi	sp,sp,-48
   18830:	df000b15 	stw	fp,44(sp)
   18834:	dd800a15 	stw	r22,40(sp)
   18838:	dd400915 	stw	r21,36(sp)
   1883c:	dd000815 	stw	r20,32(sp)
   18840:	dcc00715 	stw	r19,28(sp)
   18844:	dc800615 	stw	r18,24(sp)
   18848:	dc400515 	stw	r17,20(sp)
   1884c:	dc000415 	stw	r16,16(sp)
   18850:	df000b04 	addi	fp,sp,44
   18854:	e13ff515 	stw	r4,-44(fp)
   18858:	e17ff615 	stw	r5,-40(fp)
   1885c:	e1bff715 	stw	r6,-36(fp)
   18860:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   18864:	e0bff517 	ldw	r2,-44(fp)
   18868:	14400f17 	ldw	r17,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   1886c:	e0bff517 	ldw	r2,-44(fp)
   18870:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int line_x = x;
   18874:	e4bff617 	ldw	r18,-40(fp)
	register unsigned int t_y = y0;
   18878:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int b_y = y1;
   1887c:	e4fff817 	ldw	r19,-32(fp)
	register unsigned int local_color = color;
   18880:	e5800117 	ldw	r22,4(fp)
	
	/* Check coordinates */
	if (t_y > b_y)
   18884:	9d00032e 	bgeu	r19,r20,18894 <alt_up_pixel_buffer_dma_draw_vline+0x68>
	{
		temp = t_y;
   18888:	a02b883a 	mov	r21,r20
		t_y = b_y;
   1888c:	9829883a 	mov	r20,r19
		b_y = temp;
   18890:	a827883a 	mov	r19,r21
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
   18894:	94406c2e 	bgeu	r18,r17,18a48 <alt_up_pixel_buffer_dma_draw_vline+0x21c>
   18898:	a4006b2e 	bgeu	r20,r16,18a48 <alt_up_pixel_buffer_dma_draw_vline+0x21c>
	/* Clip the box and draw only within the confines of the screen. */
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
   1889c:	9c000136 	bltu	r19,r16,188a4 <alt_up_pixel_buffer_dma_draw_vline+0x78>
	{
		b_y = limit_y - 1;
   188a0:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   188a4:	e0800217 	ldw	r2,8(fp)
   188a8:	10800058 	cmpnei	r2,r2,1
   188ac:	1000031e 	bne	r2,zero,188bc <alt_up_pixel_buffer_dma_draw_vline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
   188b0:	e0bff517 	ldw	r2,-44(fp)
   188b4:	14000c17 	ldw	r16,48(r2)
   188b8:	00000206 	br	188c4 <alt_up_pixel_buffer_dma_draw_vline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
   188bc:	e0bff517 	ldw	r2,-44(fp)
   188c0:	14000b17 	ldw	r16,44(r2)

	/* Draw the vertical line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   188c4:	e0bff517 	ldw	r2,-44(fp)
   188c8:	10800d17 	ldw	r2,52(r2)
   188cc:	1000301e 	bne	r2,zero,18990 <alt_up_pixel_buffer_dma_draw_vline+0x164>
		/* Draw a vertical line of a given color on the screen using the XY addressing mode. */
		register unsigned int y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   188d0:	e0bff517 	ldw	r2,-44(fp)
   188d4:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
   188d8:	a544983a 	sll	r2,r20,r21
   188dc:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   188e0:	e0bff517 	ldw	r2,-44(fp)
   188e4:	10800e17 	ldw	r2,56(r2)
   188e8:	10800058 	cmpnei	r2,r2,1
   188ec:	10000b1e 	bne	r2,zero,1891c <alt_up_pixel_buffer_dma_draw_vline+0xf0>
			for (y = t_y; y <= b_y; y++)
   188f0:	a023883a 	mov	r17,r20
   188f4:	00000706 	br	18914 <alt_up_pixel_buffer_dma_draw_vline+0xe8>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
   188f8:	9405883a 	add	r2,r18,r16
   188fc:	b007883a 	mov	r3,r22
   18900:	10c00025 	stbio	r3,0(r2)
				addr = addr + (1 << offset_y);
   18904:	00800044 	movi	r2,1
   18908:	1544983a 	sll	r2,r2,r21
   1890c:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   18910:	8c400044 	addi	r17,r17,1
   18914:	9c7ff82e 	bgeu	r19,r17,188f8 <__alt_data_end+0xf00188f8>
   18918:	00004c06 	br	18a4c <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1891c:	e0bff517 	ldw	r2,-44(fp)
   18920:	10800e17 	ldw	r2,56(r2)
   18924:	10800098 	cmpnei	r2,r2,2
   18928:	10000c1e 	bne	r2,zero,1895c <alt_up_pixel_buffer_dma_draw_vline+0x130>
			for (y = t_y; y <= b_y; y++)
   1892c:	a023883a 	mov	r17,r20
   18930:	00000806 	br	18954 <alt_up_pixel_buffer_dma_draw_vline+0x128>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
   18934:	9485883a 	add	r2,r18,r18
   18938:	1405883a 	add	r2,r2,r16
   1893c:	b007883a 	mov	r3,r22
   18940:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
   18944:	00800044 	movi	r2,1
   18948:	1544983a 	sll	r2,r2,r21
   1894c:	80a1883a 	add	r16,r16,r2
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   18950:	8c400044 	addi	r17,r17,1
   18954:	9c7ff72e 	bgeu	r19,r17,18934 <__alt_data_end+0xf0018934>
   18958:	00003c06 	br	18a4c <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   1895c:	a023883a 	mov	r17,r20
   18960:	00000906 	br	18988 <alt_up_pixel_buffer_dma_draw_vline+0x15c>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
   18964:	9485883a 	add	r2,r18,r18
   18968:	1085883a 	add	r2,r2,r2
   1896c:	1405883a 	add	r2,r2,r16
   18970:	b007883a 	mov	r3,r22
   18974:	10c00035 	stwio	r3,0(r2)
				addr = addr + (1 << offset_y);
   18978:	00800044 	movi	r2,1
   1897c:	1544983a 	sll	r2,r2,r21
   18980:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   18984:	8c400044 	addi	r17,r17,1
   18988:	9c7ff62e 	bgeu	r19,r17,18964 <__alt_data_end+0xf0018964>
   1898c:	00002f06 	br	18a4c <alt_up_pixel_buffer_dma_draw_vline+0x220>
	} else {
		/* Draw a vertical line of a given color on the screen using the linear addressing mode. */
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   18990:	e0bff517 	ldw	r2,-44(fp)
   18994:	10800e17 	ldw	r2,56(r2)
   18998:	10800058 	cmpnei	r2,r2,1
   1899c:	10000a1e 	bne	r2,zero,189c8 <alt_up_pixel_buffer_dma_draw_vline+0x19c>
			addr = addr + t_y * limit_x;
   189a0:	a445383a 	mul	r2,r20,r17
   189a4:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   189a8:	00000506 	br	189c0 <alt_up_pixel_buffer_dma_draw_vline+0x194>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
   189ac:	9405883a 	add	r2,r18,r16
   189b0:	b007883a 	mov	r3,r22
   189b4:	10c00025 	stbio	r3,0(r2)
				addr = addr + limit_x;
   189b8:	8461883a 	add	r16,r16,r17
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   189bc:	a5000044 	addi	r20,r20,1
   189c0:	9d3ffa2e 	bgeu	r19,r20,189ac <__alt_data_end+0xf00189ac>
   189c4:	00002106 	br	18a4c <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   189c8:	e0bff517 	ldw	r2,-44(fp)
   189cc:	10800e17 	ldw	r2,56(r2)
   189d0:	10800098 	cmpnei	r2,r2,2
   189d4:	10000d1e 	bne	r2,zero,18a0c <alt_up_pixel_buffer_dma_draw_vline+0x1e0>
			limit_x = limit_x << 1;
   189d8:	8c45883a 	add	r2,r17,r17
   189dc:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
   189e0:	a445383a 	mul	r2,r20,r17
   189e4:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   189e8:	00000606 	br	18a04 <alt_up_pixel_buffer_dma_draw_vline+0x1d8>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
   189ec:	9485883a 	add	r2,r18,r18
   189f0:	1405883a 	add	r2,r2,r16
   189f4:	b007883a 	mov	r3,r22
   189f8:	10c0002d 	sthio	r3,0(r2)
				addr = addr + limit_x;
   189fc:	8461883a 	add	r16,r16,r17
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   18a00:	a5000044 	addi	r20,r20,1
   18a04:	9d3ff92e 	bgeu	r19,r20,189ec <__alt_data_end+0xf00189ec>
   18a08:	00001006 	br	18a4c <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
   18a0c:	8c45883a 	add	r2,r17,r17
   18a10:	1085883a 	add	r2,r2,r2
   18a14:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
   18a18:	a445383a 	mul	r2,r20,r17
   18a1c:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   18a20:	00000706 	br	18a40 <alt_up_pixel_buffer_dma_draw_vline+0x214>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
   18a24:	9485883a 	add	r2,r18,r18
   18a28:	1085883a 	add	r2,r2,r2
   18a2c:	1405883a 	add	r2,r2,r16
   18a30:	b007883a 	mov	r3,r22
   18a34:	10c00035 	stwio	r3,0(r2)
				addr = addr + limit_x;
   18a38:	8461883a 	add	r16,r16,r17
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   18a3c:	a5000044 	addi	r20,r20,1
   18a40:	9d3ff82e 	bgeu	r19,r20,18a24 <__alt_data_end+0xf0018a24>
   18a44:	00000106 	br	18a4c <alt_up_pixel_buffer_dma_draw_vline+0x220>
		b_y = temp;
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   18a48:	0001883a 	nop
				IOWR_32DIRECT(addr, line_x << 2, local_color);
				addr = addr + limit_x;
			}
		}
	}
}
   18a4c:	e6fff904 	addi	sp,fp,-28
   18a50:	df000717 	ldw	fp,28(sp)
   18a54:	dd800617 	ldw	r22,24(sp)
   18a58:	dd400517 	ldw	r21,20(sp)
   18a5c:	dd000417 	ldw	r20,16(sp)
   18a60:	dcc00317 	ldw	r19,12(sp)
   18a64:	dc800217 	ldw	r18,8(sp)
   18a68:	dc400117 	ldw	r17,4(sp)
   18a6c:	dc000017 	ldw	r16,0(sp)
   18a70:	dec00804 	addi	sp,sp,32
   18a74:	f800283a 	ret

00018a78 <alt_up_pixel_buffer_dma_draw_rectangle>:

void alt_up_pixel_buffer_dma_draw_rectangle(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
{
   18a78:	defff804 	addi	sp,sp,-32
   18a7c:	dfc00715 	stw	ra,28(sp)
   18a80:	df000615 	stw	fp,24(sp)
   18a84:	df000604 	addi	fp,sp,24
   18a88:	e13ffc15 	stw	r4,-16(fp)
   18a8c:	e17ffd15 	stw	r5,-12(fp)
   18a90:	e1bffe15 	stw	r6,-8(fp)
   18a94:	e1ffff15 	stw	r7,-4(fp)
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y0, color, backbuffer);
   18a98:	e0800417 	ldw	r2,16(fp)
   18a9c:	d8800115 	stw	r2,4(sp)
   18aa0:	e0800317 	ldw	r2,12(fp)
   18aa4:	d8800015 	stw	r2,0(sp)
   18aa8:	e1fffe17 	ldw	r7,-8(fp)
   18aac:	e1bfff17 	ldw	r6,-4(fp)
   18ab0:	e17ffd17 	ldw	r5,-12(fp)
   18ab4:	e13ffc17 	ldw	r4,-16(fp)
   18ab8:	001861c0 	call	1861c <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y1, color, backbuffer);
   18abc:	e0800417 	ldw	r2,16(fp)
   18ac0:	d8800115 	stw	r2,4(sp)
   18ac4:	e0800317 	ldw	r2,12(fp)
   18ac8:	d8800015 	stw	r2,0(sp)
   18acc:	e1c00217 	ldw	r7,8(fp)
   18ad0:	e1bfff17 	ldw	r6,-4(fp)
   18ad4:	e17ffd17 	ldw	r5,-12(fp)
   18ad8:	e13ffc17 	ldw	r4,-16(fp)
   18adc:	001861c0 	call	1861c <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x0, y0, y1, color, backbuffer);
   18ae0:	e0800417 	ldw	r2,16(fp)
   18ae4:	d8800115 	stw	r2,4(sp)
   18ae8:	e0800317 	ldw	r2,12(fp)
   18aec:	d8800015 	stw	r2,0(sp)
   18af0:	e1c00217 	ldw	r7,8(fp)
   18af4:	e1bffe17 	ldw	r6,-8(fp)
   18af8:	e17ffd17 	ldw	r5,-12(fp)
   18afc:	e13ffc17 	ldw	r4,-16(fp)
   18b00:	001882c0 	call	1882c <alt_up_pixel_buffer_dma_draw_vline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x1, y0, y1, color, backbuffer);
   18b04:	e0800417 	ldw	r2,16(fp)
   18b08:	d8800115 	stw	r2,4(sp)
   18b0c:	e0800317 	ldw	r2,12(fp)
   18b10:	d8800015 	stw	r2,0(sp)
   18b14:	e1c00217 	ldw	r7,8(fp)
   18b18:	e1bffe17 	ldw	r6,-8(fp)
   18b1c:	e17fff17 	ldw	r5,-4(fp)
   18b20:	e13ffc17 	ldw	r4,-16(fp)
   18b24:	001882c0 	call	1882c <alt_up_pixel_buffer_dma_draw_vline>
}
   18b28:	0001883a 	nop
   18b2c:	e037883a 	mov	sp,fp
   18b30:	dfc00117 	ldw	ra,4(sp)
   18b34:	df000017 	ldw	fp,0(sp)
   18b38:	dec00204 	addi	sp,sp,8
   18b3c:	f800283a 	ret

00018b40 <helper_plot_pixel>:

void helper_plot_pixel(register unsigned int buffer_start, register int line_size, register int x, register int y, register int color, register int mode)
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
   18b40:	deffff04 	addi	sp,sp,-4
   18b44:	df000015 	stw	fp,0(sp)
   18b48:	d839883a 	mov	fp,sp
   18b4c:	2005883a 	mov	r2,r4
   18b50:	3007883a 	mov	r3,r6
   18b54:	3809883a 	mov	r4,r7
   18b58:	e1800117 	ldw	r6,4(fp)
   18b5c:	e1c00217 	ldw	r7,8(fp)
	if (mode == 0)
   18b60:	3800051e 	bne	r7,zero,18b78 <helper_plot_pixel+0x38>
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
   18b64:	2909383a 	mul	r4,r5,r4
   18b68:	20c7883a 	add	r3,r4,r3
   18b6c:	1885883a 	add	r2,r3,r2
   18b70:	11800025 	stbio	r6,0(r2)
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
   18b74:	00000e06 	br	18bb0 <helper_plot_pixel+0x70>
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
   18b78:	39c00058 	cmpnei	r7,r7,1
   18b7c:	3800061e 	bne	r7,zero,18b98 <helper_plot_pixel+0x58>
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
   18b80:	2909383a 	mul	r4,r5,r4
   18b84:	20c7883a 	add	r3,r4,r3
   18b88:	18c7883a 	add	r3,r3,r3
   18b8c:	1885883a 	add	r2,r3,r2
   18b90:	1180002d 	sthio	r6,0(r2)
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
   18b94:	00000606 	br	18bb0 <helper_plot_pixel+0x70>
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
   18b98:	2909383a 	mul	r4,r5,r4
   18b9c:	20c7883a 	add	r3,r4,r3
   18ba0:	18c7883a 	add	r3,r3,r3
   18ba4:	18c7883a 	add	r3,r3,r3
   18ba8:	1885883a 	add	r2,r3,r2
   18bac:	11800035 	stwio	r6,0(r2)
}
   18bb0:	0001883a 	nop
   18bb4:	e037883a 	mov	sp,fp
   18bb8:	df000017 	ldw	fp,0(sp)
   18bbc:	dec00104 	addi	sp,sp,4
   18bc0:	f800283a 	ret

00018bc4 <alt_up_pixel_buffer_dma_draw_line>:

void alt_up_pixel_buffer_dma_draw_line(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a line between points (x0, y0) and (x1, y1). The function does not check if it draws a pixel within screen boundaries.
 * users should ensure that the line is drawn within the screen boundaries. */
{
   18bc4:	deffeb04 	addi	sp,sp,-84
   18bc8:	dfc01415 	stw	ra,80(sp)
   18bcc:	df001315 	stw	fp,76(sp)
   18bd0:	ddc01215 	stw	r23,72(sp)
   18bd4:	dd801115 	stw	r22,68(sp)
   18bd8:	dd401015 	stw	r21,64(sp)
   18bdc:	dd000f15 	stw	r20,60(sp)
   18be0:	dcc00e15 	stw	r19,56(sp)
   18be4:	dc800d15 	stw	r18,52(sp)
   18be8:	dc400c15 	stw	r17,48(sp)
   18bec:	dc000b15 	stw	r16,44(sp)
   18bf0:	df001304 	addi	fp,sp,76
   18bf4:	e13fef15 	stw	r4,-68(fp)
   18bf8:	e17ff015 	stw	r5,-64(fp)
   18bfc:	e1bff115 	stw	r6,-60(fp)
   18c00:	e1fff215 	stw	r7,-56(fp)
	register int x_0 = x0;
   18c04:	e47ff017 	ldw	r17,-64(fp)
	register int y_0 = y0;
   18c08:	e4fff117 	ldw	r19,-60(fp)
	register int x_1 = x1;
   18c0c:	e4bff217 	ldw	r18,-56(fp)
	register int y_1 = y1;
   18c10:	e5000217 	ldw	r20,8(fp)
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
   18c14:	a4c5c83a 	sub	r2,r20,r19
   18c18:	1000010e 	bge	r2,zero,18c20 <alt_up_pixel_buffer_dma_draw_line+0x5c>
   18c1c:	0085c83a 	sub	r2,zero,r2
   18c20:	1007883a 	mov	r3,r2
   18c24:	9445c83a 	sub	r2,r18,r17
   18c28:	1000010e 	bge	r2,zero,18c30 <alt_up_pixel_buffer_dma_draw_line+0x6c>
   18c2c:	0085c83a 	sub	r2,zero,r2
   18c30:	10c4803a 	cmplt	r2,r2,r3
   18c34:	e0bff305 	stb	r2,-52(fp)
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
   18c38:	e0bfef17 	ldw	r2,-68(fp)
   18c3c:	10800e17 	ldw	r2,56(r2)
   18c40:	10800060 	cmpeqi	r2,r2,1
   18c44:	1000081e 	bne	r2,zero,18c68 <alt_up_pixel_buffer_dma_draw_line+0xa4>
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
   18c48:	e0bfef17 	ldw	r2,-68(fp)
   18c4c:	10800e17 	ldw	r2,56(r2)
   18c50:	10800098 	cmpnei	r2,r2,2
   18c54:	1000021e 	bne	r2,zero,18c60 <alt_up_pixel_buffer_dma_draw_line+0x9c>
   18c58:	00800044 	movi	r2,1
   18c5c:	00000306 	br	18c6c <alt_up_pixel_buffer_dma_draw_line+0xa8>
   18c60:	00800084 	movi	r2,2
   18c64:	00000106 	br	18c6c <alt_up_pixel_buffer_dma_draw_line+0xa8>
	register int y_0 = y0;
	register int x_1 = x1;
	register int y_1 = y1;
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
   18c68:	0005883a 	mov	r2,zero
   18c6c:	e0bff415 	stw	r2,-48(fp)
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
	register int line_color = color;
   18c70:	e0800317 	ldw	r2,12(fp)
   18c74:	e0bff515 	stw	r2,-44(fp)
	register unsigned int buffer_start;
	register int line_size = (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) ? (1 << (pixel_buffer->y_coord_offset-color_mode)) : pixel_buffer->x_resolution;
   18c78:	e0bfef17 	ldw	r2,-68(fp)
   18c7c:	10800d17 	ldw	r2,52(r2)
   18c80:	1000071e 	bne	r2,zero,18ca0 <alt_up_pixel_buffer_dma_draw_line+0xdc>
   18c84:	e0bfef17 	ldw	r2,-68(fp)
   18c88:	10801317 	ldw	r2,76(r2)
   18c8c:	e0fff417 	ldw	r3,-48(fp)
   18c90:	10c5c83a 	sub	r2,r2,r3
   18c94:	00c00044 	movi	r3,1
   18c98:	1884983a 	sll	r2,r3,r2
   18c9c:	00000206 	br	18ca8 <alt_up_pixel_buffer_dma_draw_line+0xe4>
   18ca0:	e0bfef17 	ldw	r2,-68(fp)
   18ca4:	10800f17 	ldw	r2,60(r2)
   18ca8:	e0bff615 	stw	r2,-40(fp)

	if (backbuffer == 1)
   18cac:	e0800417 	ldw	r2,16(fp)
   18cb0:	10800058 	cmpnei	r2,r2,1
   18cb4:	1000031e 	bne	r2,zero,18cc4 <alt_up_pixel_buffer_dma_draw_line+0x100>
		buffer_start = pixel_buffer->back_buffer_start_address;
   18cb8:	e0bfef17 	ldw	r2,-68(fp)
   18cbc:	15c00c17 	ldw	r23,48(r2)
   18cc0:	00000206 	br	18ccc <alt_up_pixel_buffer_dma_draw_line+0x108>
	else
		buffer_start = pixel_buffer->buffer_start_address;
   18cc4:	e0bfef17 	ldw	r2,-68(fp)
   18cc8:	15c00b17 	ldw	r23,44(r2)

	/* Preprocessing inputs */
	if (steep > 0) {
   18ccc:	e0bff307 	ldb	r2,-52(fp)
   18cd0:	0080060e 	bge	zero,r2,18cec <alt_up_pixel_buffer_dma_draw_line+0x128>
		// Swap x_0 and y_0
		error = x_0;
   18cd4:	8821883a 	mov	r16,r17
		x_0 = y_0;
   18cd8:	9823883a 	mov	r17,r19
		y_0 = error;
   18cdc:	8027883a 	mov	r19,r16
		// Swap x_1 and y_1
		error = x_1;
   18ce0:	9021883a 	mov	r16,r18
		x_1 = y_1;
   18ce4:	a025883a 	mov	r18,r20
		y_1 = error;
   18ce8:	8029883a 	mov	r20,r16
	}
	if (x_0 > x_1) {
   18cec:	9440060e 	bge	r18,r17,18d08 <alt_up_pixel_buffer_dma_draw_line+0x144>
		// Swap x_0 and x_1
		error = x_0;
   18cf0:	8821883a 	mov	r16,r17
		x_0 = x_1;
   18cf4:	9023883a 	mov	r17,r18
		x_1 = error;
   18cf8:	8025883a 	mov	r18,r16
		// Swap y_0 and y_1
		error = y_0;
   18cfc:	9821883a 	mov	r16,r19
		y_0 = y_1;
   18d00:	a027883a 	mov	r19,r20
		y_1 = error;
   18d04:	8029883a 	mov	r20,r16
	}

	/* Setup local variables */
	deltax = x_1 - x_0;
   18d08:	946bc83a 	sub	r21,r18,r17
	deltay = ABS(y_1 - y_0);
   18d0c:	a4c5c83a 	sub	r2,r20,r19
   18d10:	1000010e 	bge	r2,zero,18d18 <alt_up_pixel_buffer_dma_draw_line+0x154>
   18d14:	0085c83a 	sub	r2,zero,r2
   18d18:	e0bff715 	stw	r2,-36(fp)
	error = -(deltax / 2); 
   18d1c:	a804d7fa 	srli	r2,r21,31
   18d20:	1545883a 	add	r2,r2,r21
   18d24:	1005d07a 	srai	r2,r2,1
   18d28:	00a1c83a 	sub	r16,zero,r2
	y = y_0;
   18d2c:	982d883a 	mov	r22,r19
	if (y_0 < y_1)
   18d30:	9d00020e 	bge	r19,r20,18d3c <alt_up_pixel_buffer_dma_draw_line+0x178>
		ystep = 1;
   18d34:	04c00044 	movi	r19,1
   18d38:	00000106 	br	18d40 <alt_up_pixel_buffer_dma_draw_line+0x17c>
	else
		ystep = -1;
   18d3c:	04ffffc4 	movi	r19,-1

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
   18d40:	e0bff307 	ldb	r2,-52(fp)
   18d44:	10800058 	cmpnei	r2,r2,1
   18d48:	1000211e 	bne	r2,zero,18dd0 <alt_up_pixel_buffer_dma_draw_line+0x20c>
	{
		for (x=x_0; x <= x_1; x++) {
   18d4c:	00000f06 	br	18d8c <alt_up_pixel_buffer_dma_draw_line+0x1c8>
			helper_plot_pixel(buffer_start, line_size, y, x, line_color, color_mode);
   18d50:	e0bff417 	ldw	r2,-48(fp)
   18d54:	d8800115 	stw	r2,4(sp)
   18d58:	e0bff517 	ldw	r2,-44(fp)
   18d5c:	d8800015 	stw	r2,0(sp)
   18d60:	880f883a 	mov	r7,r17
   18d64:	b00d883a 	mov	r6,r22
   18d68:	e17ff617 	ldw	r5,-40(fp)
   18d6c:	b809883a 	mov	r4,r23
   18d70:	0018b400 	call	18b40 <helper_plot_pixel>
			error = error + deltay;
   18d74:	e0bff717 	ldw	r2,-36(fp)
   18d78:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
   18d7c:	0400020e 	bge	zero,r16,18d88 <alt_up_pixel_buffer_dma_draw_line+0x1c4>
				y = y + ystep;
   18d80:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
   18d84:	8561c83a 	sub	r16,r16,r21

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
	{
		for (x=x_0; x <= x_1; x++) {
   18d88:	8c400044 	addi	r17,r17,1
   18d8c:	947ff00e 	bge	r18,r17,18d50 <__alt_data_end+0xf0018d50>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
   18d90:	00001006 	br	18dd4 <alt_up_pixel_buffer_dma_draw_line+0x210>
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
			helper_plot_pixel(buffer_start, line_size, x, y, line_color, color_mode);
   18d94:	e0bff417 	ldw	r2,-48(fp)
   18d98:	d8800115 	stw	r2,4(sp)
   18d9c:	e0bff517 	ldw	r2,-44(fp)
   18da0:	d8800015 	stw	r2,0(sp)
   18da4:	b00f883a 	mov	r7,r22
   18da8:	880d883a 	mov	r6,r17
   18dac:	e17ff617 	ldw	r5,-40(fp)
   18db0:	b809883a 	mov	r4,r23
   18db4:	0018b400 	call	18b40 <helper_plot_pixel>
			error = error + deltay;
   18db8:	e0bff717 	ldw	r2,-36(fp)
   18dbc:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
   18dc0:	0400020e 	bge	zero,r16,18dcc <alt_up_pixel_buffer_dma_draw_line+0x208>
				y = y + ystep;
   18dc4:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
   18dc8:	8561c83a 	sub	r16,r16,r21
			}
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
   18dcc:	8c400044 	addi	r17,r17,1
   18dd0:	947ff00e 	bge	r18,r17,18d94 <__alt_data_end+0xf0018d94>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
   18dd4:	0001883a 	nop
   18dd8:	e6fff804 	addi	sp,fp,-32
   18ddc:	dfc00917 	ldw	ra,36(sp)
   18de0:	df000817 	ldw	fp,32(sp)
   18de4:	ddc00717 	ldw	r23,28(sp)
   18de8:	dd800617 	ldw	r22,24(sp)
   18dec:	dd400517 	ldw	r21,20(sp)
   18df0:	dd000417 	ldw	r20,16(sp)
   18df4:	dcc00317 	ldw	r19,12(sp)
   18df8:	dc800217 	ldw	r18,8(sp)
   18dfc:	dc400117 	ldw	r17,4(sp)
   18e00:	dc000017 	ldw	r16,0(sp)
   18e04:	dec00a04 	addi	sp,sp,40
   18e08:	f800283a 	ret

00018e0c <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   18e0c:	defff504 	addi	sp,sp,-44
   18e10:	df000a15 	stw	fp,40(sp)
   18e14:	df000a04 	addi	fp,sp,40
   18e18:	e13ffc15 	stw	r4,-16(fp)
   18e1c:	e17ffd15 	stw	r5,-12(fp)
   18e20:	e1bffe15 	stw	r6,-8(fp)
   18e24:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   18e28:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   18e2c:	d0a04817 	ldw	r2,-32480(gp)
  
  if (alt_ticks_per_second ())
   18e30:	10003c26 	beq	r2,zero,18f24 <alt_alarm_start+0x118>
  {
    if (alarm)
   18e34:	e0bffc17 	ldw	r2,-16(fp)
   18e38:	10003826 	beq	r2,zero,18f1c <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
   18e3c:	e0bffc17 	ldw	r2,-16(fp)
   18e40:	e0fffe17 	ldw	r3,-8(fp)
   18e44:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
   18e48:	e0bffc17 	ldw	r2,-16(fp)
   18e4c:	e0ffff17 	ldw	r3,-4(fp)
   18e50:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   18e54:	0005303a 	rdctl	r2,status
   18e58:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   18e5c:	e0fff917 	ldw	r3,-28(fp)
   18e60:	00bfff84 	movi	r2,-2
   18e64:	1884703a 	and	r2,r3,r2
   18e68:	1001703a 	wrctl	status,r2
  
  return context;
   18e6c:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
   18e70:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   18e74:	d0a04917 	ldw	r2,-32476(gp)
      
      current_nticks = alt_nticks();
   18e78:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   18e7c:	e0fffd17 	ldw	r3,-12(fp)
   18e80:	e0bff617 	ldw	r2,-40(fp)
   18e84:	1885883a 	add	r2,r3,r2
   18e88:	10c00044 	addi	r3,r2,1
   18e8c:	e0bffc17 	ldw	r2,-16(fp)
   18e90:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   18e94:	e0bffc17 	ldw	r2,-16(fp)
   18e98:	10c00217 	ldw	r3,8(r2)
   18e9c:	e0bff617 	ldw	r2,-40(fp)
   18ea0:	1880042e 	bgeu	r3,r2,18eb4 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
   18ea4:	e0bffc17 	ldw	r2,-16(fp)
   18ea8:	00c00044 	movi	r3,1
   18eac:	10c00405 	stb	r3,16(r2)
   18eb0:	00000206 	br	18ebc <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
   18eb4:	e0bffc17 	ldw	r2,-16(fp)
   18eb8:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   18ebc:	e0bffc17 	ldw	r2,-16(fp)
   18ec0:	d0e01a04 	addi	r3,gp,-32664
   18ec4:	e0fffa15 	stw	r3,-24(fp)
   18ec8:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   18ecc:	e0bffb17 	ldw	r2,-20(fp)
   18ed0:	e0fffa17 	ldw	r3,-24(fp)
   18ed4:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   18ed8:	e0bffa17 	ldw	r2,-24(fp)
   18edc:	10c00017 	ldw	r3,0(r2)
   18ee0:	e0bffb17 	ldw	r2,-20(fp)
   18ee4:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   18ee8:	e0bffa17 	ldw	r2,-24(fp)
   18eec:	10800017 	ldw	r2,0(r2)
   18ef0:	e0fffb17 	ldw	r3,-20(fp)
   18ef4:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   18ef8:	e0bffa17 	ldw	r2,-24(fp)
   18efc:	e0fffb17 	ldw	r3,-20(fp)
   18f00:	10c00015 	stw	r3,0(r2)
   18f04:	e0bff817 	ldw	r2,-32(fp)
   18f08:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   18f0c:	e0bff717 	ldw	r2,-36(fp)
   18f10:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   18f14:	0005883a 	mov	r2,zero
   18f18:	00000306 	br	18f28 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
   18f1c:	00bffa84 	movi	r2,-22
   18f20:	00000106 	br	18f28 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
   18f24:	00bfde84 	movi	r2,-134
  }
}
   18f28:	e037883a 	mov	sp,fp
   18f2c:	df000017 	ldw	fp,0(sp)
   18f30:	dec00104 	addi	sp,sp,4
   18f34:	f800283a 	ret

00018f38 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   18f38:	defffb04 	addi	sp,sp,-20
   18f3c:	df000415 	stw	fp,16(sp)
   18f40:	df000404 	addi	fp,sp,16
   18f44:	e13ffe15 	stw	r4,-8(fp)
   18f48:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   18f4c:	e0fffe17 	ldw	r3,-8(fp)
   18f50:	e0bfff17 	ldw	r2,-4(fp)
   18f54:	1885883a 	add	r2,r3,r2
   18f58:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   18f5c:	e0bffe17 	ldw	r2,-8(fp)
   18f60:	e0bffc15 	stw	r2,-16(fp)
   18f64:	00000506 	br	18f7c <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   18f68:	e0bffc17 	ldw	r2,-16(fp)
   18f6c:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   18f70:	e0bffc17 	ldw	r2,-16(fp)
   18f74:	10800804 	addi	r2,r2,32
   18f78:	e0bffc15 	stw	r2,-16(fp)
   18f7c:	e0fffc17 	ldw	r3,-16(fp)
   18f80:	e0bffd17 	ldw	r2,-12(fp)
   18f84:	18bff836 	bltu	r3,r2,18f68 <__alt_data_end+0xf0018f68>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   18f88:	e0bffe17 	ldw	r2,-8(fp)
   18f8c:	108007cc 	andi	r2,r2,31
   18f90:	10000226 	beq	r2,zero,18f9c <alt_dcache_flush+0x64>
  {
    ALT_FLUSH_DATA(i);
   18f94:	e0bffc17 	ldw	r2,-16(fp)
   18f98:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   18f9c:	0001883a 	nop
   18fa0:	e037883a 	mov	sp,fp
   18fa4:	df000017 	ldw	fp,0(sp)
   18fa8:	dec00104 	addi	sp,sp,4
   18fac:	f800283a 	ret

00018fb0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   18fb0:	defffe04 	addi	sp,sp,-8
   18fb4:	dfc00115 	stw	ra,4(sp)
   18fb8:	df000015 	stw	fp,0(sp)
   18fbc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   18fc0:	d0a01417 	ldw	r2,-32688(gp)
   18fc4:	10000326 	beq	r2,zero,18fd4 <alt_get_errno+0x24>
   18fc8:	d0a01417 	ldw	r2,-32688(gp)
   18fcc:	103ee83a 	callr	r2
   18fd0:	00000106 	br	18fd8 <alt_get_errno+0x28>
   18fd4:	d0a04304 	addi	r2,gp,-32500
}
   18fd8:	e037883a 	mov	sp,fp
   18fdc:	dfc00117 	ldw	ra,4(sp)
   18fe0:	df000017 	ldw	fp,0(sp)
   18fe4:	dec00204 	addi	sp,sp,8
   18fe8:	f800283a 	ret

00018fec <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   18fec:	defffa04 	addi	sp,sp,-24
   18ff0:	dfc00515 	stw	ra,20(sp)
   18ff4:	df000415 	stw	fp,16(sp)
   18ff8:	df000404 	addi	fp,sp,16
   18ffc:	e13ffe15 	stw	r4,-8(fp)
   19000:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   19004:	e0bffe17 	ldw	r2,-8(fp)
   19008:	10000326 	beq	r2,zero,19018 <alt_dev_llist_insert+0x2c>
   1900c:	e0bffe17 	ldw	r2,-8(fp)
   19010:	10800217 	ldw	r2,8(r2)
   19014:	1000061e 	bne	r2,zero,19030 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   19018:	0018fb00 	call	18fb0 <alt_get_errno>
   1901c:	1007883a 	mov	r3,r2
   19020:	00800584 	movi	r2,22
   19024:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   19028:	00bffa84 	movi	r2,-22
   1902c:	00001306 	br	1907c <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   19030:	e0bffe17 	ldw	r2,-8(fp)
   19034:	e0ffff17 	ldw	r3,-4(fp)
   19038:	e0fffc15 	stw	r3,-16(fp)
   1903c:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   19040:	e0bffd17 	ldw	r2,-12(fp)
   19044:	e0fffc17 	ldw	r3,-16(fp)
   19048:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   1904c:	e0bffc17 	ldw	r2,-16(fp)
   19050:	10c00017 	ldw	r3,0(r2)
   19054:	e0bffd17 	ldw	r2,-12(fp)
   19058:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   1905c:	e0bffc17 	ldw	r2,-16(fp)
   19060:	10800017 	ldw	r2,0(r2)
   19064:	e0fffd17 	ldw	r3,-12(fp)
   19068:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   1906c:	e0bffc17 	ldw	r2,-16(fp)
   19070:	e0fffd17 	ldw	r3,-12(fp)
   19074:	10c00015 	stw	r3,0(r2)

  return 0;  
   19078:	0005883a 	mov	r2,zero
}
   1907c:	e037883a 	mov	sp,fp
   19080:	dfc00117 	ldw	ra,4(sp)
   19084:	df000017 	ldw	fp,0(sp)
   19088:	dec00204 	addi	sp,sp,8
   1908c:	f800283a 	ret

00019090 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   19090:	defffd04 	addi	sp,sp,-12
   19094:	dfc00215 	stw	ra,8(sp)
   19098:	df000115 	stw	fp,4(sp)
   1909c:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   190a0:	008000b4 	movhi	r2,2
   190a4:	10a9b304 	addi	r2,r2,-22836
   190a8:	e0bfff15 	stw	r2,-4(fp)
   190ac:	00000606 	br	190c8 <_do_ctors+0x38>
        (*ctor) (); 
   190b0:	e0bfff17 	ldw	r2,-4(fp)
   190b4:	10800017 	ldw	r2,0(r2)
   190b8:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   190bc:	e0bfff17 	ldw	r2,-4(fp)
   190c0:	10bfff04 	addi	r2,r2,-4
   190c4:	e0bfff15 	stw	r2,-4(fp)
   190c8:	e0ffff17 	ldw	r3,-4(fp)
   190cc:	008000b4 	movhi	r2,2
   190d0:	10a9b404 	addi	r2,r2,-22832
   190d4:	18bff62e 	bgeu	r3,r2,190b0 <__alt_data_end+0xf00190b0>
        (*ctor) (); 
}
   190d8:	0001883a 	nop
   190dc:	e037883a 	mov	sp,fp
   190e0:	dfc00117 	ldw	ra,4(sp)
   190e4:	df000017 	ldw	fp,0(sp)
   190e8:	dec00204 	addi	sp,sp,8
   190ec:	f800283a 	ret

000190f0 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   190f0:	defffd04 	addi	sp,sp,-12
   190f4:	dfc00215 	stw	ra,8(sp)
   190f8:	df000115 	stw	fp,4(sp)
   190fc:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   19100:	008000b4 	movhi	r2,2
   19104:	10a9b304 	addi	r2,r2,-22836
   19108:	e0bfff15 	stw	r2,-4(fp)
   1910c:	00000606 	br	19128 <_do_dtors+0x38>
        (*dtor) (); 
   19110:	e0bfff17 	ldw	r2,-4(fp)
   19114:	10800017 	ldw	r2,0(r2)
   19118:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   1911c:	e0bfff17 	ldw	r2,-4(fp)
   19120:	10bfff04 	addi	r2,r2,-4
   19124:	e0bfff15 	stw	r2,-4(fp)
   19128:	e0ffff17 	ldw	r3,-4(fp)
   1912c:	008000b4 	movhi	r2,2
   19130:	10a9b404 	addi	r2,r2,-22832
   19134:	18bff62e 	bgeu	r3,r2,19110 <__alt_data_end+0xf0019110>
        (*dtor) (); 
}
   19138:	0001883a 	nop
   1913c:	e037883a 	mov	sp,fp
   19140:	dfc00117 	ldw	ra,4(sp)
   19144:	df000017 	ldw	fp,0(sp)
   19148:	dec00204 	addi	sp,sp,8
   1914c:	f800283a 	ret

00019150 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   19150:	defffa04 	addi	sp,sp,-24
   19154:	dfc00515 	stw	ra,20(sp)
   19158:	df000415 	stw	fp,16(sp)
   1915c:	df000404 	addi	fp,sp,16
   19160:	e13ffe15 	stw	r4,-8(fp)
   19164:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   19168:	e0bfff17 	ldw	r2,-4(fp)
   1916c:	10800017 	ldw	r2,0(r2)
   19170:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   19174:	e13ffe17 	ldw	r4,-8(fp)
   19178:	0008b500 	call	8b50 <strlen>
   1917c:	10800044 	addi	r2,r2,1
   19180:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   19184:	00000d06 	br	191bc <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   19188:	e0bffc17 	ldw	r2,-16(fp)
   1918c:	10800217 	ldw	r2,8(r2)
   19190:	e0fffd17 	ldw	r3,-12(fp)
   19194:	180d883a 	mov	r6,r3
   19198:	e17ffe17 	ldw	r5,-8(fp)
   1919c:	1009883a 	mov	r4,r2
   191a0:	00087240 	call	8724 <memcmp>
   191a4:	1000021e 	bne	r2,zero,191b0 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   191a8:	e0bffc17 	ldw	r2,-16(fp)
   191ac:	00000706 	br	191cc <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   191b0:	e0bffc17 	ldw	r2,-16(fp)
   191b4:	10800017 	ldw	r2,0(r2)
   191b8:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   191bc:	e0fffc17 	ldw	r3,-16(fp)
   191c0:	e0bfff17 	ldw	r2,-4(fp)
   191c4:	18bff01e 	bne	r3,r2,19188 <__alt_data_end+0xf0019188>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   191c8:	0005883a 	mov	r2,zero
}
   191cc:	e037883a 	mov	sp,fp
   191d0:	dfc00117 	ldw	ra,4(sp)
   191d4:	df000017 	ldw	fp,0(sp)
   191d8:	dec00204 	addi	sp,sp,8
   191dc:	f800283a 	ret

000191e0 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   191e0:	defffc04 	addi	sp,sp,-16
   191e4:	dfc00315 	stw	ra,12(sp)
   191e8:	df000215 	stw	fp,8(sp)
   191ec:	df000204 	addi	fp,sp,8
   191f0:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   191f4:	d1601804 	addi	r5,gp,-32672
   191f8:	e13fff17 	ldw	r4,-4(fp)
   191fc:	00191500 	call	19150 <alt_find_dev>
   19200:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
   19204:	e0bffe17 	ldw	r2,-8(fp)
   19208:	10000926 	beq	r2,zero,19230 <alt_flash_open_dev+0x50>
   1920c:	e0bffe17 	ldw	r2,-8(fp)
   19210:	10800317 	ldw	r2,12(r2)
   19214:	10000626 	beq	r2,zero,19230 <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
   19218:	e0bffe17 	ldw	r2,-8(fp)
   1921c:	10800317 	ldw	r2,12(r2)
   19220:	e17fff17 	ldw	r5,-4(fp)
   19224:	e13ffe17 	ldw	r4,-8(fp)
   19228:	103ee83a 	callr	r2
   1922c:	00000106 	br	19234 <alt_flash_open_dev+0x54>
  }

  return dev;
   19230:	e0bffe17 	ldw	r2,-8(fp)
}
   19234:	e037883a 	mov	sp,fp
   19238:	dfc00117 	ldw	ra,4(sp)
   1923c:	df000017 	ldw	fp,0(sp)
   19240:	dec00204 	addi	sp,sp,8
   19244:	f800283a 	ret

00019248 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   19248:	defffd04 	addi	sp,sp,-12
   1924c:	dfc00215 	stw	ra,8(sp)
   19250:	df000115 	stw	fp,4(sp)
   19254:	df000104 	addi	fp,sp,4
   19258:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   1925c:	e0bfff17 	ldw	r2,-4(fp)
   19260:	10000826 	beq	r2,zero,19284 <alt_flash_close_dev+0x3c>
   19264:	e0bfff17 	ldw	r2,-4(fp)
   19268:	10800417 	ldw	r2,16(r2)
   1926c:	10000526 	beq	r2,zero,19284 <alt_flash_close_dev+0x3c>
  {
    fd->close(fd);
   19270:	e0bfff17 	ldw	r2,-4(fp)
   19274:	10800417 	ldw	r2,16(r2)
   19278:	e13fff17 	ldw	r4,-4(fp)
   1927c:	103ee83a 	callr	r2
  }
  return;
   19280:	0001883a 	nop
   19284:	0001883a 	nop
}
   19288:	e037883a 	mov	sp,fp
   1928c:	dfc00117 	ldw	ra,4(sp)
   19290:	df000017 	ldw	fp,0(sp)
   19294:	dec00204 	addi	sp,sp,8
   19298:	f800283a 	ret

0001929c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   1929c:	defff904 	addi	sp,sp,-28
   192a0:	dfc00615 	stw	ra,24(sp)
   192a4:	df000515 	stw	fp,20(sp)
   192a8:	df000504 	addi	fp,sp,20
   192ac:	e13ffc15 	stw	r4,-16(fp)
   192b0:	e17ffd15 	stw	r5,-12(fp)
   192b4:	e1bffe15 	stw	r6,-8(fp)
   192b8:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   192bc:	e1bfff17 	ldw	r6,-4(fp)
   192c0:	e17ffe17 	ldw	r5,-8(fp)
   192c4:	e13ffd17 	ldw	r4,-12(fp)
   192c8:	00194dc0 	call	194dc <open>
   192cc:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   192d0:	e0bffb17 	ldw	r2,-20(fp)
   192d4:	10001c16 	blt	r2,zero,19348 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   192d8:	00820034 	movhi	r2,2048
   192dc:	10842b04 	addi	r2,r2,4268
   192e0:	e0fffb17 	ldw	r3,-20(fp)
   192e4:	18c00324 	muli	r3,r3,12
   192e8:	10c5883a 	add	r2,r2,r3
   192ec:	10c00017 	ldw	r3,0(r2)
   192f0:	e0bffc17 	ldw	r2,-16(fp)
   192f4:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   192f8:	00820034 	movhi	r2,2048
   192fc:	10842b04 	addi	r2,r2,4268
   19300:	e0fffb17 	ldw	r3,-20(fp)
   19304:	18c00324 	muli	r3,r3,12
   19308:	10c5883a 	add	r2,r2,r3
   1930c:	10800104 	addi	r2,r2,4
   19310:	10c00017 	ldw	r3,0(r2)
   19314:	e0bffc17 	ldw	r2,-16(fp)
   19318:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   1931c:	00820034 	movhi	r2,2048
   19320:	10842b04 	addi	r2,r2,4268
   19324:	e0fffb17 	ldw	r3,-20(fp)
   19328:	18c00324 	muli	r3,r3,12
   1932c:	10c5883a 	add	r2,r2,r3
   19330:	10800204 	addi	r2,r2,8
   19334:	10c00017 	ldw	r3,0(r2)
   19338:	e0bffc17 	ldw	r2,-16(fp)
   1933c:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   19340:	e13ffb17 	ldw	r4,-20(fp)
   19344:	0012fe40 	call	12fe4 <alt_release_fd>
  }
} 
   19348:	0001883a 	nop
   1934c:	e037883a 	mov	sp,fp
   19350:	dfc00117 	ldw	ra,4(sp)
   19354:	df000017 	ldw	fp,0(sp)
   19358:	dec00204 	addi	sp,sp,8
   1935c:	f800283a 	ret

00019360 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   19360:	defffb04 	addi	sp,sp,-20
   19364:	dfc00415 	stw	ra,16(sp)
   19368:	df000315 	stw	fp,12(sp)
   1936c:	df000304 	addi	fp,sp,12
   19370:	e13ffd15 	stw	r4,-12(fp)
   19374:	e17ffe15 	stw	r5,-8(fp)
   19378:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   1937c:	01c07fc4 	movi	r7,511
   19380:	01800044 	movi	r6,1
   19384:	e17ffd17 	ldw	r5,-12(fp)
   19388:	01020034 	movhi	r4,2048
   1938c:	21042e04 	addi	r4,r4,4280
   19390:	001929c0 	call	1929c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   19394:	01c07fc4 	movi	r7,511
   19398:	000d883a 	mov	r6,zero
   1939c:	e17ffe17 	ldw	r5,-8(fp)
   193a0:	01020034 	movhi	r4,2048
   193a4:	21042b04 	addi	r4,r4,4268
   193a8:	001929c0 	call	1929c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   193ac:	01c07fc4 	movi	r7,511
   193b0:	01800044 	movi	r6,1
   193b4:	e17fff17 	ldw	r5,-4(fp)
   193b8:	01020034 	movhi	r4,2048
   193bc:	21043104 	addi	r4,r4,4292
   193c0:	001929c0 	call	1929c <alt_open_fd>
}  
   193c4:	0001883a 	nop
   193c8:	e037883a 	mov	sp,fp
   193cc:	dfc00117 	ldw	ra,4(sp)
   193d0:	df000017 	ldw	fp,0(sp)
   193d4:	dec00204 	addi	sp,sp,8
   193d8:	f800283a 	ret

000193dc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   193dc:	defffe04 	addi	sp,sp,-8
   193e0:	dfc00115 	stw	ra,4(sp)
   193e4:	df000015 	stw	fp,0(sp)
   193e8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   193ec:	d0a01417 	ldw	r2,-32688(gp)
   193f0:	10000326 	beq	r2,zero,19400 <alt_get_errno+0x24>
   193f4:	d0a01417 	ldw	r2,-32688(gp)
   193f8:	103ee83a 	callr	r2
   193fc:	00000106 	br	19404 <alt_get_errno+0x28>
   19400:	d0a04304 	addi	r2,gp,-32500
}
   19404:	e037883a 	mov	sp,fp
   19408:	dfc00117 	ldw	ra,4(sp)
   1940c:	df000017 	ldw	fp,0(sp)
   19410:	dec00204 	addi	sp,sp,8
   19414:	f800283a 	ret

00019418 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   19418:	defffd04 	addi	sp,sp,-12
   1941c:	df000215 	stw	fp,8(sp)
   19420:	df000204 	addi	fp,sp,8
   19424:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   19428:	e0bfff17 	ldw	r2,-4(fp)
   1942c:	10800217 	ldw	r2,8(r2)
   19430:	10d00034 	orhi	r3,r2,16384
   19434:	e0bfff17 	ldw	r2,-4(fp)
   19438:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   1943c:	e03ffe15 	stw	zero,-8(fp)
   19440:	00001d06 	br	194b8 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   19444:	00820034 	movhi	r2,2048
   19448:	10842b04 	addi	r2,r2,4268
   1944c:	e0fffe17 	ldw	r3,-8(fp)
   19450:	18c00324 	muli	r3,r3,12
   19454:	10c5883a 	add	r2,r2,r3
   19458:	10c00017 	ldw	r3,0(r2)
   1945c:	e0bfff17 	ldw	r2,-4(fp)
   19460:	10800017 	ldw	r2,0(r2)
   19464:	1880111e 	bne	r3,r2,194ac <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   19468:	00820034 	movhi	r2,2048
   1946c:	10842b04 	addi	r2,r2,4268
   19470:	e0fffe17 	ldw	r3,-8(fp)
   19474:	18c00324 	muli	r3,r3,12
   19478:	10c5883a 	add	r2,r2,r3
   1947c:	10800204 	addi	r2,r2,8
   19480:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   19484:	1000090e 	bge	r2,zero,194ac <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   19488:	e0bffe17 	ldw	r2,-8(fp)
   1948c:	10c00324 	muli	r3,r2,12
   19490:	00820034 	movhi	r2,2048
   19494:	10842b04 	addi	r2,r2,4268
   19498:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   1949c:	e0bfff17 	ldw	r2,-4(fp)
   194a0:	18800226 	beq	r3,r2,194ac <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   194a4:	00bffcc4 	movi	r2,-13
   194a8:	00000806 	br	194cc <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   194ac:	e0bffe17 	ldw	r2,-8(fp)
   194b0:	10800044 	addi	r2,r2,1
   194b4:	e0bffe15 	stw	r2,-8(fp)
   194b8:	d0a01317 	ldw	r2,-32692(gp)
   194bc:	1007883a 	mov	r3,r2
   194c0:	e0bffe17 	ldw	r2,-8(fp)
   194c4:	18bfdf2e 	bgeu	r3,r2,19444 <__alt_data_end+0xf0019444>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   194c8:	0005883a 	mov	r2,zero
}
   194cc:	e037883a 	mov	sp,fp
   194d0:	df000017 	ldw	fp,0(sp)
   194d4:	dec00104 	addi	sp,sp,4
   194d8:	f800283a 	ret

000194dc <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   194dc:	defff604 	addi	sp,sp,-40
   194e0:	dfc00915 	stw	ra,36(sp)
   194e4:	df000815 	stw	fp,32(sp)
   194e8:	df000804 	addi	fp,sp,32
   194ec:	e13ffd15 	stw	r4,-12(fp)
   194f0:	e17ffe15 	stw	r5,-8(fp)
   194f4:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   194f8:	00bfffc4 	movi	r2,-1
   194fc:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   19500:	00bffb44 	movi	r2,-19
   19504:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   19508:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   1950c:	d1601104 	addi	r5,gp,-32700
   19510:	e13ffd17 	ldw	r4,-12(fp)
   19514:	00191500 	call	19150 <alt_find_dev>
   19518:	e0bff815 	stw	r2,-32(fp)
   1951c:	e0bff817 	ldw	r2,-32(fp)
   19520:	1000051e 	bne	r2,zero,19538 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   19524:	e13ffd17 	ldw	r4,-12(fp)
   19528:	001a20c0 	call	1a20c <alt_find_file>
   1952c:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   19530:	00800044 	movi	r2,1
   19534:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   19538:	e0bff817 	ldw	r2,-32(fp)
   1953c:	10002926 	beq	r2,zero,195e4 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   19540:	e13ff817 	ldw	r4,-32(fp)
   19544:	001a3140 	call	1a314 <alt_get_fd>
   19548:	e0bff915 	stw	r2,-28(fp)
   1954c:	e0bff917 	ldw	r2,-28(fp)
   19550:	1000030e 	bge	r2,zero,19560 <open+0x84>
    {
      status = index;
   19554:	e0bff917 	ldw	r2,-28(fp)
   19558:	e0bffa15 	stw	r2,-24(fp)
   1955c:	00002306 	br	195ec <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   19560:	e0bff917 	ldw	r2,-28(fp)
   19564:	10c00324 	muli	r3,r2,12
   19568:	00820034 	movhi	r2,2048
   1956c:	10842b04 	addi	r2,r2,4268
   19570:	1885883a 	add	r2,r3,r2
   19574:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   19578:	e0fffe17 	ldw	r3,-8(fp)
   1957c:	00900034 	movhi	r2,16384
   19580:	10bfffc4 	addi	r2,r2,-1
   19584:	1886703a 	and	r3,r3,r2
   19588:	e0bffc17 	ldw	r2,-16(fp)
   1958c:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   19590:	e0bffb17 	ldw	r2,-20(fp)
   19594:	1000051e 	bne	r2,zero,195ac <open+0xd0>
   19598:	e13ffc17 	ldw	r4,-16(fp)
   1959c:	00194180 	call	19418 <alt_file_locked>
   195a0:	e0bffa15 	stw	r2,-24(fp)
   195a4:	e0bffa17 	ldw	r2,-24(fp)
   195a8:	10001016 	blt	r2,zero,195ec <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   195ac:	e0bff817 	ldw	r2,-32(fp)
   195b0:	10800317 	ldw	r2,12(r2)
   195b4:	10000826 	beq	r2,zero,195d8 <open+0xfc>
   195b8:	e0bff817 	ldw	r2,-32(fp)
   195bc:	10800317 	ldw	r2,12(r2)
   195c0:	e1ffff17 	ldw	r7,-4(fp)
   195c4:	e1bffe17 	ldw	r6,-8(fp)
   195c8:	e17ffd17 	ldw	r5,-12(fp)
   195cc:	e13ffc17 	ldw	r4,-16(fp)
   195d0:	103ee83a 	callr	r2
   195d4:	00000106 	br	195dc <open+0x100>
   195d8:	0005883a 	mov	r2,zero
   195dc:	e0bffa15 	stw	r2,-24(fp)
   195e0:	00000206 	br	195ec <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   195e4:	00bffb44 	movi	r2,-19
   195e8:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   195ec:	e0bffa17 	ldw	r2,-24(fp)
   195f0:	1000090e 	bge	r2,zero,19618 <open+0x13c>
  {
    alt_release_fd (index);  
   195f4:	e13ff917 	ldw	r4,-28(fp)
   195f8:	0012fe40 	call	12fe4 <alt_release_fd>
    ALT_ERRNO = -status;
   195fc:	00193dc0 	call	193dc <alt_get_errno>
   19600:	1007883a 	mov	r3,r2
   19604:	e0bffa17 	ldw	r2,-24(fp)
   19608:	0085c83a 	sub	r2,zero,r2
   1960c:	18800015 	stw	r2,0(r3)
    return -1;
   19610:	00bfffc4 	movi	r2,-1
   19614:	00000106 	br	1961c <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   19618:	e0bff917 	ldw	r2,-28(fp)
}
   1961c:	e037883a 	mov	sp,fp
   19620:	dfc00117 	ldw	ra,4(sp)
   19624:	df000017 	ldw	fp,0(sp)
   19628:	dec00204 	addi	sp,sp,8
   1962c:	f800283a 	ret

00019630 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   19630:	defffa04 	addi	sp,sp,-24
   19634:	df000515 	stw	fp,20(sp)
   19638:	df000504 	addi	fp,sp,20
   1963c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   19640:	0005303a 	rdctl	r2,status
   19644:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   19648:	e0fffc17 	ldw	r3,-16(fp)
   1964c:	00bfff84 	movi	r2,-2
   19650:	1884703a 	and	r2,r3,r2
   19654:	1001703a 	wrctl	status,r2
  
  return context;
   19658:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   1965c:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   19660:	e0bfff17 	ldw	r2,-4(fp)
   19664:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   19668:	e0bffd17 	ldw	r2,-12(fp)
   1966c:	10800017 	ldw	r2,0(r2)
   19670:	e0fffd17 	ldw	r3,-12(fp)
   19674:	18c00117 	ldw	r3,4(r3)
   19678:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   1967c:	e0bffd17 	ldw	r2,-12(fp)
   19680:	10800117 	ldw	r2,4(r2)
   19684:	e0fffd17 	ldw	r3,-12(fp)
   19688:	18c00017 	ldw	r3,0(r3)
   1968c:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   19690:	e0bffd17 	ldw	r2,-12(fp)
   19694:	e0fffd17 	ldw	r3,-12(fp)
   19698:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   1969c:	e0bffd17 	ldw	r2,-12(fp)
   196a0:	e0fffd17 	ldw	r3,-12(fp)
   196a4:	10c00015 	stw	r3,0(r2)
   196a8:	e0bffb17 	ldw	r2,-20(fp)
   196ac:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   196b0:	e0bffe17 	ldw	r2,-8(fp)
   196b4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   196b8:	0001883a 	nop
   196bc:	e037883a 	mov	sp,fp
   196c0:	df000017 	ldw	fp,0(sp)
   196c4:	dec00104 	addi	sp,sp,4
   196c8:	f800283a 	ret

000196cc <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   196cc:	defffb04 	addi	sp,sp,-20
   196d0:	dfc00415 	stw	ra,16(sp)
   196d4:	df000315 	stw	fp,12(sp)
   196d8:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   196dc:	d0a01a17 	ldw	r2,-32664(gp)
   196e0:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   196e4:	d0a04917 	ldw	r2,-32476(gp)
   196e8:	10800044 	addi	r2,r2,1
   196ec:	d0a04915 	stw	r2,-32476(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   196f0:	00002e06 	br	197ac <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   196f4:	e0bffd17 	ldw	r2,-12(fp)
   196f8:	10800017 	ldw	r2,0(r2)
   196fc:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   19700:	e0bffd17 	ldw	r2,-12(fp)
   19704:	10800403 	ldbu	r2,16(r2)
   19708:	10803fcc 	andi	r2,r2,255
   1970c:	10000426 	beq	r2,zero,19720 <alt_tick+0x54>
   19710:	d0a04917 	ldw	r2,-32476(gp)
   19714:	1000021e 	bne	r2,zero,19720 <alt_tick+0x54>
    {
      alarm->rollover = 0;
   19718:	e0bffd17 	ldw	r2,-12(fp)
   1971c:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   19720:	e0bffd17 	ldw	r2,-12(fp)
   19724:	10800217 	ldw	r2,8(r2)
   19728:	d0e04917 	ldw	r3,-32476(gp)
   1972c:	18801d36 	bltu	r3,r2,197a4 <alt_tick+0xd8>
   19730:	e0bffd17 	ldw	r2,-12(fp)
   19734:	10800403 	ldbu	r2,16(r2)
   19738:	10803fcc 	andi	r2,r2,255
   1973c:	1000191e 	bne	r2,zero,197a4 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   19740:	e0bffd17 	ldw	r2,-12(fp)
   19744:	10800317 	ldw	r2,12(r2)
   19748:	e0fffd17 	ldw	r3,-12(fp)
   1974c:	18c00517 	ldw	r3,20(r3)
   19750:	1809883a 	mov	r4,r3
   19754:	103ee83a 	callr	r2
   19758:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   1975c:	e0bfff17 	ldw	r2,-4(fp)
   19760:	1000031e 	bne	r2,zero,19770 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   19764:	e13ffd17 	ldw	r4,-12(fp)
   19768:	00196300 	call	19630 <alt_alarm_stop>
   1976c:	00000d06 	br	197a4 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   19770:	e0bffd17 	ldw	r2,-12(fp)
   19774:	10c00217 	ldw	r3,8(r2)
   19778:	e0bfff17 	ldw	r2,-4(fp)
   1977c:	1887883a 	add	r3,r3,r2
   19780:	e0bffd17 	ldw	r2,-12(fp)
   19784:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   19788:	e0bffd17 	ldw	r2,-12(fp)
   1978c:	10c00217 	ldw	r3,8(r2)
   19790:	d0a04917 	ldw	r2,-32476(gp)
   19794:	1880032e 	bgeu	r3,r2,197a4 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   19798:	e0bffd17 	ldw	r2,-12(fp)
   1979c:	00c00044 	movi	r3,1
   197a0:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   197a4:	e0bffe17 	ldw	r2,-8(fp)
   197a8:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   197ac:	e0fffd17 	ldw	r3,-12(fp)
   197b0:	d0a01a04 	addi	r2,gp,-32664
   197b4:	18bfcf1e 	bne	r3,r2,196f4 <__alt_data_end+0xf00196f4>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   197b8:	0001883a 	nop
}
   197bc:	0001883a 	nop
   197c0:	e037883a 	mov	sp,fp
   197c4:	dfc00117 	ldw	ra,4(sp)
   197c8:	df000017 	ldw	fp,0(sp)
   197cc:	dec00204 	addi	sp,sp,8
   197d0:	f800283a 	ret

000197d4 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   197d4:	defffd04 	addi	sp,sp,-12
   197d8:	dfc00215 	stw	ra,8(sp)
   197dc:	df000115 	stw	fp,4(sp)
   197e0:	df000104 	addi	fp,sp,4
   197e4:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   197e8:	e13fff17 	ldw	r4,-4(fp)
   197ec:	001a0e40 	call	1a0e4 <alt_busy_sleep>
}
   197f0:	e037883a 	mov	sp,fp
   197f4:	dfc00117 	ldw	ra,4(sp)
   197f8:	df000017 	ldw	fp,0(sp)
   197fc:	dec00204 	addi	sp,sp,8
   19800:	f800283a 	ret

00019804 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   19804:	deffff04 	addi	sp,sp,-4
   19808:	df000015 	stw	fp,0(sp)
   1980c:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   19810:	000170fa 	wrctl	ienable,zero
}
   19814:	0001883a 	nop
   19818:	e037883a 	mov	sp,fp
   1981c:	df000017 	ldw	fp,0(sp)
   19820:	dec00104 	addi	sp,sp,4
   19824:	f800283a 	ret

00019828 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   19828:	defff704 	addi	sp,sp,-36
   1982c:	dfc00815 	stw	ra,32(sp)
   19830:	df000715 	stw	fp,28(sp)
   19834:	df000704 	addi	fp,sp,28
   19838:	e13ffc15 	stw	r4,-16(fp)
   1983c:	e17ffd15 	stw	r5,-12(fp)
   19840:	e1bffe15 	stw	r6,-8(fp)
   19844:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   19848:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1984c:	e0bffc17 	ldw	r2,-16(fp)
   19850:	e0bffb15 	stw	r2,-20(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   19854:	008000b4 	movhi	r2,2
   19858:	10a6ef04 	addi	r2,r2,-25668
   1985c:	d8800015 	stw	r2,0(sp)
   19860:	e1c00217 	ldw	r7,8(fp)
   19864:	e1bfff17 	ldw	r6,-4(fp)
   19868:	e17ffe17 	ldw	r5,-8(fp)
   1986c:	e13ffb17 	ldw	r4,-20(fp)
   19870:	0013ba40 	call	13ba4 <alt_flash_program_block>
   19874:	e0bffa15 	stw	r2,-24(fp)
                                    alt_write_word_amd);
  return ret_code;
   19878:	e0bffa17 	ldw	r2,-24(fp)
}
   1987c:	e037883a 	mov	sp,fp
   19880:	dfc00117 	ldw	ra,4(sp)
   19884:	df000017 	ldw	fp,0(sp)
   19888:	dec00204 	addi	sp,sp,8
   1988c:	f800283a 	ret

00019890 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   19890:	defff804 	addi	sp,sp,-32
   19894:	dfc00715 	stw	ra,28(sp)
   19898:	df000615 	stw	fp,24(sp)
   1989c:	df000604 	addi	fp,sp,24
   198a0:	e13ffe15 	stw	r4,-8(fp)
   198a4:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   198a8:	e03ffa15 	stw	zero,-24(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   198ac:	e0bffe17 	ldw	r2,-8(fp)
   198b0:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   198b4:	e0bffc17 	ldw	r2,-16(fp)
   198b8:	10803417 	ldw	r2,208(r2)
   198bc:	e0fffc17 	ldw	r3,-16(fp)
   198c0:	18c00a17 	ldw	r3,40(r3)
   198c4:	01802a84 	movi	r6,170
   198c8:	01415544 	movi	r5,1365
   198cc:	1809883a 	mov	r4,r3
   198d0:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   198d4:	e0bffc17 	ldw	r2,-16(fp)
   198d8:	10803417 	ldw	r2,208(r2)
   198dc:	e0fffc17 	ldw	r3,-16(fp)
   198e0:	18c00a17 	ldw	r3,40(r3)
   198e4:	01801544 	movi	r6,85
   198e8:	0140aa84 	movi	r5,682
   198ec:	1809883a 	mov	r4,r3
   198f0:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   198f4:	e0bffc17 	ldw	r2,-16(fp)
   198f8:	10803417 	ldw	r2,208(r2)
   198fc:	e0fffc17 	ldw	r3,-16(fp)
   19900:	18c00a17 	ldw	r3,40(r3)
   19904:	01802004 	movi	r6,128
   19908:	01415544 	movi	r5,1365
   1990c:	1809883a 	mov	r4,r3
   19910:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   19914:	e0bffc17 	ldw	r2,-16(fp)
   19918:	10803417 	ldw	r2,208(r2)
   1991c:	e0fffc17 	ldw	r3,-16(fp)
   19920:	18c00a17 	ldw	r3,40(r3)
   19924:	01802a84 	movi	r6,170
   19928:	01415544 	movi	r5,1365
   1992c:	1809883a 	mov	r4,r3
   19930:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   19934:	e0bffc17 	ldw	r2,-16(fp)
   19938:	10803417 	ldw	r2,208(r2)
   1993c:	e0fffc17 	ldw	r3,-16(fp)
   19940:	18c00a17 	ldw	r3,40(r3)
   19944:	01801544 	movi	r6,85
   19948:	0140aa84 	movi	r5,682
   1994c:	1809883a 	mov	r4,r3
   19950:	103ee83a 	callr	r2

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   19954:	e0bffc17 	ldw	r2,-16(fp)
   19958:	10803617 	ldw	r2,216(r2)
   1995c:	e0fffc17 	ldw	r3,-16(fp)
   19960:	19000a17 	ldw	r4,40(r3)
   19964:	e0ffff17 	ldw	r3,-4(fp)
   19968:	20c7883a 	add	r3,r4,r3
   1996c:	01400c04 	movi	r5,48
   19970:	1809883a 	mov	r4,r3
   19974:	103ee83a 	callr	r2

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   19978:	0109c404 	movi	r4,10000
   1997c:	00197d40 	call	197d4 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   19980:	00800c84 	movi	r2,50
   19984:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   19988:	e0bffc17 	ldw	r2,-16(fp)
   1998c:	10c00a17 	ldw	r3,40(r2)
   19990:	e0bfff17 	ldw	r2,-4(fp)
   19994:	1885883a 	add	r2,r3,r2
   19998:	10800023 	ldbuio	r2,0(r2)
   1999c:	10803fcc 	andi	r2,r2,255
   199a0:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   199a4:	0100fa04 	movi	r4,1000
   199a8:	00197d40 	call	197d4 <usleep>
    timeout--;
   199ac:	e0bffb17 	ldw	r2,-20(fp)
   199b0:	10bfffc4 	addi	r2,r2,-1
   199b4:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   199b8:	e0bffd03 	ldbu	r2,-12(fp)
   199bc:	10803fcc 	andi	r2,r2,255
   199c0:	1080020c 	andi	r2,r2,8
   199c4:	1000021e 	bne	r2,zero,199d0 <alt_erase_block_amd+0x140>
   199c8:	e0bffb17 	ldw	r2,-20(fp)
   199cc:	00bfee16 	blt	zero,r2,19988 <__alt_data_end+0xf0019988>


  timeout = flash->erase_timeout;
   199d0:	e0bffc17 	ldw	r2,-16(fp)
   199d4:	10803217 	ldw	r2,200(r2)
   199d8:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   199dc:	00001506 	br	19a34 <alt_erase_block_amd+0x1a4>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   199e0:	e0bffc17 	ldw	r2,-16(fp)
   199e4:	10c00a17 	ldw	r3,40(r2)
   199e8:	e0bfff17 	ldw	r2,-4(fp)
   199ec:	1885883a 	add	r2,r3,r2
   199f0:	10800023 	ldbuio	r2,0(r2)
   199f4:	10803fcc 	andi	r2,r2,255
   199f8:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   199fc:	e0bffd03 	ldbu	r2,-12(fp)
   19a00:	10803fcc 	andi	r2,r2,255
   19a04:	1080201c 	xori	r2,r2,128
   19a08:	10bfe004 	addi	r2,r2,-128
   19a0c:	10000b16 	blt	r2,zero,19a3c <alt_erase_block_amd+0x1ac>
   19a10:	e0bffd03 	ldbu	r2,-12(fp)
   19a14:	10803fcc 	andi	r2,r2,255
   19a18:	1080080c 	andi	r2,r2,32
   19a1c:	1000071e 	bne	r2,zero,19a3c <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   19a20:	0100fa04 	movi	r4,1000
   19a24:	00197d40 	call	197d4 <usleep>
    timeout -= 1000;
   19a28:	e0bffb17 	ldw	r2,-20(fp)
   19a2c:	10bf0604 	addi	r2,r2,-1000
   19a30:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   19a34:	e0bffb17 	ldw	r2,-20(fp)
   19a38:	00bfe916 	blt	zero,r2,199e0 <__alt_data_end+0xf00199e0>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   19a3c:	e0bffb17 	ldw	r2,-20(fp)
   19a40:	00800316 	blt	zero,r2,19a50 <alt_erase_block_amd+0x1c0>
  {
    ret_code = -ETIMEDOUT;
   19a44:	00bfe304 	movi	r2,-116
   19a48:	e0bffa15 	stw	r2,-24(fp)
   19a4c:	00000e06 	br	19a88 <alt_erase_block_amd+0x1f8>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   19a50:	e0bffc17 	ldw	r2,-16(fp)
   19a54:	10c00a17 	ldw	r3,40(r2)
   19a58:	e0bfff17 	ldw	r2,-4(fp)
   19a5c:	1885883a 	add	r2,r3,r2
   19a60:	10800023 	ldbuio	r2,0(r2)
   19a64:	10803fcc 	andi	r2,r2,255
   19a68:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   19a6c:	e0bffd03 	ldbu	r2,-12(fp)
   19a70:	10803fcc 	andi	r2,r2,255
   19a74:	1080201c 	xori	r2,r2,128
   19a78:	10bfe004 	addi	r2,r2,-128
   19a7c:	10000216 	blt	r2,zero,19a88 <alt_erase_block_amd+0x1f8>
    {
      ret_code = -EIO;
   19a80:	00bffec4 	movi	r2,-5
   19a84:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  
  return ret_code;
   19a88:	e0bffa17 	ldw	r2,-24(fp)
}
   19a8c:	e037883a 	mov	sp,fp
   19a90:	dfc00117 	ldw	ra,4(sp)
   19a94:	df000017 	ldw	fp,0(sp)
   19a98:	dec00204 	addi	sp,sp,8
   19a9c:	f800283a 	ret

00019aa0 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   19aa0:	defff804 	addi	sp,sp,-32
   19aa4:	dfc00715 	stw	ra,28(sp)
   19aa8:	df000615 	stw	fp,24(sp)
   19aac:	df000604 	addi	fp,sp,24
   19ab0:	e13ffd15 	stw	r4,-12(fp)
   19ab4:	e17ffe15 	stw	r5,-8(fp)
   19ab8:	3005883a 	mov	r2,r6
   19abc:	e0bfff05 	stb	r2,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   19ac0:	e0bffd17 	ldw	r2,-12(fp)
   19ac4:	10803117 	ldw	r2,196(r2)
   19ac8:	10801924 	muli	r2,r2,100
   19acc:	e0bffa15 	stw	r2,-24(fp)
  int ret_code = 0;
   19ad0:	e03ffb15 	stw	zero,-20(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   19ad4:	e0bffd17 	ldw	r2,-12(fp)
   19ad8:	10c00a17 	ldw	r3,40(r2)
   19adc:	e0bffe17 	ldw	r2,-8(fp)
   19ae0:	1885883a 	add	r2,r3,r2
   19ae4:	10800023 	ldbuio	r2,0(r2)
   19ae8:	10803fcc 	andi	r2,r2,255
   19aec:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   19af0:	00001606 	br	19b4c <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   19af4:	e0bffc03 	ldbu	r2,-16(fp)
   19af8:	10c03fcc 	andi	r3,r2,255
   19afc:	e0bfff03 	ldbu	r2,-4(fp)
   19b00:	1884f03a 	xor	r2,r3,r2
   19b04:	1080200c 	andi	r2,r2,128
   19b08:	10001226 	beq	r2,zero,19b54 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
   19b0c:	e0bffc03 	ldbu	r2,-16(fp)
   19b10:	10803fcc 	andi	r2,r2,255
   19b14:	1080080c 	andi	r2,r2,32
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   19b18:	10000e1e 	bne	r2,zero,19b54 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   19b1c:	01000044 	movi	r4,1
   19b20:	00197d40 	call	197d4 <usleep>
    timeout--;
   19b24:	e0bffa17 	ldw	r2,-24(fp)
   19b28:	10bfffc4 	addi	r2,r2,-1
   19b2c:	e0bffa15 	stw	r2,-24(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   19b30:	e0bffd17 	ldw	r2,-12(fp)
   19b34:	10c00a17 	ldw	r3,40(r2)
   19b38:	e0bffe17 	ldw	r2,-8(fp)
   19b3c:	1885883a 	add	r2,r3,r2
   19b40:	10800023 	ldbuio	r2,0(r2)
   19b44:	10803fcc 	andi	r2,r2,255
   19b48:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   19b4c:	e0bffa17 	ldw	r2,-24(fp)
   19b50:	00bfe816 	blt	zero,r2,19af4 <__alt_data_end+0xf0019af4>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   19b54:	e0bffa17 	ldw	r2,-24(fp)
   19b58:	1000031e 	bne	r2,zero,19b68 <alt_wait_for_command_to_complete_amd+0xc8>
  {
    ret_code = -ETIMEDOUT;
   19b5c:	00bfe304 	movi	r2,-116
   19b60:	e0bffb15 	stw	r2,-20(fp)
   19b64:	00000f06 	br	19ba4 <alt_wait_for_command_to_complete_amd+0x104>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   19b68:	e0bffd17 	ldw	r2,-12(fp)
   19b6c:	10c00a17 	ldw	r3,40(r2)
   19b70:	e0bffe17 	ldw	r2,-8(fp)
   19b74:	1885883a 	add	r2,r3,r2
   19b78:	10800023 	ldbuio	r2,0(r2)
   19b7c:	10803fcc 	andi	r2,r2,255
   19b80:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   19b84:	e0bffc03 	ldbu	r2,-16(fp)
   19b88:	10c03fcc 	andi	r3,r2,255
   19b8c:	e0bfff03 	ldbu	r2,-4(fp)
   19b90:	1884f03a 	xor	r2,r3,r2
   19b94:	1080200c 	andi	r2,r2,128
   19b98:	10000226 	beq	r2,zero,19ba4 <alt_wait_for_command_to_complete_amd+0x104>
    {
      ret_code = -EIO;
   19b9c:	00bffec4 	movi	r2,-5
   19ba0:	e0bffb15 	stw	r2,-20(fp)
    }
  }    
  return ret_code;
   19ba4:	e0bffb17 	ldw	r2,-20(fp)
}
   19ba8:	e037883a 	mov	sp,fp
   19bac:	dfc00117 	ldw	ra,4(sp)
   19bb0:	df000017 	ldw	fp,0(sp)
   19bb4:	dec00204 	addi	sp,sp,8
   19bb8:	f800283a 	ret

00019bbc <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   19bbc:	defff904 	addi	sp,sp,-28
   19bc0:	dfc00615 	stw	ra,24(sp)
   19bc4:	df000515 	stw	fp,20(sp)
   19bc8:	df000504 	addi	fp,sp,20
   19bcc:	e13ffd15 	stw	r4,-12(fp)
   19bd0:	e17ffe15 	stw	r5,-8(fp)
   19bd4:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   19bd8:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   19bdc:	e0bffd17 	ldw	r2,-12(fp)
   19be0:	10803417 	ldw	r2,208(r2)
   19be4:	e0fffd17 	ldw	r3,-12(fp)
   19be8:	18c00a17 	ldw	r3,40(r3)
   19bec:	01802a84 	movi	r6,170
   19bf0:	01415544 	movi	r5,1365
   19bf4:	1809883a 	mov	r4,r3
   19bf8:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   19bfc:	e0bffd17 	ldw	r2,-12(fp)
   19c00:	10803417 	ldw	r2,208(r2)
   19c04:	e0fffd17 	ldw	r3,-12(fp)
   19c08:	18c00a17 	ldw	r3,40(r3)
   19c0c:	01801544 	movi	r6,85
   19c10:	0140aa84 	movi	r5,682
   19c14:	1809883a 	mov	r4,r3
   19c18:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   19c1c:	e0bffd17 	ldw	r2,-12(fp)
   19c20:	10803417 	ldw	r2,208(r2)
   19c24:	e0fffd17 	ldw	r3,-12(fp)
   19c28:	18c00a17 	ldw	r3,40(r3)
   19c2c:	01802804 	movi	r6,160
   19c30:	01415544 	movi	r5,1365
   19c34:	1809883a 	mov	r4,r3
   19c38:	103ee83a 	callr	r2
  
  value = *src_addr;
   19c3c:	e0bfff17 	ldw	r2,-4(fp)
   19c40:	10800003 	ldbu	r2,0(r2)
   19c44:	e0bffc05 	stb	r2,-16(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   19c48:	e1bfff17 	ldw	r6,-4(fp)
   19c4c:	e17ffe17 	ldw	r5,-8(fp)
   19c50:	e13ffd17 	ldw	r4,-12(fp)
   19c54:	0013a480 	call	13a48 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   19c58:	e0bffc03 	ldbu	r2,-16(fp)
   19c5c:	100d883a 	mov	r6,r2
   19c60:	e17ffe17 	ldw	r5,-8(fp)
   19c64:	e13ffd17 	ldw	r4,-12(fp)
   19c68:	0019aa00 	call	19aa0 <alt_wait_for_command_to_complete_amd>
   19c6c:	e0bffb15 	stw	r2,-20(fp)
                                                  offset,
                                                  value);
  return ret_code;
   19c70:	e0bffb17 	ldw	r2,-20(fp)
  
}
   19c74:	e037883a 	mov	sp,fp
   19c78:	dfc00117 	ldw	ra,4(sp)
   19c7c:	df000017 	ldw	fp,0(sp)
   19c80:	dec00204 	addi	sp,sp,8
   19c84:	f800283a 	ret

00019c88 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   19c88:	defff704 	addi	sp,sp,-36
   19c8c:	dfc00815 	stw	ra,32(sp)
   19c90:	df000715 	stw	fp,28(sp)
   19c94:	df000704 	addi	fp,sp,28
   19c98:	e13ffc15 	stw	r4,-16(fp)
   19c9c:	e17ffd15 	stw	r5,-12(fp)
   19ca0:	e1bffe15 	stw	r6,-8(fp)
   19ca4:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   19ca8:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19cac:	e0bffc17 	ldw	r2,-16(fp)
   19cb0:	e0bffb15 	stw	r2,-20(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   19cb4:	e17ffd17 	ldw	r5,-12(fp)
   19cb8:	e13ffb17 	ldw	r4,-20(fp)
   19cbc:	0019e940 	call	19e94 <alt_unlock_block_intel>
   19cc0:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   19cc4:	e0bffa17 	ldw	r2,-24(fp)
   19cc8:	1000091e 	bne	r2,zero,19cf0 <alt_program_intel+0x68>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   19ccc:	008000b4 	movhi	r2,2
   19cd0:	10a80404 	addi	r2,r2,-24560
   19cd4:	d8800015 	stw	r2,0(sp)
   19cd8:	e1c00217 	ldw	r7,8(fp)
   19cdc:	e1bfff17 	ldw	r6,-4(fp)
   19ce0:	e17ffe17 	ldw	r5,-8(fp)
   19ce4:	e13ffb17 	ldw	r4,-20(fp)
   19ce8:	0013ba40 	call	13ba4 <alt_flash_program_block>
   19cec:	e0bffa15 	stw	r2,-24(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   19cf0:	e0bffa17 	ldw	r2,-24(fp)
}
   19cf4:	e037883a 	mov	sp,fp
   19cf8:	dfc00117 	ldw	ra,4(sp)
   19cfc:	df000017 	ldw	fp,0(sp)
   19d00:	dec00204 	addi	sp,sp,8
   19d04:	f800283a 	ret

00019d08 <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   19d08:	defff804 	addi	sp,sp,-32
   19d0c:	dfc00715 	stw	ra,28(sp)
   19d10:	df000615 	stw	fp,24(sp)
   19d14:	df000604 	addi	fp,sp,24
   19d18:	e13ffe15 	stw	r4,-8(fp)
   19d1c:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   19d20:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19d24:	e0bffe17 	ldw	r2,-8(fp)
   19d28:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   19d2c:	e0bffc17 	ldw	r2,-16(fp)
   19d30:	10803217 	ldw	r2,200(r2)
   19d34:	e0bffb15 	stw	r2,-20(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   19d38:	e17fff17 	ldw	r5,-4(fp)
   19d3c:	e13ffc17 	ldw	r4,-16(fp)
   19d40:	0019e940 	call	19e94 <alt_unlock_block_intel>
   19d44:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   19d48:	e0bffa17 	ldw	r2,-24(fp)
   19d4c:	10004b1e 	bne	r2,zero,19e7c <alt_erase_block_intel+0x174>
  {

    /* Clear status priort to erase operation */   
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x50);
   19d50:	e0bffc17 	ldw	r2,-16(fp)
   19d54:	10803617 	ldw	r2,216(r2)
   19d58:	e0fffc17 	ldw	r3,-16(fp)
   19d5c:	19000a17 	ldw	r4,40(r3)
   19d60:	e0ffff17 	ldw	r3,-4(fp)
   19d64:	20c7883a 	add	r3,r4,r3
   19d68:	01401404 	movi	r5,80
   19d6c:	1809883a 	mov	r4,r3
   19d70:	103ee83a 	callr	r2
    
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   19d74:	e0bffc17 	ldw	r2,-16(fp)
   19d78:	10803617 	ldw	r2,216(r2)
   19d7c:	e0fffc17 	ldw	r3,-16(fp)
   19d80:	19000a17 	ldw	r4,40(r3)
   19d84:	e0ffff17 	ldw	r3,-4(fp)
   19d88:	20c7883a 	add	r3,r4,r3
   19d8c:	01400804 	movi	r5,32
   19d90:	1809883a 	mov	r4,r3
   19d94:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   19d98:	e0bffc17 	ldw	r2,-16(fp)
   19d9c:	10803617 	ldw	r2,216(r2)
   19da0:	e0fffc17 	ldw	r3,-16(fp)
   19da4:	19000a17 	ldw	r4,40(r3)
   19da8:	e0ffff17 	ldw	r3,-4(fp)
   19dac:	20c7883a 	add	r3,r4,r3
   19db0:	01403404 	movi	r5,208
   19db4:	1809883a 	mov	r4,r3
   19db8:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   19dbc:	e0bffc17 	ldw	r2,-16(fp)
   19dc0:	10c00a17 	ldw	r3,40(r2)
   19dc4:	e0bfff17 	ldw	r2,-4(fp)
   19dc8:	1885883a 	add	r2,r3,r2
   19dcc:	10800023 	ldbuio	r2,0(r2)
   19dd0:	10803fcc 	andi	r2,r2,255
   19dd4:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   19dd8:	e0bffd03 	ldbu	r2,-12(fp)
   19ddc:	10803fcc 	andi	r2,r2,255
   19de0:	1080201c 	xori	r2,r2,128
   19de4:	10bfe004 	addi	r2,r2,-128
   19de8:	10000816 	blt	r2,zero,19e0c <alt_erase_block_intel+0x104>
      {
        break;
      }
      usleep(1000);
   19dec:	0100fa04 	movi	r4,1000
   19df0:	00197d40 	call	197d4 <usleep>
      timeout -= 1000;
   19df4:	e0bffb17 	ldw	r2,-20(fp)
   19df8:	10bf0604 	addi	r2,r2,-1000
   19dfc:	e0bffb15 	stw	r2,-20(fp)
    }while(timeout > 0);
   19e00:	e0bffb17 	ldw	r2,-20(fp)
   19e04:	00bfed16 	blt	zero,r2,19dbc <__alt_data_end+0xf0019dbc>
   19e08:	00000106 	br	19e10 <alt_erase_block_intel+0x108>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   19e0c:	0001883a 	nop
      }
      usleep(1000);
      timeout -= 1000;
    }while(timeout > 0);
    
    if (timeout <= 0)
   19e10:	e0bffb17 	ldw	r2,-20(fp)
   19e14:	00800316 	blt	zero,r2,19e24 <alt_erase_block_intel+0x11c>
    {
      ret_code = -ETIMEDOUT;
   19e18:	00bfe304 	movi	r2,-116
   19e1c:	e0bffa15 	stw	r2,-24(fp)
   19e20:	00000d06 	br	19e58 <alt_erase_block_intel+0x150>
    }
    else if (status & 0x7f)
   19e24:	e0bffd03 	ldbu	r2,-12(fp)
   19e28:	10803fcc 	andi	r2,r2,255
   19e2c:	10801fcc 	andi	r2,r2,127
   19e30:	10000926 	beq	r2,zero,19e58 <alt_erase_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   19e34:	00bffec4 	movi	r2,-5
   19e38:	e0bffa15 	stw	r2,-24(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   19e3c:	e0bffc17 	ldw	r2,-16(fp)
   19e40:	10c00a17 	ldw	r3,40(r2)
   19e44:	e0bfff17 	ldw	r2,-4(fp)
   19e48:	1885883a 	add	r2,r3,r2
   19e4c:	10800023 	ldbuio	r2,0(r2)
   19e50:	10803fcc 	andi	r2,r2,255
   19e54:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   19e58:	e0bffc17 	ldw	r2,-16(fp)
   19e5c:	10803617 	ldw	r2,216(r2)
   19e60:	e0fffc17 	ldw	r3,-16(fp)
   19e64:	19000a17 	ldw	r4,40(r3)
   19e68:	e0ffff17 	ldw	r3,-4(fp)
   19e6c:	20c7883a 	add	r3,r4,r3
   19e70:	01403fc4 	movi	r5,255
   19e74:	1809883a 	mov	r4,r3
   19e78:	103ee83a 	callr	r2
  }
  
  return ret_code;
   19e7c:	e0bffa17 	ldw	r2,-24(fp)
}
   19e80:	e037883a 	mov	sp,fp
   19e84:	dfc00117 	ldw	ra,4(sp)
   19e88:	df000017 	ldw	fp,0(sp)
   19e8c:	dec00204 	addi	sp,sp,8
   19e90:	f800283a 	ret

00019e94 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   19e94:	defff904 	addi	sp,sp,-28
   19e98:	dfc00615 	stw	ra,24(sp)
   19e9c:	df000515 	stw	fp,20(sp)
   19ea0:	df000504 	addi	fp,sp,20
   19ea4:	e13ffe15 	stw	r4,-8(fp)
   19ea8:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   19eac:	e03ffb15 	stw	zero,-20(fp)
  int timeout = flash->write_timeout * 100;
   19eb0:	e0bffe17 	ldw	r2,-8(fp)
   19eb4:	10803117 	ldw	r2,196(r2)
   19eb8:	10801924 	muli	r2,r2,100
   19ebc:	e0bffc15 	stw	r2,-16(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   19ec0:	e0bffe17 	ldw	r2,-8(fp)
   19ec4:	10803617 	ldw	r2,216(r2)
   19ec8:	e0fffe17 	ldw	r3,-8(fp)
   19ecc:	19000a17 	ldw	r4,40(r3)
   19ed0:	e0ffff17 	ldw	r3,-4(fp)
   19ed4:	20c7883a 	add	r3,r4,r3
   19ed8:	01402404 	movi	r5,144
   19edc:	1809883a 	mov	r4,r3
   19ee0:	103ee83a 	callr	r2
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   19ee4:	e0bffe17 	ldw	r2,-8(fp)
   19ee8:	10c00a17 	ldw	r3,40(r2)
   19eec:	e0bfff17 	ldw	r2,-4(fp)
   19ef0:	10800104 	addi	r2,r2,4
   19ef4:	1885883a 	add	r2,r3,r2
   19ef8:	10800023 	ldbuio	r2,0(r2)
   19efc:	10803fcc 	andi	r2,r2,255
   19f00:	e0bffd05 	stb	r2,-12(fp)
  if (locked & 0x1)
   19f04:	e0bffd03 	ldbu	r2,-12(fp)
   19f08:	1080004c 	andi	r2,r2,1
   19f0c:	10003126 	beq	r2,zero,19fd4 <alt_unlock_block_intel+0x140>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   19f10:	e0bffe17 	ldw	r2,-8(fp)
   19f14:	10803617 	ldw	r2,216(r2)
   19f18:	e0fffe17 	ldw	r3,-8(fp)
   19f1c:	19000a17 	ldw	r4,40(r3)
   19f20:	e0ffff17 	ldw	r3,-4(fp)
   19f24:	20c7883a 	add	r3,r4,r3
   19f28:	01401804 	movi	r5,96
   19f2c:	1809883a 	mov	r4,r3
   19f30:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   19f34:	e0bffe17 	ldw	r2,-8(fp)
   19f38:	10803617 	ldw	r2,216(r2)
   19f3c:	e0fffe17 	ldw	r3,-8(fp)
   19f40:	19000a17 	ldw	r4,40(r3)
   19f44:	e0ffff17 	ldw	r3,-4(fp)
   19f48:	20c7883a 	add	r3,r4,r3
   19f4c:	01403404 	movi	r5,208
   19f50:	1809883a 	mov	r4,r3
   19f54:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   19f58:	e0bffe17 	ldw	r2,-8(fp)
   19f5c:	10c00a17 	ldw	r3,40(r2)
   19f60:	e0bfff17 	ldw	r2,-4(fp)
   19f64:	1885883a 	add	r2,r3,r2
   19f68:	10800023 	ldbuio	r2,0(r2)
   19f6c:	10803fcc 	andi	r2,r2,255
   19f70:	e0bffd45 	stb	r2,-11(fp)
      if (status & 0x80)
   19f74:	e0bffd43 	ldbu	r2,-11(fp)
   19f78:	10803fcc 	andi	r2,r2,255
   19f7c:	1080201c 	xori	r2,r2,128
   19f80:	10bfe004 	addi	r2,r2,-128
   19f84:	10000816 	blt	r2,zero,19fa8 <alt_unlock_block_intel+0x114>
      {
        break;
      }
      timeout--;
   19f88:	e0bffc17 	ldw	r2,-16(fp)
   19f8c:	10bfffc4 	addi	r2,r2,-1
   19f90:	e0bffc15 	stw	r2,-16(fp)
      usleep(1);
   19f94:	01000044 	movi	r4,1
   19f98:	00197d40 	call	197d4 <usleep>
    }while(timeout > 0);
   19f9c:	e0bffc17 	ldw	r2,-16(fp)
   19fa0:	00bfed16 	blt	zero,r2,19f58 <__alt_data_end+0xf0019f58>
   19fa4:	00000106 	br	19fac <alt_unlock_block_intel+0x118>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   19fa8:	0001883a 	nop
      }
      timeout--;
      usleep(1);
    }while(timeout > 0);

    if (timeout == 0)
   19fac:	e0bffc17 	ldw	r2,-16(fp)
   19fb0:	1000031e 	bne	r2,zero,19fc0 <alt_unlock_block_intel+0x12c>
    {
      ret_code = -ETIMEDOUT;
   19fb4:	00bfe304 	movi	r2,-116
   19fb8:	e0bffb15 	stw	r2,-20(fp)
   19fbc:	00000506 	br	19fd4 <alt_unlock_block_intel+0x140>
    }
    else if (status & 0x7f)
   19fc0:	e0bffd43 	ldbu	r2,-11(fp)
   19fc4:	10801fcc 	andi	r2,r2,127
   19fc8:	10000226 	beq	r2,zero,19fd4 <alt_unlock_block_intel+0x140>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   19fcc:	00bffec4 	movi	r2,-5
   19fd0:	e0bffb15 	stw	r2,-20(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   19fd4:	e0bffe17 	ldw	r2,-8(fp)
   19fd8:	10803617 	ldw	r2,216(r2)
   19fdc:	e0fffe17 	ldw	r3,-8(fp)
   19fe0:	19000a17 	ldw	r4,40(r3)
   19fe4:	e0ffff17 	ldw	r3,-4(fp)
   19fe8:	20c7883a 	add	r3,r4,r3
   19fec:	01403fc4 	movi	r5,255
   19ff0:	1809883a 	mov	r4,r3
   19ff4:	103ee83a 	callr	r2

  return ret_code;
   19ff8:	e0bffb17 	ldw	r2,-20(fp)
}
   19ffc:	e037883a 	mov	sp,fp
   1a000:	dfc00117 	ldw	ra,4(sp)
   1a004:	df000017 	ldw	fp,0(sp)
   1a008:	dec00204 	addi	sp,sp,8
   1a00c:	f800283a 	ret

0001a010 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   1a010:	defff904 	addi	sp,sp,-28
   1a014:	dfc00615 	stw	ra,24(sp)
   1a018:	df000515 	stw	fp,20(sp)
   1a01c:	df000504 	addi	fp,sp,20
   1a020:	e13ffd15 	stw	r4,-12(fp)
   1a024:	e17ffe15 	stw	r5,-8(fp)
   1a028:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1a02c:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   1a030:	e0bffd17 	ldw	r2,-12(fp)
   1a034:	10803617 	ldw	r2,216(r2)
   1a038:	e0fffd17 	ldw	r3,-12(fp)
   1a03c:	19000a17 	ldw	r4,40(r3)
   1a040:	e0fffe17 	ldw	r3,-8(fp)
   1a044:	20c7883a 	add	r3,r4,r3
   1a048:	01401004 	movi	r5,64
   1a04c:	1809883a 	mov	r4,r3
   1a050:	103ee83a 	callr	r2
  alt_write_value_to_flash(flash, offset, src_addr);
   1a054:	e1bfff17 	ldw	r6,-4(fp)
   1a058:	e17ffe17 	ldw	r5,-8(fp)
   1a05c:	e13ffd17 	ldw	r4,-12(fp)
   1a060:	0013a480 	call	13a48 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   1a064:	e0bffd17 	ldw	r2,-12(fp)
   1a068:	10c00a17 	ldw	r3,40(r2)
   1a06c:	e0bffe17 	ldw	r2,-8(fp)
   1a070:	1885883a 	add	r2,r3,r2
   1a074:	10800023 	ldbuio	r2,0(r2)
   1a078:	10803fcc 	andi	r2,r2,255
   1a07c:	e0bffc05 	stb	r2,-16(fp)
  }while(!(status & 0x80));
   1a080:	e0bffc03 	ldbu	r2,-16(fp)
   1a084:	10803fcc 	andi	r2,r2,255
   1a088:	1080201c 	xori	r2,r2,128
   1a08c:	10bfe004 	addi	r2,r2,-128
   1a090:	103ff40e 	bge	r2,zero,1a064 <__alt_data_end+0xf001a064>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   1a094:	e0bffc03 	ldbu	r2,-16(fp)
   1a098:	10801fcc 	andi	r2,r2,127
   1a09c:	10000226 	beq	r2,zero,1a0a8 <alt_write_word_intel+0x98>
  {
    ret_code = -EIO;
   1a0a0:	00bffec4 	movi	r2,-5
   1a0a4:	e0bffb15 	stw	r2,-20(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   1a0a8:	e0bffd17 	ldw	r2,-12(fp)
   1a0ac:	10803617 	ldw	r2,216(r2)
   1a0b0:	e0fffd17 	ldw	r3,-12(fp)
   1a0b4:	19000a17 	ldw	r4,40(r3)
   1a0b8:	e0fffe17 	ldw	r3,-8(fp)
   1a0bc:	20c7883a 	add	r3,r4,r3
   1a0c0:	01403fc4 	movi	r5,255
   1a0c4:	1809883a 	mov	r4,r3
   1a0c8:	103ee83a 	callr	r2
  
  return ret_code;
   1a0cc:	e0bffb17 	ldw	r2,-20(fp)
}
   1a0d0:	e037883a 	mov	sp,fp
   1a0d4:	dfc00117 	ldw	ra,4(sp)
   1a0d8:	df000017 	ldw	fp,0(sp)
   1a0dc:	dec00204 	addi	sp,sp,8
   1a0e0:	f800283a 	ret

0001a0e4 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   1a0e4:	defffb04 	addi	sp,sp,-20
   1a0e8:	df000415 	stw	fp,16(sp)
   1a0ec:	df000404 	addi	fp,sp,16
   1a0f0:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   1a0f4:	008000c4 	movi	r2,3
   1a0f8:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
   1a0fc:	e0fffd17 	ldw	r3,-12(fp)
   1a100:	008003f4 	movhi	r2,15
   1a104:	10909004 	addi	r2,r2,16960
   1a108:	1887383a 	mul	r3,r3,r2
   1a10c:	00817db4 	movhi	r2,1526
   1a110:	10b84004 	addi	r2,r2,-7936
   1a114:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   1a118:	00a00034 	movhi	r2,32768
   1a11c:	10bfffc4 	addi	r2,r2,-1
   1a120:	10c5203a 	divu	r2,r2,r3
   1a124:	e0ffff17 	ldw	r3,-4(fp)
   1a128:	1885203a 	divu	r2,r3,r2
   1a12c:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   1a130:	e0bffe17 	ldw	r2,-8(fp)
   1a134:	10002526 	beq	r2,zero,1a1cc <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
   1a138:	e03ffc15 	stw	zero,-16(fp)
   1a13c:	00001406 	br	1a190 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   1a140:	00a00034 	movhi	r2,32768
   1a144:	10bfffc4 	addi	r2,r2,-1
   1a148:	10bfffc4 	addi	r2,r2,-1
   1a14c:	103ffe1e 	bne	r2,zero,1a148 <__alt_data_end+0xf001a148>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
   1a150:	e0fffd17 	ldw	r3,-12(fp)
   1a154:	008003f4 	movhi	r2,15
   1a158:	10909004 	addi	r2,r2,16960
   1a15c:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   1a160:	00817db4 	movhi	r2,1526
   1a164:	10b84004 	addi	r2,r2,-7936
   1a168:	10c7203a 	divu	r3,r2,r3
   1a16c:	00a00034 	movhi	r2,32768
   1a170:	10bfffc4 	addi	r2,r2,-1
   1a174:	10c5203a 	divu	r2,r2,r3
   1a178:	e0ffff17 	ldw	r3,-4(fp)
   1a17c:	1885c83a 	sub	r2,r3,r2
   1a180:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   1a184:	e0bffc17 	ldw	r2,-16(fp)
   1a188:	10800044 	addi	r2,r2,1
   1a18c:	e0bffc15 	stw	r2,-16(fp)
   1a190:	e0fffc17 	ldw	r3,-16(fp)
   1a194:	e0bffe17 	ldw	r2,-8(fp)
   1a198:	18bfe916 	blt	r3,r2,1a140 <__alt_data_end+0xf001a140>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1a19c:	e0fffd17 	ldw	r3,-12(fp)
   1a1a0:	008003f4 	movhi	r2,15
   1a1a4:	10909004 	addi	r2,r2,16960
   1a1a8:	1887383a 	mul	r3,r3,r2
   1a1ac:	00817db4 	movhi	r2,1526
   1a1b0:	10b84004 	addi	r2,r2,-7936
   1a1b4:	10c7203a 	divu	r3,r2,r3
   1a1b8:	e0bfff17 	ldw	r2,-4(fp)
   1a1bc:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1a1c0:	10bfffc4 	addi	r2,r2,-1
   1a1c4:	103ffe1e 	bne	r2,zero,1a1c0 <__alt_data_end+0xf001a1c0>
   1a1c8:	00000b06 	br	1a1f8 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1a1cc:	e0fffd17 	ldw	r3,-12(fp)
   1a1d0:	008003f4 	movhi	r2,15
   1a1d4:	10909004 	addi	r2,r2,16960
   1a1d8:	1887383a 	mul	r3,r3,r2
   1a1dc:	00817db4 	movhi	r2,1526
   1a1e0:	10b84004 	addi	r2,r2,-7936
   1a1e4:	10c7203a 	divu	r3,r2,r3
   1a1e8:	e0bfff17 	ldw	r2,-4(fp)
   1a1ec:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1a1f0:	10bfffc4 	addi	r2,r2,-1
   1a1f4:	00bffe16 	blt	zero,r2,1a1f0 <__alt_data_end+0xf001a1f0>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   1a1f8:	0005883a 	mov	r2,zero
}
   1a1fc:	e037883a 	mov	sp,fp
   1a200:	df000017 	ldw	fp,0(sp)
   1a204:	dec00104 	addi	sp,sp,4
   1a208:	f800283a 	ret

0001a20c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   1a20c:	defffb04 	addi	sp,sp,-20
   1a210:	dfc00415 	stw	ra,16(sp)
   1a214:	df000315 	stw	fp,12(sp)
   1a218:	df000304 	addi	fp,sp,12
   1a21c:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   1a220:	d0a00f17 	ldw	r2,-32708(gp)
   1a224:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1a228:	00003106 	br	1a2f0 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   1a22c:	e0bffd17 	ldw	r2,-12(fp)
   1a230:	10800217 	ldw	r2,8(r2)
   1a234:	1009883a 	mov	r4,r2
   1a238:	0008b500 	call	8b50 <strlen>
   1a23c:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   1a240:	e0bffd17 	ldw	r2,-12(fp)
   1a244:	10c00217 	ldw	r3,8(r2)
   1a248:	e0bffe17 	ldw	r2,-8(fp)
   1a24c:	10bfffc4 	addi	r2,r2,-1
   1a250:	1885883a 	add	r2,r3,r2
   1a254:	10800003 	ldbu	r2,0(r2)
   1a258:	10803fcc 	andi	r2,r2,255
   1a25c:	1080201c 	xori	r2,r2,128
   1a260:	10bfe004 	addi	r2,r2,-128
   1a264:	10800bd8 	cmpnei	r2,r2,47
   1a268:	1000031e 	bne	r2,zero,1a278 <alt_find_file+0x6c>
    {
      len -= 1;
   1a26c:	e0bffe17 	ldw	r2,-8(fp)
   1a270:	10bfffc4 	addi	r2,r2,-1
   1a274:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1a278:	e0bffe17 	ldw	r2,-8(fp)
   1a27c:	e0ffff17 	ldw	r3,-4(fp)
   1a280:	1885883a 	add	r2,r3,r2
   1a284:	10800003 	ldbu	r2,0(r2)
   1a288:	10803fcc 	andi	r2,r2,255
   1a28c:	1080201c 	xori	r2,r2,128
   1a290:	10bfe004 	addi	r2,r2,-128
   1a294:	10800be0 	cmpeqi	r2,r2,47
   1a298:	1000081e 	bne	r2,zero,1a2bc <alt_find_file+0xb0>
   1a29c:	e0bffe17 	ldw	r2,-8(fp)
   1a2a0:	e0ffff17 	ldw	r3,-4(fp)
   1a2a4:	1885883a 	add	r2,r3,r2
   1a2a8:	10800003 	ldbu	r2,0(r2)
   1a2ac:	10803fcc 	andi	r2,r2,255
   1a2b0:	1080201c 	xori	r2,r2,128
   1a2b4:	10bfe004 	addi	r2,r2,-128
   1a2b8:	10000a1e 	bne	r2,zero,1a2e4 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   1a2bc:	e0bffd17 	ldw	r2,-12(fp)
   1a2c0:	10800217 	ldw	r2,8(r2)
   1a2c4:	e0fffe17 	ldw	r3,-8(fp)
   1a2c8:	180d883a 	mov	r6,r3
   1a2cc:	e17fff17 	ldw	r5,-4(fp)
   1a2d0:	1009883a 	mov	r4,r2
   1a2d4:	00087240 	call	8724 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1a2d8:	1000021e 	bne	r2,zero,1a2e4 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   1a2dc:	e0bffd17 	ldw	r2,-12(fp)
   1a2e0:	00000706 	br	1a300 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   1a2e4:	e0bffd17 	ldw	r2,-12(fp)
   1a2e8:	10800017 	ldw	r2,0(r2)
   1a2ec:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1a2f0:	e0fffd17 	ldw	r3,-12(fp)
   1a2f4:	d0a00f04 	addi	r2,gp,-32708
   1a2f8:	18bfcc1e 	bne	r3,r2,1a22c <__alt_data_end+0xf001a22c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   1a2fc:	0005883a 	mov	r2,zero
}
   1a300:	e037883a 	mov	sp,fp
   1a304:	dfc00117 	ldw	ra,4(sp)
   1a308:	df000017 	ldw	fp,0(sp)
   1a30c:	dec00204 	addi	sp,sp,8
   1a310:	f800283a 	ret

0001a314 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   1a314:	defffc04 	addi	sp,sp,-16
   1a318:	df000315 	stw	fp,12(sp)
   1a31c:	df000304 	addi	fp,sp,12
   1a320:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   1a324:	00bffa04 	movi	r2,-24
   1a328:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1a32c:	e03ffd15 	stw	zero,-12(fp)
   1a330:	00001906 	br	1a398 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   1a334:	00820034 	movhi	r2,2048
   1a338:	10842b04 	addi	r2,r2,4268
   1a33c:	e0fffd17 	ldw	r3,-12(fp)
   1a340:	18c00324 	muli	r3,r3,12
   1a344:	10c5883a 	add	r2,r2,r3
   1a348:	10800017 	ldw	r2,0(r2)
   1a34c:	10000f1e 	bne	r2,zero,1a38c <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   1a350:	00820034 	movhi	r2,2048
   1a354:	10842b04 	addi	r2,r2,4268
   1a358:	e0fffd17 	ldw	r3,-12(fp)
   1a35c:	18c00324 	muli	r3,r3,12
   1a360:	10c5883a 	add	r2,r2,r3
   1a364:	e0ffff17 	ldw	r3,-4(fp)
   1a368:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   1a36c:	d0e01317 	ldw	r3,-32692(gp)
   1a370:	e0bffd17 	ldw	r2,-12(fp)
   1a374:	1880020e 	bge	r3,r2,1a380 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   1a378:	e0bffd17 	ldw	r2,-12(fp)
   1a37c:	d0a01315 	stw	r2,-32692(gp)
      }
      rc = i;
   1a380:	e0bffd17 	ldw	r2,-12(fp)
   1a384:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   1a388:	00000606 	br	1a3a4 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1a38c:	e0bffd17 	ldw	r2,-12(fp)
   1a390:	10800044 	addi	r2,r2,1
   1a394:	e0bffd15 	stw	r2,-12(fp)
   1a398:	e0bffd17 	ldw	r2,-12(fp)
   1a39c:	10800810 	cmplti	r2,r2,32
   1a3a0:	103fe41e 	bne	r2,zero,1a334 <__alt_data_end+0xf001a334>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   1a3a4:	e0bffe17 	ldw	r2,-8(fp)
}
   1a3a8:	e037883a 	mov	sp,fp
   1a3ac:	df000017 	ldw	fp,0(sp)
   1a3b0:	dec00104 	addi	sp,sp,4
   1a3b4:	f800283a 	ret

0001a3b8 <atexit>:
   1a3b8:	200b883a 	mov	r5,r4
   1a3bc:	000f883a 	mov	r7,zero
   1a3c0:	000d883a 	mov	r6,zero
   1a3c4:	0009883a 	mov	r4,zero
   1a3c8:	001a4041 	jmpi	1a404 <__register_exitproc>

0001a3cc <exit>:
   1a3cc:	defffe04 	addi	sp,sp,-8
   1a3d0:	000b883a 	mov	r5,zero
   1a3d4:	dc000015 	stw	r16,0(sp)
   1a3d8:	dfc00115 	stw	ra,4(sp)
   1a3dc:	2021883a 	mov	r16,r4
   1a3e0:	001a51c0 	call	1a51c <__call_exitprocs>
   1a3e4:	00820034 	movhi	r2,2048
   1a3e8:	10899104 	addi	r2,r2,9796
   1a3ec:	11000017 	ldw	r4,0(r2)
   1a3f0:	20800f17 	ldw	r2,60(r4)
   1a3f4:	10000126 	beq	r2,zero,1a3fc <exit+0x30>
   1a3f8:	103ee83a 	callr	r2
   1a3fc:	8009883a 	mov	r4,r16
   1a400:	001a69c0 	call	1a69c <_exit>

0001a404 <__register_exitproc>:
   1a404:	defffa04 	addi	sp,sp,-24
   1a408:	dc000315 	stw	r16,12(sp)
   1a40c:	04020034 	movhi	r16,2048
   1a410:	84099104 	addi	r16,r16,9796
   1a414:	80c00017 	ldw	r3,0(r16)
   1a418:	dc400415 	stw	r17,16(sp)
   1a41c:	dfc00515 	stw	ra,20(sp)
   1a420:	18805217 	ldw	r2,328(r3)
   1a424:	2023883a 	mov	r17,r4
   1a428:	10003726 	beq	r2,zero,1a508 <__register_exitproc+0x104>
   1a42c:	10c00117 	ldw	r3,4(r2)
   1a430:	010007c4 	movi	r4,31
   1a434:	20c00e16 	blt	r4,r3,1a470 <__register_exitproc+0x6c>
   1a438:	1a000044 	addi	r8,r3,1
   1a43c:	8800221e 	bne	r17,zero,1a4c8 <__register_exitproc+0xc4>
   1a440:	18c00084 	addi	r3,r3,2
   1a444:	18c7883a 	add	r3,r3,r3
   1a448:	18c7883a 	add	r3,r3,r3
   1a44c:	12000115 	stw	r8,4(r2)
   1a450:	10c7883a 	add	r3,r2,r3
   1a454:	19400015 	stw	r5,0(r3)
   1a458:	0005883a 	mov	r2,zero
   1a45c:	dfc00517 	ldw	ra,20(sp)
   1a460:	dc400417 	ldw	r17,16(sp)
   1a464:	dc000317 	ldw	r16,12(sp)
   1a468:	dec00604 	addi	sp,sp,24
   1a46c:	f800283a 	ret
   1a470:	00800034 	movhi	r2,0
   1a474:	10800004 	addi	r2,r2,0
   1a478:	10002626 	beq	r2,zero,1a514 <__register_exitproc+0x110>
   1a47c:	01006404 	movi	r4,400
   1a480:	d9400015 	stw	r5,0(sp)
   1a484:	d9800115 	stw	r6,4(sp)
   1a488:	d9c00215 	stw	r7,8(sp)
   1a48c:	00000000 	call	0 <__alt_mem_onchip_memory>
   1a490:	d9400017 	ldw	r5,0(sp)
   1a494:	d9800117 	ldw	r6,4(sp)
   1a498:	d9c00217 	ldw	r7,8(sp)
   1a49c:	10001d26 	beq	r2,zero,1a514 <__register_exitproc+0x110>
   1a4a0:	81000017 	ldw	r4,0(r16)
   1a4a4:	10000115 	stw	zero,4(r2)
   1a4a8:	02000044 	movi	r8,1
   1a4ac:	22405217 	ldw	r9,328(r4)
   1a4b0:	0007883a 	mov	r3,zero
   1a4b4:	12400015 	stw	r9,0(r2)
   1a4b8:	20805215 	stw	r2,328(r4)
   1a4bc:	10006215 	stw	zero,392(r2)
   1a4c0:	10006315 	stw	zero,396(r2)
   1a4c4:	883fde26 	beq	r17,zero,1a440 <__alt_data_end+0xf001a440>
   1a4c8:	18c9883a 	add	r4,r3,r3
   1a4cc:	2109883a 	add	r4,r4,r4
   1a4d0:	1109883a 	add	r4,r2,r4
   1a4d4:	21802215 	stw	r6,136(r4)
   1a4d8:	01800044 	movi	r6,1
   1a4dc:	12406217 	ldw	r9,392(r2)
   1a4e0:	30cc983a 	sll	r6,r6,r3
   1a4e4:	4992b03a 	or	r9,r9,r6
   1a4e8:	12406215 	stw	r9,392(r2)
   1a4ec:	21c04215 	stw	r7,264(r4)
   1a4f0:	01000084 	movi	r4,2
   1a4f4:	893fd21e 	bne	r17,r4,1a440 <__alt_data_end+0xf001a440>
   1a4f8:	11006317 	ldw	r4,396(r2)
   1a4fc:	218cb03a 	or	r6,r4,r6
   1a500:	11806315 	stw	r6,396(r2)
   1a504:	003fce06 	br	1a440 <__alt_data_end+0xf001a440>
   1a508:	18805304 	addi	r2,r3,332
   1a50c:	18805215 	stw	r2,328(r3)
   1a510:	003fc606 	br	1a42c <__alt_data_end+0xf001a42c>
   1a514:	00bfffc4 	movi	r2,-1
   1a518:	003fd006 	br	1a45c <__alt_data_end+0xf001a45c>

0001a51c <__call_exitprocs>:
   1a51c:	defff504 	addi	sp,sp,-44
   1a520:	df000915 	stw	fp,36(sp)
   1a524:	dd400615 	stw	r21,24(sp)
   1a528:	dc800315 	stw	r18,12(sp)
   1a52c:	dfc00a15 	stw	ra,40(sp)
   1a530:	ddc00815 	stw	r23,32(sp)
   1a534:	dd800715 	stw	r22,28(sp)
   1a538:	dd000515 	stw	r20,20(sp)
   1a53c:	dcc00415 	stw	r19,16(sp)
   1a540:	dc400215 	stw	r17,8(sp)
   1a544:	dc000115 	stw	r16,4(sp)
   1a548:	d9000015 	stw	r4,0(sp)
   1a54c:	2839883a 	mov	fp,r5
   1a550:	04800044 	movi	r18,1
   1a554:	057fffc4 	movi	r21,-1
   1a558:	00820034 	movhi	r2,2048
   1a55c:	10899104 	addi	r2,r2,9796
   1a560:	12000017 	ldw	r8,0(r2)
   1a564:	45005217 	ldw	r20,328(r8)
   1a568:	44c05204 	addi	r19,r8,328
   1a56c:	a0001c26 	beq	r20,zero,1a5e0 <__call_exitprocs+0xc4>
   1a570:	a0800117 	ldw	r2,4(r20)
   1a574:	15ffffc4 	addi	r23,r2,-1
   1a578:	b8000d16 	blt	r23,zero,1a5b0 <__call_exitprocs+0x94>
   1a57c:	14000044 	addi	r16,r2,1
   1a580:	8421883a 	add	r16,r16,r16
   1a584:	8421883a 	add	r16,r16,r16
   1a588:	84402004 	addi	r17,r16,128
   1a58c:	a463883a 	add	r17,r20,r17
   1a590:	a421883a 	add	r16,r20,r16
   1a594:	e0001e26 	beq	fp,zero,1a610 <__call_exitprocs+0xf4>
   1a598:	80804017 	ldw	r2,256(r16)
   1a59c:	e0801c26 	beq	fp,r2,1a610 <__call_exitprocs+0xf4>
   1a5a0:	bdffffc4 	addi	r23,r23,-1
   1a5a4:	843fff04 	addi	r16,r16,-4
   1a5a8:	8c7fff04 	addi	r17,r17,-4
   1a5ac:	bd7ff91e 	bne	r23,r21,1a594 <__alt_data_end+0xf001a594>
   1a5b0:	00800034 	movhi	r2,0
   1a5b4:	10800004 	addi	r2,r2,0
   1a5b8:	10000926 	beq	r2,zero,1a5e0 <__call_exitprocs+0xc4>
   1a5bc:	a0800117 	ldw	r2,4(r20)
   1a5c0:	1000301e 	bne	r2,zero,1a684 <__call_exitprocs+0x168>
   1a5c4:	a0800017 	ldw	r2,0(r20)
   1a5c8:	10003226 	beq	r2,zero,1a694 <__call_exitprocs+0x178>
   1a5cc:	a009883a 	mov	r4,r20
   1a5d0:	98800015 	stw	r2,0(r19)
   1a5d4:	00000000 	call	0 <__alt_mem_onchip_memory>
   1a5d8:	9d000017 	ldw	r20,0(r19)
   1a5dc:	a03fe41e 	bne	r20,zero,1a570 <__alt_data_end+0xf001a570>
   1a5e0:	dfc00a17 	ldw	ra,40(sp)
   1a5e4:	df000917 	ldw	fp,36(sp)
   1a5e8:	ddc00817 	ldw	r23,32(sp)
   1a5ec:	dd800717 	ldw	r22,28(sp)
   1a5f0:	dd400617 	ldw	r21,24(sp)
   1a5f4:	dd000517 	ldw	r20,20(sp)
   1a5f8:	dcc00417 	ldw	r19,16(sp)
   1a5fc:	dc800317 	ldw	r18,12(sp)
   1a600:	dc400217 	ldw	r17,8(sp)
   1a604:	dc000117 	ldw	r16,4(sp)
   1a608:	dec00b04 	addi	sp,sp,44
   1a60c:	f800283a 	ret
   1a610:	a0800117 	ldw	r2,4(r20)
   1a614:	80c00017 	ldw	r3,0(r16)
   1a618:	10bfffc4 	addi	r2,r2,-1
   1a61c:	15c01426 	beq	r2,r23,1a670 <__call_exitprocs+0x154>
   1a620:	80000015 	stw	zero,0(r16)
   1a624:	183fde26 	beq	r3,zero,1a5a0 <__alt_data_end+0xf001a5a0>
   1a628:	95c8983a 	sll	r4,r18,r23
   1a62c:	a0806217 	ldw	r2,392(r20)
   1a630:	a5800117 	ldw	r22,4(r20)
   1a634:	2084703a 	and	r2,r4,r2
   1a638:	10000b26 	beq	r2,zero,1a668 <__call_exitprocs+0x14c>
   1a63c:	a0806317 	ldw	r2,396(r20)
   1a640:	2088703a 	and	r4,r4,r2
   1a644:	20000c1e 	bne	r4,zero,1a678 <__call_exitprocs+0x15c>
   1a648:	89400017 	ldw	r5,0(r17)
   1a64c:	d9000017 	ldw	r4,0(sp)
   1a650:	183ee83a 	callr	r3
   1a654:	a0800117 	ldw	r2,4(r20)
   1a658:	15bfbf1e 	bne	r2,r22,1a558 <__alt_data_end+0xf001a558>
   1a65c:	98800017 	ldw	r2,0(r19)
   1a660:	153fcf26 	beq	r2,r20,1a5a0 <__alt_data_end+0xf001a5a0>
   1a664:	003fbc06 	br	1a558 <__alt_data_end+0xf001a558>
   1a668:	183ee83a 	callr	r3
   1a66c:	003ff906 	br	1a654 <__alt_data_end+0xf001a654>
   1a670:	a5c00115 	stw	r23,4(r20)
   1a674:	003feb06 	br	1a624 <__alt_data_end+0xf001a624>
   1a678:	89000017 	ldw	r4,0(r17)
   1a67c:	183ee83a 	callr	r3
   1a680:	003ff406 	br	1a654 <__alt_data_end+0xf001a654>
   1a684:	a0800017 	ldw	r2,0(r20)
   1a688:	a027883a 	mov	r19,r20
   1a68c:	1029883a 	mov	r20,r2
   1a690:	003fb606 	br	1a56c <__alt_data_end+0xf001a56c>
   1a694:	0005883a 	mov	r2,zero
   1a698:	003ffb06 	br	1a688 <__alt_data_end+0xf001a688>

0001a69c <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   1a69c:	defffd04 	addi	sp,sp,-12
   1a6a0:	df000215 	stw	fp,8(sp)
   1a6a4:	df000204 	addi	fp,sp,8
   1a6a8:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   1a6ac:	0001883a 	nop
   1a6b0:	e0bfff17 	ldw	r2,-4(fp)
   1a6b4:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   1a6b8:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   1a6bc:	10000226 	beq	r2,zero,1a6c8 <_exit+0x2c>
    ALT_SIM_FAIL();
   1a6c0:	002af070 	cmpltui	zero,zero,43969
   1a6c4:	00000106 	br	1a6cc <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   1a6c8:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   1a6cc:	003fff06 	br	1a6cc <__alt_data_end+0xf001a6cc>
