Analysis & Synthesis report for Smart_camera
Sun May 22 11:47:44 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |CortexM3|state
 12. State Machine - |CortexM3|uart_tx:uart_tx_inst|state
 13. State Machine - |CortexM3|SmartCamera:SmartCamera_inst|tx_cnt
 14. State Machine - |CortexM3|SmartCamera:SmartCamera_inst|TX_source
 15. State Machine - |CortexM3|SmartCamera:SmartCamera_inst|CLC_state
 16. State Machine - |CortexM3|SmartCamera:SmartCamera_inst|uart_tx:uart_tx_inst|state
 17. State Machine - |CortexM3|SmartCamera:SmartCamera_inst|uart_rx:uart_rx_inst|state
 18. State Machine - |CortexM3|SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|uart_rx:uart_rx_inst|state
 19. State Machine - |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|state_q
 20. State Machine - |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|state_q
 21. State Machine - |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|state_q
 22. State Machine - |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|state_q
 23. State Machine - |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|TCP_state_next
 24. State Machine - |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|iprecieve:iprecieve_inst|rx_state
 25. State Machine - |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|tx_state
 26. State Machine - |CortexM3|SmartCamera:SmartCamera_inst|SMC:SMC_inst|state
 27. Registers Protected by Synthesis
 28. User-Specified and Inferred Latches
 29. Registers Removed During Synthesis
 30. Removed Registers Triggering Further Register Optimizations
 31. General Register Statistics
 32. Inverted Register Statistics
 33. Registers Packed Into Inferred Megafunctions
 34. Multiplexer Restructuring Statistics (Restructuring Performed)
 35. Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|ram:RAM_Send|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated
 36. Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component
 37. Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated
 38. Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|a_graycounter_c77:rdptr_g1p
 39. Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|a_graycounter_8lc:wrptr_g1p
 40. Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|altsyncram_mv61:fifo_ram
 41. Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|dffpipe_ve9:rs_brp
 42. Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|dffpipe_ve9:rs_bwp
 43. Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp
 44. Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17
 45. Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|dffpipe_ve9:ws_brp
 46. Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|dffpipe_ve9:ws_bwp
 47. Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp
 48. Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20
 49. Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram0|altsyncram:ram[0][15]__1|altsyncram_40d1:auto_generated
 50. Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram1|altsyncram:ram[0][15]__1|altsyncram_40d1:auto_generated
 51. Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram2|altsyncram:ram[0][15]__1|altsyncram_40d1:auto_generated
 52. Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram3|altsyncram:ram[0][15]__1|altsyncram_40d1:auto_generated
 53. Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram0|altsyncram:ram[0][31]__2|altsyncram_kvc1:auto_generated
 54. Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram1|altsyncram:ram[0][31]__2|altsyncram_kvc1:auto_generated
 55. Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram2|altsyncram:ram[0][31]__2|altsyncram_kvc1:auto_generated
 56. Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram3|altsyncram:ram[0][31]__2|altsyncram_kvc1:auto_generated
 57. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component
 58. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated
 59. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|a_graycounter_677:rdptr_g1p
 60. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|a_graycounter_2lc:wrptr_g1p
 61. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|altsyncram_2271:fifo_ram
 62. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|dffpipe_pe9:rs_brp
 63. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|dffpipe_pe9:rs_bwp
 64. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 65. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13
 66. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|dffpipe_pe9:ws_brp
 67. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|dffpipe_pe9:ws_bwp
 68. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 69. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16
 70. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component
 71. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated
 72. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p
 73. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p
 74. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram
 75. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp
 76. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp
 77. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp
 78. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6
 79. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:ws_brp
 80. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:ws_bwp
 81. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp
 82. Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9
 83. Source assignments for SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_m501:auto_generated|altsyncram_3ma1:altsyncram2
 84. Source assignments for SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k501:auto_generated|altsyncram_vla1:altsyncram2
 85. Source assignments for cmsdk_fpga_sram:ITCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component|altsyncram_3al1:auto_generated
 86. Source assignments for cmsdk_fpga_sram:DTCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component|altsyncram_3al1:auto_generated
 87. Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|jpeg_output_y_ram_ram_dp_512_9:u_ram|altsyncram:ram_rtl_0|altsyncram_svg1:auto_generated
 88. Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|jpeg_output_cx_ram_ram_dp_256_8:u_ram|altsyncram:ram_rtl_0|altsyncram_40h1:auto_generated
 89. Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|jpeg_output_cx_ram_ram_dp_256_8:u_ram|altsyncram:ram_rtl_0|altsyncram_40h1:auto_generated
 90. Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|altsyncram:table_dqt_q_rtl_0|altsyncram_ec81:auto_generated
 91. Parameter Settings for User Entity Instance: Top-level Entity: |CortexM3
 92. Parameter Settings for User Entity Instance: cmsdk_ahb_gpio:GPIO
 93. Parameter Settings for User Entity Instance: cmsdk_ahb_gpio:GPIO|cmsdk_iop_gpio:u_iop_gpio
 94. Parameter Settings for User Entity Instance: cmsdk_ahb_to_apb:ApbBridge
 95. Parameter Settings for User Entity Instance: cmsdk_apb_slave_mux:ApbSystem
 96. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst
 97. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|pll_clk:u_pll_clk|altpll:altpll_component
 98. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst
 99. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst|ram:RAM_Send|altsyncram:altsyncram_component
100. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst
101. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component
102. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst|iprecieve:iprecieve_inst
103. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst
104. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst
105. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dht:u_jpeg_dht
106. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram0|altsyncram:ram[0][15]__1
107. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram1|altsyncram:ram[0][15]__1
108. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram2|altsyncram:ram[0][15]__1
109. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram3|altsyncram:ram[0][15]__1
110. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x
111. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram0|altsyncram:ram[0][31]__2
112. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram1|altsyncram:ram[0][31]__2
113. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram2|altsyncram:ram[0][31]__2
114. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram3|altsyncram:ram[0][31]__2
115. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y
116. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_fifo:u_id_fifo
117. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_fifo:u_info
118. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component
119. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component
120. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl
121. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|video_pll:video_pll_m0|altpll:altpll_component
122. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit|altshift_taps:ALTSHIFT_TAPS_component
123. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector
124. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component
125. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|CH9350:CH9350_inst
126. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|uart_rx:uart_rx_inst
127. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|uart_rx:uart_rx_inst
128. Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|uart_tx:uart_tx_inst
129. Parameter Settings for User Entity Instance: cmsdk_ahb_to_sram:AhbItcm
130. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM
131. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component
132. Parameter Settings for User Entity Instance: cmsdk_ahb_to_sram:AhbDtcm
133. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM
134. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component
135. Parameter Settings for User Entity Instance: uart_tx:uart_tx_inst
136. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|jpeg_output_y_ram_ram_dp_512_9:u_ram|altsyncram:ram_rtl_0
137. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|jpeg_output_cx_ram_ram_dp_256_8:u_ram|altsyncram:ram_rtl_0
138. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|jpeg_output_cx_ram_ram_dp_256_8:u_ram|altsyncram:ram_rtl_0
139. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|altsyncram:table_dqt_q_rtl_0
140. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod0
141. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Div0
142. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod1
143. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod2
144. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Div1
145. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult5
146. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult6
147. Parameter Settings for Inferred Entity Instance: cortexm3ds_logic:ulogic|lpm_mult:Mult0
148. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult4
149. Parameter Settings for Inferred Entity Instance: cortexm3ds_logic:ulogic|lpm_add_sub:Add25
150. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult2
151. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult3
152. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult0
153. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult1
154. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult5
155. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult2
156. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult0
157. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult3
158. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult5
159. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult6
160. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult1
161. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult0
162. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult4
163. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult2
164. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult2
165. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult3
166. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult0
167. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult1
168. Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|lpm_mult:Mult0
169. altpll Parameter Settings by Entity Instance
170. altsyncram Parameter Settings by Entity Instance
171. dcfifo Parameter Settings by Entity Instance
172. altshift_taps Parameter Settings by Entity Instance
173. lpm_mult Parameter Settings by Entity Instance
174. Port Connectivity Checks: "cmsdk_ahb_to_sram:AhbDtcm"
175. Port Connectivity Checks: "cmsdk_ahb_to_sram:AhbItcm"
176. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|uart_rx:uart_rx_inst"
177. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|uart_rx:uart_rx_inst"
178. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|CH9350:CH9350_inst"
179. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|position:u_position"
180. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit"
181. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit"
182. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector"
183. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit"
184. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|vga_driver:vga_driver_inst"
185. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|fre_meter:fre_meter_inst03"
186. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl"
187. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo"
188. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo"
189. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst"
190. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst"
191. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_fifo:u_info"
192. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr"
193. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|jpeg_output_cx_ram_ram_dp_256_8:u_ram"
194. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb"
195. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|jpeg_output_y_ram_ram_dp_512_9:u_ram"
196. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y"
197. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_fifo:u_id_fifo"
198. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram3"
199. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram2"
200. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram1"
201. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram0"
202. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose"
203. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram3"
204. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram2"
205. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram1"
206. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram0"
207. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst"
208. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|fre_meter:fre_meter_inst02"
209. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|TCP:TCP_inst|iprecieve:iprecieve_inst"
210. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst"
211. Port Connectivity Checks: "SmartCamera:SmartCamera_inst|SMC:SMC_inst"
212. Port Connectivity Checks: "cmsdk_apb_uart:UART"
213. Port Connectivity Checks: "cmsdk_apb_slave_mux:ApbSystem"
214. Port Connectivity Checks: "cmsdk_ahb_to_apb:ApbBridge"
215. Port Connectivity Checks: "cmsdk_ahb_gpio:GPIO"
216. Port Connectivity Checks: "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb"
217. Port Connectivity Checks: "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb"
218. Port Connectivity Checks: "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb"
219. Port Connectivity Checks: "L1AhbMtx:L1AhbMtx"
220. Port Connectivity Checks: "cortexm3ds_logic:ulogic"
221. Post-Synthesis Netlist Statistics for Top Partition
222. Elapsed Time Per Partition
223. Analysis & Synthesis Messages
224. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 22 11:47:42 2022           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; Smart_camera                                    ;
; Top-level Entity Name              ; CortexM3                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 39,073                                          ;
;     Total combinational functions  ; 33,993                                          ;
;     Dedicated logic registers      ; 12,557                                          ;
; Total registers                    ; 12557                                           ;
; Total pins                         ; 113                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,695,980                                       ;
; Embedded Multiplier 9-bit elements ; 70                                              ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE55F23C8       ;                    ;
; Top-level entity name                                            ; CortexM3           ; Smart_camera       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                               ; Library ;
+----------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v            ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v            ;         ;
; src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v                     ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v                     ;         ;
; src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v                     ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v                     ;         ;
; src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v                     ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v                     ;         ;
; src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v                     ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v                     ;         ;
; src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v                     ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v                     ;         ;
; src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v                  ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v                  ;         ;
; src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v                  ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v                  ;         ;
; src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v                  ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v                  ;         ;
; src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v                  ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v                  ;         ;
; src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v                  ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v                  ;         ;
; src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS4.v                     ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS4.v                     ;         ;
; src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS3.v                     ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS3.v                     ;         ;
; src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS2.v                     ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS2.v                     ;         ;
; src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS1.v                     ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS1.v                     ;         ;
; src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v                     ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v                     ;         ;
; src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v                     ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v                     ;         ;
; src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v                          ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v                          ;         ;
; src/sources/peripheral/webcamera/SmartCamera.v                       ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v                       ;         ;
; src/sources/peripheral/webcamera/frequency_counter.v                 ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v                 ;         ;
; src/sources/peripheral/webcamera/fre_meter.v                         ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/fre_meter.v                         ;         ;
; src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v           ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v           ;         ;
; src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_9X9_1Bit.v  ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_9X9_1Bit.v  ;         ;
; src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v  ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v  ;         ;
; src/sources/peripheral/webcamera/VIP/VIP_Bit_Erosion_Detector.v      ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Erosion_Detector.v      ;         ;
; src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v     ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v     ;         ;
; src/sources/peripheral/webcamera/VIP/position.v                      ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v                      ;         ;
; src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v      ; yes             ; User Wizard-Generated File             ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v      ;         ;
; src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v        ; yes             ; User Wizard-Generated File             ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v        ;         ;
; src/sources/peripheral/webcamera/VGA/vga_driver.v                    ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VGA/vga_driver.v                    ;         ;
; src/sources/peripheral/webcamera/UART/uart_tx.v                      ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/UART/uart_tx.v                      ;         ;
; src/sources/peripheral/webcamera/UART/uart_rx.v                      ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/UART/uart_rx.v                      ;         ;
; src/sources/peripheral/webcamera/sdram/sdram_top.v                   ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_top.v                   ;         ;
; src/sources/peripheral/webcamera/sdram/sdram_para.v                  ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_para.v                  ;         ;
; src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v             ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v             ;         ;
; src/sources/peripheral/webcamera/sdram/sdram_data.v                  ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_data.v                  ;         ;
; src/sources/peripheral/webcamera/sdram/sdram_ctrl.v                  ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_ctrl.v                  ;         ;
; src/sources/peripheral/webcamera/sdram/sdram_controller.v            ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_controller.v            ;         ;
; src/sources/peripheral/webcamera/sdram/sdram_cmd.v                   ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_cmd.v                   ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v       ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v       ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v        ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v        ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v      ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v      ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v             ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v             ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v           ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v           ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v             ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v             ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v              ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v              ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v             ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v             ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v             ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v             ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose.v     ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose.v     ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram_dp.v        ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram_dp.v        ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v           ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v           ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v          ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v          ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v               ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v               ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v                ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v                ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_dc.v       ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_dc.v       ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_ac.v       ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_ac.v       ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_dc.v      ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_dc.v      ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_ac.v      ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_ac.v      ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v                ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v                ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v               ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v               ;         ;
; src/sources/peripheral/webcamera/jpeg_core/jpeg_bitbuffer.v          ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_bitbuffer.v          ;         ;
; src/sources/peripheral/webcamera/IP/video_pll.v                      ; yes             ; User Wizard-Generated File             ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/video_pll.v                      ;         ;
; src/sources/peripheral/webcamera/IP/ram.v                            ; yes             ; User Wizard-Generated File             ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/ram.v                            ;         ;
; src/sources/peripheral/webcamera/IP/pll_clk.v                        ; yes             ; User Wizard-Generated File             ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/pll_clk.v                        ;         ;
; src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v                    ; yes             ; User Wizard-Generated File             ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v                    ;         ;
; src/sources/peripheral/webcamera/IP/afifo_40_1024.v                  ; yes             ; User Wizard-Generated File             ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_40_1024.v                  ;         ;
; src/sources/peripheral/webcamera/IP/afifo_16_1024.v                  ; yes             ; User Wizard-Generated File             ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_16_1024.v                  ;         ;
; src/sources/peripheral/webcamera/Ethernet/TCP.v                      ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v                      ;         ;
; src/sources/peripheral/webcamera/Ethernet/SMC.v                      ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/SMC.v                      ;         ;
; src/sources/peripheral/webcamera/Ethernet/ipsend.v                   ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v                   ;         ;
; src/sources/peripheral/webcamera/Ethernet/iprecieve.v                ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/iprecieve.v                ;         ;
; src/sources/peripheral/webcamera/Ethernet/crc.v                      ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/crc.v                      ;         ;
; src/sources/peripheral/webcamera/box/CH9350.v                        ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/box/CH9350.v                        ;         ;
; src/sources/peripheral/webcamera/box/box.v                           ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/box/box.v                           ;         ;
; src/sources/peripheral/cmsdk_fpga_sram.v                             ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_fpga_sram.v                             ;         ;
; src/sources/peripheral/cmsdk_apb_uart.v                              ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_apb_uart.v                              ;         ;
; src/sources/peripheral/cmsdk_ahb_to_sram.v                           ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_ahb_to_sram.v                           ;         ;
; src/sources/new/cmsdk_iop_gpio.v                                     ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/new/cmsdk_iop_gpio.v                                     ;         ;
; src/sources/new/cmsdk_ahb_to_iop.v                                   ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/new/cmsdk_ahb_to_iop.v                                   ;         ;
; src/sources/new/cmsdk_ahb_gpio.v                                     ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/new/cmsdk_ahb_gpio.v                                     ;         ;
; src/sources/core/cortexm3ds_logic.v                                  ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v                                  ;         ;
; src/sources/bus/sys_apb/cmsdk_apb_slave_mux.v                        ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_apb/cmsdk_apb_slave_mux.v                        ;         ;
; src/sources/bus/sys_apb/cmsdk_ahb_to_apb.v                           ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_apb/cmsdk_ahb_to_apb.v                           ;         ;
; src/sources/CortexM3.v                                               ; yes             ; User Verilog HDL File                  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v                                               ;         ;
; src/sources/peripheral/fpga_sram_ip.v                                ; yes             ; User Wizard-Generated File             ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/fpga_sram_ip.v                                ;         ;
; altpll.tdf                                                           ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/altpll.tdf                                                     ;         ;
; aglobal181.inc                                                       ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/aglobal181.inc                                                 ;         ;
; stratix_pll.inc                                                      ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/stratix_pll.inc                                                ;         ;
; stratixii_pll.inc                                                    ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/stratixii_pll.inc                                              ;         ;
; cycloneii_pll.inc                                                    ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/cycloneii_pll.inc                                              ;         ;
; db/pll_clk_altpll.v                                                  ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v                                                  ;         ;
; altsyncram.tdf                                                       ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/altsyncram.tdf                                                 ;         ;
; stratix_ram_block.inc                                                ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/stratix_ram_block.inc                                          ;         ;
; lpm_mux.inc                                                          ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mux.inc                                                    ;         ;
; lpm_decode.inc                                                       ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_decode.inc                                                 ;         ;
; a_rdenreg.inc                                                        ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/a_rdenreg.inc                                                  ;         ;
; altrom.inc                                                           ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/altrom.inc                                                     ;         ;
; altram.inc                                                           ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/altram.inc                                                     ;         ;
; altdpram.inc                                                         ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/altdpram.inc                                                   ;         ;
; db/altsyncram_0ij1.tdf                                               ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_0ij1.tdf                                               ;         ;
; dcfifo.tdf                                                           ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/dcfifo.tdf                                                     ;         ;
; lpm_counter.inc                                                      ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_counter.inc                                                ;         ;
; lpm_add_sub.inc                                                      ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_add_sub.inc                                                ;         ;
; a_graycounter.inc                                                    ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/a_graycounter.inc                                              ;         ;
; a_fefifo.inc                                                         ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/a_fefifo.inc                                                   ;         ;
; a_gray2bin.inc                                                       ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/a_gray2bin.inc                                                 ;         ;
; dffpipe.inc                                                          ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/dffpipe.inc                                                    ;         ;
; alt_sync_fifo.inc                                                    ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/alt_sync_fifo.inc                                              ;         ;
; lpm_compare.inc                                                      ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_compare.inc                                                ;         ;
; altsyncram_fifo.inc                                                  ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/altsyncram_fifo.inc                                            ;         ;
; db/dcfifo_i3m1.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf                                                   ;         ;
; db/a_gray2bin_dib.tdf                                                ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_gray2bin_dib.tdf                                                ;         ;
; db/a_graycounter_c77.tdf                                             ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_c77.tdf                                             ;         ;
; db/a_graycounter_8lc.tdf                                             ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_8lc.tdf                                             ;         ;
; db/altsyncram_mv61.tdf                                               ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_mv61.tdf                                               ;         ;
; db/decode_i87.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/decode_i87.tdf                                                    ;         ;
; db/mux_238.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mux_238.tdf                                                       ;         ;
; db/dffpipe_ve9.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_ve9.tdf                                                   ;         ;
; db/alt_synch_pipe_fpl.tdf                                            ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_fpl.tdf                                            ;         ;
; db/dffpipe_0f9.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_0f9.tdf                                                   ;         ;
; db/alt_synch_pipe_gpl.tdf                                            ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_gpl.tdf                                            ;         ;
; db/dffpipe_1f9.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_1f9.tdf                                                   ;         ;
; db/cmpr_u76.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/cmpr_u76.tdf                                                      ;         ;
; db/altsyncram_40d1.tdf                                               ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_40d1.tdf                                               ;         ;
; db/altsyncram_kvc1.tdf                                               ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_kvc1.tdf                                               ;         ;
; db/dcfifo_0ul1.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf                                                   ;         ;
; db/a_gray2bin_7ib.tdf                                                ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_gray2bin_7ib.tdf                                                ;         ;
; db/a_graycounter_677.tdf                                             ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_677.tdf                                             ;         ;
; db/a_graycounter_2lc.tdf                                             ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_2lc.tdf                                             ;         ;
; db/altsyncram_2271.tdf                                               ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_2271.tdf                                               ;         ;
; db/dffpipe_pe9.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_pe9.tdf                                                   ;         ;
; db/alt_synch_pipe_9pl.tdf                                            ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_9pl.tdf                                            ;         ;
; db/dffpipe_qe9.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_qe9.tdf                                                   ;         ;
; db/alt_synch_pipe_apl.tdf                                            ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_apl.tdf                                            ;         ;
; db/dffpipe_re9.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_re9.tdf                                                   ;         ;
; db/cmpr_o76.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/cmpr_o76.tdf                                                      ;         ;
; db/dcfifo_6ul1.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_6ul1.tdf                                                   ;         ;
; db/altsyncram_8271.tdf                                               ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_8271.tdf                                               ;         ;
; db/alt_synch_pipe_bpl.tdf                                            ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_bpl.tdf                                            ;         ;
; db/dffpipe_se9.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_se9.tdf                                                   ;         ;
; db/alt_synch_pipe_cpl.tdf                                            ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_cpl.tdf                                            ;         ;
; db/dffpipe_te9.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_te9.tdf                                                   ;         ;
; db/video_pll_altpll.v                                                ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/video_pll_altpll.v                                                ;         ;
; altshift_taps.tdf                                                    ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/altshift_taps.tdf                                              ;         ;
; lpm_constant.inc                                                     ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_constant.inc                                               ;         ;
; db/shift_taps_m501.tdf                                               ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_m501.tdf                                               ;         ;
; db/altsyncram_3ma1.tdf                                               ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_3ma1.tdf                                               ;         ;
; db/cntr_3uf.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/cntr_3uf.tdf                                                      ;         ;
; db/cmpr_7ic.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/cmpr_7ic.tdf                                                      ;         ;
; db/shift_taps_k501.tdf                                               ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_k501.tdf                                               ;         ;
; db/altsyncram_vla1.tdf                                               ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_vla1.tdf                                               ;         ;
; db/altsyncram_3al1.tdf                                               ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_3al1.tdf                                               ;         ;
; ../../tool/initial.mif                                               ; yes             ; Auto-Found Memory Initialization File  ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/tool/initial.mif                                                         ;         ;
; db/decode_jsa.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/decode_jsa.tdf                                                    ;         ;
; db/decode_c8a.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/decode_c8a.tdf                                                    ;         ;
; db/mux_gob.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mux_gob.tdf                                                       ;         ;
; db/altsyncram_svg1.tdf                                               ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_svg1.tdf                                               ;         ;
; db/altsyncram_40h1.tdf                                               ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_40h1.tdf                                               ;         ;
; db/altsyncram_ec81.tdf                                               ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_ec81.tdf                                               ;         ;
; lpm_divide.tdf                                                       ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_divide.tdf                                                 ;         ;
; abs_divider.inc                                                      ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/abs_divider.inc                                                ;         ;
; sign_div_unsign.inc                                                  ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/sign_div_unsign.inc                                            ;         ;
; db/lpm_divide_dcm.tdf                                                ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/lpm_divide_dcm.tdf                                                ;         ;
; db/sign_div_unsign_2nh.tdf                                           ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/sign_div_unsign_2nh.tdf                                           ;         ;
; db/alt_u_div_o9f.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_u_div_o9f.tdf                                                 ;         ;
; db/add_sub_7pc.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_7pc.tdf                                                   ;         ;
; db/add_sub_8pc.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_8pc.tdf                                                   ;         ;
; db/lpm_divide_vim.tdf                                                ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/lpm_divide_vim.tdf                                                ;         ;
; db/sign_div_unsign_nlh.tdf                                           ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/sign_div_unsign_nlh.tdf                                           ;         ;
; db/alt_u_div_27f.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_u_div_27f.tdf                                                 ;         ;
; db/lpm_divide_2bm.tdf                                                ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/lpm_divide_2bm.tdf                                                ;         ;
; db/lpm_divide_l9m.tdf                                                ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/lpm_divide_l9m.tdf                                                ;         ;
; db/sign_div_unsign_akh.tdf                                           ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/sign_div_unsign_akh.tdf                                           ;         ;
; db/alt_u_div_84f.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_u_div_84f.tdf                                                 ;         ;
; db/lpm_divide_ihm.tdf                                                ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/lpm_divide_ihm.tdf                                                ;         ;
; lpm_mult.tdf                                                         ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf                                                   ;         ;
; multcore.inc                                                         ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/multcore.inc                                                   ;         ;
; bypassff.inc                                                         ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/bypassff.inc                                                   ;         ;
; altshift.inc                                                         ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/altshift.inc                                                   ;         ;
; db/mult_78t.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_78t.tdf                                                      ;         ;
; db/mult_7dt.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_7dt.tdf                                                      ;         ;
; db/mult_26t.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_26t.tdf                                                      ;         ;
; lpm_add_sub.tdf                                                      ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                ;         ;
; addcore.inc                                                          ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/addcore.inc                                                    ;         ;
; look_add.inc                                                         ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/look_add.inc                                                   ;         ;
; alt_stratix_add_sub.inc                                              ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                        ;         ;
; db/add_sub_pvi.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_pvi.tdf                                                   ;         ;
; multcore.tdf                                                         ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/multcore.tdf                                                   ;         ;
; csa_add.inc                                                          ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/csa_add.inc                                                    ;         ;
; mpar_add.inc                                                         ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/mpar_add.inc                                                   ;         ;
; muleabz.inc                                                          ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/muleabz.inc                                                    ;         ;
; mul_lfrg.inc                                                         ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/mul_lfrg.inc                                                   ;         ;
; mul_boothc.inc                                                       ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/mul_boothc.inc                                                 ;         ;
; alt_ded_mult.inc                                                     ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/alt_ded_mult.inc                                               ;         ;
; alt_ded_mult_y.inc                                                   ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                             ;         ;
; mpar_add.tdf                                                         ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/mpar_add.tdf                                                   ;         ;
; db/add_sub_bfh.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_bfh.tdf                                                   ;         ;
; altshift.tdf                                                         ; yes             ; Megafunction                           ; g:/software/quartusprimestd/quartus/libraries/megafunctions/altshift.tdf                                                   ;         ;
; db/add_sub_lgh.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_lgh.tdf                                                   ;         ;
; db/add_sub_kgh.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_kgh.tdf                                                   ;         ;
; db/mult_o9t.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_o9t.tdf                                                      ;         ;
; db/mult_m9t.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_m9t.tdf                                                      ;         ;
; db/mult_v5t.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_v5t.tdf                                                      ;         ;
; db/mult_k9t.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_k9t.tdf                                                      ;         ;
; db/mult_66t.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_66t.tdf                                                      ;         ;
; db/mult_pbt.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_pbt.tdf                                                      ;         ;
+----------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 39,073       ;
;                                             ;              ;
; Total combinational functions               ; 33993        ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 20103        ;
;     -- 3 input functions                    ; 9219         ;
;     -- <=2 input functions                  ; 4671         ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 29132        ;
;     -- arithmetic mode                      ; 4861         ;
;                                             ;              ;
; Total registers                             ; 12557        ;
;     -- Dedicated logic registers            ; 12557        ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 113          ;
; Total memory bits                           ; 1695980      ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 70           ;
;                                             ;              ;
; Total PLLs                                  ; 2            ;
;     -- PLLs                                 ; 2            ;
;                                             ;              ;
; Maximum fan-out node                        ; CLK50m~input ;
; Maximum fan-out                             ; 6776         ;
; Total fan-out                               ; 171487       ;
; Average fan-out                             ; 3.61         ;
+---------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                      ; Entity Name                     ; Library Name ;
+------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |CortexM3                                                              ; 33993 (123)         ; 12557 (53)                ; 1695980     ; 70           ; 0       ; 35        ; 113  ; 0            ; |CortexM3                                                                                                                                                                                                                                                                                                ; CortexM3                        ; work         ;
;    |L1AhbMtx:L1AhbMtx|                                                 ; 518 (0)             ; 129 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx                                                                                                                                                                                                                                                                              ; L1AhbMtx                        ; work         ;
;       |L1AhbMtxDecS0:u_l1ahbmtxdecs0|                                  ; 15 (12)             ; 3 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS0:u_l1ahbmtxdecs0                                                                                                                                                                                                                                                ; L1AhbMtxDecS0                   ; work         ;
;          |L1AhbMtx_default_slave:u_L1AhbMtx_default_slave|             ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS0:u_l1ahbmtxdecs0|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave                                                                                                                                                                                                ; L1AhbMtx_default_slave          ; work         ;
;       |L1AhbMtxDecS1:u_l1ahbmtxdecs1|                                  ; 15 (13)             ; 3 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS1:u_l1ahbmtxdecs1                                                                                                                                                                                                                                                ; L1AhbMtxDecS1                   ; work         ;
;          |L1AhbMtx_default_slave:u_L1AhbMtx_default_slave|             ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS1:u_l1ahbmtxdecs1|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave                                                                                                                                                                                                ; L1AhbMtx_default_slave          ; work         ;
;       |L1AhbMtxDecS2:u_l1ahbmtxdecs2|                                  ; 272 (270)           ; 6 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS2:u_l1ahbmtxdecs2                                                                                                                                                                                                                                                ; L1AhbMtxDecS2                   ; work         ;
;          |L1AhbMtx_default_slave:u_L1AhbMtx_default_slave|             ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS2:u_l1ahbmtxdecs2|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave                                                                                                                                                                                                ; L1AhbMtx_default_slave          ; work         ;
;       |L1AhbMtxInStg:u_L1AhbMtxInStg_0|                                ; 9 (9)               ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0                                                                                                                                                                                                                                              ; L1AhbMtxInStg                   ; work         ;
;       |L1AhbMtxInStg:u_L1AhbMtxInStg_1|                                ; 6 (6)               ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1                                                                                                                                                                                                                                              ; L1AhbMtxInStg                   ; work         ;
;       |L1AhbMtxInStg:u_L1AhbMtxInStg_2|                                ; 28 (28)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_2                                                                                                                                                                                                                                              ; L1AhbMtxInStg                   ; work         ;
;       |L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|                          ; 119 (116)           ; 3 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0                                                                                                                                                                                                                                        ; L1AhbMtxOutStgM0                ; work         ;
;          |L1AhbMtxArbM0:u_output_arb|                                  ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|L1AhbMtxArbM0:u_output_arb                                                                                                                                                                                                             ; L1AhbMtxArbM0                   ; work         ;
;       |L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|                          ; 18 (16)             ; 2 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1                                                                                                                                                                                                                                        ; L1AhbMtxOutStgM1                ; work         ;
;          |L1AhbMtxArbM1:u_output_arb|                                  ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb                                                                                                                                                                                                             ; L1AhbMtxArbM1                   ; work         ;
;       |L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2|                          ; 10 (7)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2                                                                                                                                                                                                                                        ; L1AhbMtxOutStgM2                ; work         ;
;          |L1AhbMtxArbM2:u_output_arb|                                  ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2|L1AhbMtxArbM2:u_output_arb                                                                                                                                                                                                             ; L1AhbMtxArbM2                   ; work         ;
;       |L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|                          ; 5 (3)               ; 3 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3                                                                                                                                                                                                                                        ; L1AhbMtxOutStgM3                ; work         ;
;          |L1AhbMtxArbM3:u_output_arb|                                  ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb                                                                                                                                                                                                             ; L1AhbMtxArbM3                   ; work         ;
;       |L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|                          ; 21 (19)             ; 2 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4                                                                                                                                                                                                                                        ; L1AhbMtxOutStgM4                ; work         ;
;          |L1AhbMtxArbM4:u_output_arb|                                  ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb                                                                                                                                                                                                             ; L1AhbMtxArbM4                   ; work         ;
;    |SmartCamera:SmartCamera_inst|                                      ; 11753 (564)         ; 6959 (651)                ; 647404      ; 64           ; 0       ; 32        ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst                                                                                                                                                                                                                                                                   ; SmartCamera                     ; work         ;
;       |CH9350:CH9350_inst|                                             ; 179 (120)           ; 151 (108)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|CH9350:CH9350_inst                                                                                                                                                                                                                                                ; CH9350                          ; work         ;
;          |uart_rx:uart_rx_inst|                                        ; 59 (59)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|uart_rx:uart_rx_inst                                                                                                                                                                                                                           ; uart_rx                         ; work         ;
;       |SMC:SMC_inst|                                                   ; 94 (94)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|SMC:SMC_inst                                                                                                                                                                                                                                                      ; SMC                             ; work         ;
;       |TCP:TCP_inst|                                                   ; 2764 (304)          ; 1420 (146)                ; 540672      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst                                                                                                                                                                                                                                                      ; TCP                             ; work         ;
;          |Eth_RX_FIFO:Eth_RX_FIFO_inst|                                ; 224 (0)             ; 242 (0)                   ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst                                                                                                                                                                                                                         ; Eth_RX_FIFO                     ; work         ;
;             |dcfifo:dcfifo_component|                                  ; 224 (0)             ; 242 (0)                   ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component                                                                                                                                                                                                 ; dcfifo                          ; work         ;
;                |dcfifo_i3m1:auto_generated|                            ; 224 (20)            ; 242 (51)                  ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated                                                                                                                                                                      ; dcfifo_i3m1                     ; work         ;
;                   |a_gray2bin_dib:rdptr_g_gray2bin|                    ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|a_gray2bin_dib:rdptr_g_gray2bin                                                                                                                                      ; a_gray2bin_dib                  ; work         ;
;                   |a_gray2bin_dib:rs_dgwp_gray2bin|                    ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|a_gray2bin_dib:rs_dgwp_gray2bin                                                                                                                                      ; a_gray2bin_dib                  ; work         ;
;                   |a_gray2bin_dib:wrptr_g_gray2bin|                    ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|a_gray2bin_dib:wrptr_g_gray2bin                                                                                                                                      ; a_gray2bin_dib                  ; work         ;
;                   |a_gray2bin_dib:ws_dgrp_gray2bin|                    ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|a_gray2bin_dib:ws_dgrp_gray2bin                                                                                                                                      ; a_gray2bin_dib                  ; work         ;
;                   |a_graycounter_8lc:wrptr_g1p|                        ; 36 (36)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|a_graycounter_8lc:wrptr_g1p                                                                                                                                          ; a_graycounter_8lc               ; work         ;
;                   |a_graycounter_c77:rdptr_g1p|                        ; 40 (40)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|a_graycounter_c77:rdptr_g1p                                                                                                                                          ; a_graycounter_c77               ; work         ;
;                   |alt_synch_pipe_fpl:rs_dgwp|                         ; 0 (0)               ; 34 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp                                                                                                                                           ; alt_synch_pipe_fpl              ; work         ;
;                      |dffpipe_0f9:dffpipe17|                           ; 0 (0)               ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17                                                                                                                     ; dffpipe_0f9                     ; work         ;
;                   |alt_synch_pipe_gpl:ws_dgrp|                         ; 0 (0)               ; 34 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp                                                                                                                                           ; alt_synch_pipe_gpl              ; work         ;
;                      |dffpipe_1f9:dffpipe20|                           ; 0 (0)               ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20                                                                                                                     ; dffpipe_1f9                     ; work         ;
;                   |altsyncram_mv61:fifo_ram|                           ; 50 (3)              ; 9 (9)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|altsyncram_mv61:fifo_ram                                                                                                                                             ; altsyncram_mv61                 ; work         ;
;                      |decode_i87:decode14|                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|altsyncram_mv61:fifo_ram|decode_i87:decode14                                                                                                                         ; decode_i87                      ; work         ;
;                      |mux_238:mux15|                                   ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|altsyncram_mv61:fifo_ram|mux_238:mux15                                                                                                                               ; mux_238                         ; work         ;
;                   |cmpr_u76:rdempty_eq_comp|                           ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|cmpr_u76:rdempty_eq_comp                                                                                                                                             ; cmpr_u76                        ; work         ;
;                   |dffpipe_ve9:rs_brp|                                 ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|dffpipe_ve9:rs_brp                                                                                                                                                   ; dffpipe_ve9                     ; work         ;
;                   |dffpipe_ve9:rs_bwp|                                 ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|dffpipe_ve9:rs_bwp                                                                                                                                                   ; dffpipe_ve9                     ; work         ;
;                   |dffpipe_ve9:ws_brp|                                 ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|dffpipe_ve9:ws_brp                                                                                                                                                   ; dffpipe_ve9                     ; work         ;
;                   |dffpipe_ve9:ws_bwp|                                 ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|dffpipe_ve9:ws_bwp                                                                                                                                                   ; dffpipe_ve9                     ; work         ;
;          |crc:crc_inst|                                                ; 31 (31)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst                                                                                                                                                                                                                                         ; crc                             ; work         ;
;          |fre_meter:fre_meter_inst00|                                  ; 34 (34)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|fre_meter:fre_meter_inst00                                                                                                                                                                                                                           ; fre_meter                       ; work         ;
;          |fre_meter:fre_meter_inst01|                                  ; 33 (33)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|fre_meter:fre_meter_inst01                                                                                                                                                                                                                           ; fre_meter                       ; work         ;
;          |frequency_counter:frequency_counter_inst|                    ; 650 (158)           ; 130 (130)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst                                                                                                                                                                                                             ; frequency_counter               ; work         ;
;             |lpm_divide:Div0|                                          ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Div0                                                                                                                                                                                             ; lpm_divide                      ; work         ;
;                |lpm_divide_vim:auto_generated|                         ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Div0|lpm_divide_vim:auto_generated                                                                                                                                                               ; lpm_divide_vim                  ; work         ;
;                   |sign_div_unsign_nlh:divider|                        ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                   ; sign_div_unsign_nlh             ; work         ;
;                      |alt_u_div_27f:divider|                           ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                                                                                                             ; alt_u_div_27f                   ; work         ;
;             |lpm_divide:Div1|                                          ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Div1                                                                                                                                                                                             ; lpm_divide                      ; work         ;
;                |lpm_divide_ihm:auto_generated|                         ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Div1|lpm_divide_ihm:auto_generated                                                                                                                                                               ; lpm_divide_ihm                  ; work         ;
;                   |sign_div_unsign_akh:divider|                        ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                                                                                                                   ; sign_div_unsign_akh             ; work         ;
;                      |alt_u_div_84f:divider|                           ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                                                                                             ; alt_u_div_84f                   ; work         ;
;             |lpm_divide:Mod0|                                          ; 269 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod0                                                                                                                                                                                             ; lpm_divide                      ; work         ;
;                |lpm_divide_dcm:auto_generated|                         ; 269 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod0|lpm_divide_dcm:auto_generated                                                                                                                                                               ; lpm_divide_dcm                  ; work         ;
;                   |sign_div_unsign_2nh:divider|                        ; 269 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod0|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider                                                                                                                                   ; sign_div_unsign_2nh             ; work         ;
;                      |alt_u_div_o9f:divider|                           ; 269 (269)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod0|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider                                                                                                             ; alt_u_div_o9f                   ; work         ;
;             |lpm_divide:Mod1|                                          ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod1                                                                                                                                                                                             ; lpm_divide                      ; work         ;
;                |lpm_divide_2bm:auto_generated|                         ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod1|lpm_divide_2bm:auto_generated                                                                                                                                                               ; lpm_divide_2bm                  ; work         ;
;                   |sign_div_unsign_nlh:divider|                        ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod1|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                   ; sign_div_unsign_nlh             ; work         ;
;                      |alt_u_div_27f:divider|                           ; 72 (72)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod1|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                                                                                                             ; alt_u_div_27f                   ; work         ;
;             |lpm_divide:Mod2|                                          ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod2                                                                                                                                                                                             ; lpm_divide                      ; work         ;
;                |lpm_divide_l9m:auto_generated|                         ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod2|lpm_divide_l9m:auto_generated                                                                                                                                                               ; lpm_divide_l9m                  ; work         ;
;                   |sign_div_unsign_akh:divider|                        ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider                                                                                                                                   ; sign_div_unsign_akh             ; work         ;
;                      |alt_u_div_84f:divider|                           ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                                                                                             ; alt_u_div_84f                   ; work         ;
;          |iprecieve:iprecieve_inst|                                    ; 219 (219)           ; 558 (558)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|iprecieve:iprecieve_inst                                                                                                                                                                                                                             ; iprecieve                       ; work         ;
;          |ipsend:ipsend_inst|                                          ; 1269 (1269)         ; 184 (184)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst                                                                                                                                                                                                                                   ; ipsend                          ; work         ;
;          |ram:RAM_Send|                                                ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ram:RAM_Send                                                                                                                                                                                                                                         ; ram                             ; work         ;
;             |altsyncram:altsyncram_component|                          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ram:RAM_Send|altsyncram:altsyncram_component                                                                                                                                                                                                         ; altsyncram                      ; work         ;
;                |altsyncram_0ij1:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ram:RAM_Send|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated                                                                                                                                                                          ; altsyncram_0ij1                 ; work         ;
;       |VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|          ; 29 (4)              ; 31 (8)                    ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector                                                                                                                                                                                                             ; VIP_Bit_Dilation_Detector       ; work         ;
;          |VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit| ; 25 (10)             ; 23 (13)                   ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit                                                                                                                                                 ; VIP_Matrix_Generate_3X3_1Bit    ; work         ;
;             |Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|                ; 15 (0)              ; 10 (0)                    ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit                                                                                                       ; Line_Shift_RAM_1Bit             ; work         ;
;                |altshift_taps:ALTSHIFT_TAPS_component|                 ; 15 (0)              ; 10 (0)                    ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component                                                                 ; altshift_taps                   ; work         ;
;                   |shift_taps_k501:auto_generated|                     ; 15 (0)              ; 10 (0)                    ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k501:auto_generated                                  ; shift_taps_k501                 ; work         ;
;                      |altsyncram_vla1:altsyncram2|                     ; 0 (0)               ; 0 (0)                     ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k501:auto_generated|altsyncram_vla1:altsyncram2      ; altsyncram_vla1                 ; work         ;
;                      |cntr_3uf:cntr1|                                  ; 15 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k501:auto_generated|cntr_3uf:cntr1                   ; cntr_3uf                        ; work         ;
;                         |cmpr_7ic:cmpr4|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k501:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4    ; cmpr_7ic                        ; work         ;
;       |VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|           ; 129 (30)            ; 110 (14)                  ; 5104        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector                                                                                                                                                                                                              ; VIP_Bit_Erosion_Detector        ; work         ;
;          |VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit| ; 99 (84)             ; 96 (86)                   ; 5104        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit                                                                                                                                                  ; VIP_Matrix_Generate_9X9_1Bit    ; work         ;
;             |Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit|            ; 15 (0)              ; 10 (0)                    ; 5104        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit                                                                                                    ; Line_Shift_RAM_9_1Bit           ; work         ;
;                |altshift_taps:ALTSHIFT_TAPS_component|                 ; 15 (0)              ; 10 (0)                    ; 5104        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit|altshift_taps:ALTSHIFT_TAPS_component                                                              ; altshift_taps                   ; work         ;
;                   |shift_taps_m501:auto_generated|                     ; 15 (0)              ; 10 (0)                    ; 5104        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_m501:auto_generated                               ; shift_taps_m501                 ; work         ;
;                      |altsyncram_3ma1:altsyncram2|                     ; 0 (0)               ; 0 (0)                     ; 5104        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_m501:auto_generated|altsyncram_3ma1:altsyncram2   ; altsyncram_3ma1                 ; work         ;
;                      |cntr_3uf:cntr1|                                  ; 15 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_m501:auto_generated|cntr_3uf:cntr1                ; cntr_3uf                        ; work         ;
;                         |cmpr_7ic:cmpr4|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_m501:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4 ; cmpr_7ic                        ; work         ;
;       |VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|                   ; 149 (95)            ; 134 (134)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst                                                                                                                                                                                                                      ; VIP_RGB888_YCbCr444             ; work         ;
;          |lpm_mult:Mult0|                                              ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult0                                                                                                                                                                                                       ; lpm_mult                        ; work         ;
;             |multcore:mult_core|                                       ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                    ; multcore                        ; work         ;
;          |lpm_mult:Mult2|                                              ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult2                                                                                                                                                                                                       ; lpm_mult                        ; work         ;
;             |multcore:mult_core|                                       ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                    ; multcore                        ; work         ;
;          |lpm_mult:Mult5|                                              ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult5                                                                                                                                                                                                       ; lpm_mult                        ; work         ;
;             |multcore:mult_core|                                       ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult5|multcore:mult_core                                                                                                                                                                                    ; multcore                        ; work         ;
;       |box:box_inst|                                                   ; 130 (130)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|box:box_inst                                                                                                                                                                                                                                                      ; box                             ; work         ;
;       |fre_meter:fre_meter_inst02|                                     ; 8 (8)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|fre_meter:fre_meter_inst02                                                                                                                                                                                                                                        ; fre_meter                       ; work         ;
;       |fre_meter:fre_meter_inst03|                                     ; 8 (8)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|fre_meter:fre_meter_inst03                                                                                                                                                                                                                                        ; fre_meter                       ; work         ;
;       |jpeg_core:jpeg_core_inst|                                       ; 6773 (0)            ; 3757 (0)                  ; 43008       ; 64           ; 0       ; 32        ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst                                                                                                                                                                                                                                          ; jpeg_core                       ; work         ;
;          |jpeg_bitbuffer:u_jpeg_bitbuffer|                             ; 294 (294)           ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_bitbuffer:u_jpeg_bitbuffer                                                                                                                                                                                                          ; jpeg_bitbuffer                  ; work         ;
;          |jpeg_dht:u_jpeg_dht|                                         ; 632 (66)            ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dht:u_jpeg_dht                                                                                                                                                                                                                      ; jpeg_dht                        ; work         ;
;             |jpeg_dht_std_cx_ac:u_fixed_cx_ac|                         ; 227 (227)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dht:u_jpeg_dht|jpeg_dht_std_cx_ac:u_fixed_cx_ac                                                                                                                                                                                     ; jpeg_dht_std_cx_ac              ; work         ;
;             |jpeg_dht_std_cx_dc:u_fixed_cx_dc|                         ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dht:u_jpeg_dht|jpeg_dht_std_cx_dc:u_fixed_cx_dc                                                                                                                                                                                     ; jpeg_dht_std_cx_dc              ; work         ;
;             |jpeg_dht_std_y_ac:u_fixed_y_ac|                           ; 308 (308)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dht:u_jpeg_dht|jpeg_dht_std_y_ac:u_fixed_y_ac                                                                                                                                                                                       ; jpeg_dht_std_y_ac               ; work         ;
;             |jpeg_dht_std_y_dc:u_fixed_y_dc|                           ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dht:u_jpeg_dht|jpeg_dht_std_y_dc:u_fixed_y_dc                                                                                                                                                                                       ; jpeg_dht_std_y_dc               ; work         ;
;          |jpeg_dqt:u_jpeg_dqt|                                         ; 145 (145)           ; 114 (114)                 ; 2048        ; 2            ; 0       ; 1         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt                                                                                                                                                                                                                      ; jpeg_dqt                        ; work         ;
;             |altsyncram:table_dqt_q_rtl_0|                             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|altsyncram:table_dqt_q_rtl_0                                                                                                                                                                                         ; altsyncram                      ; work         ;
;                |altsyncram_ec81:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|altsyncram:table_dqt_q_rtl_0|altsyncram_ec81:auto_generated                                                                                                                                                          ; altsyncram_ec81                 ; work         ;
;             |lpm_mult:Mult0|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|lpm_mult:Mult0                                                                                                                                                                                                       ; lpm_mult                        ; work         ;
;                |mult_pbt:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|lpm_mult:Mult0|mult_pbt:auto_generated                                                                                                                                                                               ; mult_pbt                        ; work         ;
;          |jpeg_idct:u_jpeg_idct|                                       ; 3824 (0)            ; 2665 (0)                  ; 8192        ; 46           ; 0       ; 23        ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct                                                                                                                                                                                                                    ; jpeg_idct                       ; work         ;
;             |jpeg_idct_fifo:u_id_fifo|                                 ; 173 (173)           ; 234 (234)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_fifo:u_id_fifo                                                                                                                                                                                           ; jpeg_idct_fifo                  ; work         ;
;             |jpeg_idct_ram:u_input|                                    ; 571 (571)           ; 281 (281)                 ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input                                                                                                                                                                                              ; jpeg_idct_ram                   ; work         ;
;                |jpeg_idct_ram_dp:u_ram0|                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram0                                                                                                                                                                      ; jpeg_idct_ram_dp                ; work         ;
;                   |altsyncram:ram[0][15]__1|                           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram0|altsyncram:ram[0][15]__1                                                                                                                                             ; altsyncram                      ; work         ;
;                      |altsyncram_40d1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram0|altsyncram:ram[0][15]__1|altsyncram_40d1:auto_generated                                                                                                              ; altsyncram_40d1                 ; work         ;
;                |jpeg_idct_ram_dp:u_ram1|                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram1                                                                                                                                                                      ; jpeg_idct_ram_dp                ; work         ;
;                   |altsyncram:ram[0][15]__1|                           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram1|altsyncram:ram[0][15]__1                                                                                                                                             ; altsyncram                      ; work         ;
;                      |altsyncram_40d1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram1|altsyncram:ram[0][15]__1|altsyncram_40d1:auto_generated                                                                                                              ; altsyncram_40d1                 ; work         ;
;                |jpeg_idct_ram_dp:u_ram2|                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram2                                                                                                                                                                      ; jpeg_idct_ram_dp                ; work         ;
;                   |altsyncram:ram[0][15]__1|                           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram2|altsyncram:ram[0][15]__1                                                                                                                                             ; altsyncram                      ; work         ;
;                      |altsyncram_40d1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram2|altsyncram:ram[0][15]__1|altsyncram_40d1:auto_generated                                                                                                              ; altsyncram_40d1                 ; work         ;
;                |jpeg_idct_ram_dp:u_ram3|                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram3                                                                                                                                                                      ; jpeg_idct_ram_dp                ; work         ;
;                   |altsyncram:ram[0][15]__1|                           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram3|altsyncram:ram[0][15]__1                                                                                                                                             ; altsyncram                      ; work         ;
;                      |altsyncram_40d1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram3|altsyncram:ram[0][15]__1|altsyncram_40d1:auto_generated                                                                                                              ; altsyncram_40d1                 ; work         ;
;             |jpeg_idct_transpose:u_transpose|                          ; 33 (33)             ; 17 (17)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose                                                                                                                                                                                    ; jpeg_idct_transpose             ; work         ;
;                |jpeg_idct_transpose_ram:u_ram0|                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram0                                                                                                                                                     ; jpeg_idct_transpose_ram         ; work         ;
;                   |altsyncram:ram[0][31]__2|                           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram0|altsyncram:ram[0][31]__2                                                                                                                            ; altsyncram                      ; work         ;
;                      |altsyncram_kvc1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram0|altsyncram:ram[0][31]__2|altsyncram_kvc1:auto_generated                                                                                             ; altsyncram_kvc1                 ; work         ;
;                |jpeg_idct_transpose_ram:u_ram1|                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram1                                                                                                                                                     ; jpeg_idct_transpose_ram         ; work         ;
;                   |altsyncram:ram[0][31]__2|                           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram1|altsyncram:ram[0][31]__2                                                                                                                            ; altsyncram                      ; work         ;
;                      |altsyncram_kvc1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram1|altsyncram:ram[0][31]__2|altsyncram_kvc1:auto_generated                                                                                             ; altsyncram_kvc1                 ; work         ;
;                |jpeg_idct_transpose_ram:u_ram2|                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram2                                                                                                                                                     ; jpeg_idct_transpose_ram         ; work         ;
;                   |altsyncram:ram[0][31]__2|                           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram2|altsyncram:ram[0][31]__2                                                                                                                            ; altsyncram                      ; work         ;
;                      |altsyncram_kvc1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram2|altsyncram:ram[0][31]__2|altsyncram_kvc1:auto_generated                                                                                             ; altsyncram_kvc1                 ; work         ;
;                |jpeg_idct_transpose_ram:u_ram3|                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram3                                                                                                                                                     ; jpeg_idct_transpose_ram         ; work         ;
;                   |altsyncram:ram[0][31]__2|                           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram3|altsyncram:ram[0][31]__2                                                                                                                            ; altsyncram                      ; work         ;
;                      |altsyncram_kvc1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram3|altsyncram:ram[0][31]__2|altsyncram_kvc1:auto_generated                                                                                             ; altsyncram_kvc1                 ; work         ;
;             |jpeg_idct_x:u_idct_x|                                     ; 1431 (1391)         ; 1019 (1019)               ; 0           ; 18           ; 0       ; 9         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x                                                                                                                                                                                               ; jpeg_idct_x                     ; work         ;
;                |lpm_mult:Mult0|                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult0                                                                                                                                                                                ; lpm_mult                        ; work         ;
;                   |mult_66t:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult0|mult_66t:auto_generated                                                                                                                                                        ; mult_66t                        ; work         ;
;                |lpm_mult:Mult1|                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult1                                                                                                                                                                                ; lpm_mult                        ; work         ;
;                   |mult_66t:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult1|mult_66t:auto_generated                                                                                                                                                        ; mult_66t                        ; work         ;
;                |lpm_mult:Mult2|                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult2                                                                                                                                                                                ; lpm_mult                        ; work         ;
;                   |mult_66t:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult2|mult_66t:auto_generated                                                                                                                                                        ; mult_66t                        ; work         ;
;                |lpm_mult:Mult3|                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult3                                                                                                                                                                                ; lpm_mult                        ; work         ;
;                   |mult_66t:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult3|mult_66t:auto_generated                                                                                                                                                        ; mult_66t                        ; work         ;
;                |lpm_mult:Mult4|                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult4                                                                                                                                                                                ; lpm_mult                        ; work         ;
;                   |mult_v5t:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult4|mult_v5t:auto_generated                                                                                                                                                        ; mult_v5t                        ; work         ;
;                |lpm_mult:Mult5|                                        ; 20 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult5                                                                                                                                                                                ; lpm_mult                        ; work         ;
;                   |mult_78t:auto_generated|                            ; 20 (20)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult5|mult_78t:auto_generated                                                                                                                                                        ; mult_78t                        ; work         ;
;                |lpm_mult:Mult6|                                        ; 20 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult6                                                                                                                                                                                ; lpm_mult                        ; work         ;
;                   |mult_78t:auto_generated|                            ; 20 (20)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult6|mult_78t:auto_generated                                                                                                                                                        ; mult_78t                        ; work         ;
;             |jpeg_idct_y:u_idct_y|                                     ; 1616 (1496)         ; 1114 (1114)               ; 0           ; 28           ; 0       ; 14        ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y                                                                                                                                                                                               ; jpeg_idct_y                     ; work         ;
;                |lpm_mult:Mult0|                                        ; 16 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult0                                                                                                                                                                                ; lpm_mult                        ; work         ;
;                   |mult_26t:auto_generated|                            ; 16 (16)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult0|mult_26t:auto_generated                                                                                                                                                        ; mult_26t                        ; work         ;
;                |lpm_mult:Mult1|                                        ; 16 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult1                                                                                                                                                                                ; lpm_mult                        ; work         ;
;                   |mult_26t:auto_generated|                            ; 16 (16)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult1|mult_26t:auto_generated                                                                                                                                                        ; mult_26t                        ; work         ;
;                |lpm_mult:Mult2|                                        ; 16 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult2                                                                                                                                                                                ; lpm_mult                        ; work         ;
;                   |mult_26t:auto_generated|                            ; 16 (16)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult2|mult_26t:auto_generated                                                                                                                                                        ; mult_26t                        ; work         ;
;                |lpm_mult:Mult3|                                        ; 16 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult3                                                                                                                                                                                ; lpm_mult                        ; work         ;
;                   |mult_26t:auto_generated|                            ; 16 (16)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult3|mult_26t:auto_generated                                                                                                                                                        ; mult_26t                        ; work         ;
;                |lpm_mult:Mult4|                                        ; 16 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult4                                                                                                                                                                                ; lpm_mult                        ; work         ;
;                   |mult_26t:auto_generated|                            ; 16 (16)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult4|mult_26t:auto_generated                                                                                                                                                        ; mult_26t                        ; work         ;
;                |lpm_mult:Mult5|                                        ; 20 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult5                                                                                                                                                                                ; lpm_mult                        ; work         ;
;                   |mult_78t:auto_generated|                            ; 20 (20)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult5|mult_78t:auto_generated                                                                                                                                                        ; mult_78t                        ; work         ;
;                |lpm_mult:Mult6|                                        ; 20 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult6                                                                                                                                                                                ; lpm_mult                        ; work         ;
;                   |mult_78t:auto_generated|                            ; 20 (20)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult6|mult_78t:auto_generated                                                                                                                                                        ; mult_78t                        ; work         ;
;          |jpeg_input:u_jpeg_input|                                     ; 183 (183)           ; 115 (115)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input                                                                                                                                                                                                                  ; jpeg_input                      ; work         ;
;          |jpeg_mcu_proc:u_jpeg_mcu_proc|                               ; 617 (459)           ; 204 (141)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc                                                                                                                                                                                                            ; jpeg_mcu_proc                   ; work         ;
;             |jpeg_mcu_id:u_id|                                         ; 158 (158)           ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id                                                                                                                                                                                           ; jpeg_mcu_id                     ; work         ;
;          |jpeg_output:u_jpeg_output|                                   ; 1078 (277)          ; 565 (67)                  ; 32768       ; 16           ; 0       ; 8         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output                                                                                                                                                                                                                ; jpeg_output                     ; work         ;
;             |jpeg_output_cx_ram:u_ram_cb|                              ; 205 (205)           ; 90 (90)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb                                                                                                                                                                                    ; jpeg_output_cx_ram              ; work         ;
;                |jpeg_output_cx_ram_ram_dp_256_8:u_ram|                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|jpeg_output_cx_ram_ram_dp_256_8:u_ram                                                                                                                                              ; jpeg_output_cx_ram_ram_dp_256_8 ; work         ;
;                   |altsyncram:ram_rtl_0|                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|jpeg_output_cx_ram_ram_dp_256_8:u_ram|altsyncram:ram_rtl_0                                                                                                                         ; altsyncram                      ; work         ;
;                      |altsyncram_40h1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|jpeg_output_cx_ram_ram_dp_256_8:u_ram|altsyncram:ram_rtl_0|altsyncram_40h1:auto_generated                                                                                          ; altsyncram_40h1                 ; work         ;
;             |jpeg_output_cx_ram:u_ram_cr|                              ; 204 (204)           ; 90 (90)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr                                                                                                                                                                                    ; jpeg_output_cx_ram              ; work         ;
;                |jpeg_output_cx_ram_ram_dp_256_8:u_ram|                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|jpeg_output_cx_ram_ram_dp_256_8:u_ram                                                                                                                                              ; jpeg_output_cx_ram_ram_dp_256_8 ; work         ;
;                   |altsyncram:ram_rtl_0|                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|jpeg_output_cx_ram_ram_dp_256_8:u_ram|altsyncram:ram_rtl_0                                                                                                                         ; altsyncram                      ; work         ;
;                      |altsyncram_40h1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|jpeg_output_cx_ram_ram_dp_256_8:u_ram|altsyncram:ram_rtl_0|altsyncram_40h1:auto_generated                                                                                          ; altsyncram_40h1                 ; work         ;
;             |jpeg_output_fifo:u_info|                                  ; 173 (173)           ; 234 (234)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_fifo:u_info                                                                                                                                                                                        ; jpeg_output_fifo                ; work         ;
;             |jpeg_output_y_ram:u_ram_y|                                ; 158 (158)           ; 84 (84)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y                                                                                                                                                                                      ; jpeg_output_y_ram               ; work         ;
;                |jpeg_output_y_ram_ram_dp_512_9:u_ram|                  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|jpeg_output_y_ram_ram_dp_512_9:u_ram                                                                                                                                                 ; jpeg_output_y_ram_ram_dp_512_9  ; work         ;
;                   |altsyncram:ram_rtl_0|                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|jpeg_output_y_ram_ram_dp_512_9:u_ram|altsyncram:ram_rtl_0                                                                                                                            ; altsyncram                      ; work         ;
;                      |altsyncram_svg1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|jpeg_output_y_ram_ram_dp_512_9:u_ram|altsyncram:ram_rtl_0|altsyncram_svg1:auto_generated                                                                                             ; altsyncram_svg1                 ; work         ;
;             |lpm_mult:Mult0|                                           ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult0                                                                                                                                                                                                 ; lpm_mult                        ; work         ;
;                |mult_o9t:auto_generated|                               ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult0|mult_o9t:auto_generated                                                                                                                                                                         ; mult_o9t                        ; work         ;
;             |lpm_mult:Mult1|                                           ; 16 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult1                                                                                                                                                                                                 ; lpm_mult                        ; work         ;
;                |mult_m9t:auto_generated|                               ; 16 (16)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult1|mult_m9t:auto_generated                                                                                                                                                                         ; mult_m9t                        ; work         ;
;             |lpm_mult:Mult2|                                           ; 17 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult2                                                                                                                                                                                                 ; lpm_mult                        ; work         ;
;                |mult_k9t:auto_generated|                               ; 17 (17)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult2|mult_k9t:auto_generated                                                                                                                                                                         ; mult_k9t                        ; work         ;
;             |lpm_mult:Mult3|                                           ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult3                                                                                                                                                                                                 ; lpm_mult                        ; work         ;
;                |mult_o9t:auto_generated|                               ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult3|mult_o9t:auto_generated                                                                                                                                                                         ; mult_o9t                        ; work         ;
;       |pll_clk:u_pll_clk|                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|pll_clk:u_pll_clk                                                                                                                                                                                                                                                 ; pll_clk                         ; work         ;
;          |altpll:altpll_component|                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|pll_clk:u_pll_clk|altpll:altpll_component                                                                                                                                                                                                                         ; altpll                          ; work         ;
;             |pll_clk_altpll:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated                                                                                                                                                                                           ; pll_clk_altpll                  ; work         ;
;       |position:u_position|                                            ; 175 (175)           ; 84 (84)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|position:u_position                                                                                                                                                                                                                                               ; position                        ; work         ;
;       |sdram_top:sdram_top_inst|                                       ; 424 (0)             ; 402 (0)                   ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst                                                                                                                                                                                                                                          ; sdram_top                       ; work         ;
;          |sdram_controller:u_sdram_controller|                         ; 200 (0)             ; 106 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller                                                                                                                                                                                                      ; sdram_controller                ; work         ;
;             |sdram_cmd:u_sdram_cmd|                                    ; 84 (84)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                                                                                                                ; sdram_cmd                       ; work         ;
;             |sdram_ctrl:u_sdram_ctrl|                                  ; 115 (115)           ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                                                                                                              ; sdram_ctrl                      ; work         ;
;             |sdram_data:u_sdram_data|                                  ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                                                                                                              ; sdram_data                      ; work         ;
;          |sdram_fifo_ctrl:u_sdram_fifo_ctrl|                           ; 224 (24)            ; 296 (22)                  ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                                                                                                        ; sdram_fifo_ctrl                 ; work         ;
;             |afifo_16_1024:rd_fifo|                                    ; 112 (0)             ; 147 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo                                                                                                                                                                                  ; afifo_16_1024                   ; work         ;
;                |dcfifo:dcfifo_component|                               ; 112 (0)             ; 147 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component                                                                                                                                                          ; dcfifo                          ; work         ;
;                   |dcfifo_6ul1:auto_generated|                         ; 112 (15)            ; 147 (33)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated                                                                                                                               ; dcfifo_6ul1                     ; work         ;
;                      |a_gray2bin_7ib:rdptr_g_gray2bin|                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                               ; a_gray2bin_7ib                  ; work         ;
;                      |a_gray2bin_7ib:rs_dgwp_gray2bin|                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                               ; a_gray2bin_7ib                  ; work         ;
;                      |a_gray2bin_7ib:wrptr_g_gray2bin|                 ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                               ; a_gray2bin_7ib                  ; work         ;
;                      |a_gray2bin_7ib:ws_dgrp_gray2bin|                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                               ; a_gray2bin_7ib                  ; work         ;
;                      |a_graycounter_2lc:wrptr_g1p|                     ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                   ; a_graycounter_2lc               ; work         ;
;                      |a_graycounter_677:rdptr_g1p|                     ; 23 (23)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                   ; a_graycounter_677               ; work         ;
;                      |alt_synch_pipe_bpl:rs_dgwp|                      ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp                                                                                                    ; alt_synch_pipe_bpl              ; work         ;
;                         |dffpipe_se9:dffpipe6|                         ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6                                                                               ; dffpipe_se9                     ; work         ;
;                      |alt_synch_pipe_cpl:ws_dgrp|                      ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp                                                                                                    ; alt_synch_pipe_cpl              ; work         ;
;                         |dffpipe_te9:dffpipe9|                         ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9                                                                               ; dffpipe_te9                     ; work         ;
;                      |altsyncram_8271:fifo_ram|                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram                                                                                                      ; altsyncram_8271                 ; work         ;
;                      |cmpr_o76:rdempty_eq_comp|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                      ; cmpr_o76                        ; work         ;
;                      |cmpr_o76:wrfull_eq_comp|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                       ; cmpr_o76                        ; work         ;
;                      |dffpipe_pe9:rs_brp|                              ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp                                                                                                            ; dffpipe_pe9                     ; work         ;
;                      |dffpipe_pe9:rs_bwp|                              ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                            ; dffpipe_pe9                     ; work         ;
;                      |dffpipe_pe9:ws_brp|                              ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:ws_brp                                                                                                            ; dffpipe_pe9                     ; work         ;
;                      |dffpipe_pe9:ws_bwp|                              ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                            ; dffpipe_pe9                     ; work         ;
;             |afifo_40_1024:wr_fifo|                                    ; 88 (0)              ; 127 (0)                   ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo                                                                                                                                                                                  ; afifo_40_1024                   ; work         ;
;                |dcfifo:dcfifo_component|                               ; 88 (0)              ; 127 (0)                   ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component                                                                                                                                                          ; dcfifo                          ; work         ;
;                   |dcfifo_0ul1:auto_generated|                         ; 88 (6)              ; 127 (33)                  ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated                                                                                                                               ; dcfifo_0ul1                     ; work         ;
;                      |a_gray2bin_7ib:rdptr_g_gray2bin|                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                               ; a_gray2bin_7ib                  ; work         ;
;                      |a_gray2bin_7ib:rs_dgwp_gray2bin|                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                               ; a_gray2bin_7ib                  ; work         ;
;                      |a_graycounter_2lc:wrptr_g1p|                     ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                   ; a_graycounter_2lc               ; work         ;
;                      |a_graycounter_677:rdptr_g1p|                     ; 26 (26)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                   ; a_graycounter_677               ; work         ;
;                      |alt_synch_pipe_9pl:rs_dgwp|                      ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                                                    ; alt_synch_pipe_9pl              ; work         ;
;                         |dffpipe_qe9:dffpipe13|                        ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13                                                                              ; dffpipe_qe9                     ; work         ;
;                      |alt_synch_pipe_apl:ws_dgrp|                      ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp                                                                                                    ; alt_synch_pipe_apl              ; work         ;
;                         |dffpipe_re9:dffpipe16|                        ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16                                                                              ; dffpipe_re9                     ; work         ;
;                      |altsyncram_2271:fifo_ram|                        ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|altsyncram_2271:fifo_ram                                                                                                      ; altsyncram_2271                 ; work         ;
;                      |cmpr_o76:rdempty_eq_comp|                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                      ; cmpr_o76                        ; work         ;
;                      |cmpr_o76:wrfull_eq_comp|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                       ; cmpr_o76                        ; work         ;
;                      |dffpipe_pe9:rs_brp|                              ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|dffpipe_pe9:rs_brp                                                                                                            ; dffpipe_pe9                     ; work         ;
;                      |dffpipe_pe9:rs_bwp|                              ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                            ; dffpipe_pe9                     ; work         ;
;       |uart_rx:uart_rx_inst|                                           ; 59 (59)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|uart_rx:uart_rx_inst                                                                                                                                                                                                                                              ; uart_rx                         ; work         ;
;       |uart_tx:uart_tx_inst|                                           ; 42 (42)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|uart_tx:uart_tx_inst                                                                                                                                                                                                                                              ; uart_tx                         ; work         ;
;       |vga_driver:vga_driver_inst|                                     ; 226 (226)           ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|vga_driver:vga_driver_inst                                                                                                                                                                                                                                        ; vga_driver                      ; work         ;
;       |video_pll:video_pll_m0|                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|video_pll:video_pll_m0                                                                                                                                                                                                                                            ; video_pll                       ; work         ;
;          |altpll:altpll_component|                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|video_pll:video_pll_m0|altpll:altpll_component                                                                                                                                                                                                                    ; altpll                          ; work         ;
;             |video_pll_altpll:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|SmartCamera:SmartCamera_inst|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated                                                                                                                                                                                    ; video_pll_altpll                ; work         ;
;    |cmsdk_ahb_gpio:GPIO|                                               ; 237 (0)             ; 177 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_ahb_gpio:GPIO                                                                                                                                                                                                                                                                            ; cmsdk_ahb_gpio                  ; work         ;
;       |cmsdk_ahb_to_iop:u_ahb_to_gpio|                                 ; 0 (0)               ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_ahb_gpio:GPIO|cmsdk_ahb_to_iop:u_ahb_to_gpio                                                                                                                                                                                                                                             ; cmsdk_ahb_to_iop                ; work         ;
;       |cmsdk_iop_gpio:u_iop_gpio|                                      ; 237 (237)           ; 160 (160)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_ahb_gpio:GPIO|cmsdk_iop_gpio:u_iop_gpio                                                                                                                                                                                                                                                  ; cmsdk_iop_gpio                  ; work         ;
;    |cmsdk_ahb_to_apb:ApbBridge|                                        ; 122 (122)           ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_ahb_to_apb:ApbBridge                                                                                                                                                                                                                                                                     ; cmsdk_ahb_to_apb                ; work         ;
;    |cmsdk_ahb_to_sram:AhbDtcm|                                         ; 73 (73)             ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_ahb_to_sram:AhbDtcm                                                                                                                                                                                                                                                                      ; cmsdk_ahb_to_sram               ; work         ;
;    |cmsdk_ahb_to_sram:AhbItcm|                                         ; 142 (142)           ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_ahb_to_sram:AhbItcm                                                                                                                                                                                                                                                                      ; cmsdk_ahb_to_sram               ; work         ;
;    |cmsdk_apb_slave_mux:ApbSystem|                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_apb_slave_mux:ApbSystem                                                                                                                                                                                                                                                                  ; cmsdk_apb_slave_mux             ; work         ;
;    |cmsdk_apb_uart:UART|                                               ; 160 (160)           ; 116 (116)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_apb_uart:UART                                                                                                                                                                                                                                                                            ; cmsdk_apb_uart                  ; work         ;
;    |cmsdk_fpga_sram:DTCM|                                              ; 2 (0)               ; 1 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM                                                                                                                                                                                                                                                                           ; cmsdk_fpga_sram                 ; work         ;
;       |fpga_sram_ip:fpga_sram_ip_inst|                                 ; 2 (0)               ; 1 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|fpga_sram_ip:fpga_sram_ip_inst                                                                                                                                                                                                                                            ; fpga_sram_ip                    ; work         ;
;          |altsyncram:altsyncram_component|                             ; 2 (0)               ; 1 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component                                                                                                                                                                                                            ; altsyncram                      ; work         ;
;             |altsyncram_3al1:auto_generated|                           ; 2 (0)               ; 1 (1)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component|altsyncram_3al1:auto_generated                                                                                                                                                                             ; altsyncram_3al1                 ; work         ;
;                |decode_jsa:decode3|                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component|altsyncram_3al1:auto_generated|decode_jsa:decode3                                                                                                                                                          ; decode_jsa                      ; work         ;
;    |cmsdk_fpga_sram:ITCM|                                              ; 2 (0)               ; 1 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM                                                                                                                                                                                                                                                                           ; cmsdk_fpga_sram                 ; work         ;
;       |fpga_sram_ip:fpga_sram_ip_inst|                                 ; 2 (0)               ; 1 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|fpga_sram_ip:fpga_sram_ip_inst                                                                                                                                                                                                                                            ; fpga_sram_ip                    ; work         ;
;          |altsyncram:altsyncram_component|                             ; 2 (0)               ; 1 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component                                                                                                                                                                                                            ; altsyncram                      ; work         ;
;             |altsyncram_3al1:auto_generated|                           ; 2 (0)               ; 1 (1)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component|altsyncram_3al1:auto_generated                                                                                                                                                                             ; altsyncram_3al1                 ; work         ;
;                |decode_jsa:decode3|                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component|altsyncram_3al1:auto_generated|decode_jsa:decode3                                                                                                                                                          ; decode_jsa                      ; work         ;
;    |cortexm3ds_logic:ulogic|                                           ; 20816 (20724)       ; 4931 (4931)               ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |CortexM3|cortexm3ds_logic:ulogic                                                                                                                                                                                                                                                                        ; cortexm3ds_logic                ; work         ;
;       |lpm_add_sub:Add25|                                              ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cortexm3ds_logic:ulogic|lpm_add_sub:Add25                                                                                                                                                                                                                                                      ; lpm_add_sub                     ; work         ;
;          |add_sub_pvi:auto_generated|                                  ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|cortexm3ds_logic:ulogic|lpm_add_sub:Add25|add_sub_pvi:auto_generated                                                                                                                                                                                                                           ; add_sub_pvi                     ; work         ;
;       |lpm_mult:Mult0|                                                 ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |CortexM3|cortexm3ds_logic:ulogic|lpm_mult:Mult0                                                                                                                                                                                                                                                         ; lpm_mult                        ; work         ;
;          |mult_7dt:auto_generated|                                     ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |CortexM3|cortexm3ds_logic:ulogic|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                                                 ; mult_7dt                        ; work         ;
;    |uart_tx:uart_tx_inst|                                              ; 42 (42)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CortexM3|uart_tx:uart_tx_inst                                                                                                                                                                                                                                                                           ; uart_tx                         ; work         ;
+------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------+
; Name                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------+
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|altsyncram_mv61:fifo_ram|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; None                   ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ram:RAM_Send|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                   ;
; SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k501:auto_generated|altsyncram_vla1:altsyncram2|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 638          ; 6            ; 638          ; 6            ; 3828   ; None                   ;
; SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_m501:auto_generated|altsyncram_3ma1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 638          ; 8            ; 638          ; 8            ; 5104   ; None                   ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|altsyncram:table_dqt_q_rtl_0|altsyncram_ec81:auto_generated|ALTSYNCRAM                                                                                                                                                        ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048   ; None                   ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram0|altsyncram:ram[0][15]__1|altsyncram_40d1:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                   ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram1|altsyncram:ram[0][15]__1|altsyncram_40d1:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                   ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram2|altsyncram:ram[0][15]__1|altsyncram_40d1:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                   ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram3|altsyncram:ram[0][15]__1|altsyncram_40d1:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                   ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram0|altsyncram:ram[0][31]__2|altsyncram_kvc1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                   ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram1|altsyncram:ram[0][31]__2|altsyncram_kvc1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                   ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram2|altsyncram:ram[0][31]__2|altsyncram_kvc1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                   ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram3|altsyncram:ram[0][31]__2|altsyncram_kvc1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                   ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|jpeg_output_cx_ram_ram_dp_256_8:u_ram|altsyncram:ram_rtl_0|altsyncram_40h1:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                   ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|jpeg_output_cx_ram_ram_dp_256_8:u_ram|altsyncram:ram_rtl_0|altsyncram_40h1:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                   ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|jpeg_output_y_ram_ram_dp_512_9:u_ram|altsyncram:ram_rtl_0|altsyncram_svg1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                   ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None                   ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|altsyncram_2271:fifo_ram|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 1024         ; 40           ; 1024         ; 40           ; 40960  ; None                   ;
; cmsdk_fpga_sram:DTCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component|altsyncram_3al1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Single Port      ; 16384        ; 32           ; --           ; --           ; 524288 ; ../../tool/initial.mif ;
; cmsdk_fpga_sram:ITCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component|altsyncram_3al1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Single Port      ; 16384        ; 32           ; --           ; --           ; 524288 ; ../../tool/initial.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 35          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 70          ;
; Signed Embedded Multipliers           ; 18          ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 13          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                       ; IP Include File                                                 ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+
; Altera ; RAM: 1-PORT                ; 18.1    ; N/A          ; N/A          ; |CortexM3|cmsdk_fpga_sram:DTCM|fpga_sram_ip:fpga_sram_ip_inst                                                                                                                                         ; src/sources/peripheral/fpga_sram_ip.v                           ;
; Altera ; RAM: 1-PORT                ; 18.1    ; N/A          ; N/A          ; |CortexM3|cmsdk_fpga_sram:ITCM|fpga_sram_ip:fpga_sram_ip_inst                                                                                                                                         ; src/sources/peripheral/fpga_sram_ip.v                           ;
; Altera ; FIFO                       ; 18.1    ; N/A          ; N/A          ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst                                                                                                                      ; src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v               ;
; Altera ; RAM: 2-PORT                ; 13.1    ; N/A          ; N/A          ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ram:RAM_Send                                                                                                                                      ; src/sources/peripheral/webcamera/IP/ram.v                       ;
; Altera ; FIFO                       ; 18.1    ; N/A          ; N/A          ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo                                                                               ; src/sources/peripheral/webcamera/IP/afifo_16_1024.v             ;
; Altera ; FIFO                       ; 18.1    ; N/A          ; N/A          ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo                                                                               ; src/sources/peripheral/webcamera/IP/afifo_40_1024.v             ;
; Altera ; Shift register (RAM-based) ; 18.1    ; N/A          ; N/A          ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit ; src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v ;
; Altera ; Shift register (RAM-based) ; 18.1    ; N/A          ; N/A          ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit    ; src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v   ;
; Altera ; ALTPLL                     ; 18.1    ; N/A          ; N/A          ; |CortexM3|SmartCamera:SmartCamera_inst|pll_clk:u_pll_clk                                                                                                                                              ; src/sources/peripheral/webcamera/IP/pll_clk.v                   ;
; Altera ; ALTPLL                     ; 18.1    ; N/A          ; N/A          ; |CortexM3|SmartCamera:SmartCamera_inst|video_pll:video_pll_m0                                                                                                                                         ; src/sources/peripheral/webcamera/IP/video_pll.v                 ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |CortexM3|state                   ;
+------------+------------+------------+------------+
; Name       ; state.IDLE ; state.WAIT ; state.SEND ;
+------------+------------+------------+------------+
; state.IDLE ; 0          ; 0          ; 0          ;
; state.SEND ; 1          ; 0          ; 1          ;
; state.WAIT ; 1          ; 1          ; 0          ;
+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |CortexM3|uart_tx:uart_tx_inst|state                                ;
+-------------------+-------------------+---------------+--------------+--------------+
; Name              ; state.S_SEND_BYTE ; state.S_START ; state.S_IDLE ; state.S_STOP ;
+-------------------+-------------------+---------------+--------------+--------------+
; state.S_IDLE      ; 0                 ; 0             ; 0            ; 0            ;
; state.S_START     ; 0                 ; 1             ; 1            ; 0            ;
; state.S_SEND_BYTE ; 1                 ; 0             ; 1            ; 0            ;
; state.S_STOP      ; 0                 ; 0             ; 1            ; 1            ;
+-------------------+-------------------+---------------+--------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |CortexM3|SmartCamera:SmartCamera_inst|tx_cnt ;
+-----------------+---------------------------------------------+
; Name            ; tx_cnt.00000001                             ;
+-----------------+---------------------------------------------+
; tx_cnt.00000000 ; 0                                           ;
; tx_cnt.00000001 ; 1                                           ;
+-----------------+---------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |CortexM3|SmartCamera:SmartCamera_inst|TX_source ;
+----------------+-------------------------------------------------+
; Name           ; TX_source.SMC                                   ;
+----------------+-------------------------------------------------+
; TX_source.IDLE ; 0                                               ;
; TX_source.SMC  ; 1                                               ;
+----------------+-------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |CortexM3|SmartCamera:SmartCamera_inst|CLC_state                ;
+--------------------+--------------------+-------------------+-------------------+
; Name               ; CLC_state.CLC_IDLE ; CLC_state.CLC_END ; CLC_state.CLC_RUN ;
+--------------------+--------------------+-------------------+-------------------+
; CLC_state.CLC_IDLE ; 0                  ; 0                 ; 0                 ;
; CLC_state.CLC_RUN  ; 1                  ; 0                 ; 1                 ;
; CLC_state.CLC_END  ; 1                  ; 1                 ; 0                 ;
+--------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |CortexM3|SmartCamera:SmartCamera_inst|uart_tx:uart_tx_inst|state   ;
+-------------------+-------------------+---------------+--------------+--------------+
; Name              ; state.S_SEND_BYTE ; state.S_START ; state.S_IDLE ; state.S_STOP ;
+-------------------+-------------------+---------------+--------------+--------------+
; state.S_IDLE      ; 0                 ; 0             ; 0            ; 0            ;
; state.S_START     ; 0                 ; 1             ; 1            ; 0            ;
; state.S_SEND_BYTE ; 1                 ; 0             ; 1            ; 0            ;
; state.S_STOP      ; 0                 ; 0             ; 1            ; 1            ;
+-------------------+-------------------+---------------+--------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |CortexM3|SmartCamera:SmartCamera_inst|uart_rx:uart_rx_inst|state                ;
+------------------+--------------+--------------+------------------+---------------+--------------+
; Name             ; state.S_DATA ; state.S_STOP ; state.S_REC_BYTE ; state.S_START ; state.S_IDLE ;
+------------------+--------------+--------------+------------------+---------------+--------------+
; state.S_IDLE     ; 0            ; 0            ; 0                ; 0             ; 0            ;
; state.S_START    ; 0            ; 0            ; 0                ; 1             ; 1            ;
; state.S_REC_BYTE ; 0            ; 0            ; 1                ; 0             ; 1            ;
; state.S_STOP     ; 0            ; 1            ; 0                ; 0             ; 1            ;
; state.S_DATA     ; 1            ; 0            ; 0                ; 0             ; 1            ;
+------------------+--------------+--------------+------------------+---------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |CortexM3|SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|uart_rx:uart_rx_inst|state ;
+------------------+--------------+--------------+------------------+---------------+------------------+
; Name             ; state.S_DATA ; state.S_STOP ; state.S_REC_BYTE ; state.S_START ; state.S_IDLE     ;
+------------------+--------------+--------------+------------------+---------------+------------------+
; state.S_IDLE     ; 0            ; 0            ; 0                ; 0             ; 0                ;
; state.S_START    ; 0            ; 0            ; 0                ; 1             ; 1                ;
; state.S_REC_BYTE ; 0            ; 0            ; 1                ; 0             ; 1                ;
; state.S_STOP     ; 0            ; 1            ; 0                ; 0             ; 1                ;
; state.S_DATA     ; 1            ; 0            ; 0                ; 0             ; 1                ;
+------------------+--------------+--------------+------------------+---------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|state_q                                                ;
+---------------------------+-------------------+-------------------+----------------------+---------------------------+--------------------------+--------------------+
; Name                      ; state_q.STATE_EOF ; state_q.STATE_EOB ; state_q.STATE_OUTPUT ; state_q.STATE_HUFF_LOOKUP ; state_q.STATE_FETCH_WORD ; state_q.STATE_IDLE ;
+---------------------------+-------------------+-------------------+----------------------+---------------------------+--------------------------+--------------------+
; state_q.STATE_IDLE        ; 0                 ; 0                 ; 0                    ; 0                         ; 0                        ; 0                  ;
; state_q.STATE_FETCH_WORD  ; 0                 ; 0                 ; 0                    ; 0                         ; 1                        ; 1                  ;
; state_q.STATE_HUFF_LOOKUP ; 0                 ; 0                 ; 0                    ; 1                         ; 0                        ; 1                  ;
; state_q.STATE_OUTPUT      ; 0                 ; 0                 ; 1                    ; 0                         ; 0                        ; 1                  ;
; state_q.STATE_EOB         ; 0                 ; 1                 ; 0                    ; 0                         ; 0                        ; 1                  ;
; state_q.STATE_EOF         ; 1                 ; 0                 ; 0                    ; 0                         ; 0                        ; 1                  ;
+---------------------------+-------------------+-------------------+----------------------+---------------------------+--------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|state_q ;
+----------------------+--------------------+----------------------+----------------------------------------------------------------------------+
; Name                 ; state_q.STATE_IDLE ; state_q.STATE_ACTIVE ; state_q.STATE_SETUP                                                        ;
+----------------------+--------------------+----------------------+----------------------------------------------------------------------------+
; state_q.STATE_IDLE   ; 0                  ; 0                    ; 0                                                                          ;
; state_q.STATE_SETUP  ; 1                  ; 0                    ; 1                                                                          ;
; state_q.STATE_ACTIVE ; 1                  ; 1                    ; 0                                                                          ;
+----------------------+--------------------+----------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|state_q ;
+----------------------+--------------------+----------------------+------------------------------------------------------------------+
; Name                 ; state_q.STATE_IDLE ; state_q.STATE_ACTIVE ; state_q.STATE_SETUP                                              ;
+----------------------+--------------------+----------------------+------------------------------------------------------------------+
; state_q.STATE_IDLE   ; 0                  ; 0                    ; 0                                                                ;
; state_q.STATE_SETUP  ; 1                  ; 0                    ; 1                                                                ;
; state_q.STATE_ACTIVE ; 1                  ; 1                    ; 0                                                                ;
+----------------------+--------------------+----------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|state_q                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+----------------------+--------------------+
; Name                   ; state_q.STATE_SOF_DATA ; state_q.STATE_SOF_LENL ; state_q.STATE_SOF_LENH ; state_q.STATE_IMG_DATA ; state_q.STATE_IMG_SOS ; state_q.STATE_IMG_LENL ; state_q.STATE_IMG_LENH ; state_q.STATE_DHT_DATA ; state_q.STATE_DHT_LENL ; state_q.STATE_DHT_LENH ; state_q.STATE_DQT_DATA ; state_q.STATE_DQT_LENL ; state_q.STATE_DQT_LENH ; state_q.STATE_UXP_DATA ; state_q.STATE_UXP_LENL ; state_q.STATE_UXP_LENH ; state_q.STATE_ACTIVE ; state_q.STATE_IDLE ;
+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+----------------------+--------------------+
; state_q.STATE_IDLE     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                  ;
; state_q.STATE_ACTIVE   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                    ; 1                  ;
; state_q.STATE_UXP_LENH ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                    ; 1                  ;
; state_q.STATE_UXP_LENL ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                    ; 1                  ;
; state_q.STATE_UXP_DATA ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                    ; 1                  ;
; state_q.STATE_DQT_LENH ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                    ; 1                  ;
; state_q.STATE_DQT_LENL ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 1                  ;
; state_q.STATE_DQT_DATA ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 1                  ;
; state_q.STATE_DHT_LENH ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 1                  ;
; state_q.STATE_DHT_LENL ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 1                  ;
; state_q.STATE_DHT_DATA ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 1                  ;
; state_q.STATE_IMG_LENH ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 1                  ;
; state_q.STATE_IMG_LENL ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 1                  ;
; state_q.STATE_IMG_SOS  ; 0                      ; 0                      ; 0                      ; 0                      ; 1                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 1                  ;
; state_q.STATE_IMG_DATA ; 0                      ; 0                      ; 0                      ; 1                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 1                  ;
; state_q.STATE_SOF_LENH ; 0                      ; 0                      ; 1                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 1                  ;
; state_q.STATE_SOF_LENL ; 0                      ; 1                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 1                  ;
; state_q.STATE_SOF_DATA ; 1                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 1                  ;
+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+----------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|TCP_state_next                                                                                                                      ;
+---------------------------------+-----------------------------+---------------------------------+-------------------------+-------------------------+---------------------+-----------------------------+
; Name                            ; TCP_state_next.Send_FIN_ACK ; TCP_state_next.Send_FIN_PSH_ACK ; TCP_state_next.Send_PSH ; TCP_state_next.Send_ACK ; TCP_state_next.idle ; TCP_state_next.Send_PSH_ACK ;
+---------------------------------+-----------------------------+---------------------------------+-------------------------+-------------------------+---------------------+-----------------------------+
; TCP_state_next.idle             ; 0                           ; 0                               ; 0                       ; 0                       ; 0                   ; 0                           ;
; TCP_state_next.Send_ACK         ; 0                           ; 0                               ; 0                       ; 1                       ; 1                   ; 0                           ;
; TCP_state_next.Send_PSH         ; 0                           ; 0                               ; 1                       ; 0                       ; 1                   ; 0                           ;
; TCP_state_next.Send_PSH_ACK     ; 0                           ; 0                               ; 0                       ; 0                       ; 1                   ; 1                           ;
; TCP_state_next.Send_FIN_PSH_ACK ; 0                           ; 1                               ; 0                       ; 0                       ; 1                   ; 0                           ;
; TCP_state_next.Send_FIN_ACK     ; 1                           ; 0                               ; 0                       ; 0                       ; 1                   ; 0                           ;
+---------------------------------+-----------------------------+---------------------------------+-------------------------+-------------------------+---------------------+-----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|iprecieve:iprecieve_inst|rx_state                                                                                                          ;
+-------------------------+------------------+-----------------------+----------------------+-------------------------+-----------------+-----------------+-----------------+---------------+--------------------+
; Name                    ; rx_state.rx_data ; rx_state.rx_TCP_layer ; rx_state.rx_IP_layer ; rx_state.rx_IP_Protocol ; rx_state.rx_mac ; rx_state.spd_d5 ; rx_state.six_55 ; rx_state.idle ; rx_state.rx_finish ;
+-------------------------+------------------+-----------------------+----------------------+-------------------------+-----------------+-----------------+-----------------+---------------+--------------------+
; rx_state.idle           ; 0                ; 0                     ; 0                    ; 0                       ; 0               ; 0               ; 0               ; 0             ; 0                  ;
; rx_state.six_55         ; 0                ; 0                     ; 0                    ; 0                       ; 0               ; 0               ; 1               ; 1             ; 0                  ;
; rx_state.spd_d5         ; 0                ; 0                     ; 0                    ; 0                       ; 0               ; 1               ; 0               ; 1             ; 0                  ;
; rx_state.rx_mac         ; 0                ; 0                     ; 0                    ; 0                       ; 1               ; 0               ; 0               ; 1             ; 0                  ;
; rx_state.rx_IP_Protocol ; 0                ; 0                     ; 0                    ; 1                       ; 0               ; 0               ; 0               ; 1             ; 0                  ;
; rx_state.rx_IP_layer    ; 0                ; 0                     ; 1                    ; 0                       ; 0               ; 0               ; 0               ; 1             ; 0                  ;
; rx_state.rx_TCP_layer   ; 0                ; 1                     ; 0                    ; 0                       ; 0               ; 0               ; 0               ; 1             ; 0                  ;
; rx_state.rx_data        ; 1                ; 0                     ; 0                    ; 0                       ; 0               ; 0               ; 0               ; 1             ; 0                  ;
; rx_state.rx_finish      ; 0                ; 0                     ; 0                    ; 0                       ; 0               ; 0               ; 0               ; 1             ; 1                  ;
+-------------------------+------------------+-----------------------+----------------------+-------------------------+-----------------+-----------------+-----------------+---------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|tx_state                                                                                             ;
+---------------------+--------------------+-------------------+---------------------+------------------+-----------------+---------------+---------------+----------------+------------------+
; Name                ; tx_state.send_none ; tx_state.senddata ; tx_state.sendheader ; tx_state.sendmac ; tx_state.send55 ; tx_state.make ; tx_state.idle ; tx_state.start ; tx_state.sendcrc ;
+---------------------+--------------------+-------------------+---------------------+------------------+-----------------+---------------+---------------+----------------+------------------+
; tx_state.start      ; 0                  ; 0                 ; 0                   ; 0                ; 0               ; 0             ; 0             ; 0              ; 0                ;
; tx_state.idle       ; 0                  ; 0                 ; 0                   ; 0                ; 0               ; 0             ; 1             ; 1              ; 0                ;
; tx_state.make       ; 0                  ; 0                 ; 0                   ; 0                ; 0               ; 1             ; 0             ; 1              ; 0                ;
; tx_state.send55     ; 0                  ; 0                 ; 0                   ; 0                ; 1               ; 0             ; 0             ; 1              ; 0                ;
; tx_state.sendmac    ; 0                  ; 0                 ; 0                   ; 1                ; 0               ; 0             ; 0             ; 1              ; 0                ;
; tx_state.sendheader ; 0                  ; 0                 ; 1                   ; 0                ; 0               ; 0             ; 0             ; 1              ; 0                ;
; tx_state.senddata   ; 0                  ; 1                 ; 0                   ; 0                ; 0               ; 0             ; 0             ; 1              ; 0                ;
; tx_state.send_none  ; 1                  ; 0                 ; 0                   ; 0                ; 0               ; 0             ; 0             ; 1              ; 0                ;
; tx_state.sendcrc    ; 0                  ; 0                 ; 0                   ; 0                ; 0               ; 0             ; 0             ; 1              ; 1                ;
+---------------------+--------------------+-------------------+---------------------+------------------+-----------------+---------------+---------------+----------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |CortexM3|SmartCamera:SmartCamera_inst|SMC:SMC_inst|state ;
+-----------+---------------------------------------------------------------+
; Name      ; state.001                                                     ;
+-----------+---------------------------------------------------------------+
; state.000 ; 0                                                             ;
; state.001 ; 1                                                             ;
+-----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[10]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[8]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[9]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[6]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[7]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[4]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[5]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[2]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[3]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[0]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[1]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[10]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[8]    ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[9]    ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[6]    ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[7]    ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[4]    ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[5]    ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[2]    ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[3]    ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[0]    ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe8a[1]    ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[10]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[8]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[9]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[6]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[7]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[4]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[5]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[2]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[3]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[0]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[1]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[10]   ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[8]    ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[9]    ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[6]    ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[7]    ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[4]    ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[5]    ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[2]    ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[3]    ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[0]    ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6|dffe7a[1]    ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe22a[16]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe22a[15]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe22a[14]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe22a[13]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe22a[12]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe22a[11]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe22a[10]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe22a[9]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe22a[8]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe22a[7]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe22a[6]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe22a[5]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe22a[4]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe22a[3]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe22a[2]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe22a[1]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe22a[0]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe19a[16]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe19a[15]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe19a[14]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe19a[13]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe19a[12]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe19a[11]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe19a[10]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe19a[9]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe19a[8]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe19a[7]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe19a[6]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe19a[5]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe19a[4]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe19a[3]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe19a[2]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe19a[1]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe19a[0]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe21a[16]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe21a[15]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe21a[14]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe21a[13]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe21a[12]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe21a[11]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe21a[10]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe21a[9]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe21a[8]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe21a[7]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe21a[6]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe21a[5]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe21a[4]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe21a[3]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe21a[2]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe21a[1]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe21a[0]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe18a[16]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe18a[15]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe18a[14]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe18a[13]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe18a[12]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe18a[11]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe18a[10]                                        ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe18a[9]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe18a[8]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe18a[7]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe18a[6]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe18a[5]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe18a[4]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe18a[3]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe18a[2]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe18a[1]                                         ; yes                                                              ; yes                                        ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17|dffe18a[0]                                         ; yes                                                              ; yes                                        ;
; Total number of protected registers is 156                                                                                                                                                                                    ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                          ;
+-------------------------------------------------------------------------------+-----------------------------------------------------+------------------------+
; Latch Name                                                                    ; Latch Enable Signal                                 ; Free of Timing Hazards ;
+-------------------------------------------------------------------------------+-----------------------------------------------------+------------------------+
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[6][0]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[5][0]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[4][0]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[7][0]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[8][4]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[0][4]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[3][4]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[8][0]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[3][0]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[6][4]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[5][4]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[4][4]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[7][4]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[6][8]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[5][8]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[4][8]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[7][8]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[8][12] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[3][12] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[8][8]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[3][8]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[6][12] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[5][12] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[4][12] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[7][12] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[6][20] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[5][20] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[4][20] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[7][20] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[3][20] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[1][20] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[8][20] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[6][16] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[5][16] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[4][16] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[7][16] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[3][16] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[1][16] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[8][16] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[1][28] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[3][28] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[6][28] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[5][28] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[4][28] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[7][28] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[3][24] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[6][24] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[5][24] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[4][24] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[7][24] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[1][24] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[6][1]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[5][1]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[4][1]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[7][1]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[8][5]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[3][5]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[8][1]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[3][1]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[6][5]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[5][5]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[4][5]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[7][5]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[6][9]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[5][9]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[4][9]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[7][9]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[8][13] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[3][13] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[8][9]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[3][9]  ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[6][13] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[5][13] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[4][13] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[7][13] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[3][29] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[6][29] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[5][29] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[4][29] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[7][29] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[1][29] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[8][29] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[1][21] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[3][21] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[6][21] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[5][21] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[4][21] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[7][21] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[6][17] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[5][17] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[4][17] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[7][17] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[3][17] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[1][17] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[8][17] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[3][25] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[6][25] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[5][25] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[4][25] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[7][25] ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Send_Task ; yes                    ;
; Number of user-specified and inferred latches = 206                           ;                                                     ;                        ;
+-------------------------------------------------------------------------------+-----------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                   ; Reason for Removal                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; SmartCamera:SmartCamera_inst|System_reg[10][31]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][30]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][29]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][28]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][27]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][26]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][25]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][24]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][23]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][22]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][21]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][20]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][19]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][18]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][17]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][16]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][15]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][14]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][13]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][12]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][11]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][10]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][9]                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][8]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][7]                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][5]                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][3]                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][1]                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[10][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[9][31]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[9][30]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[9][29]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[9][28]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[9][27]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[9][26]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[8][31]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[8][30]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[8][29]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[8][28]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[8][27]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|System_reg[8][26]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|CLC_ing                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[3,4]                                                               ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|img_red_r0[15]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|img_blue_r0[13..15]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS4:u_l1ahbmtxdecs4|data_out_port[0..3]                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS4:u_l1ahbmtxdecs4|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave|i_hreadyout                                                                                     ; Lost fanout                                                                                                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS1:u_l1ahbmtxdecs1|data_out_port[0..2]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS0:u_l1ahbmtxdecs0|data_out_port[0..2]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|reg_addr[0..31]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|reg_write                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|reg_size[0,1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|reg_mastlock                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|burst_override                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_3|reg_addr[0..31]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_3|reg_write                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_3|reg_size[0,1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_3|reg_mastlock                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|reg_addr[0,1,29..31]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|reg_write                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|reg_size[0]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|reg_mastlock                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0|reg_addr[29..31]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0|reg_mastlock                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Pn2nz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Go2nz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Ab3nz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Bf3nz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Yg3nz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Un4nz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Nq4nz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Hytnz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|A1unz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|G6unz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Z8unz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|L3ynz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|J5ynz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|E7ynz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Y8ynz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Ebynz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Kdynz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Vhfzz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Nuqh07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Lwqh07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Kyqh07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|J0rh07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|I2rh07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|H4rh07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|G6rh07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|F8rh07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Earh07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Dcrh07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Cerh07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Bgrh07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Airh07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Zjrh07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Ylrh07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Xnrh07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Wprh07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Vrrh07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Gxps07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Fzps07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|E1qs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|D3qs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|C5qs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|B7qs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|A9qs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Zaqs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Ycqs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Xeqs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Wgqs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Viqs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Ukqs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Tmqs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Soqs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Rqqs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Qsqs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Puqs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Owqs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Nyqs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|M0rs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|L2rs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|K4rs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|I6rs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|G8rs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Ears07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Ccrs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Aers07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Yfrs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Whrs07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|C5ts07                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|P7ts07                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Cats07                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Fcts07                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Dets07                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Bgts07                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Zhts07                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Xjts07                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Vlts07                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Tnts07                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Rpts07                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Prts07                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Ntts07                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Mvts07                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Lxts07                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Thus07                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Mkus07                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Xzus07                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Q2vs07                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Uyvs07                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|N1ws07                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Q83t07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Pa3t07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Pc3t07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Tmt917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Ipt917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Xrt917                                                                                                                                                                  ; Stuck at VCC due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Myt917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|K0u917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|X2u917                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|N5u917                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|D8u917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Qau917                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Gdu917                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Wfu917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Jiu917                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Zku917                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Pnu917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Opu917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Mru917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Ktu917                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Yvu917                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|N0v917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|F3v917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|X5v917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|R7v917                                                                                                                                                                  ; Stuck at VCC due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|J9v917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Ebv917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Rdv917                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Hgv917                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Xiv917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Klv917                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Aov917                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Qqv917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Dtv917                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Tvv917                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Jyv917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|J0w917                                                                                                                                                                  ; Stuck at VCC due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|G2w917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|G4w917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|D6w917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|A8w917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|X9w917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Rbw917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Ndw917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Jfw917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Fhw917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Bjw917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Ykw917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Smw917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Pow917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Qqw917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Rsw917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Suw917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Tww917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Oyw917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|O0x917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|O2x917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|O4x917                                                                                                                                                                  ; Stuck at VCC due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Zox917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Wqx917                                                                                                                                                                  ; Stuck at VCC due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Osx917                                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; cortexm3ds_logic:ulogic|Q0ua17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|L2ua17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|H4ua17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|D6ua17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Z7ua17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|V9ua17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Rbua17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Ndua17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Jfua17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Fhua17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Bjua17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Xkua17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Tmua17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Poua17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Lqua17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Hsua17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Duua17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Zvua17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Vxua17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Rzua17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|N1va17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|J3va17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|F5va17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|B7va17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|X8va17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Tava17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Pcva17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Leva17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Hgva17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Diva17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Zjva17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Vlva17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Rnva17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Npva17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Jrva17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Ftva17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Bvva17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Xwva17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Tyva17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|P0wa17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|K2wa17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|F4wa17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|A6wa17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|V7wa17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Q9wa17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Lbwa17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Gdwa17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Bfwa17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|slave_sel                                                                                                                               ; Lost fanout                                                                                                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|slave_sel                                                                                                                               ; Lost fanout                                                                                                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|hsel_lock                                                                                                                               ; Lost fanout                                                                                                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|slave_sel                                                                                                                               ; Lost fanout                                                                                                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|bound                                                                                                                                         ; Lost fanout                                                                                                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_3|bound                                                                                                                                         ; Lost fanout                                                                                                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_2|bound                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|bound                                                                                                                                         ; Lost fanout                                                                                                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0|bound                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Utioz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|S84g07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Pkvnz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_3|burst_override                                                                                                                                ; Lost fanout                                                                                                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_2|burst_override                                                                                                                                ; Lost fanout                                                                                                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|burst_override                                                                                                                                ; Lost fanout                                                                                                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0|burst_override                                                                                                                                ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|G3ts07                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|J23t07                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Vkt917                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Qtt917                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Bwt917                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Myu917                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|check_buffer_IP[25..31]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2|L1AhbMtxArbM2:u_output_arb|iaddr_in_port[0,2]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|pend_tran_reg                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_3|pend_tran_reg                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2|data_in_port[0,2]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS3:u_l1ahbmtxdecs3|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave|i_hreadyout                                                                                     ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10] ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10] ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10] ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10] ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10] ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10] ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|dffpipe_ve9:ws_bwp|dffe16a[16]                                        ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|dffpipe_ve9:ws_brp|dffe16a[16]                                        ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|dffpipe_ve9:rs_bwp|dffe16a[16]                                        ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|dffpipe_ve9:rs_brp|dffe16a[16]                                        ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|outport_id_q[13..15,29]                                                                                               ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|check_buffer_IP[20..24]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[0..7]                                                                                     ; Merged with SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[8]                ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out_tmp[16,18..22,24,25,28..30]                                                          ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out_tmp[31]      ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out_tmp[23]                                                                              ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out_tmp[26]      ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][17]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][20]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][21]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][23]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][24]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][25]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][26]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][27]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][29]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][18]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][22]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][19]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][30]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][28]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][31]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][28]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][20]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][18]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][19]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][21]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][26]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][22]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][27]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][23]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][24]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][25]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][28]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][29]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][30]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][31]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][17]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][18]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][19]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][20]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][21]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][22]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][23]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][25]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][26]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][27]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][28]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][29]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][30]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][31]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][17]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][18]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][19]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][20]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][21]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][22]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][23]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][24]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][25]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][26]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][27]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][28]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][29]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][30]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][31]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[3][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][18]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][28]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][19]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][20]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][21]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][23]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][24]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][27]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][29]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][30]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][31]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][25]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][22]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][26]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][22]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][22]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][24]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][30]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][18]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][19]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][20]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][21]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][23]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][25]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][27]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][29]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][31]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][18]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][20]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][24]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][26]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][31]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][19]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][21]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][23]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][25]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][17]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][29]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][22]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][28]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][22]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][30]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][22]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4_b[2,3,5,7,12..31]                                                                         ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4_b[1]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4_b[6,8,9,11]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4_b[4]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul3_b[4,9,12..31]                                                                             ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul3_b[0]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul2_b[0,4,9,12..17]                                                                           ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul3_b[0]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul3_b[6,11]                                                                                   ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul3_b[2]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul2_b[2,6,11]                                                                                 ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul3_b[2]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul2_b[19..31]                                                                                 ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul2_b[18]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul1_b[13..22,25,26,29..31]                                                                    ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul1_b[12]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul1_b[27,28]                                                                                  ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul1_b[24]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul0_b[13,14,16..31]                                                                           ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul0_b[12]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out_tmp[21,24..30]                                                                       ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out_tmp[31]      ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out_tmp[20]                                                                              ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out_tmp[22]      ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][21]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][22]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][23]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][24]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][25]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][26]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][27]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][28]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][29]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][21]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][22]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][23]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][24]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][25]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][26]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][27]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][28]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][29]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][30]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][31]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][21]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][22]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][23]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][24]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][25]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][26]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][28]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][29]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][30]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][31]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][21]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][23]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][24]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][25]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][26]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][27]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][29]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][30]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][31]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][28]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][22]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][21]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][22]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][23]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][24]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][25]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][26]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][27]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][28]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][29]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][30]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][31]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[2][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][21]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][22]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][23]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][24]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][25]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][26]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][27]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][28]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][29]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][30]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][31]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[1][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][21]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][22]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][23]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][24]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][25]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][26]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][27]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][29]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][30]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][31]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_b[3,5,10,13,15,17..19,21,23..27,29,30]                                                    ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_b[1]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_b[12,16,20,22,28]                                                                         ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_b[2]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_b[11]                                                                                     ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_b[9]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[4,9,14,18,20,22,24,26,28]                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[0]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[19]                                                                                     ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[0]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[6,11]                                                                                   ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[2]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[6]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[2]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[24]                                                                                     ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[12]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[13,15..17,19,21,23]                                                                     ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[12]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[22]                                                                                     ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[12]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[25,27,29,31]                                                                            ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[12]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[9,14,15,25,26,29]                                                                       ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[12]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_a[16,17,19,21,23..25,27..29]                                                              ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_a[15]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_a[20,22,26]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_a[18]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_a[31]                                                                                     ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_a[30]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[16,23]                                                                                  ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[12]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[27]                                                                                     ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[13]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[21]                                                                                     ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[20]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[30,31]                                                                                  ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[28]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_a[17,21]                                                                                  ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_a[15]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_a[19,26,29..31]                                                                           ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_a[18]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_a[28]                                                                                     ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_a[20]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_a[25]                                                                                     ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_a[24]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[14,16..19,21,24..26,30,31]                                                              ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[12]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_b[15,16,19,23..26,28,29,31]                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[12]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_b[17,20]                                                                                  ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[13]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[23]                                                                                     ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[13]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_b[14,27]                                                                                  ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[13]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[28]                                                                                     ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[20]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_b[13]                                                                                     ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[29]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_a[17,18,20..22,24,26,28,30,31]                                                            ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_a[15]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_a[19]                                                                                     ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_a[16]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_a[25,27,29]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_a[23]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_b[18,22,30]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_b[12]             ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|L1AhbMtxArbM0:u_output_arb|iaddr_in_port[1]                                                                                             ; Merged with L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|L1AhbMtxArbM0:u_output_arb|iaddr_in_port[2]                     ;
; cortexm3ds_logic:ulogic|Z1anz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Ieanz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Ylbnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|I5bnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|G3bnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Aobnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Z4anz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Vranz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|C8anz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|M9bnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Uhbnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Wjbnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Dsbnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Tpanz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Pcbnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|A6anz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Kganz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Czanz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Byanz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Njanz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Zmbnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Gcanz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|L8bnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Nabnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Z3anz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Yuanz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Bpbnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|D0bnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Mianz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Sfbnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|B7anz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Planz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Xtanz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Zvanz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|E1bnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Rebnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Jfanz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Hdanz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|K7bnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Qdbnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Qmanz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Z2anz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Tgbnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Xkbnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|D9anz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Okanz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Axanz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Obbnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Zw9nz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Rnanz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Soanz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Lhanz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Fbanz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Eaanz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|H4bnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Cqbnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|F2bnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Wsanz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Uqanz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|J6bnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Vibnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Drbnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Fwbnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Hzbnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|J2cnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|L5cnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|N8cnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Pbcnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Recnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Thcnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Vkcnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Xncnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Zqcnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Bucnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Dxcnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|F0dnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|H3dnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|J6dnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|L9dnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Ncdnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Pfdnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Ridnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Tldnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Vodnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Xrdnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Zudnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Bydnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|D1enz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|F4enz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|H7enz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Jaenz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Ldenz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Ngenz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Pjenz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Rmenz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Tpenz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Vsenz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Xvenz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Zyenz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|B2fnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|D5fnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|F8fnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Hbfnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Jefnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Lhfnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Nkfnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Pnfnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Rqfnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Ttfnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Vwfnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Xzfnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Z2gnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|B6gnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|D9gnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Fcgnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Hfgnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Jignz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Llgnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Nognz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Prgnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Rugnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Txgnz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                                          ;
; cortexm3ds_logic:ulogic|Ek0oz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Ki0oz6                                                                                          ;
; cortexm3ds_logic:ulogic|Fwpoz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Ntpoz6                                                                                          ;
; cortexm3ds_logic:ulogic|Gttf07                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Q88107                                                                                          ;
; cortexm3ds_logic:ulogic|Ldbu07                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Zabu07                                                                                          ;
; cortexm3ds_logic:ulogic|Dkbu07                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Rhbu07                                                                                          ;
; cortexm3ds_logic:ulogic|Vqbu07                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Jobu07                                                                                          ;
; cortexm3ds_logic:ulogic|Nxbu07                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Bvbu07                                                                                          ;
; cortexm3ds_logic:ulogic|F4cu07                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|T1cu07                                                                                          ;
; cortexm3ds_logic:ulogic|Xacu07                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|L8cu07                                                                                          ;
; cortexm3ds_logic:ulogic|Q0tm17                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Sxsm17                                                                                          ;
; cortexm3ds_logic:ulogic|Izvm17                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Ksvm17                                                                                          ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][23]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][26]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][24]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][25]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][21]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][25]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][20]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][25]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][19]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][25]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][18]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][25]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][16]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][25]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out_tmp[17,26,27]                                                                        ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out_tmp[31]      ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][29]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][28]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][30]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][28]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][31]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][28]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][19]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][28]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][17]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[5][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][24]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][17]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][17]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][26]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][17]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][22]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][27]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[0][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4_b[10]                                                                                     ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4_b[1]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul2_b[18]                                                                                     ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul3_b[0]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul0_b[9]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul1_b[9]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul1_b[23,24]                                                                                  ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul1_b[12]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul0_b[12,15]                                                                                  ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul1_b[12]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][25]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][26]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][24]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][26]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][21]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][26]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][27]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][26]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][28]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][26]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][29]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][26]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][30]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][26]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][31]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][26]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][20]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][22]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out_tmp[22]                                                                              ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out_tmp[23]      ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][30]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][31]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[6][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][27]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[4][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][22]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[3][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][28]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][20]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_b[2,7,14,31]                                                                              ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_b[1]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_b[6,8,9]                                                                                  ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_b[4]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[12,30]                                                                                  ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[0]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[12,13,17,18,20,28]                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[0]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[11]                                                                                     ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[2]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_a[18,30]                                                                                  ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_a[15]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[4]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[0]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_a[16,18,20,22..24,27]                                                                     ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_a[15]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_b[9]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[9]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[13,15,20,27]                                                                            ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[12]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_b[12,21]                                                                                  ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[12]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[22,29]                                                                                  ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[12]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_a[16,23]                                                                                  ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_a[15]             ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|data_in_port[1]                                                                                                                         ; Merged with L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|data_in_port[2]                                                 ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][25]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][26]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][22]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][26]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][17]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][26]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][28]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][27]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][22]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[2][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][28]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[1][16]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][22]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][23]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out_tmp[23]                                                                              ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out_tmp[31]      ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[0]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[0]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[2]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[2]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][23]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][26]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|inport_id_q[13..15,29]                                                                                                ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Data_len[1,2,4..15]                                                                                                                                   ; Merged with SmartCamera:SmartCamera_inst|TCP:TCP_inst|Data_len[0]                                                                   ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Head_len[3]                                                                                                                                           ; Merged with SmartCamera:SmartCamera_inst|TCP:TCP_inst|Data_len[0]                                                                   ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|TCP_PSH                                                                                                                                               ; Merged with SmartCamera:SmartCamera_inst|TCP:TCP_inst|Data_len[0]                                                                   ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|TCP_RST                                                                                                                                               ; Merged with SmartCamera:SmartCamera_inst|TCP:TCP_inst|Data_len[0]                                                                   ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|TCP_URG                                                                                                                                               ; Merged with SmartCamera:SmartCamera_inst|TCP:TCP_inst|Data_len[0]                                                                   ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Head_len[1]                                                                                                                                           ; Merged with SmartCamera:SmartCamera_inst|TCP:TCP_inst|Data_len[3]                                                                   ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|TCP_SYN                                                                                                                                               ; Merged with SmartCamera:SmartCamera_inst|TCP:TCP_inst|Data_len[3]                                                                   ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Head_len[2]                                                                                                                                           ; Merged with SmartCamera:SmartCamera_inst|TCP:TCP_inst|Head_len[0]                                                                   ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|RAM_Send_wr_addr[3..8]                                                                                                                                ; Merged with SmartCamera:SmartCamera_inst|TCP:TCP_inst|RAM_Send_wr_addr[2]                                                           ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|RAM_Send_wr_data[1,3,6,9,11..15,17,19..23,26..31]                                                                                                     ; Merged with SmartCamera:SmartCamera_inst|TCP:TCP_inst|RAM_Send_wr_addr[2]                                                           ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|RAM_Send_wr_data[2,4,5,7,10,18,25]                                                                                                                    ; Merged with SmartCamera:SmartCamera_inst|TCP:TCP_inst|RAM_Send_wr_addr[0]                                                           ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|RAM_Send_wr_data[0,16,24]                                                                                                                             ; Merged with SmartCamera:SmartCamera_inst|TCP:TCP_inst|RAM_Send_wr_addr[1]                                                           ;
; cortexm3ds_logic:ulogic|Hs2nz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|E9x917                                                                                          ;
; cortexm3ds_logic:ulogic|Ip3nz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|E9x917                                                                                          ;
; cortexm3ds_logic:ulogic|Su2nz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|E9x917                                                                                          ;
; cortexm3ds_logic:ulogic|Et2nz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Er2nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Ms3nz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Er2nz6                                                                                          ;
; cortexm3ds_logic:ulogic|T6x917                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Er2nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Ul3nz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Er2nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Un3nz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Er2nz6                                                                                          ;
; cortexm3ds_logic:ulogic|Mkwa17                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Kmwa17                                                                                          ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][27]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][26]       ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|rd_ptr_q[0]                                                                         ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|cx_idx_q[0] ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|rd_ptr_q[1]                                                                         ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|cx_idx_q[1] ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|rd_ptr_q[2]                                                                         ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|cx_idx_q[2] ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|rd_ptr_q[3]                                                                         ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|cx_idx_q[3] ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|rd_ptr_q[4]                                                                         ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|cx_idx_q[4] ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|rd_ptr_q[5]                                                                         ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|cx_idx_q[5] ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|rd_ptr_q[6]                                                                         ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|cx_idx_q[6] ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|rd_ptr_q[7]                                                                         ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|cx_idx_q[7] ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul0_b[2]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul0_b[1]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul1_b[7,11]                                                                                   ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul0_b[1]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul1_b[10]                                                                                     ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul0_b[3]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4_b[1]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4_b[0]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul2_b[1,3,8]                                                                                  ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul2_b[10]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul3_b[5,7]                                                                                    ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul2_b[10]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul2_b[7]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul2_b[5]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul3_b[1,3,8,10]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul2_b[5]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_b[2]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_b[1]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[7,11]                                                                                   ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_b[1]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[10]                                                                                     ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_b[3]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_a[16..31]                                                                                 ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_a[15]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_a[17..31]                                                                                 ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_a[16]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_b[1]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_b[0]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[1,3,8]                                                                                  ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[10]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[5,7]                                                                                    ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[10]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[7]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[5]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[1,3,8,10]                                                                               ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[5]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|i0[17..31]                                                                                     ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|i0[16]                 ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul1_b[8]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul0_b[8]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul1_b[4]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul1_b[0]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul1_b[3]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul0_b[10]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul0_b[7]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul0_b[11]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul1_b[1,2]                                                                                    ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul0_b[11]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul0_b[4]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul0_b[0]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[8]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_b[8]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[4]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[0]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[3]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_b[10]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_b[7]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_b[11]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[1,2]                                                                                    ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_b[11]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_b[4]                                                                                      ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_b[0]              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|rd_ptr_q[0]                                                                         ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|cx_idx_q[0] ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|rd_ptr_q[1]                                                                         ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|cx_idx_q[1] ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|rd_ptr_q[2]                                                                         ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|cx_idx_q[2] ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|rd_ptr_q[3]                                                                         ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|cx_idx_q[3] ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|rd_ptr_q[4]                                                                         ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|cx_idx_q[4] ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|rd_ptr_q[5]                                                                         ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|cx_idx_q[5] ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|rd_ptr_q[6]                                                                         ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|cx_idx_q[6] ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|rd_ptr_q[7]                                                                         ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|cx_idx_q[7] ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[8]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id|y_idx_q[0]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4_b[0]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul3_b[0]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul1_b[12]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_b[0]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_b[0]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_b[12]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|RAM_Send_wr_addr[2]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|L1AhbMtxArbM0:u_output_arb|iaddr_in_port[2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Av9nz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Zv9nz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Etbnz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Wfjnz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Wvvnz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Nwdoz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Q88107                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Vfhg07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Rhhg07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Njhg07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Jlhg07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Fnhg07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Bphg07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Xqhg07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Tshg07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Puhg07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Mwhg07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Jyhg07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|G0ig07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|D2ig07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|A4ig07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|X5ig07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|U7ig07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|R9ig07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Obig07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Ldig07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Ifig07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Fhig07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Cjig07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Zkig07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Wmig07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Toig07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Qqig07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Nsig07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Kuig07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Qz2t07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Mi4t07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Ualu07                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|M6k917                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Ern917                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Fqwa17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Ksvm17                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|data_in_port[2]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Ct9nz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Zx9nz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Zy9nz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Zz9nz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Z0anz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Fydoz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Xzdoz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|P6eoz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Y4eoz6                                                                                          ;
; cortexm3ds_logic:ulogic|G8eoz6                                                                                                                                                                  ; Merged with cortexm3ds_logic:ulogic|Y4eoz6                                                                                          ;
; cortexm3ds_logic:ulogic|S8vzz6                                                                                                                                                                  ; Stuck at VCC due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Iavzz6                                                                                                                                                                  ; Stuck at VCC due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|I0foz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|M2foz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Q4foz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|U6foz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Y8foz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Cbfoz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Gdfoz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Lffoz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Qhfoz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Vjfoz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Amfoz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Fofoz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Kqfoz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Psfoz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Uufoz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Zwfoz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Ezfoz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Kxhoz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Zoazz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Fyazz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Vqbzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|B0czz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Rsczz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|X1dzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Nudzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|T3ezz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Jwezz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|P5fzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Dfizz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Ziizz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Vmizz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Rqizz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Nuizz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|M0jzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|G7kzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|I9kzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Kbkzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Ndkzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Qfkzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Thkzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Wjkzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Plkzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Knkzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Fpkzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Qukzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Gwkzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Wxkzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Mzkzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|C1lzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|S2lzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|I4lzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Y5lzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|S7lzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|R1vzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|L3vzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|F5vzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|V6vzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Ybvzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Ryeoz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|J1goz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Ckgoz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Rvhoz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|img_green_r0[0]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4_q[0]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul3_q[0]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul2_q[0]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_q[0]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_q[0]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_q[0]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4[0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul3[0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul2[0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4[0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3[0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2[0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4_q[1]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_q[1]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4[1]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4_q[2,3]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4[1]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_q[2,3]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4[2,3]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4[2,3]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS3:u_l1ahbmtxdecs3|data_out_port[0..2]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_bitbuffer:u_jpeg_bitbuffer|count_q[0]                                                                                                ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_bitbuffer:u_jpeg_bitbuffer|rd_ptr_q[0]                       ;
; cortexm3ds_logic:ulogic|Qdjnz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|L8coz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Eacoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Xbcoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Qdcoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Jfcoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Chcoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Vicoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Okcoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Hmcoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|P1eoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|H3eoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Y4eoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Ykeoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Rmeoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Koeoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Dqeoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Wreoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Pteoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Hveoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Zweoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Gfgoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Sggoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Ligoz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Gnazz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Mwazz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Cpbzz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Iybzz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Yqczz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|E0dzz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Usdzz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|A2ezz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Quezz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|W3fzz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Ldizz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Hhizz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Dlizz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Zoizz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Vsizz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Uyizz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|O5kzz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; cortexm3ds_logic:ulogic|Zskzz6                                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Data_len[0]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Head_len[0]                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|RAM_Send_wr_data[8]                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|V2goz6                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; cortexm3ds_logic:ulogic|Aocoz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|F51g07                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Xqkzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Flazz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|K0bzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Bnbzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|G2czz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Xoczz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|C4dzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Tqdzz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Y5ezz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; cortexm3ds_logic:ulogic|Psezz6                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                         ;
; SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|Cursor_x[12..15]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|Cursor_y[12..15]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|x1[12..15]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|x2[12..15]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|y1[12..15]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|y2[12..15]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|i[1..4]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|iprecieve:iprecieve_inst|byte_counter[1,2]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|iaddr_in_port[0]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|iaddr_in_port[0]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|iaddr_in_port[0]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|data_in_port[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|data_in_port[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|RAM_Send_wr_addr[1]                                                                                                                                   ; Merged with SmartCamera:SmartCamera_inst|TCP:TCP_inst|RAM_Send_wr_addr[0]                                                           ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_q[29,30]                                                                                  ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_q[31]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_q[28..30]                                                                                 ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_q[31]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_q[28..30]                                                                                 ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_q[31]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_q[29..31]                                                                                 ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_q[28]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_q[29..31]                                                                                 ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_q[28]             ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4[29,30]                                                                                    ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4[31]               ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1[28..30]                                                                                   ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1[31]               ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0[28..30]                                                                                   ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0[31]               ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2[29..31]                                                                                   ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2[28]               ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3[29..31]                                                                                   ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3[28]               ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_s6[29,30]                                                                                    ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_s6[31]               ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_s5[29,30]                                                                                    ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_s5[31]               ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_t4[30]                                                                                       ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_t4[31]               ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_s7[29,30]                                                                                    ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_s7[31]               ;
; SmartCamera:SmartCamera_inst|CLC_state.CLC_IDLE                                                                                                                                                 ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|CLC_state.CLC_END                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; state~9                                                                                                                                                                                         ; Lost fanout                                                                                                                         ;
; state~10                                                                                                                                                                                        ; Lost fanout                                                                                                                         ;
; uart_tx:uart_tx_inst|state~4                                                                                                                                                                    ; Lost fanout                                                                                                                         ;
; uart_tx:uart_tx_inst|state~5                                                                                                                                                                    ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|tx_cnt~6                                                                                                                                                           ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|tx_cnt~7                                                                                                                                                           ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|tx_cnt~8                                                                                                                                                           ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|tx_cnt~9                                                                                                                                                           ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|tx_cnt~10                                                                                                                                                          ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|tx_cnt~11                                                                                                                                                          ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|tx_cnt~12                                                                                                                                                          ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|TX_source~7                                                                                                                                                        ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|TX_source~8                                                                                                                                                        ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|TX_source~9                                                                                                                                                        ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|CLC_state~9                                                                                                                                                        ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|CLC_state~10                                                                                                                                                       ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|uart_tx:uart_tx_inst|state~4                                                                                                                                       ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|uart_tx:uart_tx_inst|state~5                                                                                                                                       ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|uart_rx:uart_rx_inst|state~4                                                                                                                                       ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|uart_rx:uart_rx_inst|state~5                                                                                                                                       ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|uart_rx:uart_rx_inst|state~6                                                                                                                                       ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|uart_rx:uart_rx_inst|state~4                                                                                                                    ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|uart_rx:uart_rx_inst|state~5                                                                                                                    ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|uart_rx:uart_rx_inst|state~6                                                                                                                    ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|state_q~2                                                                                                   ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|state_q~3                                                                                                   ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|state_q~4                                                                                                   ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|state_q~5                                                                                                   ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|state_q~6                                                                                                   ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|state_q~2                                                                                                         ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|state_q~3                                                                                                         ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|state_q~4                                                                                                         ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|state_q~5                                                                                                         ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|state_q~6                                                                                                         ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|TCP_state_next~5                                                                                                                                      ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|TCP_state_next~7                                                                                                                                      ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|TCP_state_next~8                                                                                                                                      ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|iprecieve:iprecieve_inst|rx_state~13                                                                                                                  ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|iprecieve:iprecieve_inst|rx_state~14                                                                                                                  ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|iprecieve:iprecieve_inst|rx_state~15                                                                                                                  ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|tx_state~13                                                                                                                        ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|tx_state~14                                                                                                                        ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|tx_state~15                                                                                                                        ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|SMC:SMC_inst|state~5                                                                                                                                               ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|SMC:SMC_inst|state~6                                                                                                                                               ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|CLC_index[0..23]                                                                                                                                                   ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|CLC_state.CLC_RUN                                                                                                                                                  ; Lost fanout                                                                                                                         ;
; state.IDLE                                                                                                                                                                                      ; Merged with cortexm3ds_logic:ulogic|Sj2nz6                                                                                          ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_t7[31]                                                                                       ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_t7[30]               ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_t6[31]                                                                                       ; Merged with SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_t6[30]               ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|check_buffer_IP[19]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~0                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~1                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~2                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~3                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~4                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~5                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~6                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~7                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~8                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~9                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~10                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~11                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~12                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~13                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~14                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~15                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~16                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~17                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~18                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~19                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~20                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~21                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~22                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~23                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~24                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~25                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~26                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~27                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~28                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~29                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~30                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~31                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~32                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~33                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~34                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~35                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~36                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~37                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~38                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~39                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~40                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~41                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~42                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~43                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~44                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~45                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~46                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~47                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~48                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~49                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~50                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~51                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~52                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~53                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~54                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~55                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~56                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~57                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~58                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~59                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~60                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~61                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~62                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~63                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~64                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~65                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~66                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~67                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~68                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~69                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~70                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~71                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~72                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~73                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~74                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~75                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~76                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~77                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~78                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~79                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~80                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~81                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~82                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~83                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~84                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~85                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~86                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~87                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~88                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~89                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~90                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~91                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~92                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~93                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~94                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~95                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~96                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~97                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~98                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~99                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~100                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~101                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~102                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~103                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~104                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~105                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~106                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~107                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~108                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~109                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~110                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr~111                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~0                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~1                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~2                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~3                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~4                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~5                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~6                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~7                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~8                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~9                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~10                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~11                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~12                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~13                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~14                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~15                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~16                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~17                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~18                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~19                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~20                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~21                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~22                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~23                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~24                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~25                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~26                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~27                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~28                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~29                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~30                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~31                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~32                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~33                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~34                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~35                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~36                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~37                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~38                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~39                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~40                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~41                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~42                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~43                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~44                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~45                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~46                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~47                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~48                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~49                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~50                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~51                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~52                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~53                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~54                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~55                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~56                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~57                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~58                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~59                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~60                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~61                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~62                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble~63                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; SmartCamera:SmartCamera_inst|fre_meter:fre_meter_inst02|speed[8..31]                                                                                                                            ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|fre_meter:fre_meter_inst03|speed[8..31]                                                                                                                            ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id|block_y_q[13..15]                                                                          ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id|y_idx_q[13..15]                                                                            ; Lost fanout                                                                                                                         ;
; SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|Cursor_y[10,11]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|Cursor_x[10,11]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|y1[10,11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|y2[10,11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|x1[10,11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                              ;
; SmartCamera:SmartCamera_inst|x2[10,11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|iaddr_in_port[1]                                                                                             ; Lost fanout                                                                                                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|iaddr_in_port[2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|iaddr_in_port[2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|iaddr_in_port[2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|data_in_port[2]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|data_in_port[2]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|iaddr_in_port[1]                                                                                             ; Lost fanout                                                                                                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|iaddr_in_port[1]                                                                                             ; Lost fanout                                                                                                                         ;
; Total Number of Removed Registers = 1848                                                                                                                                                        ;                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                      ; Reason for Removal             ; Registers Removed due to This Register                                                                           ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------+
; cortexm3ds_logic:ulogic|Pn2nz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Go2nz6, cortexm3ds_logic:ulogic|Un4nz6,                                                  ;
;                                                                                                                    ; due to stuck port clock        ; cortexm3ds_logic:ulogic|Nq4nz6, cortexm3ds_logic:ulogic|Hytnz6,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|A1unz6, cortexm3ds_logic:ulogic|G6unz6,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Z8unz6, cortexm3ds_logic:ulogic|L3ynz6,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|J5ynz6, cortexm3ds_logic:ulogic|E7ynz6,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Y8ynz6, cortexm3ds_logic:ulogic|Ebynz6,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Kdynz6, cortexm3ds_logic:ulogic|C5ts07,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|P7ts07, cortexm3ds_logic:ulogic|Cats07,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Fcts07, cortexm3ds_logic:ulogic|Dets07,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Bgts07, cortexm3ds_logic:ulogic|Zhts07,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Xjts07, cortexm3ds_logic:ulogic|Vlts07,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Tnts07, cortexm3ds_logic:ulogic|Rpts07,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Prts07, cortexm3ds_logic:ulogic|Ntts07,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Mvts07, cortexm3ds_logic:ulogic|Lxts07,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Thus07, cortexm3ds_logic:ulogic|Mkus07,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Xzus07, cortexm3ds_logic:ulogic|Q2vs07,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Uyvs07, cortexm3ds_logic:ulogic|N1ws07,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Tmt917, cortexm3ds_logic:ulogic|Ipt917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Xrt917, cortexm3ds_logic:ulogic|Myt917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|K0u917, cortexm3ds_logic:ulogic|X2u917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|N5u917, cortexm3ds_logic:ulogic|D8u917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Qau917, cortexm3ds_logic:ulogic|Gdu917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Wfu917, cortexm3ds_logic:ulogic|Jiu917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Zku917, cortexm3ds_logic:ulogic|Pnu917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Opu917, cortexm3ds_logic:ulogic|Mru917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Ktu917, cortexm3ds_logic:ulogic|Yvu917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|N0v917, cortexm3ds_logic:ulogic|F3v917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|X5v917, cortexm3ds_logic:ulogic|R7v917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|J9v917, cortexm3ds_logic:ulogic|Ebv917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Rdv917, cortexm3ds_logic:ulogic|Hgv917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Xiv917, cortexm3ds_logic:ulogic|Klv917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Aov917, cortexm3ds_logic:ulogic|Qqv917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Dtv917, cortexm3ds_logic:ulogic|Tvv917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Jyv917, cortexm3ds_logic:ulogic|J0w917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|G2w917, cortexm3ds_logic:ulogic|G4w917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|D6w917, cortexm3ds_logic:ulogic|A8w917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|X9w917, cortexm3ds_logic:ulogic|Rbw917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Ndw917, cortexm3ds_logic:ulogic|Jfw917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Fhw917, cortexm3ds_logic:ulogic|Bjw917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Ykw917, cortexm3ds_logic:ulogic|Smw917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Pow917, cortexm3ds_logic:ulogic|Qqw917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Rsw917, cortexm3ds_logic:ulogic|Suw917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Tww917, cortexm3ds_logic:ulogic|Oyw917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|O0x917, cortexm3ds_logic:ulogic|O2x917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|O4x917, cortexm3ds_logic:ulogic|Zox917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Wqx917, cortexm3ds_logic:ulogic|Osx917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|G3ts07, cortexm3ds_logic:ulogic|Vkt917,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Myu917                                                                                   ;
; SmartCamera:SmartCamera_inst|CLC_ing                                                                               ; Stuck at GND                   ; SmartCamera:SmartCamera_inst|CLC_index[23],                                                                      ;
;                                                                                                                    ; due to stuck port data_in      ; SmartCamera:SmartCamera_inst|CLC_index[22],                                                                      ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[21],                                                                      ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[20],                                                                      ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[19],                                                                      ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[18],                                                                      ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[17],                                                                      ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[16],                                                                      ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[15],                                                                      ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[14],                                                                      ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[13],                                                                      ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[12],                                                                      ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[11],                                                                      ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[10],                                                                      ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[9],                                                                       ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[8],                                                                       ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[7],                                                                       ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[6],                                                                       ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[5],                                                                       ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[4],                                                                       ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[3],                                                                       ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[2],                                                                       ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[1],                                                                       ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CLC_index[0]                                                                        ;
; cortexm3ds_logic:ulogic|Knkzz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Gfgoz6, cortexm3ds_logic:ulogic|V2goz6,                                                  ;
;                                                                                                                    ; due to stuck port clock_enable ; cortexm3ds_logic:ulogic|Aocoz6, cortexm3ds_logic:ulogic|F51g07,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Xqkzz6, cortexm3ds_logic:ulogic|Flazz6,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|K0bzz6, cortexm3ds_logic:ulogic|Bnbzz6,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|G2czz6, cortexm3ds_logic:ulogic|Xoczz6,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|C4dzz6, cortexm3ds_logic:ulogic|Tqdzz6,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Y5ezz6, cortexm3ds_logic:ulogic|Psezz6                                                   ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|reg_mastlock                                                     ; Stuck at GND                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|iaddr_in_port[0],             ;
;                                                                                                                    ; due to stuck port clock_enable ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|iaddr_in_port[0],             ;
;                                                                                                                    ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|iaddr_in_port[0],             ;
;                                                                                                                    ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|data_in_port[0],                                         ;
;                                                                                                                    ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|data_in_port[0],                                         ;
;                                                                                                                    ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|iaddr_in_port[2],             ;
;                                                                                                                    ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|iaddr_in_port[2],             ;
;                                                                                                                    ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|iaddr_in_port[2],             ;
;                                                                                                                    ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|data_in_port[2],                                         ;
;                                                                                                                    ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|data_in_port[2]                                          ;
; cortexm3ds_logic:ulogic|Utioz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Etbnz6, cortexm3ds_logic:ulogic|Xqhg07,                                                  ;
;                                                                                                                    ; due to stuck port data_in      ; cortexm3ds_logic:ulogic|Tshg07, cortexm3ds_logic:ulogic|Mwhg07,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Obig07, cortexm3ds_logic:ulogic|Fhig07,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Zkig07, cortexm3ds_logic:ulogic|Toig07,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Mi4t07                                                                                   ;
; SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|Cursor_x[15]                                                       ; Stuck at GND                   ; SmartCamera:SmartCamera_inst|x1[15], SmartCamera:SmartCamera_inst|x2[15],                                        ;
;                                                                                                                    ; due to stuck port data_in      ; SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|Cursor_x[11],                                                    ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|Cursor_x[10],                                                    ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|x1[11], SmartCamera:SmartCamera_inst|x1[10],                                        ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|x2[11], SmartCamera:SmartCamera_inst|x2[10]                                         ;
; SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|Cursor_y[15]                                                       ; Stuck at GND                   ; SmartCamera:SmartCamera_inst|y1[15], SmartCamera:SmartCamera_inst|y2[15],                                        ;
;                                                                                                                    ; due to stuck port data_in      ; SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|Cursor_y[10],                                                    ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|Cursor_y[11],                                                    ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|y1[10], SmartCamera:SmartCamera_inst|y1[11],                                        ;
;                                                                                                                    ;                                ; SmartCamera:SmartCamera_inst|y2[10], SmartCamera:SmartCamera_inst|y2[11]                                         ;
; cortexm3ds_logic:ulogic|Yg3nz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Av9nz6, cortexm3ds_logic:ulogic|Qz2t07,                                                  ;
;                                                                                                                    ; due to stuck port data_in      ; cortexm3ds_logic:ulogic|Zx9nz6, cortexm3ds_logic:ulogic|Zy9nz6,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Zz9nz6, cortexm3ds_logic:ulogic|Z0anz6                                                   ;
; cortexm3ds_logic:ulogic|S8vzz6                                                                                     ; Stuck at VCC                   ; cortexm3ds_logic:ulogic|Rvhoz6, cortexm3ds_logic:ulogic|H3eoz6,                                                  ;
;                                                                                                                    ; due to stuck port clock_enable ; cortexm3ds_logic:ulogic|Y4eoz6, cortexm3ds_logic:ulogic|Ligoz6,                                                  ;
;                                                                                                                    ;                                ; cortexm3ds_logic:ulogic|Vsizz6, cortexm3ds_logic:ulogic|Uyizz6                                                   ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_3|reg_addr[31]                                                     ; Stuck at GND                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_3|pend_tran_reg,                                                 ;
;                                                                                                                    ; due to stuck port data_in      ; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS3:u_l1ahbmtxdecs3|data_out_port[2],                                                ;
;                                                                                                                    ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS3:u_l1ahbmtxdecs3|data_out_port[1],                                                ;
;                                                                                                                    ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS3:u_l1ahbmtxdecs3|data_out_port[0]                                                 ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS1:u_l1ahbmtxdecs1|data_out_port[2]                                                   ; Stuck at GND                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|bound,                                                         ;
;                                                                                                                    ; due to stuck port data_in      ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|L1AhbMtxArbM0:u_output_arb|iaddr_in_port[2],             ;
;                                                                                                                    ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|data_in_port[2]                                          ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|reg_addr[31]                                                     ; Stuck at GND                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|pend_tran_reg,                                                 ;
;                                                                                                                    ; due to stuck port data_in      ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|iaddr_in_port[1],             ;
;                                                                                                                    ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|iaddr_in_port[1]              ;
; cortexm3ds_logic:ulogic|S84g07                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Pkvnz6, cortexm3ds_logic:ulogic|Ct9nz6                                                   ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS4:u_l1ahbmtxdecs4|data_out_port[0]                                                   ; Stuck at GND                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|burst_override,                                                ;
;                                                                                                                    ; due to stuck port clock_enable ; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|bound                                                          ;
; cortexm3ds_logic:ulogic|Ab3nz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Wfjnz6, cortexm3ds_logic:ulogic|Qdjnz6                                                   ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Nwdoz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Fydoz6, cortexm3ds_logic:ulogic|Xzdoz6                                                   ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Iavzz6                                                                                     ; Stuck at VCC                   ; cortexm3ds_logic:ulogic|Pteoz6, cortexm3ds_logic:ulogic|Zskzz6                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|Cursor_x[14]                                                       ; Stuck at GND                   ; SmartCamera:SmartCamera_inst|x1[14], SmartCamera:SmartCamera_inst|x2[14]                                         ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|Cursor_x[13]                                                       ; Stuck at GND                   ; SmartCamera:SmartCamera_inst|x1[13], SmartCamera:SmartCamera_inst|x2[13]                                         ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|Cursor_x[12]                                                       ; Stuck at GND                   ; SmartCamera:SmartCamera_inst|x1[12], SmartCamera:SmartCamera_inst|x2[12]                                         ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|Cursor_y[14]                                                       ; Stuck at GND                   ; SmartCamera:SmartCamera_inst|y1[14], SmartCamera:SmartCamera_inst|y2[14]                                         ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|Cursor_y[13]                                                       ; Stuck at GND                   ; SmartCamera:SmartCamera_inst|y1[13], SmartCamera:SmartCamera_inst|y2[13]                                         ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|Cursor_y[12]                                                       ; Stuck at GND                   ; SmartCamera:SmartCamera_inst|y1[12], SmartCamera:SmartCamera_inst|y2[12]                                         ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|outport_id_q[29]                         ; Lost Fanouts                   ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|inport_id_q[29]                        ;
; cortexm3ds_logic:ulogic|I0foz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Zweoz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|M2foz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Hveoz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|U6foz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Wreoz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Y8foz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Dqeoz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Cbfoz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Koeoz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Gdfoz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Rmeoz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Lffoz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Ykeoz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Qhfoz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Hmcoz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Vjfoz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Okcoz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Amfoz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Vicoz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Fofoz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Chcoz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Kqfoz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Jfcoz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Psfoz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Qdcoz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Uufoz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Xbcoz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Zwfoz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Eacoz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Ezfoz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|L8coz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Zoazz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Gnazz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Fyazz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Mwazz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Vqbzz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Cpbzz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|B0czz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Iybzz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Rsczz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Yqczz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|X1dzz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|E0dzz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Nudzz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Usdzz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|T3ezz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|A2ezz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Jwezz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Quezz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|P5fzz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|W3fzz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Dfizz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Ldizz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Ziizz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Hhizz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Vmizz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Dlizz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Rqizz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Zoizz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|G7kzz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Ryeoz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS4:u_l1ahbmtxdecs4|data_out_port[1]                                                   ; Stuck at GND                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|iaddr_in_port[1]              ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|V6vzz6                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|O5kzz6                                                                                   ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                  ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4_q[0]         ; Stuck at GND                   ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4[0]         ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul3_q[0]         ; Stuck at GND                   ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul3[0]         ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul2_q[0]         ; Stuck at GND                   ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul2[0]         ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|Q83t07                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Pa3t07                                                                                   ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3_q[0]         ; Stuck at GND                   ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul3[0]         ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_q[0]         ; Stuck at GND                   ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2[0]         ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4_q[1]         ; Stuck at GND                   ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4[1]         ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_q[1]         ; Stuck at GND                   ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4[1]         ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4_q[2]         ; Stuck at GND                   ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4[2]         ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4_q[3]         ; Stuck at GND                   ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4[3]         ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_q[2]         ; Stuck at GND                   ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4[2]         ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_q[3]         ; Stuck at GND                   ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4[3]         ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; cortexm3ds_logic:ulogic|L2ua17                                                                                     ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Fqwa17                                                                                   ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_q[0]         ; Stuck at GND                   ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4[0]         ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_2|bound                                                            ; Stuck at GND                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_2|burst_override                                                 ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2|L1AhbMtxArbM2:u_output_arb|iaddr_in_port[0]                ; Stuck at GND                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2|data_in_port[0]                                          ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2|L1AhbMtxArbM2:u_output_arb|iaddr_in_port[2]                ; Stuck at GND                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2|data_in_port[2]                                          ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                  ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|outport_id_q[15]                         ; Lost Fanouts                   ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|inport_id_q[15]                        ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|outport_id_q[14]                         ; Lost Fanouts                   ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|inport_id_q[14]                        ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|outport_id_q[13]                         ; Lost Fanouts                   ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|inport_id_q[13]                        ;
; SmartCamera:SmartCamera_inst|CLC_state.CLC_IDLE                                                                    ; Lost Fanouts                   ; SmartCamera:SmartCamera_inst|CLC_state.CLC_RUN                                                                   ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id|block_y_q[13] ; Lost Fanouts                   ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id|y_idx_q[13] ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id|block_y_q[14] ; Lost Fanouts                   ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id|y_idx_q[14] ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id|block_y_q[15] ; Lost Fanouts                   ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id|y_idx_q[15] ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 12557 ;
; Number of registers using Synchronous Clear  ; 2298  ;
; Number of registers using Synchronous Load   ; 836   ;
; Number of registers using Asynchronous Clear ; 5173  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8282  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                       ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cmsdk_apb_uart:UART|reg_txd                                                                                                                                                                             ; 1       ;
; SmartCamera:SmartCamera_inst|uart_tx:uart_tx_inst|tx_reg                                                                                                                                                ; 1       ;
; uart_tx:uart_tx_inst|tx_reg                                                                                                                                                                             ; 1       ;
; SmartCamera:SmartCamera_inst|display                                                                                                                                                                    ; 2       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                          ; 1       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                          ; 1       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                          ; 1       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                          ; 1       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_dqm[0]                                                                            ; 1       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                             ; 1       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                             ; 1       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                           ; 1       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                           ; 1       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                           ; 1       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                           ; 1       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                           ; 1       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                           ; 1       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                           ; 1       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                           ; 1       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                           ; 1       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                           ; 1       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                          ; 1       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                          ; 1       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                          ; 1       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|seg_data_bin[1]                                                                                                      ; 7       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|seg_data_bin[3]                                                                                                      ; 6       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[7]                                                                                                                                        ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[11]                                                                                                                                       ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[15]                                                                                                                                       ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[3]                                                                                                                                        ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[23]                                                                                                                                       ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[27]                                                                                                                                       ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[31]                                                                                                                                       ; 9       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[19]                                                                                                                                       ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[22]                                                                                                                                       ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[26]                                                                                                                                       ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[30]                                                                                                                                       ; 10      ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[18]                                                                                                                                       ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[6]                                                                                                                                        ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[10]                                                                                                                                       ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[14]                                                                                                                                       ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[2]                                                                                                                                        ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[5]                                                                                                                                        ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[9]                                                                                                                                        ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[13]                                                                                                                                       ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[1]                                                                                                                                        ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[21]                                                                                                                                       ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[25]                                                                                                                                       ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[29]                                                                                                                                       ; 6       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[17]                                                                                                                                       ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[4]                                                                                                                                        ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[8]                                                                                                                                        ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[12]                                                                                                                                       ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[0]                                                                                                                                        ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[20]                                                                                                                                       ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[24]                                                                                                                                       ; 2       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[28]                                                                                                                                       ; 5       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst|lfsr_q[16]                                                                                                                                       ; 2       ;
; SmartCamera:SmartCamera_inst|position:u_position|y_minr[9]                                                                                                                                              ; 2       ;
; SmartCamera:SmartCamera_inst|position:u_position|y_minr[3]                                                                                                                                              ; 2       ;
; SmartCamera:SmartCamera_inst|position:u_position|y_minr[4]                                                                                                                                              ; 2       ;
; SmartCamera:SmartCamera_inst|position:u_position|y_minr[6]                                                                                                                                              ; 2       ;
; SmartCamera:SmartCamera_inst|position:u_position|x_minr[5]                                                                                                                                              ; 2       ;
; SmartCamera:SmartCamera_inst|position:u_position|x_minr[8]                                                                                                                                              ; 2       ;
; SmartCamera:SmartCamera_inst|position:u_position|x_minr[9]                                                                                                                                              ; 2       ;
; SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|uart_rx:uart_rx_inst|rx_data[0]                                                                                                                         ; 7       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_dqm_reg[0]                                                                        ; 10      ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Src_port[0]                                                                                                                                                   ; 3       ;
; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Src_port[10]                                                                                                                                                  ; 2       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0 ; 7       ;
; SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|uart_rx:uart_rx_inst|rx_data[1]                                                                                                                         ; 7       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0 ; 8       ;
; SmartCamera:SmartCamera_inst|SMC:SMC_inst|MD_O                                                                                                                                                          ; 3       ;
; SmartCamera:SmartCamera_inst|SMC:SMC_inst|In_O                                                                                                                                                          ; 10      ;
; cortexm3ds_logic:ulogic|Yefzz6                                                                                                                                                                          ; 2       ;
; cortexm3ds_logic:ulogic|Ui8oz6                                                                                                                                                                          ; 13      ;
; cortexm3ds_logic:ulogic|Vbd917                                                                                                                                                                          ; 2       ;
; cortexm3ds_logic:ulogic|Hasnz6                                                                                                                                                                          ; 5       ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2|L1AhbMtxArbM2:u_output_arb|no_port                                                                                                              ; 2       ;
; cortexm3ds_logic:ulogic|Foboz6                                                                                                                                                                          ; 18      ;
; SmartCamera:SmartCamera_inst|uart_rx:uart_rx_inst|rx_data[1]                                                                                                                                            ; 6       ;
; SmartCamera:SmartCamera_inst|uart_rx:uart_rx_inst|rx_data[0]                                                                                                                                            ; 6       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; 6       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6    ; 4       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; 6       ;
; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6    ; 5       ;
; cortexm3ds_logic:ulogic|Jhuzz6                                                                                                                                                                          ; 2       ;
; cortexm3ds_logic:ulogic|Fozf07                                                                                                                                                                          ; 3       ;
; cortexm3ds_logic:ulogic|Ptmoz6                                                                                                                                                                          ; 5       ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS0:u_l1ahbmtxdecs0|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave|i_hreadyout                                                                                             ; 4       ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS2:u_l1ahbmtxdecs2|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave|i_hreadyout                                                                                             ; 3       ;
; cortexm3ds_logic:ulogic|F56107                                                                                                                                                                          ; 13      ;
; cortexm3ds_logic:ulogic|Yt5107                                                                                                                                                                          ; 10      ;
; cortexm3ds_logic:ulogic|L86107                                                                                                                                                                          ; 14      ;
; cortexm3ds_logic:ulogic|Ry5107                                                                                                                                                                          ; 3       ;
; cortexm3ds_logic:ulogic|I06107                                                                                                                                                                          ; 3       ;
; cortexm3ds_logic:ulogic|Z16107                                                                                                                                                                          ; 3       ;
; cortexm3ds_logic:ulogic|Lous07                                                                                                                                                                          ; 18      ;
; cortexm3ds_logic:ulogic|Is5107                                                                                                                                                                          ; 16      ;
; cortexm3ds_logic:ulogic|V66107                                                                                                                                                                          ; 14      ;
; Total number of inverted registers = 172*                                                                                                                                                               ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                                        ; Megafunction                                                                                                                                                ; Type ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|jpeg_output_y_ram_ram_dp_512_9:u_ram|ram_read1_q[0..31]    ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|jpeg_output_y_ram_ram_dp_512_9:u_ram|ram_rtl_0    ; RAM  ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|jpeg_output_cx_ram_ram_dp_256_8:u_ram|ram_read1_q[0..31] ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|jpeg_output_cx_ram_ram_dp_256_8:u_ram|ram_rtl_0 ; RAM  ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|jpeg_output_cx_ram_ram_dp_256_8:u_ram|ram_read1_q[0..31] ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|jpeg_output_cx_ram_ram_dp_256_8:u_ram|ram_rtl_0 ; RAM  ;
; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|dqt_entry_q[0..7]                                                                          ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|table_dqt_q_rtl_0                                                                 ; RAM  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|coeff_q[14]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CortexM3|tx_cnt[7]                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CortexM3|uart_tx:uart_tx_inst|bit_cnt[2]                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|uart_tx:uart_tx_inst|bit_cnt[2]                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|uart_rx:uart_rx_inst|bit_cnt[2]                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|uart_rx:uart_rx_inst|bit_cnt[0]                                                                           ;
; 3:1                ; 38 bits   ; 76 LEs        ; 38 LEs               ; 38 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|valid_q[3]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|last_b_q[7]                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|vga_driver:vga_driver_inst|vga_data2[2]                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|vga_driver:vga_driver_inst|vcnt[5]                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|System_reg[0][1]                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|RAM_Send_wr_data[8]                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|i[0]                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|position:u_position|y_minr[5]                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|position:u_position|y_maxr[3]                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|position:u_position|x_minr[4]                                                                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|position:u_position|x_maxr[9]                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|data_data_q[6]                                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|lookup_width_q[2]                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_fifo:u_id_fifo|wr_ptr_q[0]                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_fifo:u_info|wr_ptr_q[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_fifo:u_info|rd_ptr_q[0]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|check_buffer_TCP[21]                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|check_buffer_IP[5]                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_fifo:u_id_fifo|rd_ptr_q[0]                                          ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|inport_id_q[11]                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33 ;
; 3:1                ; 81 bits   ; 162 LEs       ; 81 LEs               ; 81 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|matrix_p51  ;
; 3:1                ; 68 bits   ; 136 LEs       ; 68 LEs               ; 68 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[4][8]                                          ;
; 3:1                ; 68 bits   ; 136 LEs       ; 68 LEs               ; 68 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[6][7]                                          ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|block_out[7][7]                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|cx_rd_ptr_q[2]                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|cx_rd_ptr_q[2]                                ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|o_t1[19]                                                 ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|o_t6[31]                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|o_t7[18]                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|o_s7[15]                                                 ;
; 3:1                ; 84 bits   ; 168 LEs       ; 84 LEs               ; 84 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[0][19]                                         ;
; 3:1                ; 84 bits   ; 168 LEs       ; 84 LEs               ; 84 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[5][10]                                         ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|block_out[7][0]                                          ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_t2[19]                                                 ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_t5[18]                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_t7[10]                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_s7[19]                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|cfg_table_q[0]                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|dc_coeff_q[2]                                                         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|CLC_index[4]                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_fifo:u_info|count_q[3]                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_fifo:u_id_fifo|count_q[0]                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|i0[9]                                                    ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|i0[10]                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|rd_idx_q[3]                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|rd_idx_q[4]                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|idx_q[4]                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|block_rd_q[0]                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|check_buffer_TCP[8]                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CortexM3|cmsdk_ahb_to_apb:ApbBridge|rwdata_reg[1]                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|block_wr_q[1]                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_bitbuffer:u_jpeg_bitbuffer|wr_ptr_q[5]                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_bitbuffer:u_jpeg_bitbuffer|rd_ptr_q[0]                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_bitbuffer:u_jpeg_bitbuffer|count_q[5]                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|wr_ptr_q[2]                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|count_q[26]                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|wr_ptr_q[5]                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|count_q[13]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|img_width_q[15]                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|iprecieve:iprecieve_inst|data_o[5]                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|iprecieve:iprecieve_inst|data_o[3]                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|rd_skid_data_q[0]                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|rd_skid_data_q[31]                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |CortexM3|cmsdk_ahb_gpio:GPIO|cmsdk_ahb_to_iop:u_ahb_to_gpio|IOADDR[1]                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|img_y_factor_q[5]                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|img_cb_factor_q[7]                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|img_cr_factor_q[1]                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|img_num_comp_q[4]                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|wr_ptr_q[7]                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|count_q[22]                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|subsmpl_q[1]                                                              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|rd_ptr_q[4]                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|rd_skid_data_q[6]                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id|y_idx_q[12]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|cx_idx_q[6]                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|cx_half_q[1]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|cx_idx_q[7]                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|cx_half_q[0]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|idx_q[0]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|img_cr_dqt_table_q[1]                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|img_cb_dqt_table_q[1]                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|img_y_dqt_table_q[1]                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|prev_dc_coeff_q[0][8]                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|prev_dc_coeff_q[1][8]                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|prev_dc_coeff_q[2][8]                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|prev_dc_coeff_q[3][8]                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|seg_data_bin[0]                                                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id|block_y_q[0]                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|length_q[0]                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|length_q[8]                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|datain_reg[26]                                                                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|img_width_q[1]                                                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id|x_idx_q[13]                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|iaddr_in_port[0]                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|iaddr_in_port[2]                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|iaddr_in_port[0]                                                       ;
; 9:1                ; 23 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|o_s5[2]                                                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|o_t4[3]                                                  ;
; 9:1                ; 22 bits   ; 132 LEs       ; 44 LEs               ; 88 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|o_s6[2]                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|rd_addr_q[2]                                  ;
; 9:1                ; 23 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_s5[2]                                                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_t4[2]                                                  ;
; 9:1                ; 22 bits   ; 132 LEs       ; 44 LEs               ; 88 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_s6[15]                                                 ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id|block_x_q[7]                                         ;
; 13:1               ; 4 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Head_len[0]                                                                                                     ;
; 14:1               ; 32 bits   ; 288 LEs       ; 32 LEs               ; 256 LEs                ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Seq_num[4]                                                                                                      ;
; 17:1               ; 16 bits   ; 176 LEs       ; 16 LEs               ; 160 LEs                ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|TCP_window[2]                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id|type_idx_q[1]                                        ;
; 10:1               ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |CortexM3|cmsdk_apb_uart:UART|read_mux_byte0_reg[4]                                                                                                                 ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |CortexM3|cmsdk_apb_uart:UART|read_mux_byte0_reg[0]                                                                                                                 ;
; 7:1                ; 28 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|o_t4[13]                                                 ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|o_t3[13]                                                 ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|o_s6[25]                                                 ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|o_s5[28]                                                 ;
; 7:1                ; 28 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_t4[19]                                                 ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_t3[20]                                                 ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_s6[31]                                                 ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_s5[24]                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|input_data_q[8]                                                       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|tx_data_counter[4]                                                                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|coeff_idx_q[1]                                                        ;
; 16:1               ; 32 bits   ; 320 LEs       ; 64 LEs               ; 256 LEs                ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Ack_num[22]                                                                                                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|o_t0[1]                                                  ;
; 8:1                ; 28 bits   ; 140 LEs       ; 56 LEs               ; 84 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|o_t0[5]                                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_t0[1]                                                  ;
; 8:1                ; 28 bits   ; 140 LEs       ; 56 LEs               ; 84 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_t0[5]                                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|input_data_q[7]                                                       ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|rd_addr_q[1]                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|img_mode_q[1]                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CortexM3|cmsdk_apb_uart:UART|rx_state[3]                                                                                                                           ;
; 65:1               ; 4 bits    ; 172 LEs       ; 172 LEs              ; 0 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|data_val3_q                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|input_data_q[3]                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id|block_type_q[1]                                      ;
; 10:1               ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ram_rd_addr[2]                                                                               ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|i[2]                                                                                         ;
; 14:1               ; 8 bits    ; 72 LEs        ; 8 LEs                ; 64 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|iprecieve:iprecieve_inst|state_counter[7]                                                                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|i[3]                                                                                         ;
; 108:1              ; 2 bits    ; 144 LEs       ; 128 LEs              ; 16 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|dataout[3]                                                                                   ;
; 108:1              ; 2 bits    ; 144 LEs       ; 128 LEs              ; 16 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|dataout[0]                                                                                   ;
; 184:1              ; 2 bits    ; 244 LEs       ; 112 LEs              ; 132 LEs                ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dht:u_jpeg_dht|lookup_value_q[7]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|position:u_position|y_minr[9]                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|position:u_position|x_minr[8]                                                                                                ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|o_t6_5[18]                                               ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|o_t5_6[23]                                               ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul3_a[12]                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul1_a[24]                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_a[5]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul1_a[13]                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul4_a[19]                                               ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul4_a[11]                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|pixel_g_q[5]                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|pixel_r_q[7]                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|pixel_b_q[6]                                                              ;
; 9:1                ; 11 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul0_b[8]                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul2_b[10]                                               ;
; 9:1                ; 11 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_b[6]                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul2_b[5]                                                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|seg_data_bin[3]                                                        ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|mul0_a[6]                                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|mul0_a[12]                                               ;
; 19:1               ; 5 bits    ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                             ;
; 21:1               ; 2 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                               ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 36 LEs               ; 28 LEs                 ; Yes        ; |CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|tx_cnt                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|TX_source                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|state_q                                       ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|iprecieve:iprecieve_inst|data_counter                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|j                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|inport_pop_o[0]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_bitbuffer:u_jpeg_bitbuffer|Mux11                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_bitbuffer:u_jpeg_bitbuffer|Mux24                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_bitbuffer:u_jpeg_bitbuffer|ShiftLeft0                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_bitbuffer:u_jpeg_bitbuffer|ShiftLeft0                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|Mux10                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|V9fnv6                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Nb9nv6                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Mu7nv6                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Xc6nv6                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Gu4nv6                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Zrdnv6                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Kacnv6                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Jtanv6                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|Mux106                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0|HREADYOUTS                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CortexM3|cmsdk_ahb_to_sram:AhbItcm|HRDATA[13]                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CortexM3|cmsdk_ahb_to_sram:AhbItcm|HRDATA[31]                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CortexM3|cmsdk_ahb_to_sram:AhbItcm|HRDATA[1]                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CortexM3|cmsdk_ahb_to_sram:AhbItcm|HRDATA[17]                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Dpo8v6                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|HREADYOUTS                                                                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |CortexM3|cmsdk_apb_uart:UART|PRDATA[19]                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|i_htransm[1]                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|Mux90                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|ShiftRight2                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|ShiftLeft0                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|ShiftLeft0                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|vga_out_g[5]                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Jms8v6                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Cufhw6                                                                                                                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|ShiftLeft3                                                                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |CortexM3|cortexm3ds_logic:ulogic|ShiftLeft3                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |CortexM3|cortexm3ds_logic:ulogic|ShiftLeft2                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |CortexM3|cortexm3ds_logic:ulogic|ShiftLeft2                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_bitbuffer:u_jpeg_bitbuffer|Mux22                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_bitbuffer:u_jpeg_bitbuffer|Mux13                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|table_dqt_q.raddr_a[6]                                                          ;
; 8:1                ; 21 bits   ; 105 LEs       ; 105 LEs              ; 0 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|Mux285                                                   ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|HADDRM[1]                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|HMASTLOCKM                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|i_htransm[0]                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS2:u_l1ahbmtxdecs2|addr_out_port.0100                                                                                        ;
; 8:1                ; 17 bits   ; 85 LEs        ; 85 LEs               ; 0 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|Mux282                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|ShiftRight2                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|Add6                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dht:u_jpeg_dht|jpeg_dht_std_y_ac:u_fixed_y_ac|y_ac_width_r                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|ShiftRight2                                                           ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|HADDRM[2]                                                                                         ;
; 1:1                ; 32 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|Add0                                                     ;
; 1:1                ; 19 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|Add0                                                     ;
; 17:1               ; 6 bits    ; 66 LEs        ; 60 LEs               ; 6 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|PRDATA[29]                                                                                                                   ;
; 17:1               ; 26 bits   ; 286 LEs       ; 260 LEs              ; 26 LEs                 ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|PRDATA[24]                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS2:u_l1ahbmtxdecs2|Mux7                                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS2:u_l1ahbmtxdecs2|Mux12                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|ShiftRight2                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|iprecieve:iprecieve_inst|byte_counter                                                                           ;
; 9:1                ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|TCP_state_next                                                                                                  ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS2:u_l1ahbmtxdecs2|Mux22                                                                                                     ;
; 27:1               ; 4 bits    ; 72 LEs        ; 44 LEs               ; 28 LEs                 ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS2:u_l1ahbmtxdecs2|Mux30                                                                                                     ;
; 13:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|state_q                                                               ;
; 15:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|Selector55                                                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS2:u_l1ahbmtxdecs2|Mux26                                                                                                     ;
; 23:1               ; 4 bits    ; 60 LEs        ; 44 LEs               ; 16 LEs                 ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS2:u_l1ahbmtxdecs2|Mux34                                                                                                     ;
; 21:1               ; 3 bits    ; 42 LEs        ; 18 LEs               ; 24 LEs                 ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|iprecieve:iprecieve_inst|Selector39                                                                             ;
; 24:1               ; 2 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|iprecieve:iprecieve_inst|Selector41                                                                             ;
; 18:1               ; 7 bits    ; 84 LEs        ; 49 LEs               ; 35 LEs                 ; No         ; |CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input|state_q                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|ram:RAM_Send|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                   ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|a_graycounter_c77:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; int_parity8a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|a_graycounter_8lc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter9a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; int_parity12a0                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity10                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|altsyncram_mv61:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|dffpipe_ve9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|dffpipe_ve9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|dffpipe_ve9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|dffpipe_ve9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram0|altsyncram:ram[0][15]__1|altsyncram_40d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram1|altsyncram:ram[0][15]__1|altsyncram_40d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram2|altsyncram:ram[0][15]__1|altsyncram_40d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram3|altsyncram:ram[0][15]__1|altsyncram_40d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram0|altsyncram:ram[0][31]__2|altsyncram_kvc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram1|altsyncram:ram[0][31]__2|altsyncram_kvc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram2|altsyncram:ram[0][31]__2|altsyncram_kvc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram3|altsyncram:ram[0][31]__2|altsyncram_kvc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                               ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                          ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|altsyncram_2271:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                               ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                          ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_m501:auto_generated|altsyncram_3ma1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k501:auto_generated|altsyncram_vla1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_fpga_sram:ITCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component|altsyncram_3al1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_fpga_sram:DTCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component|altsyncram_3al1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|jpeg_output_y_ram_ram_dp_512_9:u_ram|altsyncram:ram_rtl_0|altsyncram_svg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|jpeg_output_cx_ram_ram_dp_256_8:u_ram|altsyncram:ram_rtl_0|altsyncram_40h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|jpeg_output_cx_ram_ram_dp_256_8:u_ram|altsyncram:ram_rtl_0|altsyncram_40h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|altsyncram:table_dqt_q_rtl_0|altsyncram_ec81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |CortexM3 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; CLK_FRE        ; 50    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_ahb_gpio:GPIO ;
+------------------------+------------------+----------------------+
; Parameter Name         ; Value            ; Type                 ;
+------------------------+------------------+----------------------+
; ALTERNATE_FUNC_MASK    ; 1111111111111111 ; Unsigned Binary      ;
; ALTERNATE_FUNC_DEFAULT ; 0000000000000000 ; Unsigned Binary      ;
; BE                     ; 0                ; Signed Integer       ;
+------------------------+------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_ahb_gpio:GPIO|cmsdk_iop_gpio:u_iop_gpio ;
+------------------------+------------------+------------------------------------------------+
; Parameter Name         ; Value            ; Type                                           ;
+------------------------+------------------+------------------------------------------------+
; ALTERNATE_FUNC_MASK    ; 1111111111111111 ; Unsigned Binary                                ;
; ALTERNATE_FUNC_DEFAULT ; 0000000000000000 ; Unsigned Binary                                ;
; BE                     ; 0                ; Signed Integer                                 ;
+------------------------+------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_ahb_to_apb:ApbBridge ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; ADDRWIDTH      ; 16    ; Signed Integer                                 ;
; REGISTER_RDATA ; 1     ; Signed Integer                                 ;
; REGISTER_WDATA ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_apb_slave_mux:ApbSystem ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; PORT0_ENABLE   ; 1     ; Signed Integer                                    ;
; PORT1_ENABLE   ; 1     ; Signed Integer                                    ;
; PORT2_ENABLE   ; 0     ; Signed Integer                                    ;
; PORT3_ENABLE   ; 0     ; Signed Integer                                    ;
; PORT4_ENABLE   ; 0     ; Signed Integer                                    ;
; PORT5_ENABLE   ; 0     ; Signed Integer                                    ;
; PORT6_ENABLE   ; 0     ; Signed Integer                                    ;
; PORT7_ENABLE   ; 0     ; Signed Integer                                    ;
; PORT8_ENABLE   ; 0     ; Signed Integer                                    ;
; PORT9_ENABLE   ; 0     ; Signed Integer                                    ;
; PORT10_ENABLE  ; 0     ; Signed Integer                                    ;
; PORT11_ENABLE  ; 0     ; Signed Integer                                    ;
; PORT12_ENABLE  ; 0     ; Signed Integer                                    ;
; PORT13_ENABLE  ; 0     ; Signed Integer                                    ;
; PORT14_ENABLE  ; 0     ; Signed Integer                                    ;
; PORT15_ENABLE  ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; CLK_FRE        ; 50    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|pll_clk:u_pll_clk|altpll:altpll_component ;
+-------------------------------+---------------------------+---------------------------------------------------------+
; Parameter Name                ; Value                     ; Type                                                    ;
+-------------------------------+---------------------------+---------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                                 ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clk ; Untyped                                                 ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                                 ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                                 ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                                 ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                          ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                                 ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                                 ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                                 ;
; LOCK_HIGH                     ; 1                         ; Untyped                                                 ;
; LOCK_LOW                      ; 1                         ; Untyped                                                 ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                                 ;
; SKIP_VCO                      ; OFF                       ; Untyped                                                 ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                                 ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                                 ;
; BANDWIDTH                     ; 0                         ; Untyped                                                 ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                                 ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                                 ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                                 ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                                 ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                                 ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                                 ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                                 ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                                 ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                                 ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                                 ;
; CLK2_MULTIPLY_BY              ; 12                        ; Signed Integer                                          ;
; CLK1_MULTIPLY_BY              ; 12                        ; Signed Integer                                          ;
; CLK0_MULTIPLY_BY              ; 6                         ; Signed Integer                                          ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                                 ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                                 ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                                 ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                                 ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                                 ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                                 ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                                 ;
; CLK2_DIVIDE_BY                ; 5                         ; Signed Integer                                          ;
; CLK1_DIVIDE_BY                ; 5                         ; Signed Integer                                          ;
; CLK0_DIVIDE_BY                ; 5                         ; Signed Integer                                          ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                                 ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                                 ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                                 ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                                 ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                                 ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                                 ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                                 ;
; CLK2_PHASE_SHIFT              ; -1736                     ; Untyped                                                 ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                                                 ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                                 ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                                 ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                                 ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                                 ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                                 ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                                 ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                                 ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                                 ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                                 ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                                 ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                                 ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                                 ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                                 ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                                 ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer                                          ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                                          ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                                          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                 ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                                 ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                                 ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                                 ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                                 ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                                 ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                                 ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                                 ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                                 ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                                 ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                                 ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                                 ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                                 ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                                 ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                                 ;
; VCO_MIN                       ; 0                         ; Untyped                                                 ;
; VCO_MAX                       ; 0                         ; Untyped                                                 ;
; VCO_CENTER                    ; 0                         ; Untyped                                                 ;
; PFD_MIN                       ; 0                         ; Untyped                                                 ;
; PFD_MAX                       ; 0                         ; Untyped                                                 ;
; M_INITIAL                     ; 0                         ; Untyped                                                 ;
; M                             ; 0                         ; Untyped                                                 ;
; N                             ; 1                         ; Untyped                                                 ;
; M2                            ; 1                         ; Untyped                                                 ;
; N2                            ; 1                         ; Untyped                                                 ;
; SS                            ; 1                         ; Untyped                                                 ;
; C0_HIGH                       ; 0                         ; Untyped                                                 ;
; C1_HIGH                       ; 0                         ; Untyped                                                 ;
; C2_HIGH                       ; 0                         ; Untyped                                                 ;
; C3_HIGH                       ; 0                         ; Untyped                                                 ;
; C4_HIGH                       ; 0                         ; Untyped                                                 ;
; C5_HIGH                       ; 0                         ; Untyped                                                 ;
; C6_HIGH                       ; 0                         ; Untyped                                                 ;
; C7_HIGH                       ; 0                         ; Untyped                                                 ;
; C8_HIGH                       ; 0                         ; Untyped                                                 ;
; C9_HIGH                       ; 0                         ; Untyped                                                 ;
; C0_LOW                        ; 0                         ; Untyped                                                 ;
; C1_LOW                        ; 0                         ; Untyped                                                 ;
; C2_LOW                        ; 0                         ; Untyped                                                 ;
; C3_LOW                        ; 0                         ; Untyped                                                 ;
; C4_LOW                        ; 0                         ; Untyped                                                 ;
; C5_LOW                        ; 0                         ; Untyped                                                 ;
; C6_LOW                        ; 0                         ; Untyped                                                 ;
; C7_LOW                        ; 0                         ; Untyped                                                 ;
; C8_LOW                        ; 0                         ; Untyped                                                 ;
; C9_LOW                        ; 0                         ; Untyped                                                 ;
; C0_INITIAL                    ; 0                         ; Untyped                                                 ;
; C1_INITIAL                    ; 0                         ; Untyped                                                 ;
; C2_INITIAL                    ; 0                         ; Untyped                                                 ;
; C3_INITIAL                    ; 0                         ; Untyped                                                 ;
; C4_INITIAL                    ; 0                         ; Untyped                                                 ;
; C5_INITIAL                    ; 0                         ; Untyped                                                 ;
; C6_INITIAL                    ; 0                         ; Untyped                                                 ;
; C7_INITIAL                    ; 0                         ; Untyped                                                 ;
; C8_INITIAL                    ; 0                         ; Untyped                                                 ;
; C9_INITIAL                    ; 0                         ; Untyped                                                 ;
; C0_MODE                       ; BYPASS                    ; Untyped                                                 ;
; C1_MODE                       ; BYPASS                    ; Untyped                                                 ;
; C2_MODE                       ; BYPASS                    ; Untyped                                                 ;
; C3_MODE                       ; BYPASS                    ; Untyped                                                 ;
; C4_MODE                       ; BYPASS                    ; Untyped                                                 ;
; C5_MODE                       ; BYPASS                    ; Untyped                                                 ;
; C6_MODE                       ; BYPASS                    ; Untyped                                                 ;
; C7_MODE                       ; BYPASS                    ; Untyped                                                 ;
; C8_MODE                       ; BYPASS                    ; Untyped                                                 ;
; C9_MODE                       ; BYPASS                    ; Untyped                                                 ;
; C0_PH                         ; 0                         ; Untyped                                                 ;
; C1_PH                         ; 0                         ; Untyped                                                 ;
; C2_PH                         ; 0                         ; Untyped                                                 ;
; C3_PH                         ; 0                         ; Untyped                                                 ;
; C4_PH                         ; 0                         ; Untyped                                                 ;
; C5_PH                         ; 0                         ; Untyped                                                 ;
; C6_PH                         ; 0                         ; Untyped                                                 ;
; C7_PH                         ; 0                         ; Untyped                                                 ;
; C8_PH                         ; 0                         ; Untyped                                                 ;
; C9_PH                         ; 0                         ; Untyped                                                 ;
; L0_HIGH                       ; 1                         ; Untyped                                                 ;
; L1_HIGH                       ; 1                         ; Untyped                                                 ;
; G0_HIGH                       ; 1                         ; Untyped                                                 ;
; G1_HIGH                       ; 1                         ; Untyped                                                 ;
; G2_HIGH                       ; 1                         ; Untyped                                                 ;
; G3_HIGH                       ; 1                         ; Untyped                                                 ;
; E0_HIGH                       ; 1                         ; Untyped                                                 ;
; E1_HIGH                       ; 1                         ; Untyped                                                 ;
; E2_HIGH                       ; 1                         ; Untyped                                                 ;
; E3_HIGH                       ; 1                         ; Untyped                                                 ;
; L0_LOW                        ; 1                         ; Untyped                                                 ;
; L1_LOW                        ; 1                         ; Untyped                                                 ;
; G0_LOW                        ; 1                         ; Untyped                                                 ;
; G1_LOW                        ; 1                         ; Untyped                                                 ;
; G2_LOW                        ; 1                         ; Untyped                                                 ;
; G3_LOW                        ; 1                         ; Untyped                                                 ;
; E0_LOW                        ; 1                         ; Untyped                                                 ;
; E1_LOW                        ; 1                         ; Untyped                                                 ;
; E2_LOW                        ; 1                         ; Untyped                                                 ;
; E3_LOW                        ; 1                         ; Untyped                                                 ;
; L0_INITIAL                    ; 1                         ; Untyped                                                 ;
; L1_INITIAL                    ; 1                         ; Untyped                                                 ;
; G0_INITIAL                    ; 1                         ; Untyped                                                 ;
; G1_INITIAL                    ; 1                         ; Untyped                                                 ;
; G2_INITIAL                    ; 1                         ; Untyped                                                 ;
; G3_INITIAL                    ; 1                         ; Untyped                                                 ;
; E0_INITIAL                    ; 1                         ; Untyped                                                 ;
; E1_INITIAL                    ; 1                         ; Untyped                                                 ;
; E2_INITIAL                    ; 1                         ; Untyped                                                 ;
; E3_INITIAL                    ; 1                         ; Untyped                                                 ;
; L0_MODE                       ; BYPASS                    ; Untyped                                                 ;
; L1_MODE                       ; BYPASS                    ; Untyped                                                 ;
; G0_MODE                       ; BYPASS                    ; Untyped                                                 ;
; G1_MODE                       ; BYPASS                    ; Untyped                                                 ;
; G2_MODE                       ; BYPASS                    ; Untyped                                                 ;
; G3_MODE                       ; BYPASS                    ; Untyped                                                 ;
; E0_MODE                       ; BYPASS                    ; Untyped                                                 ;
; E1_MODE                       ; BYPASS                    ; Untyped                                                 ;
; E2_MODE                       ; BYPASS                    ; Untyped                                                 ;
; E3_MODE                       ; BYPASS                    ; Untyped                                                 ;
; L0_PH                         ; 0                         ; Untyped                                                 ;
; L1_PH                         ; 0                         ; Untyped                                                 ;
; G0_PH                         ; 0                         ; Untyped                                                 ;
; G1_PH                         ; 0                         ; Untyped                                                 ;
; G2_PH                         ; 0                         ; Untyped                                                 ;
; G3_PH                         ; 0                         ; Untyped                                                 ;
; E0_PH                         ; 0                         ; Untyped                                                 ;
; E1_PH                         ; 0                         ; Untyped                                                 ;
; E2_PH                         ; 0                         ; Untyped                                                 ;
; E3_PH                         ; 0                         ; Untyped                                                 ;
; M_PH                          ; 0                         ; Untyped                                                 ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                                 ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                                 ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                                 ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                                 ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                                 ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                                 ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                                 ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                                 ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                                 ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                                 ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                                 ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                                 ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                                 ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                                 ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                                 ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                                 ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                                 ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                                 ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                                 ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                                 ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                                 ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                                 ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                                 ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                                 ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                                 ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                                 ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                                 ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                                 ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                                 ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                                 ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                                 ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                                 ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                                 ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                                 ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                                 ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                                 ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                                 ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                                 ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                                 ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                                 ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                                 ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                                 ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                                 ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                                 ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                                                 ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                                                 ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                                 ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                                 ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                                 ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                                 ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                                 ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                                 ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                                 ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                                 ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                                 ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                                 ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                                 ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                                 ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                                 ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                                 ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                                 ;
; CBXI_PARAMETER                ; pll_clk_altpll            ; Untyped                                                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                                 ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                                 ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                                 ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                          ;
+-------------------------------+---------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst ;
+------------------+-------+-------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                        ;
+------------------+-------+-------------------------------------------------------------+
; idle             ; 0000  ; Unsigned Binary                                             ;
; Send_SYN_ready   ; 0001  ; Unsigned Binary                                             ;
; Send_SYN         ; 0010  ; Unsigned Binary                                             ;
; Wait_SYN_ACK     ; 0011  ; Unsigned Binary                                             ;
; Send_ACK         ; 0100  ; Unsigned Binary                                             ;
; Send_PSH         ; 0101  ; Unsigned Binary                                             ;
; Wait_ACK         ; 0110  ; Unsigned Binary                                             ;
; Send_PSH_ACK     ; 0111  ; Unsigned Binary                                             ;
; Send_FIN_PSH_ACK ; 1000  ; Unsigned Binary                                             ;
; Send_FIN_ACK     ; 1001  ; Unsigned Binary                                             ;
; Send_FIN         ; 1010  ; Unsigned Binary                                             ;
; Wait_FIN_ACK     ; 1011  ; Unsigned Binary                                             ;
+------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst|ram:RAM_Send|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                          ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                          ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_0ij1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; idle           ; 0000  ; Unsigned Binary                                                                  ;
; start          ; 0001  ; Unsigned Binary                                                                  ;
; make           ; 0010  ; Unsigned Binary                                                                  ;
; send55         ; 0011  ; Unsigned Binary                                                                  ;
; sendmac        ; 0100  ; Unsigned Binary                                                                  ;
; sendheader     ; 0101  ; Unsigned Binary                                                                  ;
; senddata       ; 0110  ; Unsigned Binary                                                                  ;
; send_none      ; 0111  ; Unsigned Binary                                                                  ;
; sendcrc        ; 1000  ; Unsigned Binary                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                               ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                     ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 65536        ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 16           ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                            ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                            ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                            ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                     ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                            ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; dcfifo_i3m1  ; Untyped                                                                                            ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst|iprecieve:iprecieve_inst ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; idle           ; 0000  ; Unsigned Binary                                                                        ;
; six_55         ; 0001  ; Unsigned Binary                                                                        ;
; spd_d5         ; 0010  ; Unsigned Binary                                                                        ;
; rx_mac         ; 0011  ; Unsigned Binary                                                                        ;
; rx_IP_Protocol ; 0100  ; Unsigned Binary                                                                        ;
; rx_IP_layer    ; 0101  ; Unsigned Binary                                                                        ;
; rx_TCP_layer   ; 0110  ; Unsigned Binary                                                                        ;
; rx_data        ; 0111  ; Unsigned Binary                                                                        ;
; rx_finish      ; 1000  ; Unsigned Binary                                                                        ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst ;
+----------------+----------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                ;
+----------------+----------+-----------------------------------------------------------------------------------------------------+
; SCAN_FREQ      ; 200      ; Signed Integer                                                                                      ;
; CLK_FREQ       ; 50000000 ; Signed Integer                                                                                      ;
; SCAN_COUNT     ; 41665    ; Signed Integer                                                                                      ;
+----------------+----------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst ;
+----------------------+-------+---------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                ;
+----------------------+-------+---------------------------------------------------------------------+
; SUPPORT_WRITABLE_DHT ; 0     ; Signed Integer                                                      ;
+----------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dht:u_jpeg_dht ;
+----------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------+
; SUPPORT_WRITABLE_DHT ; 0     ; Signed Integer                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram0|altsyncram:ram[0][15]__1 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                             ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                             ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                             ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                             ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_40d1      ; Untyped                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram1|altsyncram:ram[0][15]__1 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                             ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                             ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                             ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                             ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_40d1      ; Untyped                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram2|altsyncram:ram[0][15]__1 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                             ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                             ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                             ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                             ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_40d1      ; Untyped                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram3|altsyncram:ram[0][15]__1 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                             ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                             ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                             ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                             ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_40d1      ; Untyped                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; OUT_SHIFT      ; 11    ; Signed Integer                                                                                                       ;
; INPUT_WIDTH    ; 16    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram0|altsyncram:ram[0][31]__2 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_kvc1      ; Untyped                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram1|altsyncram:ram[0][31]__2 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_kvc1      ; Untyped                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram2|altsyncram:ram[0][31]__2 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_kvc1      ; Untyped                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram3|altsyncram:ram[0][31]__2 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_kvc1      ; Untyped                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; OUT_SHIFT      ; 15    ; Signed Integer                                                                                                       ;
; INPUT_WIDTH    ; 32    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_fifo:u_id_fifo ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                           ;
; DEPTH          ; 8     ; Signed Integer                                                                                                           ;
; ADDR_W         ; 3     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_fifo:u_info ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                              ;
; DEPTH          ; 8     ; Signed Integer                                                                                                              ;
; ADDR_W         ; 3     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                      ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                            ;
; LPM_WIDTH               ; 40           ; Signed Integer                                                                                                                            ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                                                            ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                   ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                                   ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                                   ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                                                            ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                                   ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER          ; dcfifo_0ul1  ; Untyped                                                                                                                                   ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                      ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                            ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                                                            ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                                                            ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                   ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                                   ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                                   ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                                                            ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                                   ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER          ; dcfifo_6ul1  ; Untyped                                                                                                                                   ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                             ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; TRP_CLK        ; 0000000100 ; Unsigned Binary                                                                                                                  ;
; TRC_CLK        ; 0000000110 ; Unsigned Binary                                                                                                                  ;
; TRSC_CLK       ; 0000000110 ; Unsigned Binary                                                                                                                  ;
; TRCD_CLK       ; 0000000010 ; Unsigned Binary                                                                                                                  ;
; TCL_CLK        ; 0000000011 ; Unsigned Binary                                                                                                                  ;
; TWR_CLK        ; 0000000010 ; Unsigned Binary                                                                                                                  ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|video_pll:video_pll_m0|altpll:altpll_component ;
+-------------------------------+-----------------------------+------------------------------------------------------------+
; Parameter Name                ; Value                       ; Type                                                       ;
+-------------------------------+-----------------------------+------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                                    ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=video_pll ; Untyped                                                    ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                                    ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                                    ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                                    ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                                    ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                                    ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                                    ;
; LOCK_HIGH                     ; 1                           ; Untyped                                                    ;
; LOCK_LOW                      ; 1                           ; Untyped                                                    ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                                    ;
; SKIP_VCO                      ; OFF                         ; Untyped                                                    ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                                    ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                                    ;
; BANDWIDTH                     ; 0                           ; Untyped                                                    ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                                    ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                                    ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                                    ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                                    ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                                    ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                                    ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                                    ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                                    ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                                                    ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                                                    ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                                                    ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                                                    ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer                                             ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                                    ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                                    ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                                    ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                                    ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                                    ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                                                    ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                                                    ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                                                    ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                                                    ;
; CLK0_DIVIDE_BY                ; 2                           ; Signed Integer                                             ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                                    ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                                    ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                                    ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                                    ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                                    ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                                    ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                                    ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                                                    ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                                                    ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                                    ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                                    ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                                    ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                                    ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                                    ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                                    ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                                    ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                                    ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                                    ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                                    ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                                    ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                                    ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                                                    ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                                                    ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                                                    ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                                                    ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                    ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                                    ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                                    ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                                    ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                                    ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                                    ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                                    ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                                    ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                                    ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                                    ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                                    ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                                    ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                                    ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                                    ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                                    ;
; VCO_MIN                       ; 0                           ; Untyped                                                    ;
; VCO_MAX                       ; 0                           ; Untyped                                                    ;
; VCO_CENTER                    ; 0                           ; Untyped                                                    ;
; PFD_MIN                       ; 0                           ; Untyped                                                    ;
; PFD_MAX                       ; 0                           ; Untyped                                                    ;
; M_INITIAL                     ; 0                           ; Untyped                                                    ;
; M                             ; 0                           ; Untyped                                                    ;
; N                             ; 1                           ; Untyped                                                    ;
; M2                            ; 1                           ; Untyped                                                    ;
; N2                            ; 1                           ; Untyped                                                    ;
; SS                            ; 1                           ; Untyped                                                    ;
; C0_HIGH                       ; 0                           ; Untyped                                                    ;
; C1_HIGH                       ; 0                           ; Untyped                                                    ;
; C2_HIGH                       ; 0                           ; Untyped                                                    ;
; C3_HIGH                       ; 0                           ; Untyped                                                    ;
; C4_HIGH                       ; 0                           ; Untyped                                                    ;
; C5_HIGH                       ; 0                           ; Untyped                                                    ;
; C6_HIGH                       ; 0                           ; Untyped                                                    ;
; C7_HIGH                       ; 0                           ; Untyped                                                    ;
; C8_HIGH                       ; 0                           ; Untyped                                                    ;
; C9_HIGH                       ; 0                           ; Untyped                                                    ;
; C0_LOW                        ; 0                           ; Untyped                                                    ;
; C1_LOW                        ; 0                           ; Untyped                                                    ;
; C2_LOW                        ; 0                           ; Untyped                                                    ;
; C3_LOW                        ; 0                           ; Untyped                                                    ;
; C4_LOW                        ; 0                           ; Untyped                                                    ;
; C5_LOW                        ; 0                           ; Untyped                                                    ;
; C6_LOW                        ; 0                           ; Untyped                                                    ;
; C7_LOW                        ; 0                           ; Untyped                                                    ;
; C8_LOW                        ; 0                           ; Untyped                                                    ;
; C9_LOW                        ; 0                           ; Untyped                                                    ;
; C0_INITIAL                    ; 0                           ; Untyped                                                    ;
; C1_INITIAL                    ; 0                           ; Untyped                                                    ;
; C2_INITIAL                    ; 0                           ; Untyped                                                    ;
; C3_INITIAL                    ; 0                           ; Untyped                                                    ;
; C4_INITIAL                    ; 0                           ; Untyped                                                    ;
; C5_INITIAL                    ; 0                           ; Untyped                                                    ;
; C6_INITIAL                    ; 0                           ; Untyped                                                    ;
; C7_INITIAL                    ; 0                           ; Untyped                                                    ;
; C8_INITIAL                    ; 0                           ; Untyped                                                    ;
; C9_INITIAL                    ; 0                           ; Untyped                                                    ;
; C0_MODE                       ; BYPASS                      ; Untyped                                                    ;
; C1_MODE                       ; BYPASS                      ; Untyped                                                    ;
; C2_MODE                       ; BYPASS                      ; Untyped                                                    ;
; C3_MODE                       ; BYPASS                      ; Untyped                                                    ;
; C4_MODE                       ; BYPASS                      ; Untyped                                                    ;
; C5_MODE                       ; BYPASS                      ; Untyped                                                    ;
; C6_MODE                       ; BYPASS                      ; Untyped                                                    ;
; C7_MODE                       ; BYPASS                      ; Untyped                                                    ;
; C8_MODE                       ; BYPASS                      ; Untyped                                                    ;
; C9_MODE                       ; BYPASS                      ; Untyped                                                    ;
; C0_PH                         ; 0                           ; Untyped                                                    ;
; C1_PH                         ; 0                           ; Untyped                                                    ;
; C2_PH                         ; 0                           ; Untyped                                                    ;
; C3_PH                         ; 0                           ; Untyped                                                    ;
; C4_PH                         ; 0                           ; Untyped                                                    ;
; C5_PH                         ; 0                           ; Untyped                                                    ;
; C6_PH                         ; 0                           ; Untyped                                                    ;
; C7_PH                         ; 0                           ; Untyped                                                    ;
; C8_PH                         ; 0                           ; Untyped                                                    ;
; C9_PH                         ; 0                           ; Untyped                                                    ;
; L0_HIGH                       ; 1                           ; Untyped                                                    ;
; L1_HIGH                       ; 1                           ; Untyped                                                    ;
; G0_HIGH                       ; 1                           ; Untyped                                                    ;
; G1_HIGH                       ; 1                           ; Untyped                                                    ;
; G2_HIGH                       ; 1                           ; Untyped                                                    ;
; G3_HIGH                       ; 1                           ; Untyped                                                    ;
; E0_HIGH                       ; 1                           ; Untyped                                                    ;
; E1_HIGH                       ; 1                           ; Untyped                                                    ;
; E2_HIGH                       ; 1                           ; Untyped                                                    ;
; E3_HIGH                       ; 1                           ; Untyped                                                    ;
; L0_LOW                        ; 1                           ; Untyped                                                    ;
; L1_LOW                        ; 1                           ; Untyped                                                    ;
; G0_LOW                        ; 1                           ; Untyped                                                    ;
; G1_LOW                        ; 1                           ; Untyped                                                    ;
; G2_LOW                        ; 1                           ; Untyped                                                    ;
; G3_LOW                        ; 1                           ; Untyped                                                    ;
; E0_LOW                        ; 1                           ; Untyped                                                    ;
; E1_LOW                        ; 1                           ; Untyped                                                    ;
; E2_LOW                        ; 1                           ; Untyped                                                    ;
; E3_LOW                        ; 1                           ; Untyped                                                    ;
; L0_INITIAL                    ; 1                           ; Untyped                                                    ;
; L1_INITIAL                    ; 1                           ; Untyped                                                    ;
; G0_INITIAL                    ; 1                           ; Untyped                                                    ;
; G1_INITIAL                    ; 1                           ; Untyped                                                    ;
; G2_INITIAL                    ; 1                           ; Untyped                                                    ;
; G3_INITIAL                    ; 1                           ; Untyped                                                    ;
; E0_INITIAL                    ; 1                           ; Untyped                                                    ;
; E1_INITIAL                    ; 1                           ; Untyped                                                    ;
; E2_INITIAL                    ; 1                           ; Untyped                                                    ;
; E3_INITIAL                    ; 1                           ; Untyped                                                    ;
; L0_MODE                       ; BYPASS                      ; Untyped                                                    ;
; L1_MODE                       ; BYPASS                      ; Untyped                                                    ;
; G0_MODE                       ; BYPASS                      ; Untyped                                                    ;
; G1_MODE                       ; BYPASS                      ; Untyped                                                    ;
; G2_MODE                       ; BYPASS                      ; Untyped                                                    ;
; G3_MODE                       ; BYPASS                      ; Untyped                                                    ;
; E0_MODE                       ; BYPASS                      ; Untyped                                                    ;
; E1_MODE                       ; BYPASS                      ; Untyped                                                    ;
; E2_MODE                       ; BYPASS                      ; Untyped                                                    ;
; E3_MODE                       ; BYPASS                      ; Untyped                                                    ;
; L0_PH                         ; 0                           ; Untyped                                                    ;
; L1_PH                         ; 0                           ; Untyped                                                    ;
; G0_PH                         ; 0                           ; Untyped                                                    ;
; G1_PH                         ; 0                           ; Untyped                                                    ;
; G2_PH                         ; 0                           ; Untyped                                                    ;
; G3_PH                         ; 0                           ; Untyped                                                    ;
; E0_PH                         ; 0                           ; Untyped                                                    ;
; E1_PH                         ; 0                           ; Untyped                                                    ;
; E2_PH                         ; 0                           ; Untyped                                                    ;
; E3_PH                         ; 0                           ; Untyped                                                    ;
; M_PH                          ; 0                           ; Untyped                                                    ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                                    ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                                    ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                                    ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                                    ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                                    ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                                    ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                                    ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                                    ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                                    ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                                    ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                                    ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                                    ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                                    ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                                    ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                                    ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                                    ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                                    ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                                    ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                                    ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                                    ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                                    ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                                    ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                                    ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                                    ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                                    ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                                    ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                                    ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                                    ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                                    ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                                    ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                                    ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                                    ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                                    ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                                    ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                                    ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                                    ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                                    ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                                    ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                                    ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                                    ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                                    ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                                    ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                                                    ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                                    ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                                    ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                                    ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                                    ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                                    ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                                    ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                                    ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                                    ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                                    ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                                    ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                                    ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                                    ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                                    ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                                    ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                                    ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                                    ;
; CBXI_PARAMETER                ; video_pll_altpll            ; Untyped                                                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                                    ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                                    ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                                                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                                    ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                                             ;
+-------------------------------+-----------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                                                                        ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                                                                                     ;
; NUMBER_OF_TAPS ; 8               ; Signed Integer                                                                                                                                                                                                                              ;
; TAP_DISTANCE   ; 640             ; Signed Integer                                                                                                                                                                                                                              ;
; WIDTH          ; 1               ; Signed Integer                                                                                                                                                                                                                              ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_m501 ; Untyped                                                                                                                                                                                                                                     ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector ;
+----------------+------------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                              ;
+----------------+------------+---------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 1010000000 ; Unsigned Binary                                                                                   ;
; IMG_VDISP      ; 0111100000 ; Unsigned Binary                                                                                   ;
+----------------+------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                                                                     ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                                                                                  ;
; NUMBER_OF_TAPS ; 6               ; Signed Integer                                                                                                                                                                                                                           ;
; TAP_DISTANCE   ; 640             ; Signed Integer                                                                                                                                                                                                                           ;
; WIDTH          ; 1               ; Signed Integer                                                                                                                                                                                                                           ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER ; shift_taps_k501 ; Untyped                                                                                                                                                                                                                                  ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|CH9350:CH9350_inst ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; CLK_FRE        ; 50    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|uart_rx:uart_rx_inst ;
+----------------+--------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------+
; CLK_FRE        ; 50     ; Signed Integer                                                                          ;
; BAUD_RATE      ; 115200 ; Signed Integer                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|uart_rx:uart_rx_inst ;
+----------------+--------+----------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                 ;
+----------------+--------+----------------------------------------------------------------------+
; CLK_FRE        ; 50     ; Signed Integer                                                       ;
; BAUD_RATE      ; 115200 ; Signed Integer                                                       ;
+----------------+--------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartCamera:SmartCamera_inst|uart_tx:uart_tx_inst ;
+----------------+--------+----------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                 ;
+----------------+--------+----------------------------------------------------------------------+
; CLK_FRE        ; 50     ; Signed Integer                                                       ;
; BAUD_RATE      ; 115200 ; Signed Integer                                                       ;
+----------------+--------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_ahb_to_sram:AhbItcm ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; AW             ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; AW             ; 14    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                               ;
+------------------------------------+------------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 32                     ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 14                     ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 16384                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                            ;
; WIDTH_B                            ; 1                      ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                            ;
; INIT_FILE                          ; ../../tool/initial.mif ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_3al1        ; Untyped                                                            ;
+------------------------------------+------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_ahb_to_sram:AhbDtcm ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; AW             ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; AW             ; 14    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                               ;
+------------------------------------+------------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 32                     ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 14                     ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 16384                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                            ;
; WIDTH_B                            ; 1                      ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                            ;
; INIT_FILE                          ; ../../tool/initial.mif ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_3al1        ; Untyped                                                            ;
+------------------------------------+------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:uart_tx_inst ;
+----------------+--------+-----------------------------------------+
; Parameter Name ; Value  ; Type                                    ;
+----------------+--------+-----------------------------------------+
; CLK_FRE        ; 50     ; Signed Integer                          ;
; BAUD_RATE      ; 115200 ; Signed Integer                          ;
+----------------+--------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|jpeg_output_y_ram_ram_dp_512_9:u_ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                                  ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                                                  ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                                  ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                                                  ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_svg1      ; Untyped                                                                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|jpeg_output_cx_ram_ram_dp_256_8:u_ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                                     ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                                                                     ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                                     ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                                                                                     ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_40h1      ; Untyped                                                                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|jpeg_output_cx_ram_ram_dp_256_8:u_ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                                     ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                                                                     ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                                     ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                                                                                     ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_40h1      ; Untyped                                                                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|altsyncram:table_dqt_q_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                     ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                     ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                     ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_ec81      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                      ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                                                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_dcm ; Untyped                                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                            ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                      ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                                                   ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                            ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                      ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                                                   ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_2bm ; Untyped                                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                            ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                      ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                                                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_l9m ; Untyped                                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                            ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                      ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                                                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                            ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                             ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                                          ;
; LPM_WIDTHB                                     ; 9            ; Untyped                                                                                          ;
; LPM_WIDTHP                                     ; 41           ; Untyped                                                                                          ;
; LPM_WIDTHR                                     ; 41           ; Untyped                                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                          ;
; CBXI_PARAMETER                                 ; mult_78t     ; Untyped                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                          ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                             ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                                          ;
; LPM_WIDTHB                                     ; 9            ; Untyped                                                                                          ;
; LPM_WIDTHP                                     ; 41           ; Untyped                                                                                          ;
; LPM_WIDTHR                                     ; 41           ; Untyped                                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                          ;
; CBXI_PARAMETER                                 ; mult_78t     ; Untyped                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                          ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cortexm3ds_logic:ulogic|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 32           ; Untyped                 ;
; LPM_WIDTHB                                     ; 32           ; Untyped                 ;
; LPM_WIDTHP                                     ; 64           ; Untyped                 ;
; LPM_WIDTHR                                     ; 64           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                             ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                                          ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                          ;
; LPM_WIDTHP                                     ; 45           ; Untyped                                                                                          ;
; LPM_WIDTHR                                     ; 45           ; Untyped                                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                          ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                          ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cortexm3ds_logic:ulogic|lpm_add_sub:Add25 ;
+------------------------+--------------+----------------------------------------------------+
; Parameter Name         ; Value        ; Type                                               ;
+------------------------+--------------+----------------------------------------------------+
; LPM_WIDTH              ; 32           ; Untyped                                            ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                            ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                            ;
; LPM_PIPELINE           ; 0            ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                            ;
; REGISTERED_AT_END      ; 0            ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                            ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                            ;
; USE_WYS                ; OFF          ; Untyped                                            ;
; STYLE                  ; FAST         ; Untyped                                            ;
; CBXI_PARAMETER         ; add_sub_pvi  ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                     ;
+------------------------+--------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                             ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                                          ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                          ;
; LPM_WIDTHP                                     ; 45           ; Untyped                                                                                          ;
; LPM_WIDTHR                                     ; 45           ; Untyped                                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                          ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                          ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                             ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                                          ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                          ;
; LPM_WIDTHP                                     ; 45           ; Untyped                                                                                          ;
; LPM_WIDTHR                                     ; 45           ; Untyped                                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                          ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                          ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                             ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                                          ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                          ;
; LPM_WIDTHP                                     ; 45           ; Untyped                                                                                          ;
; LPM_WIDTHR                                     ; 45           ; Untyped                                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                          ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                          ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                             ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                                          ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                          ;
; LPM_WIDTHP                                     ; 45           ; Untyped                                                                                          ;
; LPM_WIDTHR                                     ; 45           ; Untyped                                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                          ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                          ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 16           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 16           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 15           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 15           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                            ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                         ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                         ;
; LPM_WIDTHP                                     ; 46           ; Untyped                                                                         ;
; LPM_WIDTHR                                     ; 46           ; Untyped                                                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                         ;
; LATENCY                                        ; 0            ; Untyped                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                         ;
; CBXI_PARAMETER                                 ; mult_o9t     ; Untyped                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                         ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                             ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                                          ;
; LPM_WIDTHB                                     ; 9            ; Untyped                                                                                          ;
; LPM_WIDTHP                                     ; 41           ; Untyped                                                                                          ;
; LPM_WIDTHR                                     ; 41           ; Untyped                                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                          ;
; CBXI_PARAMETER                                 ; mult_78t     ; Untyped                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                          ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                             ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                                          ;
; LPM_WIDTHB                                     ; 9            ; Untyped                                                                                          ;
; LPM_WIDTHP                                     ; 41           ; Untyped                                                                                          ;
; LPM_WIDTHR                                     ; 41           ; Untyped                                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                          ;
; CBXI_PARAMETER                                 ; mult_78t     ; Untyped                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                          ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                            ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                         ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                                                                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                                                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                         ;
; LATENCY                                        ; 0            ; Untyped                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                         ;
; CBXI_PARAMETER                                 ; mult_m9t     ; Untyped                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                         ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                            ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                         ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                         ;
; LPM_WIDTHP                                     ; 46           ; Untyped                                                                         ;
; LPM_WIDTHR                                     ; 46           ; Untyped                                                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                         ;
; LATENCY                                        ; 0            ; Untyped                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                         ;
; CBXI_PARAMETER                                 ; mult_o9t     ; Untyped                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                         ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                             ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                                                                          ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                          ;
; LPM_WIDTHP                                     ; 30           ; Untyped                                                                                          ;
; LPM_WIDTHR                                     ; 30           ; Untyped                                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                          ;
; CBXI_PARAMETER                                 ; mult_v5t     ; Untyped                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                          ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                            ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                         ;
; LPM_WIDTHP                                     ; 44           ; Untyped                                                                         ;
; LPM_WIDTHR                                     ; 44           ; Untyped                                                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                         ;
; LATENCY                                        ; 0            ; Untyped                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                         ;
; CBXI_PARAMETER                                 ; mult_k9t     ; Untyped                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                         ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                             ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                                          ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                          ;
; LPM_WIDTHP                                     ; 29           ; Untyped                                                                                          ;
; LPM_WIDTHR                                     ; 29           ; Untyped                                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                          ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                          ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                             ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                                          ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                          ;
; LPM_WIDTHP                                     ; 29           ; Untyped                                                                                          ;
; LPM_WIDTHR                                     ; 29           ; Untyped                                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                          ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                          ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                             ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                                          ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                          ;
; LPM_WIDTHP                                     ; 29           ; Untyped                                                                                          ;
; LPM_WIDTHR                                     ; 29           ; Untyped                                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                          ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                          ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                             ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                                          ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                          ;
; LPM_WIDTHP                                     ; 29           ; Untyped                                                                                          ;
; LPM_WIDTHR                                     ; 29           ; Untyped                                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                          ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                          ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; mult_pbt     ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                ;
+-------------------------------+-----------------------------------------------------------------------------+
; Name                          ; Value                                                                       ;
+-------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                           ;
; Entity Instance               ; SmartCamera:SmartCamera_inst|pll_clk:u_pll_clk|altpll:altpll_component      ;
;     -- OPERATION_MODE         ; NORMAL                                                                      ;
;     -- PLL_TYPE               ; AUTO                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                           ;
; Entity Instance               ; SmartCamera:SmartCamera_inst|video_pll:video_pll_m0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                      ;
;     -- PLL_TYPE               ; AUTO                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                           ;
+-------------------------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 15                                                                                                                                                                     ;
; Entity Instance                           ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|ram:RAM_Send|altsyncram:altsyncram_component                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                              ;
; Entity Instance                           ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram0|altsyncram:ram[0][15]__1                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                              ;
; Entity Instance                           ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram1|altsyncram:ram[0][15]__1                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                              ;
; Entity Instance                           ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram2|altsyncram:ram[0][15]__1                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                              ;
; Entity Instance                           ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram3|altsyncram:ram[0][15]__1                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                              ;
; Entity Instance                           ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram0|altsyncram:ram[0][31]__2    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                              ;
; Entity Instance                           ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram1|altsyncram:ram[0][31]__2    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                              ;
; Entity Instance                           ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram2|altsyncram:ram[0][31]__2    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                              ;
; Entity Instance                           ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram3|altsyncram:ram[0][31]__2    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                              ;
; Entity Instance                           ; cmsdk_fpga_sram:ITCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component                                                                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                              ;
; Entity Instance                           ; cmsdk_fpga_sram:DTCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component                                                                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                              ;
; Entity Instance                           ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|jpeg_output_y_ram_ram_dp_512_9:u_ram|altsyncram:ram_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                               ;
; Entity Instance                           ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|jpeg_output_cx_ram_ram_dp_256_8:u_ram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                               ;
; Entity Instance                           ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|jpeg_output_cx_ram_ram_dp_256_8:u_ram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                               ;
; Entity Instance                           ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|altsyncram:table_dqt_q_rtl_0                                                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                                     ;
; Entity Instance            ; SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component                                        ;
;     -- FIFO Type           ; Dual Clock                                                                                                                            ;
;     -- LPM_WIDTH           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 65536                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
; Entity Instance            ; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                                            ;
;     -- LPM_WIDTH           ; 40                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 1024                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
; Entity Instance            ; SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                                            ;
;     -- LPM_WIDTH           ; 16                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 1024                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                                                            ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                                                                                 ;
; Entity Instance            ; SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 8                                                                                                                                                                                                                                 ;
;     -- TAP_DISTANCE        ; 640                                                                                                                                                                                                                               ;
;     -- WIDTH               ; 1                                                                                                                                                                                                                                 ;
; Entity Instance            ; SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component    ;
;     -- NUMBER_OF_TAPS      ; 6                                                                                                                                                                                                                                 ;
;     -- TAP_DISTANCE        ; 640                                                                                                                                                                                                                               ;
;     -- WIDTH               ; 1                                                                                                                                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                          ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                           ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 23                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 32                                                                                                              ;
;     -- LPM_WIDTHB                     ; 9                                                                                                               ;
;     -- LPM_WIDTHP                     ; 41                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                             ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 32                                                                                                              ;
;     -- LPM_WIDTHB                     ; 9                                                                                                               ;
;     -- LPM_WIDTHP                     ; 41                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                             ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; cortexm3ds_logic:ulogic|lpm_mult:Mult0                                                                          ;
;     -- LPM_WIDTHA                     ; 32                                                                                                              ;
;     -- LPM_WIDTHB                     ; 32                                                                                                              ;
;     -- LPM_WIDTHP                     ; 64                                                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 32                                                                                                              ;
;     -- LPM_WIDTHB                     ; 13                                                                                                              ;
;     -- LPM_WIDTHP                     ; 45                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 32                                                                                                              ;
;     -- LPM_WIDTHB                     ; 13                                                                                                              ;
;     -- LPM_WIDTHP                     ; 45                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 32                                                                                                              ;
;     -- LPM_WIDTHB                     ; 13                                                                                                              ;
;     -- LPM_WIDTHP                     ; 45                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                                                              ;
;     -- LPM_WIDTHB                     ; 13                                                                                                              ;
;     -- LPM_WIDTHP                     ; 45                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                                                                                              ;
;     -- LPM_WIDTHB                     ; 13                                                                                                              ;
;     -- LPM_WIDTHP                     ; 45                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult5                        ;
;     -- LPM_WIDTHA                     ; 8                                                                                                               ;
;     -- LPM_WIDTHB                     ; 5                                                                                                               ;
;     -- LPM_WIDTHP                     ; 13                                                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                             ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult2                        ;
;     -- LPM_WIDTHA                     ; 8                                                                                                               ;
;     -- LPM_WIDTHB                     ; 8                                                                                                               ;
;     -- LPM_WIDTHP                     ; 16                                                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                             ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult0                        ;
;     -- LPM_WIDTHA                     ; 8                                                                                                               ;
;     -- LPM_WIDTHB                     ; 7                                                                                                               ;
;     -- LPM_WIDTHP                     ; 15                                                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                             ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult3                  ;
;     -- LPM_WIDTHA                     ; 32                                                                                                              ;
;     -- LPM_WIDTHB                     ; 14                                                                                                              ;
;     -- LPM_WIDTHP                     ; 46                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                             ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 32                                                                                                              ;
;     -- LPM_WIDTHB                     ; 9                                                                                                               ;
;     -- LPM_WIDTHP                     ; 41                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                             ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 32                                                                                                              ;
;     -- LPM_WIDTHB                     ; 9                                                                                                               ;
;     -- LPM_WIDTHP                     ; 41                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                             ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult1                  ;
;     -- LPM_WIDTHA                     ; 32                                                                                                              ;
;     -- LPM_WIDTHB                     ; 13                                                                                                              ;
;     -- LPM_WIDTHP                     ; 45                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                             ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult0                  ;
;     -- LPM_WIDTHA                     ; 32                                                                                                              ;
;     -- LPM_WIDTHB                     ; 14                                                                                                              ;
;     -- LPM_WIDTHP                     ; 46                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                             ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 17                                                                                                              ;
;     -- LPM_WIDTHB                     ; 13                                                                                                              ;
;     -- LPM_WIDTHP                     ; 30                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult2                  ;
;     -- LPM_WIDTHA                     ; 32                                                                                                              ;
;     -- LPM_WIDTHB                     ; 12                                                                                                              ;
;     -- LPM_WIDTHP                     ; 44                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                             ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                              ;
;     -- LPM_WIDTHB                     ; 13                                                                                                              ;
;     -- LPM_WIDTHP                     ; 29                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                              ;
;     -- LPM_WIDTHB                     ; 13                                                                                                              ;
;     -- LPM_WIDTHP                     ; 29                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                              ;
;     -- LPM_WIDTHB                     ; 13                                                                                                              ;
;     -- LPM_WIDTHP                     ; 29                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                              ;
;     -- LPM_WIDTHB                     ; 13                                                                                                              ;
;     -- LPM_WIDTHP                     ; 29                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
; Entity Instance                       ; SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|lpm_mult:Mult0                        ;
;     -- LPM_WIDTHA                     ; 16                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                              ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_ahb_to_sram:AhbDtcm"                                                                                                                                                          ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HADDR ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_ahb_to_sram:AhbItcm"                                                                                                                                                          ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HADDR ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|uart_rx:uart_rx_inst" ;
+---------------+-------+----------+--------------------------------------------+
; Port          ; Type  ; Severity ; Details                                    ;
+---------------+-------+----------+--------------------------------------------+
; rx_data_ready ; Input ; Info     ; Stuck at VCC                               ;
+---------------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|uart_rx:uart_rx_inst" ;
+---------------+-------+----------+---------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                       ;
+---------------+-------+----------+---------------------------------------------------------------+
; rx_data_ready ; Input ; Info     ; Stuck at VCC                                                  ;
+---------------+-------+----------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|CH9350:CH9350_inst"                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Mouse_key[2..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; M_up            ; Output ; Info     ; Explicitly unconnected                                                              ;
; M_down          ; Output ; Info     ; Explicitly unconnected                                                              ;
; R_up            ; Output ; Info     ; Explicitly unconnected                                                              ;
; Mouse_x         ; Output ; Info     ; Explicitly unconnected                                                              ;
; Mouse_y         ; Output ; Info     ; Explicitly unconnected                                                              ;
; Mouse_wheel     ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|position:u_position"                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oe    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; x_max ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; x_min ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; y_max ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; y_min ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; taps2x   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; taps3x   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; taps4x   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; taps5x   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; shiftout ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; matrix_p31 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector" ;
+------------------+--------+----------+-------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------+
; post_frame_vsync ; Output ; Info     ; Explicitly unconnected                                                  ;
; post_frame_href  ; Output ; Info     ; Explicitly unconnected                                                  ;
+------------------+--------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|vga_driver:vga_driver_inst"                                                                            ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; read_req_ack ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; vcnt         ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (10 bits) it drives; bit(s) "vcnt[15..10]" have no fanouts ;
; hcnt         ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (11 bits) it drives; bit(s) "hcnt[15..11]" have no fanouts ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|fre_meter:fre_meter_inst03"                                                                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                          ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; speed_latch ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (8 bits) it drives; bit(s) "speed_latch[31..8]" have no fanouts ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl"                                    ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_wr_burst ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo"                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo"                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst" ;
+---------------------+--------+----------+-----------------------------------------+
; Port                ; Type   ; Severity ; Details                                 ;
+---------------------+--------+----------+-----------------------------------------+
; rd_min_addr         ; Input  ; Info     ; Stuck at GND                            ;
; rd_max_addr[13..12] ; Input  ; Info     ; Stuck at VCC                            ;
; rd_max_addr[23..19] ; Input  ; Info     ; Stuck at GND                            ;
; rd_max_addr[17..16] ; Input  ; Info     ; Stuck at GND                            ;
; rd_max_addr[11..0]  ; Input  ; Info     ; Stuck at GND                            ;
; rd_max_addr[18]     ; Input  ; Info     ; Stuck at VCC                            ;
; rd_max_addr[15]     ; Input  ; Info     ; Stuck at VCC                            ;
; rd_max_addr[14]     ; Input  ; Info     ; Stuck at GND                            ;
; rd_len[8..0]        ; Input  ; Info     ; Stuck at GND                            ;
; rd_len[9]           ; Input  ; Info     ; Stuck at VCC                            ;
; sdram_read_valid    ; Input  ; Info     ; Stuck at VCC                            ;
; sdram_init_done     ; Output ; Info     ; Explicitly unconnected                  ;
+---------------------+--------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst" ;
+------------------+--------+----------+----------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                        ;
+------------------+--------+----------+----------------------------------------------------------------+
; post_frame_vsync ; Output ; Info     ; Explicitly unconnected                                         ;
; post_img_Y       ; Output ; Info     ; Explicitly unconnected                                         ;
; post_img_Cb      ; Output ; Info     ; Explicitly unconnected                                         ;
; post_img_Cr      ; Output ; Info     ; Explicitly unconnected                                         ;
+------------------+--------+----------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_fifo:u_info" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                              ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------+
; accept_o ; Output ; Info     ; Explicitly unconnected                                                                               ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; valid_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|jpeg_output_cx_ram_ram_dp_256_8:u_ram" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; data0_o ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; data1_i ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; wr1_i   ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; valid_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|jpeg_output_y_ram_ram_dp_512_9:u_ram" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data0_o ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; data1_i ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; wr1_i   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------+
; valid_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_fifo:u_id_fifo" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------+
; accept_o ; Output ; Info     ; Explicitly unconnected                                                                            ;
; valid_o  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram3" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; data0_o ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; data1_i ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; wr1_i   ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram2" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; data0_o ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; data1_i ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; wr1_i   ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram1" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; data0_o ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; data1_i ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; wr1_i   ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram0" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; data0_o ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; data1_i ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; wr1_i   ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                           ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------+
; inport_accept_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; outport_ready_i ; Input  ; Info     ; Stuck at VCC                                                                                      ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram3" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; data0_o ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; data1_i ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; wr1_i   ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram2" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; data0_o ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; data1_i ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; wr1_i   ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram1" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; data0_o ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; data1_i ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; wr1_i   ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram0" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; data0_o ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; data1_i ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; wr1_i   ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst" ;
+------------------+--------+----------+--------------------------------------------+
; Port             ; Type   ; Severity ; Details                                    ;
+------------------+--------+----------+--------------------------------------------+
; inport_last_i    ; Input  ; Info     ; Stuck at GND                               ;
; outport_accept_i ; Input  ; Info     ; Stuck at VCC                               ;
; outport_width_o  ; Output ; Info     ; Explicitly unconnected                     ;
; outport_height_o ; Output ; Info     ; Explicitly unconnected                     ;
; idle_o           ; Output ; Info     ; Explicitly unconnected                     ;
; frame_vsync      ; Output ; Info     ; Explicitly unconnected                     ;
+------------------+--------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|fre_meter:fre_meter_inst02"                                                                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                          ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; speed_latch ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (8 bits) it drives; bit(s) "speed_latch[31..8]" have no fanouts ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|TCP:TCP_inst|iprecieve:iprecieve_inst"                                ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; board_mac           ; Output ; Info     ; Explicitly unconnected                                                              ;
; pc_mac              ; Output ; Info     ; Explicitly unconnected                                                              ;
; IP_Prtcl            ; Output ; Info     ; Explicitly unconnected                                                              ;
; IP_layer[159..128]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; IP_layer[95..32]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; IP_layer[15..0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; TCP_layer[159..110] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; TCP_layer[103..96]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; TCP_layer[31..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; valid_ip_P          ; Output ; Info     ; Explicitly unconnected                                                              ;
; rx_data_length      ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst" ;
+--------+--------+----------+-----------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                               ;
+--------+--------+----------+-----------------------------------------------------------------------+
; wrfull ; Output ; Info     ; Explicitly unconnected                                                ;
+--------+--------+----------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SmartCamera:SmartCamera_inst|SMC:SMC_inst"                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; SMC_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_apb_uart:UART"                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ECOREVNUM ; Input  ; Info     ; Stuck at GND                                                                        ;
; TXEN      ; Output ; Info     ; Explicitly unconnected                                                              ;
; BAUDTICK  ; Output ; Info     ; Explicitly unconnected                                                              ;
; UARTINT   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_apb_slave_mux:ApbSystem" ;
+-----------+--------+----------+---------------------------+
; Port      ; Type   ; Severity ; Details                   ;
+-----------+--------+----------+---------------------------+
; PSEL2     ; Output ; Info     ; Explicitly unconnected    ;
; PREADY2   ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA2   ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR2  ; Input  ; Info     ; Stuck at GND              ;
; PSEL3     ; Output ; Info     ; Explicitly unconnected    ;
; PREADY3   ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA3   ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR3  ; Input  ; Info     ; Stuck at GND              ;
; PSEL4     ; Output ; Info     ; Explicitly unconnected    ;
; PREADY4   ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA4   ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR4  ; Input  ; Info     ; Stuck at GND              ;
; PSEL5     ; Output ; Info     ; Explicitly unconnected    ;
; PREADY5   ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA5   ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR5  ; Input  ; Info     ; Stuck at GND              ;
; PSEL6     ; Output ; Info     ; Explicitly unconnected    ;
; PREADY6   ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA6   ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR6  ; Input  ; Info     ; Stuck at GND              ;
; PSEL7     ; Output ; Info     ; Explicitly unconnected    ;
; PREADY7   ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA7   ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR7  ; Input  ; Info     ; Stuck at GND              ;
; PSEL8     ; Output ; Info     ; Explicitly unconnected    ;
; PREADY8   ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA8   ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR8  ; Input  ; Info     ; Stuck at GND              ;
; PSEL9     ; Output ; Info     ; Explicitly unconnected    ;
; PREADY9   ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA9   ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR9  ; Input  ; Info     ; Stuck at GND              ;
; PSEL10    ; Output ; Info     ; Explicitly unconnected    ;
; PREADY10  ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA10  ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR10 ; Input  ; Info     ; Stuck at GND              ;
; PSEL11    ; Output ; Info     ; Explicitly unconnected    ;
; PREADY11  ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA11  ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR11 ; Input  ; Info     ; Stuck at GND              ;
; PSEL12    ; Output ; Info     ; Explicitly unconnected    ;
; PREADY12  ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA12  ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR12 ; Input  ; Info     ; Stuck at GND              ;
; PSEL13    ; Output ; Info     ; Explicitly unconnected    ;
; PREADY13  ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA13  ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR13 ; Input  ; Info     ; Stuck at GND              ;
; PSEL14    ; Output ; Info     ; Explicitly unconnected    ;
; PREADY14  ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA14  ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR14 ; Input  ; Info     ; Stuck at GND              ;
; PSEL15    ; Output ; Info     ; Explicitly unconnected    ;
; PREADY15  ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA15  ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR15 ; Input  ; Info     ; Stuck at GND              ;
+-----------+--------+----------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_ahb_to_apb:ApbBridge"                                                                                                                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PCLKEN      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; HADDR       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PADDR[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; PSTRB       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; PPROT       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; APBACTIVE   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_ahb_gpio:GPIO"                                                                                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HADDR     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ECOREVNUM ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; HRESP     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.               ;
; PORTFUNC  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; GPIOINT   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb"            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; addr_in_port[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb"            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; addr_in_port[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb"            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; addr_in_port[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "L1AhbMtx:L1AhbMtx"                                                                                                                      ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                      ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; REMAP           ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HSELS1          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; HWRITES1        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HMASTERS1       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HWDATAS1        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HMASTLOCKS1     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HAUSERS1        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HWUSERS1        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HRUSERS1        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HSELS0          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; HMASTERS0[3..2] ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HMASTLOCKS0     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HAUSERS0        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HWUSERS0        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HRUSERS0        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HSELS2          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; HMASTERS2[3..2] ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HAUSERS2        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HWUSERS2        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HRUSERS2        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HSELS3          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; HADDRS3         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HTRANSS3        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HWRITES3        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HSIZES3         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HBURSTS3        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HPROTS3         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HMASTERS3       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HWDATAS3        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HMASTLOCKS3     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HREADYS3        ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; HAUSERS3        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HWUSERS3        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HREADYOUTS3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HRESPS3         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HRUSERS3        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HRDATAS3        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HSELS4          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; HADDRS4         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HTRANSS4        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HWRITES4        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HSIZES4         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HBURSTS4        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HPROTS4         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HMASTERS4       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HWDATAS4        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HMASTLOCKS4     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HREADYS4        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HAUSERS4        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HWUSERS4        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HREADYOUTS4     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HRESPS4         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HRUSERS4        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HRDATAS4        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HADDRM0[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HBURSTM0        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HPROTM0         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTERM0       ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "HMASTERM0[3..2]" have no fanouts ;
; HMASTERM0       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTLOCKM0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HAUSERM0        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HWUSERM0        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HRESPM0[1]      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HRUSERM0        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HADDRM1[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HBURSTM1        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HPROTM1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTERM1       ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "HMASTERM1[3..2]" have no fanouts ;
; HMASTERM1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTLOCKM1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HAUSERM1        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HWUSERM1        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HRESPM1[1]      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HRUSERM1        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HADDRM2[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HBURSTM2        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTERM2       ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "HMASTERM2[3..2]" have no fanouts ;
; HMASTERM2       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTLOCKM2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HAUSERM2        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HWUSERM2        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HRESPM2[1]      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HRUSERM2        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HSELM3          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HADDRM3         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HTRANSM3        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HWRITEM3        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HSIZEM3         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HBURSTM3        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HPROTM3         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTERM3       ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "HMASTERM3[3..2]" have no fanouts ;
; HMASTERM3       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HWDATAM3        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTLOCKM3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HREADYMUXM3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HAUSERM3        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HWUSERM3        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HRDATAM3        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HRESPM3[1]      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HRUSERM3        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HADDRM4[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HBURSTM4        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HPROTM4         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTERM4       ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "HMASTERM4[3..2]" have no fanouts ;
; HMASTERM4       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTLOCKM4     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HAUSERM4        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HWUSERM4        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; HRUSERM4        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; SCANENABLE      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; SCANINHCLK      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; SCANOUTHCLK     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cortexm3ds_logic:ulogic"                                                                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ISOLATEn       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; RETAINn        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; RSTBYPASS      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; CGBYPASS       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; SE             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; TRACECLKIN     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; STCLK          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; STCALIB        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; AUXFAULT       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; BIGEND         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; DNOTITRANS     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; nTRST          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; TDI            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; INTISR[239..4] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; INTNMI         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; IFLUSH         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; EXRESPD        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; EXRESPS        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; RXEV           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; SLEEPHOLDREQn  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; SLEEPING       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; EDBGRQ         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; DBGRESTART     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; FIXMASTERTYPE  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; WICENREQ       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; TSVALUEB       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; DBGEN          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; NIDEN          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; MPUDISABLE     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; TDO            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; nTDOEN         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SWV            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; JTAGNSW        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TRACECLK       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TRACEDATA      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; MEMATTRI       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; MEMATTRD       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; EXREQD         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; MEMATTRS       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; EXREQS         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BRCHSTAT       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HALTED         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LOCKUP         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SLEEPDEEP      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ETMINTNUM      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ETMINTSTAT     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TXEV           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TRCENA         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CURRPRI        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; DBGRESTARTED   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SLEEPHOLDACKn  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; GATEHCLK       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHADDR      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHTRANS     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHSIZE      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHBURST     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHPROT      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHWDATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHWRITE     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHRDATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHREADY     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHRESP      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WICENACK       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WAKEUP         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r0_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r1_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r2_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r3_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r4_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r5_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r6_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r7_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r8_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r9_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r10_o      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r11_o      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r12_o      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_msp_o      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_psp_o      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_pc_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 113                         ;
; cycloneiii_ff         ; 12557                       ;
;     CLR               ; 2050                        ;
;     CLR SCLR          ; 218                         ;
;     CLR SLD           ; 135                         ;
;     ENA               ; 4162                        ;
;     ENA CLR           ; 2713                        ;
;     ENA CLR SCLR      ; 33                          ;
;     ENA CLR SCLR SLD  ; 4                           ;
;     ENA CLR SLD       ; 20                          ;
;     ENA SCLR          ; 1030                        ;
;     ENA SCLR SLD      ; 192                         ;
;     ENA SLD           ; 128                         ;
;     SCLR              ; 467                         ;
;     SCLR SLD          ; 354                         ;
;     SLD               ; 3                           ;
;     plain             ; 1048                        ;
; cycloneiii_io_obuf    ; 34                          ;
; cycloneiii_lcell_comb ; 34018                       ;
;     arith             ; 4861                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 1769                        ;
;         3 data inputs ; 3091                        ;
;     normal            ; 29157                       ;
;         0 data inputs ; 52                          ;
;         1 data inputs ; 303                         ;
;         2 data inputs ; 2571                        ;
;         3 data inputs ; 6128                        ;
;         4 data inputs ; 20103                       ;
; cycloneiii_mac_mult   ; 35                          ;
; cycloneiii_mac_out    ; 35                          ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 586                         ;
;                       ;                             ;
; Max LUT depth         ; 51.50                       ;
; Average LUT depth     ; 12.42                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:03:51     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sun May 22 11:43:17 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Smart_camera -c Smart_camera
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtx_default_slave.v
    Info (12023): Found entity 1: L1AhbMtx_default_slave File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm4.v
    Info (12023): Found entity 1: L1AhbMtxArbM4 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm3.v
    Info (12023): Found entity 1: L1AhbMtxArbM3 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm2.v
    Info (12023): Found entity 1: L1AhbMtxArbM2 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm1.v
    Info (12023): Found entity 1: L1AhbMtxArbM1 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm0.v
    Info (12023): Found entity 1: L1AhbMtxArbM0 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm4.v
    Info (12023): Found entity 1: L1AhbMtxOutStgM4 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm3.v
    Info (12023): Found entity 1: L1AhbMtxOutStgM3 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm2.v
    Info (12023): Found entity 1: L1AhbMtxOutStgM2 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm1.v
    Info (12023): Found entity 1: L1AhbMtxOutStgM1 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm0.v
    Info (12023): Found entity 1: L1AhbMtxOutStgM0 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs4.v
    Info (12023): Found entity 1: L1AhbMtxDecS4 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS4.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs3.v
    Info (12023): Found entity 1: L1AhbMtxDecS3 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS3.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs2.v
    Info (12023): Found entity 1: L1AhbMtxDecS2 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS2.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs1.v
    Info (12023): Found entity 1: L1AhbMtxDecS1 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS1.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs0.v
    Info (12023): Found entity 1: L1AhbMtxDecS0 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxinstg.v
    Info (12023): Found entity 1: L1AhbMtxInStg File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtx.v
    Info (12023): Found entity 1: L1AhbMtx File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/smartcamera.v
    Info (12023): Found entity 1: SmartCamera File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/frequency_counter.v
    Info (12023): Found entity 1: frequency_counter File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v Line: 1
Warning (10261): Verilog HDL Event Control warning at fre_meter.v(10): Event Control contains a complex event expression File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/fre_meter.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/fre_meter.v
    Info (12023): Found entity 1: fre_meter File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/fre_meter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/vip_rgb888_ycbcr444.v
    Info (12023): Found entity 1: VIP_RGB888_YCbCr444 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/vip_matrix_generate_9x9_1bit.v
    Info (12023): Found entity 1: VIP_Matrix_Generate_9X9_1Bit File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_9X9_1Bit.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/vip_matrix_generate_3x3_1bit.v
    Info (12023): Found entity 1: VIP_Matrix_Generate_3X3_1Bit File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/vip_bit_erosion_detector.v
    Info (12023): Found entity 1: VIP_Bit_Erosion_Detector File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Erosion_Detector.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/vip_bit_dilation_detector.v
    Info (12023): Found entity 1: VIP_Bit_Dilation_Detector File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/position.v
    Info (12023): Found entity 1: position File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/ip/line_shift_ram_9_1bit.v
    Info (12023): Found entity 1: Line_Shift_RAM_9_1Bit File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/ip/line_shift_ram_1bit.v
    Info (12023): Found entity 1: Line_Shift_RAM_1Bit File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vga/vga_driver.v
    Info (12023): Found entity 1: vga_driver File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VGA/vga_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/uart/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/UART/uart_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/uart/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/UART/uart_rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/sdram/sdram_top.v
    Info (12023): Found entity 1: sdram_top File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_top.v Line: 22
Info (12021): Found 0 design units, including 0 entities, in source file src/sources/peripheral/webcamera/sdram/sdram_para.v
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v
    Info (12023): Found entity 1: sdram_fifo_ctrl File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/sdram/sdram_data.v
    Info (12023): Found entity 1: sdram_data File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_data.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/sdram/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_ctrl.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/sdram/sdram_controller.v
    Info (12023): Found entity 1: sdram_controller File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_controller.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/sdram/sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_cmd.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v
    Info (12023): Found entity 1: jpeg_output_y_ram File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v Line: 32
    Info (12023): Found entity 2: jpeg_output_y_ram_ram_dp_512_9 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v Line: 192
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v
    Info (12023): Found entity 1: jpeg_output_fifo File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v
    Info (12023): Found entity 1: jpeg_output_cx_ram File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v Line: 32
    Info (12023): Found entity 2: jpeg_output_cx_ram_ram_dp_256_8 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v Line: 488
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v
    Info (12023): Found entity 1: jpeg_output File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v
    Info (12023): Found entity 1: jpeg_mcu_proc File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v
    Info (12023): Found entity 1: jpeg_mcu_id File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v
    Info (12023): Found entity 1: jpeg_input File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v
    Info (12023): Found entity 1: jpeg_idct_y File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v
    Info (12023): Found entity 1: jpeg_idct_x File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v
    Info (12023): Found entity 1: jpeg_idct_transpose_ram File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose.v
    Info (12023): Found entity 1: jpeg_idct_transpose File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram_dp.v
    Info (12023): Found entity 1: jpeg_idct_ram_dp File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram_dp.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v
    Info (12023): Found entity 1: jpeg_idct_ram File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v
    Info (12023): Found entity 1: jpeg_idct_fifo File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v
    Info (12023): Found entity 1: jpeg_idct File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v
    Info (12023): Found entity 1: jpeg_dqt File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_dc.v
    Info (12023): Found entity 1: jpeg_dht_std_y_dc File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_dc.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_ac.v
    Info (12023): Found entity 1: jpeg_dht_std_y_ac File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_ac.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_dc.v
    Info (12023): Found entity 1: jpeg_dht_std_cx_dc File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_dc.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_ac.v
    Info (12023): Found entity 1: jpeg_dht_std_cx_ac File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_ac.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v
    Info (12023): Found entity 1: jpeg_dht File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v
    Info (12023): Found entity 1: jpeg_core File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_bitbuffer.v
    Info (12023): Found entity 1: jpeg_bitbuffer File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_bitbuffer.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ip/video_pll.v
    Info (12023): Found entity 1: video_pll File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/video_pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ip/ram.v
    Info (12023): Found entity 1: ram File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ip/pll_clk.v
    Info (12023): Found entity 1: pll_clk File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/pll_clk.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ip/eth_rx_fifo.v
    Info (12023): Found entity 1: Eth_RX_FIFO File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ip/afifo_40_1024.v
    Info (12023): Found entity 1: afifo_40_1024 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_40_1024.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ip/afifo_16_1024.v
    Info (12023): Found entity 1: afifo_16_1024 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_16_1024.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ethernet/tcp.v
    Info (12023): Found entity 1: TCP File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ethernet/smc.v
    Info (12023): Found entity 1: SMC File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/SMC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ethernet/ipsend.v
    Info (12023): Found entity 1: ipsend File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ethernet/iprecieve.v
    Info (12023): Found entity 1: iprecieve File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/iprecieve.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ethernet/crc.v
    Info (12023): Found entity 1: crc File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/crc.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/box/ch9350.v
    Info (12023): Found entity 1: CH9350 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/box/CH9350.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/box/box.v
    Info (12023): Found entity 1: box File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/box/box.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/cmsdk_fpga_sram.v
    Info (12023): Found entity 1: cmsdk_fpga_sram File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_fpga_sram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/cmsdk_apb_uart.v
    Info (12023): Found entity 1: cmsdk_apb_uart File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_apb_uart.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/cmsdk_ahb_to_sram.v
    Info (12023): Found entity 1: cmsdk_ahb_to_sram File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_ahb_to_sram.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/cmsdk_ahb_default_slave.v
    Info (12023): Found entity 1: cmsdk_ahb_default_slave File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_ahb_default_slave.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/new/cmsdk_iop_gpio.v
    Info (12023): Found entity 1: cmsdk_iop_gpio File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/new/cmsdk_iop_gpio.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/new/cmsdk_ahb_to_iop.v
    Info (12023): Found entity 1: cmsdk_ahb_to_iop File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/new/cmsdk_ahb_to_iop.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/new/cmsdk_ahb_gpio.v
    Info (12023): Found entity 1: cmsdk_ahb_gpio File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/new/cmsdk_ahb_gpio.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/core/cortexm3ds_logic.v
    Info (12023): Found entity 1: cortexm3ds_logic File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/bus/sys_apb/cmsdk_apb_slave_mux.v
    Info (12023): Found entity 1: cmsdk_apb_slave_mux File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_apb/cmsdk_apb_slave_mux.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/bus/sys_apb/cmsdk_ahb_to_apb.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_apb/cmsdk_ahb_to_apb.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/cortexm3.v
    Info (12023): Found entity 1: CortexM3 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/sources/peripheral/fpga_sram_ip.v
    Info (12023): Found entity 1: fpga_sram_ip File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/fpga_sram_ip.v Line: 39
Warning (10037): Verilog HDL or VHDL warning at SmartCamera.v(415): conditional expression evaluates to a constant File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v Line: 415
Info (12127): Elaborating entity "CortexM3" for the top level hierarchy
Warning (10270): Verilog HDL Case Statement warning at CortexM3.v(1003): incomplete case statement has no default case item File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1003
Warning (10240): Verilog HDL Always Construct warning at CortexM3.v(1003): inferring latch(es) for variable "tx_str", which holds its previous value in one or more paths through the always construct File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1003
Info (10041): Inferred latch for "tx_str[0]" at CortexM3.v(1003) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1003
Info (10041): Inferred latch for "tx_str[1]" at CortexM3.v(1003) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1003
Info (10041): Inferred latch for "tx_str[2]" at CortexM3.v(1003) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1003
Info (10041): Inferred latch for "tx_str[3]" at CortexM3.v(1003) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1003
Info (10041): Inferred latch for "tx_str[4]" at CortexM3.v(1003) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1003
Info (10041): Inferred latch for "tx_str[5]" at CortexM3.v(1003) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1003
Info (10041): Inferred latch for "tx_str[6]" at CortexM3.v(1003) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1003
Info (10041): Inferred latch for "tx_str[7]" at CortexM3.v(1003) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1003
Info (12128): Elaborating entity "cortexm3ds_logic" for hierarchy "cortexm3ds_logic:ulogic" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 260
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Aka7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Xka7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Ula7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Rma7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ona7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Loa7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ipa7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Fqa7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Cra7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Zra7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Xsa7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Vta7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Tua7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Rva7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Pwa7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Nxa7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Lya7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Jza7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "H0b7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "F1b7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "D2b7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "B3b7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Z3b7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "X4b7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "V5b7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "T6b7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "R7b7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "P8b7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "N9b7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Lab7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Jbb7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Hcb7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Fdb7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Deb7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Bfb7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Zfb7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Xgb7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Vhb7z6" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 6065
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 12998
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13001
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13008
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13043
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13067
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13072
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13110
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13119
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13128
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13134
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13142
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13146
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13157
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13170
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13185
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13187
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13223
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13233
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13240
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13244
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13253
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13255
Info (12128): Elaborating entity "L1AhbMtx" for hierarchy "L1AhbMtx:L1AhbMtx" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 579
Warning (10034): Output port "SCANOUTHCLK" at L1AhbMtx.v(507) has no driver File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 507
Info (12128): Elaborating entity "L1AhbMtxInStg" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 907
Info (12128): Elaborating entity "L1AhbMtxDecS0" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxDecS0:u_l1ahbmtxdecs0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 1118
Info (12128): Elaborating entity "L1AhbMtx_default_slave" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxDecS0:u_l1ahbmtxdecs0|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v Line: 164
Info (12128): Elaborating entity "L1AhbMtxDecS1" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxDecS1:u_l1ahbmtxdecs1" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 1149
Info (12128): Elaborating entity "L1AhbMtxDecS2" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxDecS2:u_l1ahbmtxdecs2" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 1204
Info (12128): Elaborating entity "L1AhbMtxDecS3" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxDecS3:u_l1ahbmtxdecs3" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 1251
Info (12128): Elaborating entity "L1AhbMtxDecS4" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxDecS4:u_l1ahbmtxdecs4" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 1298
Info (12128): Elaborating entity "L1AhbMtxOutStgM0" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 1359
Info (12128): Elaborating entity "L1AhbMtxArbM0" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|L1AhbMtxArbM0:u_output_arb" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v Line: 260
Info (12128): Elaborating entity "L1AhbMtxOutStgM1" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 1439
Info (12128): Elaborating entity "L1AhbMtxArbM1" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v Line: 311
Info (12128): Elaborating entity "L1AhbMtxOutStgM2" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 1487
Info (12128): Elaborating entity "L1AhbMtxArbM2" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2|L1AhbMtxArbM2:u_output_arb" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v Line: 212
Info (12128): Elaborating entity "L1AhbMtxOutStgM3" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 1567
Info (12128): Elaborating entity "L1AhbMtxArbM3" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v Line: 311
Info (12128): Elaborating entity "L1AhbMtxOutStgM4" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 1647
Info (12128): Elaborating entity "L1AhbMtxArbM4" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v Line: 311
Info (12128): Elaborating entity "cmsdk_ahb_gpio" for hierarchy "cmsdk_ahb_gpio:GPIO" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 633
Info (12128): Elaborating entity "cmsdk_ahb_to_iop" for hierarchy "cmsdk_ahb_gpio:GPIO|cmsdk_ahb_to_iop:u_ahb_to_gpio" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/new/cmsdk_ahb_gpio.v Line: 111
Info (12128): Elaborating entity "cmsdk_iop_gpio" for hierarchy "cmsdk_ahb_gpio:GPIO|cmsdk_iop_gpio:u_iop_gpio" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/new/cmsdk_ahb_gpio.v Line: 142
Info (12128): Elaborating entity "cmsdk_ahb_to_apb" for hierarchy "cmsdk_ahb_to_apb:ApbBridge" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 679
Info (12128): Elaborating entity "cmsdk_apb_slave_mux" for hierarchy "cmsdk_apb_slave_mux:ApbSystem" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 798
Info (12128): Elaborating entity "cmsdk_apb_uart" for hierarchy "cmsdk_apb_uart:UART" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 831
Info (12128): Elaborating entity "SmartCamera" for hierarchy "SmartCamera:SmartCamera_inst" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 892
Warning (10036): Verilog HDL or VHDL warning at SmartCamera.v(115): object "jpeg_core_data" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v Line: 115
Info (12128): Elaborating entity "pll_clk" for hierarchy "SmartCamera:SmartCamera_inst|pll_clk:u_pll_clk" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v Line: 194
Info (12128): Elaborating entity "altpll" for hierarchy "SmartCamera:SmartCamera_inst|pll_clk:u_pll_clk|altpll:altpll_component" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/pll_clk.v Line: 98
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|pll_clk:u_pll_clk|altpll:altpll_component" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/pll_clk.v Line: 98
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|pll_clk:u_pll_clk|altpll:altpll_component" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/pll_clk.v Line: 98
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "12"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "12"
    Info (12134): Parameter "clk2_phase_shift" = "-1736"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v
    Info (12023): Found entity 1: pll_clk_altpll File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v Line: 29
Info (12128): Elaborating entity "pll_clk_altpll" for hierarchy "SmartCamera:SmartCamera_inst|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "SMC" for hierarchy "SmartCamera:SmartCamera_inst|SMC:SMC_inst" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v Line: 286
Info (12128): Elaborating entity "TCP" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v Line: 322
Warning (10230): Verilog HDL assignment warning at TCP.v(140): truncated value with size 32 to match size of target (5) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v Line: 140
Info (12128): Elaborating entity "ram" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|ram:RAM_Send" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v Line: 316
Info (12128): Elaborating entity "altsyncram" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|ram:RAM_Send|altsyncram:altsyncram_component" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/ram.v Line: 90
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|TCP:TCP_inst|ram:RAM_Send|altsyncram:altsyncram_component" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/ram.v Line: 90
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|TCP:TCP_inst|ram:RAM_Send|altsyncram:altsyncram_component" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/ram.v Line: 90
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ij1.tdf
    Info (12023): Found entity 1: altsyncram_0ij1 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_0ij1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0ij1" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|ram:RAM_Send|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "crc" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|crc:crc_inst" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v Line: 324
Info (12128): Elaborating entity "ipsend" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v Line: 354
Warning (10230): Verilog HDL assignment warning at ipsend.v(80): truncated value with size 32 to match size of target (16) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 80
Warning (10230): Verilog HDL assignment warning at ipsend.v(137): truncated value with size 32 to match size of target (5) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 137
Warning (10030): Net "preamble.data_a" at ipsend.v(40) has no driver or initial value, using a default initial value '0' File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 40
Warning (10030): Net "preamble.waddr_a" at ipsend.v(40) has no driver or initial value, using a default initial value '0' File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 40
Warning (10030): Net "mac_addr.data_a" at ipsend.v(41) has no driver or initial value, using a default initial value '0' File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 41
Warning (10030): Net "mac_addr.waddr_a" at ipsend.v(41) has no driver or initial value, using a default initial value '0' File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 41
Warning (10030): Net "preamble.we_a" at ipsend.v(40) has no driver or initial value, using a default initial value '0' File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 40
Warning (10030): Net "mac_addr.we_a" at ipsend.v(41) has no driver or initial value, using a default initial value '0' File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 41
Info (10041): Inferred latch for "ip_header[0][0]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][1]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][2]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][3]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][4]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][5]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][6]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][7]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][8]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][9]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][10]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][11]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][12]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][13]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][14]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][15]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][16]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][17]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][18]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][19]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][20]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][21]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][22]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][23]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][24]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][25]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][26]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][27]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][28]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][29]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][30]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[0][31]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][0]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][1]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][2]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][3]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][4]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][5]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][6]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][7]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][8]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][9]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][10]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][11]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][12]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][13]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][14]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][15]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][16]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][17]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][18]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][19]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][20]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][21]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][22]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][23]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][24]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][25]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][26]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][27]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][28]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][29]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][30]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[1][31]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[2][16]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[2][17]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[2][18]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[2][19]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[2][20]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[2][21]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[2][22]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[2][23]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[2][24]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[2][25]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[2][26]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[2][27]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[2][28]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[2][29]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[2][30]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[2][31]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][0]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][1]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][2]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][3]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][4]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][5]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][6]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][7]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][8]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][9]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][10]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][11]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][12]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][13]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][14]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][15]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][16]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][17]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][18]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][19]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][20]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][21]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][22]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][23]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][24]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][25]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][26]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][27]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][28]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][29]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][30]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[3][31]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][0]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][1]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][2]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][3]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][4]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][5]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][6]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][7]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][8]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][9]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][10]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][11]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][12]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][13]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][14]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][15]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][16]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][17]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][18]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][19]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][20]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][21]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][22]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][23]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][24]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][25]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][26]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][27]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][28]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][29]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][30]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[4][31]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][0]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][1]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][2]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][3]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][4]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][5]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][6]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][7]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][8]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][9]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][10]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][11]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][12]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][13]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][14]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][15]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][16]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][17]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][18]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][19]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][20]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][21]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][22]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][23]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][24]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][25]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][26]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][27]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][28]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][29]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][30]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[5][31]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][0]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][1]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][2]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][3]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][4]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][5]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][6]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][7]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][8]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][9]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][10]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][11]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][12]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][13]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][14]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][15]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][16]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][17]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][18]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][19]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][20]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][21]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][22]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][23]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][24]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][25]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][26]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][27]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][28]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][29]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][30]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[6][31]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][0]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][1]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][2]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][3]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][4]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][5]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][6]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][7]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][8]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][9]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][10]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][11]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][12]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][13]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][14]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][15]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][16]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][17]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][18]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][19]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][20]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][21]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][22]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][23]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][24]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][25]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][26]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][27]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][28]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][29]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][30]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[7][31]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][0]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][1]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][2]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][3]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][4]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][5]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][6]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][7]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][8]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][9]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][10]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][11]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][12]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][13]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][14]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][15]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][16]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][17]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][18]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][19]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][20]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][21]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][22]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][23]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][24]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][25]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][26]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][27]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][28]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][29]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][30]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[8][31]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[9][0]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[9][1]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[9][2]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[9][3]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[9][4]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[9][5]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[9][6]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[9][7]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[9][8]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[9][9]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[9][10]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[9][11]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[9][12]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[9][13]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[9][14]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (10041): Inferred latch for "ip_header[9][15]" at ipsend.v(74) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
Info (12128): Elaborating entity "fre_meter" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|fre_meter:fre_meter_inst00" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v Line: 364
Info (12128): Elaborating entity "Eth_RX_FIFO" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v Line: 389
Info (12128): Elaborating entity "dcfifo" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v Line: 96
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v Line: 96
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v Line: 96
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "65536"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "16"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_i3m1.tdf
    Info (12023): Found entity 1: dcfifo_i3m1 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_i3m1" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_dib.tdf
    Info (12023): Found entity 1: a_gray2bin_dib File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_gray2bin_dib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_dib" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|a_gray2bin_dib:rdptr_g_gray2bin" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_c77.tdf
    Info (12023): Found entity 1: a_graycounter_c77 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_c77.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_c77" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|a_graycounter_c77:rdptr_g1p" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_8lc.tdf
    Info (12023): Found entity 1: a_graycounter_8lc File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_8lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_8lc" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|a_graycounter_8lc:wrptr_g1p" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mv61.tdf
    Info (12023): Found entity 1: altsyncram_mv61 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_mv61.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_mv61" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|altsyncram_mv61:fifo_ram" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_i87.tdf
    Info (12023): Found entity 1: decode_i87 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/decode_i87.tdf Line: 22
Info (12128): Elaborating entity "decode_i87" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|altsyncram_mv61:fifo_ram|decode_i87:decode14" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_mv61.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_238.tdf
    Info (12023): Found entity 1: mux_238 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mux_238.tdf Line: 22
Info (12128): Elaborating entity "mux_238" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|altsyncram_mv61:fifo_ram|mux_238:mux15" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_mv61.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_ve9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|dffpipe_ve9:rs_brp" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fpl File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_fpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_fpl" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_0f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe17" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_fpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gpl File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_gpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_gpl" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info (12023): Found entity 1: dffpipe_1f9 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_1f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_1f9" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_gpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_u76.tdf
    Info (12023): Found entity 1: cmpr_u76 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/cmpr_u76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_u76" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|Eth_RX_FIFO:Eth_RX_FIFO_inst|dcfifo:dcfifo_component|dcfifo_i3m1:auto_generated|cmpr_u76:rdempty_eq_comp" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf Line: 80
Info (12128): Elaborating entity "iprecieve" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|iprecieve:iprecieve_inst" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v Line: 409
Warning (10230): Verilog HDL assignment warning at iprecieve.v(164): truncated value with size 32 to match size of target (16) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/iprecieve.v Line: 164
Info (12128): Elaborating entity "frequency_counter" for hierarchy "SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v Line: 458
Warning (10230): Verilog HDL assignment warning at frequency_counter.v(112): truncated value with size 20 to match size of target (4) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v Line: 112
Warning (10230): Verilog HDL assignment warning at frequency_counter.v(118): truncated value with size 20 to match size of target (4) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v Line: 118
Warning (10230): Verilog HDL assignment warning at frequency_counter.v(124): truncated value with size 20 to match size of target (4) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v Line: 124
Warning (10030): Net "Array[10]" at frequency_counter.v(56) has no driver or initial value, using a default initial value '0' File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v Line: 56
Info (12128): Elaborating entity "jpeg_core" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v Line: 367
Info (12128): Elaborating entity "jpeg_input" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v Line: 147
Warning (10036): Verilog HDL or VHDL warning at jpeg_input.v(377): object "img_precision_q" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v Line: 377
Info (12128): Elaborating entity "jpeg_dht" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dht:u_jpeg_dht" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v Line: 171
Info (12128): Elaborating entity "jpeg_dht_std_y_dc" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dht:u_jpeg_dht|jpeg_dht_std_y_dc:u_fixed_y_dc" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v Line: 741
Info (12128): Elaborating entity "jpeg_dht_std_y_ac" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dht:u_jpeg_dht|jpeg_dht_std_y_ac:u_fixed_y_ac" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v Line: 755
Info (12128): Elaborating entity "jpeg_dht_std_cx_dc" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dht:u_jpeg_dht|jpeg_dht_std_cx_dc:u_fixed_cx_dc" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v Line: 769
Info (12128): Elaborating entity "jpeg_dht_std_cx_ac" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dht:u_jpeg_dht|jpeg_dht_std_cx_ac:u_fixed_cx_ac" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v Line: 783
Info (12128): Elaborating entity "jpeg_idct" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v Line: 195
Info (12128): Elaborating entity "jpeg_idct_ram" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v Line: 88
Warning (10230): Verilog HDL assignment warning at jpeg_idct_ram.v(370): truncated value with size 32 to match size of target (4) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v Line: 370
Warning (10230): Verilog HDL assignment warning at jpeg_idct_ram.v(371): truncated value with size 32 to match size of target (4) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v Line: 371
Warning (10230): Verilog HDL assignment warning at jpeg_idct_ram.v(373): truncated value with size 32 to match size of target (4) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v Line: 373
Warning (10230): Verilog HDL assignment warning at jpeg_idct_ram.v(374): truncated value with size 32 to match size of target (4) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v Line: 374
Warning (10230): Verilog HDL assignment warning at jpeg_idct_ram.v(375): truncated value with size 32 to match size of target (4) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v Line: 375
Warning (10230): Verilog HDL assignment warning at jpeg_idct_ram.v(376): truncated value with size 32 to match size of target (4) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v Line: 376
Warning (10230): Verilog HDL assignment warning at jpeg_idct_ram.v(377): truncated value with size 32 to match size of target (4) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v Line: 377
Info (12128): Elaborating entity "jpeg_idct_ram_dp" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v Line: 91
Warning (10034): Output port "data0_o" at jpeg_idct_ram_dp.v(49) has no driver File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram_dp.v Line: 49
Info (12128): Elaborating entity "altsyncram" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram0|altsyncram:ram[0][15]__1"
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram0|altsyncram:ram[0][15]__1"
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram0|altsyncram:ram[0][15]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40d1.tdf
    Info (12023): Found entity 1: altsyncram_40d1 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_40d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_40d1" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram0|altsyncram:ram[0][15]__1|altsyncram_40d1:auto_generated" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "jpeg_idct_x" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v Line: 114
Info (12128): Elaborating entity "jpeg_idct_transpose" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v Line: 145
Info (12128): Elaborating entity "jpeg_idct_transpose_ram" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose.v Line: 90
Warning (10858): Verilog HDL warning at jpeg_idct_transpose_ram.v(61): object ram_read0_q used but never assigned File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v Line: 61
Warning (10030): Net "ram_read0_q" at jpeg_idct_transpose_ram.v(61) has no driver or initial value, using a default initial value '0' File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v Line: 61
Info (12128): Elaborating entity "altsyncram" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram0|altsyncram:ram[0][31]__2"
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram0|altsyncram:ram[0][31]__2"
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram0|altsyncram:ram[0][31]__2" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kvc1.tdf
    Info (12023): Found entity 1: altsyncram_kvc1 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_kvc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kvc1" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram0|altsyncram:ram[0][31]__2|altsyncram_kvc1:auto_generated" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "jpeg_idct_y" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v Line: 166
Info (12128): Elaborating entity "jpeg_idct_fifo" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_fifo:u_id_fifo" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v Line: 189
Warning (10230): Verilog HDL assignment warning at jpeg_idct_fifo.v(96): truncated value with size 32 to match size of target (3) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v Line: 96
Warning (10230): Verilog HDL assignment warning at jpeg_idct_fifo.v(101): truncated value with size 32 to match size of target (3) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v Line: 101
Warning (10230): Verilog HDL assignment warning at jpeg_idct_fifo.v(105): truncated value with size 32 to match size of target (4) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v Line: 105
Warning (10230): Verilog HDL assignment warning at jpeg_idct_fifo.v(108): truncated value with size 32 to match size of target (4) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v Line: 108
Info (12128): Elaborating entity "jpeg_dqt" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v Line: 227
Info (12128): Elaborating entity "jpeg_output" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v Line: 258
Warning (10230): Verilog HDL assignment warning at jpeg_output.v(299): truncated value with size 32 to match size of target (16) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v Line: 299
Warning (10230): Verilog HDL assignment warning at jpeg_output.v(300): truncated value with size 32 to match size of target (16) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v Line: 300
Info (12128): Elaborating entity "jpeg_output_y_ram" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v Line: 100
Info (12128): Elaborating entity "jpeg_output_y_ram_ram_dp_512_9" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|jpeg_output_y_ram_ram_dp_512_9:u_ram" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v Line: 155
Info (12128): Elaborating entity "jpeg_output_cx_ram" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v Line: 127
Info (12128): Elaborating entity "jpeg_output_cx_ram_ram_dp_256_8" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|jpeg_output_cx_ram_ram_dp_256_8:u_ram" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v Line: 451
Info (12128): Elaborating entity "jpeg_output_fifo" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_fifo:u_info" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v Line: 182
Warning (10230): Verilog HDL assignment warning at jpeg_output_fifo.v(96): truncated value with size 32 to match size of target (3) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v Line: 96
Warning (10230): Verilog HDL assignment warning at jpeg_output_fifo.v(101): truncated value with size 32 to match size of target (3) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v Line: 101
Warning (10230): Verilog HDL assignment warning at jpeg_output_fifo.v(105): truncated value with size 32 to match size of target (4) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v Line: 105
Warning (10230): Verilog HDL assignment warning at jpeg_output_fifo.v(108): truncated value with size 32 to match size of target (4) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v Line: 108
Info (12128): Elaborating entity "jpeg_bitbuffer" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_bitbuffer:u_jpeg_bitbuffer" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v Line: 279
Info (12128): Elaborating entity "jpeg_mcu_proc" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v Line: 311
Warning (10036): Verilog HDL or VHDL warning at jpeg_mcu_proc.v(122): object "code_bits_q" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v Line: 122
Warning (10230): Verilog HDL assignment warning at jpeg_mcu_proc.v(298): truncated value with size 32 to match size of target (16) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v Line: 298
Info (12128): Elaborating entity "jpeg_mcu_id" for hierarchy "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v Line: 106
Warning (10230): Verilog HDL assignment warning at jpeg_mcu_id.v(116): truncated value with size 32 to match size of target (16) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v Line: 116
Warning (10230): Verilog HDL assignment warning at jpeg_mcu_id.v(117): truncated value with size 32 to match size of target (16) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v Line: 117
Warning (10230): Verilog HDL assignment warning at jpeg_mcu_id.v(118): truncated value with size 32 to match size of target (16) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v Line: 118
Warning (10230): Verilog HDL assignment warning at jpeg_mcu_id.v(162): truncated value with size 32 to match size of target (16) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v Line: 162
Info (12128): Elaborating entity "VIP_RGB888_YCbCr444" for hierarchy "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v Line: 402
Info (12128): Elaborating entity "sdram_top" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v Line: 490
Info (12128): Elaborating entity "sdram_fifo_ctrl" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_top.v Line: 115
Warning (10036): Verilog HDL or VHDL warning at sdram_fifo_ctrl.v(61): object "wr_ack_r2" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v Line: 61
Info (12128): Elaborating entity "afifo_40_1024" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v Line: 185
Info (12128): Elaborating entity "dcfifo" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_40_1024.v Line: 96
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_40_1024.v Line: 96
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_40_1024.v Line: 96
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "40"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_0ul1.tdf
    Info (12023): Found entity 1: dcfifo_0ul1 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_0ul1" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_gray2bin_7ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_677.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|a_graycounter_677:rdptr_g1p" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_2lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|a_graycounter_2lc:wrptr_g1p" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2271.tdf
    Info (12023): Found entity 1: altsyncram_2271 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_2271.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2271" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|altsyncram_2271:fifo_ram" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|dffpipe_pe9:rs_brp" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/cmpr_o76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_40_1024:wr_fifo|dcfifo:dcfifo_component|dcfifo_0ul1:auto_generated|cmpr_o76:rdempty_eq_comp" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf Line: 80
Info (12128): Elaborating entity "afifo_16_1024" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v Line: 203
Info (12128): Elaborating entity "dcfifo" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_16_1024.v Line: 96
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_16_1024.v Line: 96
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_16_1024.v Line: 96
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_6ul1.tdf
    Info (12023): Found entity 1: dcfifo_6ul1 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_6ul1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_6ul1" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8271.tdf
    Info (12023): Found entity 1: altsyncram_8271 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_8271.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8271" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|altsyncram_8271:fifo_ram" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_6ul1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_6ul1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cpl File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_cpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_cpl" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_6ul1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_te9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|afifo_16_1024:rd_fifo|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_cpl.tdf Line: 34
Info (12128): Elaborating entity "sdram_controller" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_top.v Line: 148
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_controller.v Line: 79
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_controller.v Line: 104
Info (12128): Elaborating entity "sdram_data" for hierarchy "SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_controller.v Line: 117
Info (12128): Elaborating entity "video_pll" for hierarchy "SmartCamera:SmartCamera_inst|video_pll:video_pll_m0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v Line: 503
Info (12128): Elaborating entity "altpll" for hierarchy "SmartCamera:SmartCamera_inst|video_pll:video_pll_m0|altpll:altpll_component" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/video_pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|video_pll:video_pll_m0|altpll:altpll_component" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/video_pll.v Line: 90
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|video_pll:video_pll_m0|altpll:altpll_component" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/video_pll.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=video_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v
    Info (12023): Found entity 1: video_pll_altpll File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/video_pll_altpll.v Line: 29
Info (12128): Elaborating entity "video_pll_altpll" for hierarchy "SmartCamera:SmartCamera_inst|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_driver" for hierarchy "SmartCamera:SmartCamera_inst|vga_driver:vga_driver_inst" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v Line: 524
Warning (10230): Verilog HDL assignment warning at vga_driver.v(68): truncated value with size 32 to match size of target (16) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VGA/vga_driver.v Line: 68
Warning (10230): Verilog HDL assignment warning at vga_driver.v(69): truncated value with size 32 to match size of target (16) File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VGA/vga_driver.v Line: 69
Info (12128): Elaborating entity "VIP_Bit_Erosion_Detector" for hierarchy "SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v Line: 539
Info (12128): Elaborating entity "VIP_Matrix_Generate_9X9_1Bit" for hierarchy "SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Erosion_Detector.v Line: 62
Info (12128): Elaborating entity "Line_Shift_RAM_9_1Bit" for hierarchy "SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_9X9_1Bit.v Line: 110
Info (12128): Elaborating entity "altshift_taps" for hierarchy "SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit|altshift_taps:ALTSHIFT_TAPS_component" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v Line: 110
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit|altshift_taps:ALTSHIFT_TAPS_component" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v Line: 110
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v Line: 110
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "8"
    Info (12134): Parameter "tap_distance" = "640"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_m501.tdf
    Info (12023): Found entity 1: shift_taps_m501 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_m501.tdf Line: 26
Info (12128): Elaborating entity "shift_taps_m501" for hierarchy "SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_m501:auto_generated" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ma1.tdf
    Info (12023): Found entity 1: altsyncram_3ma1 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_3ma1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3ma1" for hierarchy "SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_m501:auto_generated|altsyncram_3ma1:altsyncram2" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_m501.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf
    Info (12023): Found entity 1: cntr_3uf File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/cntr_3uf.tdf Line: 27
Info (12128): Elaborating entity "cntr_3uf" for hierarchy "SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_m501:auto_generated|cntr_3uf:cntr1" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_m501.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/cmpr_7ic.tdf Line: 22
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "SmartCamera:SmartCamera_inst|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_m501:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/cntr_3uf.tdf Line: 85
Info (12128): Elaborating entity "VIP_Bit_Dilation_Detector" for hierarchy "SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v Line: 552
Info (12128): Elaborating entity "VIP_Matrix_Generate_3X3_1Bit" for hierarchy "SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v Line: 85
Info (12128): Elaborating entity "Line_Shift_RAM_1Bit" for hierarchy "SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v Line: 94
Info (12128): Elaborating entity "altshift_taps" for hierarchy "SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v Line: 100
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v Line: 100
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v Line: 100
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "6"
    Info (12134): Parameter "tap_distance" = "640"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_k501.tdf
    Info (12023): Found entity 1: shift_taps_k501 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_k501.tdf Line: 26
Info (12128): Elaborating entity "shift_taps_k501" for hierarchy "SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k501:auto_generated" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vla1.tdf
    Info (12023): Found entity 1: altsyncram_vla1 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_vla1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vla1" for hierarchy "SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k501:auto_generated|altsyncram_vla1:altsyncram2" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_k501.tdf Line: 35
Info (12128): Elaborating entity "position" for hierarchy "SmartCamera:SmartCamera_inst|position:u_position" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v Line: 562
Warning (10036): Verilog HDL or VHDL warning at position.v(27): object "debug_xmaxr" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v Line: 27
Warning (10036): Verilog HDL or VHDL warning at position.v(40): object "x_maxr2" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v Line: 40
Warning (10036): Verilog HDL or VHDL warning at position.v(41): object "debug_xminr" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v Line: 41
Warning (10036): Verilog HDL or VHDL warning at position.v(55): object "x_minr2" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v Line: 55
Warning (10036): Verilog HDL or VHDL warning at position.v(57): object "debug_ymaxr" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v Line: 57
Warning (10036): Verilog HDL or VHDL warning at position.v(72): object "y_maxr2" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v Line: 72
Warning (10036): Verilog HDL or VHDL warning at position.v(73): object "debug_yminr" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v Line: 73
Warning (10036): Verilog HDL or VHDL warning at position.v(88): object "y_minr2" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v Line: 88
Info (12128): Elaborating entity "CH9350" for hierarchy "SmartCamera:SmartCamera_inst|CH9350:CH9350_inst" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v Line: 583
Warning (10036): Verilog HDL or VHDL warning at CH9350.v(29): object "rx_data_d2" assigned a value but never read File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/box/CH9350.v Line: 29
Info (12128): Elaborating entity "uart_rx" for hierarchy "SmartCamera:SmartCamera_inst|CH9350:CH9350_inst|uart_rx:uart_rx_inst" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/box/CH9350.v Line: 49
Info (12128): Elaborating entity "box" for hierarchy "SmartCamera:SmartCamera_inst|box:box_inst" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v Line: 612
Info (12128): Elaborating entity "uart_tx" for hierarchy "SmartCamera:SmartCamera_inst|uart_tx:uart_tx_inst" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v Line: 695
Info (12128): Elaborating entity "cmsdk_ahb_to_sram" for hierarchy "cmsdk_ahb_to_sram:AhbItcm" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 923
Info (12128): Elaborating entity "cmsdk_fpga_sram" for hierarchy "cmsdk_fpga_sram:ITCM" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 935
Info (12128): Elaborating entity "fpga_sram_ip" for hierarchy "cmsdk_fpga_sram:ITCM|fpga_sram_ip:fpga_sram_ip_inst" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_fpga_sram.v Line: 76
Info (12128): Elaborating entity "altsyncram" for hierarchy "cmsdk_fpga_sram:ITCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/fpga_sram_ip.v Line: 88
Info (12130): Elaborated megafunction instantiation "cmsdk_fpga_sram:ITCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/fpga_sram_ip.v Line: 88
Info (12133): Instantiated megafunction "cmsdk_fpga_sram:ITCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/fpga_sram_ip.v Line: 88
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../tool/initial.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3al1.tdf
    Info (12023): Found entity 1: altsyncram_3al1 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_3al1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_3al1" for hierarchy "cmsdk_fpga_sram:ITCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component|altsyncram_3al1:auto_generated" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/decode_jsa.tdf Line: 22
Info (12128): Elaborating entity "decode_jsa" for hierarchy "cmsdk_fpga_sram:ITCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component|altsyncram_3al1:auto_generated|decode_jsa:decode3" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_3al1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/decode_c8a.tdf Line: 22
Info (12128): Elaborating entity "decode_c8a" for hierarchy "cmsdk_fpga_sram:ITCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component|altsyncram_3al1:auto_generated|decode_c8a:rden_decode" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_3al1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mux_gob.tdf Line: 22
Info (12128): Elaborating entity "mux_gob" for hierarchy "cmsdk_fpga_sram:ITCM|fpga_sram_ip:fpga_sram_ip_inst|altsyncram:altsyncram_component|altsyncram_3al1:auto_generated|mux_gob:mux2" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_3al1.tdf Line: 46
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "HRESP_AHBL1P4[1]" is missing source, defaulting to GND File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 384
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "HRESP_AHBL1P4[1]" is missing source, defaulting to GND File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 384
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k501:auto_generated|altsyncram_vla1:altsyncram2|q_b[2]" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_vla1.tdf Line: 98
        Warning (14320): Synthesized away node "SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k501:auto_generated|altsyncram_vla1:altsyncram2|q_b[3]" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_vla1.tdf Line: 128
        Warning (14320): Synthesized away node "SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k501:auto_generated|altsyncram_vla1:altsyncram2|q_b[4]" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_vla1.tdf Line: 158
        Warning (14320): Synthesized away node "SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k501:auto_generated|altsyncram_vla1:altsyncram2|q_b[5]" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_vla1.tdf Line: 188
Info (276014): Found 9 instances of uninferred RAM logic
    Info (276004): RAM logic "SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|preamble" is uninferred due to inappropriate RAM size File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 40
    Info (276004): RAM logic "SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|mac_addr" is uninferred due to inappropriate RAM size File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 41
    Info (276004): RAM logic "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_fifo:u_id_fifo|ram_q" is uninferred due to inappropriate RAM size File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v Line: 69
    Info (276004): RAM logic "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_fifo:u_info|ram_q" is uninferred due to inappropriate RAM size File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v Line: 69
    Info (276004): RAM logic "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|Ram0" is uninferred due to inappropriate RAM size File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v Line: 430
    Info (276007): RAM logic "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|jpeg_output_y_ram_ram_dp_512_9:u_ram|ram" is uninferred due to asynchronous read logic File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v Line: 212
    Info (276007): RAM logic "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|jpeg_output_cx_ram_ram_dp_256_8:u_ram|ram" is uninferred due to asynchronous read logic File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v Line: 508
    Info (276007): RAM logic "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|jpeg_output_cx_ram_ram_dp_256_8:u_ram|ram" is uninferred due to asynchronous read logic File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v Line: 508
    Info (276004): RAM logic "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|Ram0" is uninferred due to inappropriate RAM size File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v Line: 127
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (14) in the Memory Initialization File "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/Smart_camera.ram1_ipsend_dcf860f0.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|jpeg_output_y_ram_ram_dp_512_9:u_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|jpeg_output_cx_ram_ram_dp_256_8:u_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cr|jpeg_output_cx_ram_ram_dp_256_8:u_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|table_dqt_q_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 29 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|Mod0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v Line: 124
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|Div0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v Line: 112
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|Mod1" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v Line: 124
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|Mod2" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v Line: 124
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|Div1" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v Line: 118
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|Mult5" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v Line: 342
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|Mult6" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v Line: 343
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cortexm3ds_logic:ulogic|Mult0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13205
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|Mult4" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v Line: 195
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "cortexm3ds_logic:ulogic|Add25" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13168
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|Mult2" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v Line: 193
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|Mult3" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v Line: 194
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|Mult0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v Line: 191
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|Mult1" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v Line: 192
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|Mult5" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v Line: 63
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|Mult2" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v Line: 60
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|Mult0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v Line: 57
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|Mult3" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v Line: 243
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|Mult5" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v Line: 342
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|Mult6" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v Line: 343
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|Mult1" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v Line: 241
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|Mult0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v Line: 240
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|Mult4" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v Line: 195
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|Mult2" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v Line: 242
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|Mult2" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v Line: 193
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|Mult3" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v Line: 194
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|Mult0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v Line: 191
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|Mult1" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v Line: 192
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|Mult0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v Line: 256
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|jpeg_output_y_ram_ram_dp_512_9:u_ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_y_ram:u_ram_y|jpeg_output_y_ram_ram_dp_512_9:u_ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_svg1.tdf
    Info (12023): Found entity 1: altsyncram_svg1 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_svg1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|jpeg_output_cx_ram_ram_dp_256_8:u_ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_cx_ram:u_ram_cb|jpeg_output_cx_ram_ram_dp_256_8:u_ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40h1.tdf
    Info (12023): Found entity 1: altsyncram_40h1 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_40h1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|altsyncram:table_dqt_q_rtl_0"
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|altsyncram:table_dqt_q_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ec81.tdf
    Info (12023): Found entity 1: altsyncram_ec81 File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_ec81.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v Line: 124
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod0" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v Line: 124
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dcm.tdf
    Info (12023): Found entity 1: lpm_divide_dcm File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/lpm_divide_dcm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_2nh File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/sign_div_unsign_2nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf
    Info (12023): Found entity 1: alt_u_div_o9f File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_u_div_o9f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Div0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v Line: 112
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Div0" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v Line: 112
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/lpm_divide_vim.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/sign_div_unsign_nlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_u_div_27f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod1" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v Line: 124
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod1" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v Line: 124
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf
    Info (12023): Found entity 1: lpm_divide_2bm File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/lpm_divide_2bm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod2" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v Line: 124
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Mod2" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v Line: 124
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf
    Info (12023): Found entity 1: lpm_divide_l9m File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/lpm_divide_l9m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_u_div_84f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Div1" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v Line: 118
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst|lpm_divide:Div1" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v Line: 118
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/lpm_divide_ihm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult5" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v Line: 342
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult5" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v Line: 342
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "41"
    Info (12134): Parameter "LPM_WIDTHR" = "41"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_78t.tdf
    Info (12023): Found entity 1: mult_78t File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_78t.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "cortexm3ds_logic:ulogic|lpm_mult:Mult0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13205
Info (12133): Instantiated megafunction "cortexm3ds_logic:ulogic|lpm_mult:Mult0" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13205
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult4" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v Line: 195
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult4" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v Line: 195
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "45"
    Info (12134): Parameter "LPM_WIDTHR" = "45"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_26t.tdf
    Info (12023): Found entity 1: mult_26t File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_26t.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "cortexm3ds_logic:ulogic|lpm_add_sub:Add25" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13168
Info (12133): Instantiated megafunction "cortexm3ds_logic:ulogic|lpm_add_sub:Add25" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v Line: 13168
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf
    Info (12023): Found entity 1: add_sub_pvi File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_pvi.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult2" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v Line: 193
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult2" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v Line: 193
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "45"
    Info (12134): Parameter "LPM_WIDTHR" = "45"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v Line: 191
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_y:u_idct_y|lpm_mult:Mult0" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v Line: 191
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "45"
    Info (12134): Parameter "LPM_WIDTHR" = "45"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult5" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v Line: 63
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult5" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v Line: 63
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult5|multcore:mult_core", which is child of megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult5" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult5" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult5" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_bfh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult5|altshift:external_latency_ffs", which is child of megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult5" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult2" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v Line: 60
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult2" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v Line: 60
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult2" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult2" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult2" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_lgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult2" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v Line: 57
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult0" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v Line: 57
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult0" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult0" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult0" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_kgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "SmartCamera:SmartCamera_inst|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst|lpm_mult:Mult0" File: g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult3" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v Line: 243
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult3" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v Line: 243
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "46"
    Info (12134): Parameter "LPM_WIDTHR" = "46"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_o9t.tdf
    Info (12023): Found entity 1: mult_o9t File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_o9t.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult1" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v Line: 241
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult1" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v Line: 241
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "45"
    Info (12134): Parameter "LPM_WIDTHR" = "45"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_m9t.tdf
    Info (12023): Found entity 1: mult_m9t File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_m9t.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v Line: 240
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult0" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v Line: 240
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "46"
    Info (12134): Parameter "LPM_WIDTHR" = "46"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult4" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v Line: 195
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult4" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v Line: 195
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf
    Info (12023): Found entity 1: mult_v5t File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_v5t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult2" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v Line: 242
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|lpm_mult:Mult2" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v Line: 242
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "44"
    Info (12134): Parameter "LPM_WIDTHR" = "44"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_k9t.tdf
    Info (12023): Found entity 1: mult_k9t File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_k9t.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult2" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v Line: 193
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult2" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v Line: 193
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_66t.tdf
    Info (12023): Found entity 1: mult_66t File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_66t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v Line: 191
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_x:u_idct_x|lpm_mult:Mult0" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v Line: 191
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|lpm_mult:Mult0" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v Line: 256
Info (12133): Instantiated megafunction "SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_dqt:u_jpeg_dqt|lpm_mult:Mult0" with the following parameter: File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v Line: 256
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_pbt.tdf
    Info (12023): Found entity 1: mult_pbt File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_pbt.tdf Line: 28
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "cortexm3ds_logic:ulogic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "cortexm3ds_logic:ulogic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_7dt.tdf Line: 90
Warning (12241): 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 684 buffer(s)
    Info (13019): Ignored 684 SOFT buffer(s)
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[8][29]" merged with LATCH primitive "SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[0][4]" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
    Info (13026): Duplicate LATCH primitive "SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[8][17]" merged with LATCH primitive "SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst|ip_header[0][4]" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v Line: 74
    Info (13026): Duplicate LATCH primitive "tx_str[6]" merged with LATCH primitive "tx_str[2]" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1003
Warning (13012): Latch tx_str[2] has unsafe behavior File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1003
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tx_cnt[7] File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1027
Warning (13012): Latch tx_str[1] has unsafe behavior File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1003
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tx_cnt[7] File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1027
Warning (13012): Latch tx_str[0] has unsafe behavior File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1003
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tx_cnt[7] File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1027
Warning (13012): Latch tx_str[3] has unsafe behavior File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1003
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tx_cnt[7] File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1027
Warning (13012): Latch tx_str[5] has unsafe behavior File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1003
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tx_cnt[7] File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1027
Warning (13012): Latch tx_str[4] has unsafe behavior File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1003
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tx_cnt[7] File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1027
Warning (13012): Latch tx_str[7] has unsafe behavior File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1003
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tx_cnt[7] File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 1027
Info (13000): Registers with preset signals will power-up high File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_apb_uart.v Line: 475
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "SmartCamera:SmartCamera_inst|SMC:SMC_inst|bit_count[0]" is converted into an equivalent circuit using register "SmartCamera:SmartCamera_inst|SMC:SMC_inst|bit_count[0]~_emulated" and latch "SmartCamera:SmartCamera_inst|SMC:SMC_inst|bit_count[0]~1" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/SMC.v Line: 46
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "e_reset" is stuck at VCC File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 25
    Warning (13410): Pin "seg_data[7]" is stuck at VCC File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 58
Info (286030): Timing-Driven Synthesis is running
Info (17049): 208 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/output_files/Smart_camera.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "e_rxer" File: F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v Line: 23
Info (21057): Implemented 40859 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 65 output pins
    Info (21060): Implemented 34 bidirectional pins
    Info (21061): Implemented 40088 logic cells
    Info (21064): Implemented 586 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 70 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 157 warnings
    Info: Peak virtual memory: 5155 megabytes
    Info: Processing ended: Sun May 22 11:47:44 2022
    Info: Elapsed time: 00:04:27
    Info: Total CPU time (on all processors): 00:04:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/output_files/Smart_camera.map.smsg.


