Running: C:\Xilinx\12.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o D:/Documents/Academics/sem 2-2/CO/Labs/lab5/testbench_isim_beh.exe -prj D:/Documents/Academics/sem 2-2/CO/Labs/lab5/testbench_beh.prj work.testbench work.glbl 
ISim M.63c (signature 0x7dea747)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"D:/Documents/Academics/sem 2-2/CO/Labs/lab5/lab5.v\" into library work
Analyzing Verilog file \"C:/Xilinx/12.2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Compiling module CtrlUnit
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/Documents/Academics/sem 2-2/CO/Labs/lab5/testbench_isim_beh.exe
Fuse Memory Usage: 17592 KB
Fuse CPU Usage: 124 ms
