// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module TOP_channel_mult_Pipeline_VITIS_LOOP_63_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        channel_out_din,
        channel_out_full_n,
        channel_out_write,
        sext_ln1171,
        sext_ln1171_72,
        sext_ln1171_73,
        sext_ln1171_74,
        sext_ln1171_75,
        sext_ln1171_76,
        sext_ln1171_77,
        sext_ln1171_78,
        sext_ln1171_79,
        sext_ln1171_80,
        sext_ln1171_81,
        sext_ln1171_82,
        sext_ln1171_83,
        sext_ln1171_84,
        sext_ln1171_85,
        sext_ln1171_86,
        sext_ln1171_87,
        sext_ln1171_88,
        sext_ln1171_89,
        sext_ln1171_90,
        sext_ln1171_91,
        sext_ln1171_92,
        sext_ln1171_93,
        sext_ln1171_94,
        sext_ln1171_95,
        sext_ln1171_96,
        sext_ln1171_97,
        sext_ln1171_98,
        sext_ln1171_99,
        sext_ln1171_100,
        sext_ln1171_101,
        sext_ln1171_102,
        sext_ln1171_103,
        sext_ln1171_104,
        sext_ln1171_105,
        sext_ln1171_106,
        sext_ln1171_107,
        sext_ln1171_108,
        sext_ln1171_109,
        sext_ln1171_110,
        sext_ln1171_111,
        sext_ln1171_112,
        sext_ln1171_113,
        sext_ln1171_114,
        sext_ln1171_115,
        sext_ln1171_116,
        sext_ln1171_117,
        sext_ln1171_118,
        sext_ln1171_119,
        sext_ln1171_120,
        sext_ln1171_121,
        sext_ln1171_122,
        sext_ln1171_123,
        sext_ln1171_124,
        sext_ln1171_125,
        sext_ln1171_126,
        sext_ln1171_127,
        sext_ln1171_128,
        sext_ln1171_129,
        sext_ln1171_130,
        sext_ln1171_131,
        sext_ln1171_132,
        sext_ln1171_133,
        sext_ln1171_134,
        xr_dout,
        xr_empty_n,
        xr_read,
        xi_dout,
        xi_empty_n,
        xi_read
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] channel_out_din;
input   channel_out_full_n;
output   channel_out_write;
input  [15:0] sext_ln1171;
input  [15:0] sext_ln1171_72;
input  [15:0] sext_ln1171_73;
input  [15:0] sext_ln1171_74;
input  [15:0] sext_ln1171_75;
input  [15:0] sext_ln1171_76;
input  [15:0] sext_ln1171_77;
input  [15:0] sext_ln1171_78;
input  [15:0] sext_ln1171_79;
input  [15:0] sext_ln1171_80;
input  [15:0] sext_ln1171_81;
input  [15:0] sext_ln1171_82;
input  [15:0] sext_ln1171_83;
input  [15:0] sext_ln1171_84;
input  [15:0] sext_ln1171_85;
input  [15:0] sext_ln1171_86;
input  [15:0] sext_ln1171_87;
input  [15:0] sext_ln1171_88;
input  [15:0] sext_ln1171_89;
input  [15:0] sext_ln1171_90;
input  [15:0] sext_ln1171_91;
input  [15:0] sext_ln1171_92;
input  [15:0] sext_ln1171_93;
input  [15:0] sext_ln1171_94;
input  [15:0] sext_ln1171_95;
input  [15:0] sext_ln1171_96;
input  [15:0] sext_ln1171_97;
input  [15:0] sext_ln1171_98;
input  [15:0] sext_ln1171_99;
input  [15:0] sext_ln1171_100;
input  [15:0] sext_ln1171_101;
input  [15:0] sext_ln1171_102;
input  [15:0] sext_ln1171_103;
input  [15:0] sext_ln1171_104;
input  [15:0] sext_ln1171_105;
input  [15:0] sext_ln1171_106;
input  [15:0] sext_ln1171_107;
input  [15:0] sext_ln1171_108;
input  [15:0] sext_ln1171_109;
input  [15:0] sext_ln1171_110;
input  [15:0] sext_ln1171_111;
input  [15:0] sext_ln1171_112;
input  [15:0] sext_ln1171_113;
input  [15:0] sext_ln1171_114;
input  [15:0] sext_ln1171_115;
input  [15:0] sext_ln1171_116;
input  [15:0] sext_ln1171_117;
input  [15:0] sext_ln1171_118;
input  [15:0] sext_ln1171_119;
input  [15:0] sext_ln1171_120;
input  [15:0] sext_ln1171_121;
input  [15:0] sext_ln1171_122;
input  [15:0] sext_ln1171_123;
input  [15:0] sext_ln1171_124;
input  [15:0] sext_ln1171_125;
input  [15:0] sext_ln1171_126;
input  [15:0] sext_ln1171_127;
input  [15:0] sext_ln1171_128;
input  [15:0] sext_ln1171_129;
input  [15:0] sext_ln1171_130;
input  [15:0] sext_ln1171_131;
input  [15:0] sext_ln1171_132;
input  [15:0] sext_ln1171_133;
input  [15:0] sext_ln1171_134;
input  [15:0] xr_dout;
input   xr_empty_n;
output   xr_read;
input  [15:0] xi_dout;
input   xi_empty_n;
output   xi_read;

reg ap_idle;
reg[15:0] channel_out_din;
reg channel_out_write;
reg xr_read;
reg xi_read;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_state16_pp0_stage7_iter1;
reg    ap_block_pp0_stage7_subdone;
reg   [0:0] icmp_ln63_reg_2746;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    xr_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg    xi_blk_n;
reg    channel_out_blk_n;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage0;
reg  signed [15:0] reg_587;
reg    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
reg    ap_block_state18_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
reg    ap_block_state19_pp0_stage2_iter2;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_state13_pp0_stage4_iter1;
reg    ap_block_pp0_stage4_11001;
reg  signed [15:0] reg_591;
reg    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
reg    ap_block_state20_pp0_stage3_iter2;
reg    ap_block_pp0_stage3_11001;
wire  signed [23:0] sext_ln1171_134_cast_fu_595_p1;
reg  signed [23:0] sext_ln1171_134_cast_reg_2426;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
reg    ap_block_state17_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire  signed [23:0] sext_ln1171_133_cast_fu_599_p1;
reg  signed [23:0] sext_ln1171_133_cast_reg_2431;
wire  signed [23:0] sext_ln1171_132_cast_fu_603_p1;
reg  signed [23:0] sext_ln1171_132_cast_reg_2436;
wire  signed [23:0] sext_ln1171_131_cast_fu_607_p1;
reg  signed [23:0] sext_ln1171_131_cast_reg_2441;
wire  signed [23:0] sext_ln1171_130_cast_fu_611_p1;
reg  signed [23:0] sext_ln1171_130_cast_reg_2446;
wire  signed [23:0] sext_ln1171_129_cast_fu_615_p1;
reg  signed [23:0] sext_ln1171_129_cast_reg_2451;
wire  signed [23:0] sext_ln1171_128_cast_fu_619_p1;
reg  signed [23:0] sext_ln1171_128_cast_reg_2456;
wire  signed [23:0] sext_ln1171_127_cast_fu_623_p1;
reg  signed [23:0] sext_ln1171_127_cast_reg_2461;
wire  signed [23:0] sext_ln1171_126_cast_fu_627_p1;
reg  signed [23:0] sext_ln1171_126_cast_reg_2466;
wire  signed [23:0] sext_ln1171_125_cast_fu_631_p1;
reg  signed [23:0] sext_ln1171_125_cast_reg_2471;
wire  signed [23:0] sext_ln1171_124_cast_fu_635_p1;
reg  signed [23:0] sext_ln1171_124_cast_reg_2476;
wire  signed [23:0] sext_ln1171_123_cast_fu_639_p1;
reg  signed [23:0] sext_ln1171_123_cast_reg_2481;
wire  signed [23:0] sext_ln1171_122_cast_fu_643_p1;
reg  signed [23:0] sext_ln1171_122_cast_reg_2486;
wire  signed [23:0] sext_ln1171_121_cast_fu_647_p1;
reg  signed [23:0] sext_ln1171_121_cast_reg_2491;
wire  signed [23:0] sext_ln1171_120_cast_fu_651_p1;
reg  signed [23:0] sext_ln1171_120_cast_reg_2496;
wire  signed [23:0] sext_ln1171_119_cast_fu_655_p1;
reg  signed [23:0] sext_ln1171_119_cast_reg_2501;
wire  signed [23:0] sext_ln1171_118_cast_fu_659_p1;
reg  signed [23:0] sext_ln1171_118_cast_reg_2506;
wire  signed [23:0] sext_ln1171_117_cast_fu_663_p1;
reg  signed [23:0] sext_ln1171_117_cast_reg_2511;
wire  signed [23:0] sext_ln1171_116_cast_fu_667_p1;
reg  signed [23:0] sext_ln1171_116_cast_reg_2516;
wire  signed [23:0] sext_ln1171_115_cast_fu_671_p1;
reg  signed [23:0] sext_ln1171_115_cast_reg_2521;
wire  signed [23:0] sext_ln1171_114_cast_fu_675_p1;
reg  signed [23:0] sext_ln1171_114_cast_reg_2526;
wire  signed [23:0] sext_ln1171_113_cast_fu_679_p1;
reg  signed [23:0] sext_ln1171_113_cast_reg_2531;
wire  signed [23:0] sext_ln1171_112_cast_fu_683_p1;
reg  signed [23:0] sext_ln1171_112_cast_reg_2536;
wire  signed [23:0] sext_ln1171_111_cast_fu_687_p1;
reg  signed [23:0] sext_ln1171_111_cast_reg_2541;
wire  signed [23:0] sext_ln1171_110_cast_fu_691_p1;
reg  signed [23:0] sext_ln1171_110_cast_reg_2546;
wire  signed [23:0] sext_ln1171_109_cast_fu_695_p1;
reg  signed [23:0] sext_ln1171_109_cast_reg_2551;
wire  signed [23:0] sext_ln1171_108_cast_fu_699_p1;
reg  signed [23:0] sext_ln1171_108_cast_reg_2556;
wire  signed [23:0] sext_ln1171_107_cast_fu_703_p1;
reg  signed [23:0] sext_ln1171_107_cast_reg_2561;
wire  signed [23:0] sext_ln1171_106_cast_fu_707_p1;
reg  signed [23:0] sext_ln1171_106_cast_reg_2566;
wire  signed [23:0] sext_ln1171_105_cast_fu_711_p1;
reg  signed [23:0] sext_ln1171_105_cast_reg_2571;
wire  signed [23:0] sext_ln1171_104_cast_fu_715_p1;
reg  signed [23:0] sext_ln1171_104_cast_reg_2576;
wire  signed [23:0] sext_ln1171_103_cast_fu_719_p1;
reg  signed [23:0] sext_ln1171_103_cast_reg_2581;
wire  signed [23:0] sext_ln1171_102_cast_fu_723_p1;
reg  signed [23:0] sext_ln1171_102_cast_reg_2586;
wire  signed [23:0] sext_ln1171_101_cast_fu_727_p1;
reg  signed [23:0] sext_ln1171_101_cast_reg_2591;
wire  signed [23:0] sext_ln1171_100_cast_fu_731_p1;
reg  signed [23:0] sext_ln1171_100_cast_reg_2596;
wire  signed [23:0] sext_ln1171_99_cast_fu_735_p1;
reg  signed [23:0] sext_ln1171_99_cast_reg_2601;
wire  signed [23:0] sext_ln1171_98_cast_fu_739_p1;
reg  signed [23:0] sext_ln1171_98_cast_reg_2606;
wire  signed [23:0] sext_ln1171_97_cast_fu_743_p1;
reg  signed [23:0] sext_ln1171_97_cast_reg_2611;
wire  signed [23:0] sext_ln1171_96_cast_fu_747_p1;
reg  signed [23:0] sext_ln1171_96_cast_reg_2616;
wire  signed [23:0] sext_ln1171_95_cast_fu_751_p1;
reg  signed [23:0] sext_ln1171_95_cast_reg_2621;
wire  signed [23:0] sext_ln1171_94_cast_fu_755_p1;
reg  signed [23:0] sext_ln1171_94_cast_reg_2626;
wire  signed [23:0] sext_ln1171_93_cast_fu_759_p1;
reg  signed [23:0] sext_ln1171_93_cast_reg_2631;
wire  signed [23:0] sext_ln1171_92_cast_fu_763_p1;
reg  signed [23:0] sext_ln1171_92_cast_reg_2636;
wire  signed [23:0] sext_ln1171_91_cast_fu_767_p1;
reg  signed [23:0] sext_ln1171_91_cast_reg_2641;
wire  signed [23:0] sext_ln1171_90_cast_fu_771_p1;
reg  signed [23:0] sext_ln1171_90_cast_reg_2646;
wire  signed [23:0] sext_ln1171_89_cast_fu_775_p1;
reg  signed [23:0] sext_ln1171_89_cast_reg_2651;
wire  signed [23:0] sext_ln1171_88_cast_fu_779_p1;
reg  signed [23:0] sext_ln1171_88_cast_reg_2656;
wire  signed [23:0] sext_ln1171_87_cast_fu_783_p1;
reg  signed [23:0] sext_ln1171_87_cast_reg_2661;
wire  signed [23:0] sext_ln1171_86_cast_fu_787_p1;
reg  signed [23:0] sext_ln1171_86_cast_reg_2666;
wire  signed [23:0] sext_ln1171_85_cast_fu_791_p1;
reg  signed [23:0] sext_ln1171_85_cast_reg_2671;
wire  signed [23:0] sext_ln1171_84_cast_fu_795_p1;
reg  signed [23:0] sext_ln1171_84_cast_reg_2676;
wire  signed [23:0] sext_ln1171_83_cast_fu_799_p1;
reg  signed [23:0] sext_ln1171_83_cast_reg_2681;
wire  signed [23:0] sext_ln1171_82_cast_fu_803_p1;
reg  signed [23:0] sext_ln1171_82_cast_reg_2686;
wire  signed [23:0] sext_ln1171_81_cast_fu_807_p1;
reg  signed [23:0] sext_ln1171_81_cast_reg_2691;
wire  signed [23:0] sext_ln1171_80_cast_fu_811_p1;
reg  signed [23:0] sext_ln1171_80_cast_reg_2696;
wire  signed [23:0] sext_ln1171_79_cast_fu_815_p1;
reg  signed [23:0] sext_ln1171_79_cast_reg_2701;
wire  signed [23:0] sext_ln1171_78_cast_fu_819_p1;
reg  signed [23:0] sext_ln1171_78_cast_reg_2706;
wire  signed [23:0] sext_ln1171_77_cast_fu_823_p1;
reg  signed [23:0] sext_ln1171_77_cast_reg_2711;
wire  signed [23:0] sext_ln1171_76_cast_fu_827_p1;
reg  signed [23:0] sext_ln1171_76_cast_reg_2716;
wire  signed [23:0] sext_ln1171_75_cast_fu_831_p1;
reg  signed [23:0] sext_ln1171_75_cast_reg_2721;
wire  signed [23:0] sext_ln1171_74_cast_fu_835_p1;
reg  signed [23:0] sext_ln1171_74_cast_reg_2726;
wire  signed [23:0] sext_ln1171_73_cast_fu_839_p1;
reg  signed [23:0] sext_ln1171_73_cast_reg_2731;
wire  signed [23:0] sext_ln1171_72_cast_fu_843_p1;
reg  signed [23:0] sext_ln1171_72_cast_reg_2736;
wire  signed [23:0] sext_ln1171_cast_fu_847_p1;
reg  signed [23:0] sext_ln1171_cast_reg_2741;
wire   [0:0] icmp_ln63_fu_859_p2;
reg   [0:0] icmp_ln63_reg_2746_pp0_iter1_reg;
wire  signed [23:0] sext_ln1171_135_fu_876_p1;
wire  signed [23:0] sext_ln1171_136_fu_880_p1;
reg  signed [15:0] DATA_TEMP_V_5_reg_2774;
wire  signed [23:0] sext_ln1171_137_fu_884_p1;
reg   [15:0] DATA_TEMP_V_6_reg_2791;
wire  signed [23:0] sext_ln1171_138_fu_905_p1;
wire    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_state14_pp0_stage5_iter1;
reg    ap_block_pp0_stage5_11001;
wire  signed [23:0] sext_ln1171_139_fu_1045_p1;
wire    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_state15_pp0_stage6_iter1;
reg    ap_block_pp0_stage6_11001;
wire  signed [23:0] sext_ln1171_140_fu_1185_p1;
reg    ap_block_pp0_stage7_11001;
wire  signed [23:0] sext_ln1171_141_fu_1460_p1;
reg   [15:0] tmp_65_reg_3044;
wire  signed [23:0] sext_ln1171_142_fu_1591_p1;
reg   [15:0] tmp_72_reg_3061;
reg   [15:0] tmp_79_reg_3066;
reg   [15:0] tmp_86_reg_3071;
reg   [15:0] tmp_93_reg_3076;
reg   [15:0] tmp_100_reg_3081;
reg   [15:0] tmp_107_reg_3086;
reg   [15:0] tmp_114_reg_3091;
reg   [15:0] trunc_ln717_8_reg_3176;
reg   [15:0] trunc_ln717_9_reg_3181;
reg   [15:0] trunc_ln717_s_reg_3186;
reg   [15:0] trunc_ln717_1_reg_3191;
reg   [15:0] trunc_ln717_2_reg_3196;
reg   [15:0] trunc_ln717_3_reg_3201;
reg   [15:0] trunc_ln717_4_reg_3206;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage3_subdone;
reg   [4:0] data_idx_fu_180;
wire   [4:0] data_idx_4_fu_865_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_data_idx_3;
reg    ap_block_pp0_stage4_01001;
reg    ap_block_pp0_stage5_01001;
reg    ap_block_pp0_stage6_01001;
reg    ap_block_pp0_stage7_01001;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage3_01001;
wire  signed [15:0] sext_ln1171_135_fu_876_p0;
wire  signed [23:0] grp_fu_1923_p2;
wire   [15:0] tmp_s_fu_888_p4;
wire  signed [23:0] grp_fu_1929_p2;
wire   [15:0] tmp_67_fu_909_p4;
wire  signed [23:0] grp_fu_1935_p2;
wire   [15:0] tmp_74_fu_926_p4;
wire  signed [23:0] grp_fu_1941_p2;
wire   [15:0] tmp_81_fu_943_p4;
wire  signed [23:0] grp_fu_1947_p2;
wire   [15:0] tmp_88_fu_960_p4;
wire  signed [23:0] grp_fu_1953_p2;
wire   [15:0] tmp_95_fu_977_p4;
wire  signed [23:0] grp_fu_1959_p2;
wire   [15:0] tmp_102_fu_994_p4;
wire  signed [23:0] grp_fu_1965_p2;
wire   [15:0] tmp_109_fu_1011_p4;
wire  signed [23:0] tmp_61_fu_1028_p1;
wire   [23:0] grp_fu_1971_p3;
wire   [15:0] tmp_61_fu_1028_p4;
wire  signed [23:0] tmp_68_fu_1049_p1;
wire   [23:0] grp_fu_1979_p3;
wire   [15:0] tmp_68_fu_1049_p4;
wire  signed [23:0] tmp_75_fu_1066_p1;
wire   [23:0] grp_fu_1987_p3;
wire   [15:0] tmp_75_fu_1066_p4;
wire  signed [23:0] tmp_82_fu_1083_p1;
wire   [23:0] grp_fu_1995_p3;
wire   [15:0] tmp_82_fu_1083_p4;
wire  signed [23:0] tmp_89_fu_1100_p1;
wire   [23:0] grp_fu_2003_p3;
wire   [15:0] tmp_89_fu_1100_p4;
wire  signed [23:0] tmp_96_fu_1117_p1;
wire   [23:0] grp_fu_2011_p3;
wire   [15:0] tmp_96_fu_1117_p4;
wire  signed [23:0] tmp_103_fu_1134_p1;
wire   [23:0] grp_fu_2019_p3;
wire   [15:0] tmp_103_fu_1134_p4;
wire  signed [23:0] tmp_110_fu_1151_p1;
wire   [23:0] grp_fu_2027_p3;
wire   [15:0] tmp_110_fu_1151_p4;
wire  signed [23:0] tmp_62_fu_1168_p1;
wire   [23:0] grp_fu_2035_p3;
wire   [15:0] tmp_62_fu_1168_p4;
wire  signed [23:0] tmp_69_fu_1188_p1;
wire   [23:0] grp_fu_2043_p3;
wire   [15:0] tmp_69_fu_1188_p4;
wire  signed [23:0] tmp_76_fu_1205_p1;
wire   [23:0] grp_fu_2051_p3;
wire   [15:0] tmp_76_fu_1205_p4;
wire  signed [23:0] tmp_83_fu_1222_p1;
wire   [23:0] grp_fu_2059_p3;
wire   [15:0] tmp_83_fu_1222_p4;
wire  signed [23:0] tmp_90_fu_1239_p1;
wire   [23:0] grp_fu_2067_p3;
wire   [15:0] tmp_90_fu_1239_p4;
wire  signed [23:0] tmp_97_fu_1256_p1;
wire   [23:0] grp_fu_2075_p3;
wire   [15:0] tmp_97_fu_1256_p4;
wire  signed [23:0] tmp_104_fu_1273_p1;
wire   [23:0] grp_fu_2083_p3;
wire   [15:0] tmp_104_fu_1273_p4;
wire  signed [23:0] tmp_111_fu_1290_p1;
wire   [23:0] grp_fu_2091_p3;
wire   [15:0] tmp_111_fu_1290_p4;
wire  signed [23:0] tmp_63_fu_1307_p1;
wire   [23:0] grp_fu_2099_p3;
wire   [15:0] tmp_63_fu_1307_p4;
wire  signed [23:0] tmp_70_fu_1324_p1;
wire   [23:0] grp_fu_2107_p3;
wire   [15:0] tmp_70_fu_1324_p4;
wire  signed [23:0] tmp_77_fu_1341_p1;
wire   [23:0] grp_fu_2115_p3;
wire   [15:0] tmp_77_fu_1341_p4;
wire  signed [23:0] tmp_84_fu_1358_p1;
wire   [23:0] grp_fu_2123_p3;
wire   [15:0] tmp_84_fu_1358_p4;
wire  signed [23:0] tmp_91_fu_1375_p1;
wire   [23:0] grp_fu_2131_p3;
wire   [15:0] tmp_91_fu_1375_p4;
wire  signed [23:0] tmp_98_fu_1392_p1;
wire   [23:0] grp_fu_2139_p3;
wire   [15:0] tmp_98_fu_1392_p4;
wire  signed [23:0] tmp_105_fu_1409_p1;
wire   [23:0] grp_fu_2147_p3;
wire   [15:0] tmp_105_fu_1409_p4;
wire  signed [23:0] tmp_112_fu_1426_p1;
wire   [23:0] grp_fu_2155_p3;
wire   [15:0] tmp_112_fu_1426_p4;
wire  signed [23:0] tmp_64_fu_1443_p1;
wire   [23:0] grp_fu_2163_p3;
wire   [15:0] tmp_64_fu_1443_p4;
wire  signed [23:0] tmp_71_fu_1463_p1;
wire   [23:0] grp_fu_2171_p3;
wire   [15:0] tmp_71_fu_1463_p4;
wire  signed [23:0] tmp_78_fu_1480_p1;
wire   [23:0] grp_fu_2179_p3;
wire   [15:0] tmp_78_fu_1480_p4;
wire  signed [23:0] tmp_85_fu_1497_p1;
wire   [23:0] grp_fu_2187_p3;
wire   [15:0] tmp_85_fu_1497_p4;
wire  signed [23:0] tmp_92_fu_1514_p1;
wire   [23:0] grp_fu_2195_p3;
wire   [15:0] tmp_92_fu_1514_p4;
wire  signed [23:0] tmp_99_fu_1531_p1;
wire   [23:0] grp_fu_2203_p3;
wire   [15:0] tmp_99_fu_1531_p4;
wire  signed [23:0] tmp_106_fu_1548_p1;
wire   [23:0] grp_fu_2211_p3;
wire   [15:0] tmp_106_fu_1548_p4;
wire  signed [23:0] tmp_113_fu_1565_p1;
wire   [23:0] grp_fu_2219_p3;
wire   [15:0] tmp_113_fu_1565_p4;
wire  signed [23:0] tmp_65_fu_1582_p1;
wire   [23:0] grp_fu_2227_p3;
wire   [15:0] sext_ln1171_142_fu_1591_p0;
wire  signed [23:0] tmp_72_fu_1595_p1;
wire   [23:0] grp_fu_2235_p3;
wire  signed [23:0] tmp_79_fu_1604_p1;
wire   [23:0] grp_fu_2243_p3;
wire  signed [23:0] tmp_86_fu_1613_p1;
wire   [23:0] grp_fu_2251_p3;
wire  signed [23:0] tmp_93_fu_1622_p1;
wire   [23:0] grp_fu_2259_p3;
wire  signed [23:0] tmp_100_fu_1631_p1;
wire   [23:0] grp_fu_2267_p3;
wire  signed [23:0] tmp_107_fu_1640_p1;
wire   [23:0] grp_fu_2275_p3;
wire  signed [23:0] tmp_114_fu_1649_p1;
wire   [23:0] grp_fu_2283_p3;
wire  signed [23:0] tmp_66_fu_1714_p1;
wire   [23:0] grp_fu_2291_p3;
wire   [15:0] tmp_66_fu_1714_p4;
wire  signed [23:0] tmp_73_fu_1731_p1;
wire   [23:0] grp_fu_2299_p3;
wire   [15:0] tmp_73_fu_1731_p4;
wire  signed [23:0] tmp_80_fu_1748_p1;
wire   [23:0] grp_fu_2307_p3;
wire   [15:0] tmp_80_fu_1748_p4;
wire  signed [23:0] tmp_87_fu_1765_p1;
wire   [23:0] grp_fu_2315_p3;
wire   [15:0] tmp_87_fu_1765_p4;
wire  signed [23:0] tmp_94_fu_1782_p1;
wire   [23:0] grp_fu_2323_p3;
wire   [15:0] tmp_94_fu_1782_p4;
wire  signed [23:0] tmp_101_fu_1799_p1;
wire   [23:0] grp_fu_2331_p3;
wire   [15:0] tmp_101_fu_1799_p4;
wire  signed [23:0] tmp_108_fu_1816_p1;
wire   [23:0] grp_fu_2339_p3;
wire   [15:0] tmp_108_fu_1816_p4;
wire  signed [23:0] tmp_115_fu_1833_p1;
wire   [23:0] grp_fu_2347_p3;
wire   [15:0] tmp_115_fu_1833_p4;
wire  signed [23:0] trunc_ln_fu_1850_p1;
wire   [23:0] grp_fu_2355_p3;
wire  signed [23:0] trunc_ln717_8_fu_1860_p1;
wire   [23:0] grp_fu_2363_p3;
wire  signed [23:0] trunc_ln717_9_fu_1869_p1;
wire   [23:0] grp_fu_2371_p3;
wire  signed [23:0] trunc_ln717_s_fu_1878_p1;
wire   [23:0] grp_fu_2379_p3;
wire  signed [23:0] trunc_ln717_1_fu_1887_p1;
wire   [23:0] grp_fu_2387_p3;
wire  signed [23:0] trunc_ln717_2_fu_1896_p1;
wire   [23:0] grp_fu_2395_p3;
wire  signed [23:0] trunc_ln717_3_fu_1905_p1;
wire   [23:0] grp_fu_2403_p3;
wire  signed [23:0] trunc_ln717_4_fu_1914_p1;
wire   [23:0] grp_fu_2411_p3;
wire  signed [15:0] grp_fu_1923_p0;
wire  signed [15:0] grp_fu_1923_p1;
wire  signed [15:0] grp_fu_1929_p0;
wire  signed [15:0] grp_fu_1929_p1;
wire  signed [15:0] grp_fu_1935_p0;
wire  signed [15:0] grp_fu_1935_p1;
wire  signed [15:0] grp_fu_1941_p0;
wire  signed [15:0] grp_fu_1941_p1;
wire  signed [15:0] grp_fu_1947_p0;
wire  signed [15:0] grp_fu_1947_p1;
wire  signed [15:0] grp_fu_1953_p0;
wire  signed [15:0] grp_fu_1953_p1;
wire  signed [15:0] grp_fu_1959_p0;
wire  signed [15:0] grp_fu_1959_p1;
wire  signed [15:0] grp_fu_1965_p0;
wire  signed [15:0] grp_fu_1965_p1;
wire  signed [15:0] grp_fu_1971_p0;
wire  signed [15:0] grp_fu_1971_p1;
wire   [23:0] grp_fu_1971_p2;
wire  signed [15:0] grp_fu_1979_p0;
wire  signed [15:0] grp_fu_1979_p1;
wire   [23:0] grp_fu_1979_p2;
wire  signed [15:0] grp_fu_1987_p0;
wire  signed [15:0] grp_fu_1987_p1;
wire   [23:0] grp_fu_1987_p2;
wire  signed [15:0] grp_fu_1995_p0;
wire  signed [15:0] grp_fu_1995_p1;
wire   [23:0] grp_fu_1995_p2;
wire  signed [15:0] grp_fu_2003_p0;
wire  signed [15:0] grp_fu_2003_p1;
wire   [23:0] grp_fu_2003_p2;
wire  signed [15:0] grp_fu_2011_p0;
wire  signed [15:0] grp_fu_2011_p1;
wire   [23:0] grp_fu_2011_p2;
wire  signed [15:0] grp_fu_2019_p0;
wire  signed [15:0] grp_fu_2019_p1;
wire   [23:0] grp_fu_2019_p2;
wire  signed [15:0] grp_fu_2027_p0;
wire  signed [15:0] grp_fu_2027_p1;
wire   [23:0] grp_fu_2027_p2;
wire  signed [15:0] grp_fu_2035_p0;
wire  signed [15:0] grp_fu_2035_p1;
wire   [23:0] grp_fu_2035_p2;
wire  signed [15:0] grp_fu_2043_p0;
wire  signed [15:0] grp_fu_2043_p1;
wire   [23:0] grp_fu_2043_p2;
wire  signed [15:0] grp_fu_2051_p0;
wire  signed [15:0] grp_fu_2051_p1;
wire   [23:0] grp_fu_2051_p2;
wire  signed [15:0] grp_fu_2059_p0;
wire  signed [15:0] grp_fu_2059_p1;
wire   [23:0] grp_fu_2059_p2;
wire  signed [15:0] grp_fu_2067_p0;
wire  signed [15:0] grp_fu_2067_p1;
wire   [23:0] grp_fu_2067_p2;
wire  signed [15:0] grp_fu_2075_p0;
wire  signed [15:0] grp_fu_2075_p1;
wire   [23:0] grp_fu_2075_p2;
wire  signed [15:0] grp_fu_2083_p0;
wire  signed [15:0] grp_fu_2083_p1;
wire   [23:0] grp_fu_2083_p2;
wire  signed [15:0] grp_fu_2091_p0;
wire  signed [15:0] grp_fu_2091_p1;
wire   [23:0] grp_fu_2091_p2;
wire  signed [15:0] grp_fu_2099_p0;
wire  signed [15:0] grp_fu_2099_p1;
wire   [23:0] grp_fu_2099_p2;
wire  signed [15:0] grp_fu_2107_p0;
wire  signed [15:0] grp_fu_2107_p1;
wire   [23:0] grp_fu_2107_p2;
wire  signed [15:0] grp_fu_2115_p0;
wire  signed [15:0] grp_fu_2115_p1;
wire   [23:0] grp_fu_2115_p2;
wire  signed [15:0] grp_fu_2123_p0;
wire  signed [15:0] grp_fu_2123_p1;
wire   [23:0] grp_fu_2123_p2;
wire  signed [15:0] grp_fu_2131_p0;
wire  signed [15:0] grp_fu_2131_p1;
wire   [23:0] grp_fu_2131_p2;
wire  signed [15:0] grp_fu_2139_p0;
wire  signed [15:0] grp_fu_2139_p1;
wire   [23:0] grp_fu_2139_p2;
wire  signed [15:0] grp_fu_2147_p0;
wire  signed [15:0] grp_fu_2147_p1;
wire   [23:0] grp_fu_2147_p2;
wire  signed [15:0] grp_fu_2155_p0;
wire  signed [15:0] grp_fu_2155_p1;
wire   [23:0] grp_fu_2155_p2;
wire  signed [15:0] grp_fu_2163_p0;
wire  signed [15:0] grp_fu_2163_p1;
wire   [23:0] grp_fu_2163_p2;
wire  signed [15:0] grp_fu_2171_p0;
wire  signed [15:0] grp_fu_2171_p1;
wire   [23:0] grp_fu_2171_p2;
wire  signed [15:0] grp_fu_2179_p0;
wire  signed [15:0] grp_fu_2179_p1;
wire   [23:0] grp_fu_2179_p2;
wire  signed [15:0] grp_fu_2187_p0;
wire  signed [15:0] grp_fu_2187_p1;
wire   [23:0] grp_fu_2187_p2;
wire  signed [15:0] grp_fu_2195_p0;
wire  signed [15:0] grp_fu_2195_p1;
wire   [23:0] grp_fu_2195_p2;
wire  signed [15:0] grp_fu_2203_p0;
wire  signed [15:0] grp_fu_2203_p1;
wire   [23:0] grp_fu_2203_p2;
wire  signed [15:0] grp_fu_2211_p0;
wire  signed [15:0] grp_fu_2211_p1;
wire   [23:0] grp_fu_2211_p2;
wire  signed [15:0] grp_fu_2219_p0;
wire  signed [15:0] grp_fu_2219_p1;
wire   [23:0] grp_fu_2219_p2;
wire  signed [15:0] grp_fu_2227_p0;
wire  signed [15:0] grp_fu_2227_p1;
wire   [23:0] grp_fu_2227_p2;
wire  signed [15:0] grp_fu_2235_p0;
wire  signed [15:0] grp_fu_2235_p1;
wire   [23:0] grp_fu_2235_p2;
wire  signed [15:0] grp_fu_2243_p0;
wire  signed [15:0] grp_fu_2243_p1;
wire   [23:0] grp_fu_2243_p2;
wire  signed [15:0] grp_fu_2251_p0;
wire  signed [15:0] grp_fu_2251_p1;
wire   [23:0] grp_fu_2251_p2;
wire  signed [15:0] grp_fu_2259_p0;
wire  signed [15:0] grp_fu_2259_p1;
wire   [23:0] grp_fu_2259_p2;
wire  signed [15:0] grp_fu_2267_p0;
wire  signed [15:0] grp_fu_2267_p1;
wire   [23:0] grp_fu_2267_p2;
wire  signed [15:0] grp_fu_2275_p0;
wire  signed [15:0] grp_fu_2275_p1;
wire   [23:0] grp_fu_2275_p2;
wire  signed [15:0] grp_fu_2283_p0;
wire  signed [15:0] grp_fu_2283_p1;
wire   [23:0] grp_fu_2283_p2;
wire  signed [15:0] grp_fu_2291_p0;
wire  signed [15:0] grp_fu_2291_p1;
wire   [23:0] grp_fu_2291_p2;
wire  signed [15:0] grp_fu_2299_p0;
wire  signed [15:0] grp_fu_2299_p1;
wire   [23:0] grp_fu_2299_p2;
wire  signed [15:0] grp_fu_2307_p0;
wire  signed [15:0] grp_fu_2307_p1;
wire   [23:0] grp_fu_2307_p2;
wire  signed [15:0] grp_fu_2315_p0;
wire  signed [15:0] grp_fu_2315_p1;
wire   [23:0] grp_fu_2315_p2;
wire  signed [15:0] grp_fu_2323_p0;
wire  signed [15:0] grp_fu_2323_p1;
wire   [23:0] grp_fu_2323_p2;
wire  signed [15:0] grp_fu_2331_p0;
wire  signed [15:0] grp_fu_2331_p1;
wire   [23:0] grp_fu_2331_p2;
wire  signed [15:0] grp_fu_2339_p0;
wire  signed [15:0] grp_fu_2339_p1;
wire   [23:0] grp_fu_2339_p2;
wire  signed [15:0] grp_fu_2347_p0;
wire  signed [15:0] grp_fu_2347_p1;
wire   [23:0] grp_fu_2347_p2;
wire  signed [15:0] grp_fu_2355_p0;
wire  signed [15:0] grp_fu_2355_p1;
wire   [23:0] grp_fu_2355_p2;
wire  signed [15:0] grp_fu_2363_p0;
wire  signed [15:0] grp_fu_2363_p1;
wire   [23:0] grp_fu_2363_p2;
wire  signed [15:0] grp_fu_2371_p0;
wire  signed [15:0] grp_fu_2371_p1;
wire   [23:0] grp_fu_2371_p2;
wire  signed [15:0] grp_fu_2379_p0;
wire  signed [15:0] grp_fu_2379_p1;
wire   [23:0] grp_fu_2379_p2;
wire  signed [15:0] grp_fu_2387_p0;
wire  signed [15:0] grp_fu_2387_p1;
wire   [23:0] grp_fu_2387_p2;
wire  signed [15:0] grp_fu_2395_p0;
wire  signed [15:0] grp_fu_2395_p1;
wire   [23:0] grp_fu_2395_p2;
wire  signed [15:0] grp_fu_2403_p0;
wire  signed [15:0] grp_fu_2403_p1;
wire   [23:0] grp_fu_2403_p2;
wire  signed [15:0] grp_fu_2411_p0;
wire  signed [15:0] grp_fu_2411_p1;
wire   [23:0] grp_fu_2411_p2;
reg    grp_fu_1923_ce;
reg    grp_fu_1929_ce;
reg    grp_fu_1935_ce;
reg    grp_fu_1941_ce;
reg    grp_fu_1947_ce;
reg    grp_fu_1953_ce;
reg    grp_fu_1959_ce;
reg    grp_fu_1965_ce;
reg    grp_fu_1971_ce;
reg    grp_fu_1979_ce;
reg    grp_fu_1987_ce;
reg    grp_fu_1995_ce;
reg    grp_fu_2003_ce;
reg    grp_fu_2011_ce;
reg    grp_fu_2019_ce;
reg    grp_fu_2027_ce;
reg    grp_fu_2035_ce;
reg    grp_fu_2043_ce;
reg    grp_fu_2051_ce;
reg    grp_fu_2059_ce;
reg    grp_fu_2067_ce;
reg    grp_fu_2075_ce;
reg    grp_fu_2083_ce;
reg    grp_fu_2091_ce;
reg    grp_fu_2099_ce;
reg    grp_fu_2107_ce;
reg    grp_fu_2115_ce;
reg    grp_fu_2123_ce;
reg    grp_fu_2131_ce;
reg    grp_fu_2139_ce;
reg    grp_fu_2147_ce;
reg    grp_fu_2155_ce;
reg    grp_fu_2163_ce;
reg    grp_fu_2171_ce;
reg    grp_fu_2179_ce;
reg    grp_fu_2187_ce;
reg    grp_fu_2195_ce;
reg    grp_fu_2203_ce;
reg    grp_fu_2211_ce;
reg    grp_fu_2219_ce;
reg    grp_fu_2227_ce;
reg    grp_fu_2235_ce;
reg    grp_fu_2243_ce;
reg    grp_fu_2251_ce;
reg    grp_fu_2259_ce;
reg    grp_fu_2267_ce;
reg    grp_fu_2275_ce;
reg    grp_fu_2283_ce;
reg    grp_fu_2291_ce;
reg    grp_fu_2299_ce;
reg    grp_fu_2307_ce;
reg    grp_fu_2315_ce;
reg    grp_fu_2323_ce;
reg    grp_fu_2331_ce;
reg    grp_fu_2339_ce;
reg    grp_fu_2347_ce;
reg    grp_fu_2355_ce;
reg    grp_fu_2363_ce;
reg    grp_fu_2371_ce;
reg    grp_fu_2379_ce;
reg    grp_fu_2387_ce;
reg    grp_fu_2395_ce;
reg    grp_fu_2403_ce;
reg    grp_fu_2411_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage3;
reg    ap_idle_pp0_0to0;
reg   [7:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U815(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1923_p0),
    .din1(grp_fu_1923_p1),
    .ce(grp_fu_1923_ce),
    .dout(grp_fu_1923_p2)
);

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U816(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1929_p0),
    .din1(grp_fu_1929_p1),
    .ce(grp_fu_1929_ce),
    .dout(grp_fu_1929_p2)
);

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U817(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1935_p0),
    .din1(grp_fu_1935_p1),
    .ce(grp_fu_1935_ce),
    .dout(grp_fu_1935_p2)
);

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U818(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1941_p0),
    .din1(grp_fu_1941_p1),
    .ce(grp_fu_1941_ce),
    .dout(grp_fu_1941_p2)
);

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U819(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1947_p0),
    .din1(grp_fu_1947_p1),
    .ce(grp_fu_1947_ce),
    .dout(grp_fu_1947_p2)
);

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U820(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1953_p0),
    .din1(grp_fu_1953_p1),
    .ce(grp_fu_1953_ce),
    .dout(grp_fu_1953_p2)
);

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U821(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1959_p0),
    .din1(grp_fu_1959_p1),
    .ce(grp_fu_1959_ce),
    .dout(grp_fu_1959_p2)
);

TOP_mul_mul_16s_16s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_16s_16s_24_4_1_U822(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1965_p0),
    .din1(grp_fu_1965_p1),
    .ce(grp_fu_1965_ce),
    .dout(grp_fu_1965_p2)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U823(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1971_p0),
    .din1(grp_fu_1971_p1),
    .din2(grp_fu_1971_p2),
    .ce(grp_fu_1971_ce),
    .dout(grp_fu_1971_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U824(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1979_p0),
    .din1(grp_fu_1979_p1),
    .din2(grp_fu_1979_p2),
    .ce(grp_fu_1979_ce),
    .dout(grp_fu_1979_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U825(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1987_p0),
    .din1(grp_fu_1987_p1),
    .din2(grp_fu_1987_p2),
    .ce(grp_fu_1987_ce),
    .dout(grp_fu_1987_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U826(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1995_p0),
    .din1(grp_fu_1995_p1),
    .din2(grp_fu_1995_p2),
    .ce(grp_fu_1995_ce),
    .dout(grp_fu_1995_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U827(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2003_p0),
    .din1(grp_fu_2003_p1),
    .din2(grp_fu_2003_p2),
    .ce(grp_fu_2003_ce),
    .dout(grp_fu_2003_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U828(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2011_p0),
    .din1(grp_fu_2011_p1),
    .din2(grp_fu_2011_p2),
    .ce(grp_fu_2011_ce),
    .dout(grp_fu_2011_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U829(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2019_p0),
    .din1(grp_fu_2019_p1),
    .din2(grp_fu_2019_p2),
    .ce(grp_fu_2019_ce),
    .dout(grp_fu_2019_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U830(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2027_p0),
    .din1(grp_fu_2027_p1),
    .din2(grp_fu_2027_p2),
    .ce(grp_fu_2027_ce),
    .dout(grp_fu_2027_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U831(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2035_p0),
    .din1(grp_fu_2035_p1),
    .din2(grp_fu_2035_p2),
    .ce(grp_fu_2035_ce),
    .dout(grp_fu_2035_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U832(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2043_p0),
    .din1(grp_fu_2043_p1),
    .din2(grp_fu_2043_p2),
    .ce(grp_fu_2043_ce),
    .dout(grp_fu_2043_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U833(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2051_p0),
    .din1(grp_fu_2051_p1),
    .din2(grp_fu_2051_p2),
    .ce(grp_fu_2051_ce),
    .dout(grp_fu_2051_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U834(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2059_p0),
    .din1(grp_fu_2059_p1),
    .din2(grp_fu_2059_p2),
    .ce(grp_fu_2059_ce),
    .dout(grp_fu_2059_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U835(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2067_p0),
    .din1(grp_fu_2067_p1),
    .din2(grp_fu_2067_p2),
    .ce(grp_fu_2067_ce),
    .dout(grp_fu_2067_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U836(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2075_p0),
    .din1(grp_fu_2075_p1),
    .din2(grp_fu_2075_p2),
    .ce(grp_fu_2075_ce),
    .dout(grp_fu_2075_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U837(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2083_p0),
    .din1(grp_fu_2083_p1),
    .din2(grp_fu_2083_p2),
    .ce(grp_fu_2083_ce),
    .dout(grp_fu_2083_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U838(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2091_p0),
    .din1(grp_fu_2091_p1),
    .din2(grp_fu_2091_p2),
    .ce(grp_fu_2091_ce),
    .dout(grp_fu_2091_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U839(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2099_p0),
    .din1(grp_fu_2099_p1),
    .din2(grp_fu_2099_p2),
    .ce(grp_fu_2099_ce),
    .dout(grp_fu_2099_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U840(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2107_p0),
    .din1(grp_fu_2107_p1),
    .din2(grp_fu_2107_p2),
    .ce(grp_fu_2107_ce),
    .dout(grp_fu_2107_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U841(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2115_p0),
    .din1(grp_fu_2115_p1),
    .din2(grp_fu_2115_p2),
    .ce(grp_fu_2115_ce),
    .dout(grp_fu_2115_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U842(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2123_p0),
    .din1(grp_fu_2123_p1),
    .din2(grp_fu_2123_p2),
    .ce(grp_fu_2123_ce),
    .dout(grp_fu_2123_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U843(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2131_p0),
    .din1(grp_fu_2131_p1),
    .din2(grp_fu_2131_p2),
    .ce(grp_fu_2131_ce),
    .dout(grp_fu_2131_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U844(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2139_p0),
    .din1(grp_fu_2139_p1),
    .din2(grp_fu_2139_p2),
    .ce(grp_fu_2139_ce),
    .dout(grp_fu_2139_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U845(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2147_p0),
    .din1(grp_fu_2147_p1),
    .din2(grp_fu_2147_p2),
    .ce(grp_fu_2147_ce),
    .dout(grp_fu_2147_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U846(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2155_p0),
    .din1(grp_fu_2155_p1),
    .din2(grp_fu_2155_p2),
    .ce(grp_fu_2155_ce),
    .dout(grp_fu_2155_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U847(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2163_p0),
    .din1(grp_fu_2163_p1),
    .din2(grp_fu_2163_p2),
    .ce(grp_fu_2163_ce),
    .dout(grp_fu_2163_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U848(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2171_p0),
    .din1(grp_fu_2171_p1),
    .din2(grp_fu_2171_p2),
    .ce(grp_fu_2171_ce),
    .dout(grp_fu_2171_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U849(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2179_p0),
    .din1(grp_fu_2179_p1),
    .din2(grp_fu_2179_p2),
    .ce(grp_fu_2179_ce),
    .dout(grp_fu_2179_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U850(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2187_p0),
    .din1(grp_fu_2187_p1),
    .din2(grp_fu_2187_p2),
    .ce(grp_fu_2187_ce),
    .dout(grp_fu_2187_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U851(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2195_p0),
    .din1(grp_fu_2195_p1),
    .din2(grp_fu_2195_p2),
    .ce(grp_fu_2195_ce),
    .dout(grp_fu_2195_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U852(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2203_p0),
    .din1(grp_fu_2203_p1),
    .din2(grp_fu_2203_p2),
    .ce(grp_fu_2203_ce),
    .dout(grp_fu_2203_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U853(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2211_p0),
    .din1(grp_fu_2211_p1),
    .din2(grp_fu_2211_p2),
    .ce(grp_fu_2211_ce),
    .dout(grp_fu_2211_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U854(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2219_p0),
    .din1(grp_fu_2219_p1),
    .din2(grp_fu_2219_p2),
    .ce(grp_fu_2219_ce),
    .dout(grp_fu_2219_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U855(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2227_p0),
    .din1(grp_fu_2227_p1),
    .din2(grp_fu_2227_p2),
    .ce(grp_fu_2227_ce),
    .dout(grp_fu_2227_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U856(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2235_p0),
    .din1(grp_fu_2235_p1),
    .din2(grp_fu_2235_p2),
    .ce(grp_fu_2235_ce),
    .dout(grp_fu_2235_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U857(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2243_p0),
    .din1(grp_fu_2243_p1),
    .din2(grp_fu_2243_p2),
    .ce(grp_fu_2243_ce),
    .dout(grp_fu_2243_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U858(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2251_p0),
    .din1(grp_fu_2251_p1),
    .din2(grp_fu_2251_p2),
    .ce(grp_fu_2251_ce),
    .dout(grp_fu_2251_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U859(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2259_p0),
    .din1(grp_fu_2259_p1),
    .din2(grp_fu_2259_p2),
    .ce(grp_fu_2259_ce),
    .dout(grp_fu_2259_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U860(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2267_p0),
    .din1(grp_fu_2267_p1),
    .din2(grp_fu_2267_p2),
    .ce(grp_fu_2267_ce),
    .dout(grp_fu_2267_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U861(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2275_p0),
    .din1(grp_fu_2275_p1),
    .din2(grp_fu_2275_p2),
    .ce(grp_fu_2275_ce),
    .dout(grp_fu_2275_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U862(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2283_p0),
    .din1(grp_fu_2283_p1),
    .din2(grp_fu_2283_p2),
    .ce(grp_fu_2283_ce),
    .dout(grp_fu_2283_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U863(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2291_p0),
    .din1(grp_fu_2291_p1),
    .din2(grp_fu_2291_p2),
    .ce(grp_fu_2291_ce),
    .dout(grp_fu_2291_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U864(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2299_p0),
    .din1(grp_fu_2299_p1),
    .din2(grp_fu_2299_p2),
    .ce(grp_fu_2299_ce),
    .dout(grp_fu_2299_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U865(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2307_p0),
    .din1(grp_fu_2307_p1),
    .din2(grp_fu_2307_p2),
    .ce(grp_fu_2307_ce),
    .dout(grp_fu_2307_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U866(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2315_p0),
    .din1(grp_fu_2315_p1),
    .din2(grp_fu_2315_p2),
    .ce(grp_fu_2315_ce),
    .dout(grp_fu_2315_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U867(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2323_p0),
    .din1(grp_fu_2323_p1),
    .din2(grp_fu_2323_p2),
    .ce(grp_fu_2323_ce),
    .dout(grp_fu_2323_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U868(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2331_p0),
    .din1(grp_fu_2331_p1),
    .din2(grp_fu_2331_p2),
    .ce(grp_fu_2331_ce),
    .dout(grp_fu_2331_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U869(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2339_p0),
    .din1(grp_fu_2339_p1),
    .din2(grp_fu_2339_p2),
    .ce(grp_fu_2339_ce),
    .dout(grp_fu_2339_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U870(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2347_p0),
    .din1(grp_fu_2347_p1),
    .din2(grp_fu_2347_p2),
    .ce(grp_fu_2347_ce),
    .dout(grp_fu_2347_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U871(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2355_p0),
    .din1(grp_fu_2355_p1),
    .din2(grp_fu_2355_p2),
    .ce(grp_fu_2355_ce),
    .dout(grp_fu_2355_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U872(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2363_p0),
    .din1(grp_fu_2363_p1),
    .din2(grp_fu_2363_p2),
    .ce(grp_fu_2363_ce),
    .dout(grp_fu_2363_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U873(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2371_p0),
    .din1(grp_fu_2371_p1),
    .din2(grp_fu_2371_p2),
    .ce(grp_fu_2371_ce),
    .dout(grp_fu_2371_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U874(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2379_p0),
    .din1(grp_fu_2379_p1),
    .din2(grp_fu_2379_p2),
    .ce(grp_fu_2379_ce),
    .dout(grp_fu_2379_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U875(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2387_p0),
    .din1(grp_fu_2387_p1),
    .din2(grp_fu_2387_p2),
    .ce(grp_fu_2387_ce),
    .dout(grp_fu_2387_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U876(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2395_p0),
    .din1(grp_fu_2395_p1),
    .din2(grp_fu_2395_p2),
    .ce(grp_fu_2395_ce),
    .dout(grp_fu_2395_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U877(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2403_p0),
    .din1(grp_fu_2403_p1),
    .din2(grp_fu_2403_p2),
    .ce(grp_fu_2403_ce),
    .dout(grp_fu_2403_p3)
);

TOP_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U878(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2411_p0),
    .din1(grp_fu_2411_p1),
    .din2(grp_fu_2411_p2),
    .ce(grp_fu_2411_ce),
    .dout(grp_fu_2411_p3)
);

TOP_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage7)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter1_stage3) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln63_fu_859_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            data_idx_fu_180 <= data_idx_4_fu_865_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            data_idx_fu_180 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DATA_TEMP_V_5_reg_2774 <= xi_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        DATA_TEMP_V_6_reg_2791 <= xr_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln63_reg_2746 <= icmp_ln63_fu_859_p2;
        icmp_ln63_reg_2746_pp0_iter1_reg <= icmp_ln63_reg_2746;
        sext_ln1171_100_cast_reg_2596 <= sext_ln1171_100_cast_fu_731_p1;
        sext_ln1171_101_cast_reg_2591 <= sext_ln1171_101_cast_fu_727_p1;
        sext_ln1171_102_cast_reg_2586 <= sext_ln1171_102_cast_fu_723_p1;
        sext_ln1171_103_cast_reg_2581 <= sext_ln1171_103_cast_fu_719_p1;
        sext_ln1171_104_cast_reg_2576 <= sext_ln1171_104_cast_fu_715_p1;
        sext_ln1171_105_cast_reg_2571 <= sext_ln1171_105_cast_fu_711_p1;
        sext_ln1171_106_cast_reg_2566 <= sext_ln1171_106_cast_fu_707_p1;
        sext_ln1171_107_cast_reg_2561 <= sext_ln1171_107_cast_fu_703_p1;
        sext_ln1171_108_cast_reg_2556 <= sext_ln1171_108_cast_fu_699_p1;
        sext_ln1171_109_cast_reg_2551 <= sext_ln1171_109_cast_fu_695_p1;
        sext_ln1171_110_cast_reg_2546 <= sext_ln1171_110_cast_fu_691_p1;
        sext_ln1171_111_cast_reg_2541 <= sext_ln1171_111_cast_fu_687_p1;
        sext_ln1171_112_cast_reg_2536 <= sext_ln1171_112_cast_fu_683_p1;
        sext_ln1171_113_cast_reg_2531 <= sext_ln1171_113_cast_fu_679_p1;
        sext_ln1171_114_cast_reg_2526 <= sext_ln1171_114_cast_fu_675_p1;
        sext_ln1171_115_cast_reg_2521 <= sext_ln1171_115_cast_fu_671_p1;
        sext_ln1171_116_cast_reg_2516 <= sext_ln1171_116_cast_fu_667_p1;
        sext_ln1171_117_cast_reg_2511 <= sext_ln1171_117_cast_fu_663_p1;
        sext_ln1171_118_cast_reg_2506 <= sext_ln1171_118_cast_fu_659_p1;
        sext_ln1171_119_cast_reg_2501 <= sext_ln1171_119_cast_fu_655_p1;
        sext_ln1171_120_cast_reg_2496 <= sext_ln1171_120_cast_fu_651_p1;
        sext_ln1171_121_cast_reg_2491 <= sext_ln1171_121_cast_fu_647_p1;
        sext_ln1171_122_cast_reg_2486 <= sext_ln1171_122_cast_fu_643_p1;
        sext_ln1171_123_cast_reg_2481 <= sext_ln1171_123_cast_fu_639_p1;
        sext_ln1171_124_cast_reg_2476 <= sext_ln1171_124_cast_fu_635_p1;
        sext_ln1171_125_cast_reg_2471 <= sext_ln1171_125_cast_fu_631_p1;
        sext_ln1171_126_cast_reg_2466 <= sext_ln1171_126_cast_fu_627_p1;
        sext_ln1171_127_cast_reg_2461 <= sext_ln1171_127_cast_fu_623_p1;
        sext_ln1171_128_cast_reg_2456 <= sext_ln1171_128_cast_fu_619_p1;
        sext_ln1171_129_cast_reg_2451 <= sext_ln1171_129_cast_fu_615_p1;
        sext_ln1171_130_cast_reg_2446 <= sext_ln1171_130_cast_fu_611_p1;
        sext_ln1171_131_cast_reg_2441 <= sext_ln1171_131_cast_fu_607_p1;
        sext_ln1171_132_cast_reg_2436 <= sext_ln1171_132_cast_fu_603_p1;
        sext_ln1171_133_cast_reg_2431 <= sext_ln1171_133_cast_fu_599_p1;
        sext_ln1171_134_cast_reg_2426 <= sext_ln1171_134_cast_fu_595_p1;
        sext_ln1171_72_cast_reg_2736 <= sext_ln1171_72_cast_fu_843_p1;
        sext_ln1171_73_cast_reg_2731 <= sext_ln1171_73_cast_fu_839_p1;
        sext_ln1171_74_cast_reg_2726 <= sext_ln1171_74_cast_fu_835_p1;
        sext_ln1171_75_cast_reg_2721 <= sext_ln1171_75_cast_fu_831_p1;
        sext_ln1171_76_cast_reg_2716 <= sext_ln1171_76_cast_fu_827_p1;
        sext_ln1171_77_cast_reg_2711 <= sext_ln1171_77_cast_fu_823_p1;
        sext_ln1171_78_cast_reg_2706 <= sext_ln1171_78_cast_fu_819_p1;
        sext_ln1171_79_cast_reg_2701 <= sext_ln1171_79_cast_fu_815_p1;
        sext_ln1171_80_cast_reg_2696 <= sext_ln1171_80_cast_fu_811_p1;
        sext_ln1171_81_cast_reg_2691 <= sext_ln1171_81_cast_fu_807_p1;
        sext_ln1171_82_cast_reg_2686 <= sext_ln1171_82_cast_fu_803_p1;
        sext_ln1171_83_cast_reg_2681 <= sext_ln1171_83_cast_fu_799_p1;
        sext_ln1171_84_cast_reg_2676 <= sext_ln1171_84_cast_fu_795_p1;
        sext_ln1171_85_cast_reg_2671 <= sext_ln1171_85_cast_fu_791_p1;
        sext_ln1171_86_cast_reg_2666 <= sext_ln1171_86_cast_fu_787_p1;
        sext_ln1171_87_cast_reg_2661 <= sext_ln1171_87_cast_fu_783_p1;
        sext_ln1171_88_cast_reg_2656 <= sext_ln1171_88_cast_fu_779_p1;
        sext_ln1171_89_cast_reg_2651 <= sext_ln1171_89_cast_fu_775_p1;
        sext_ln1171_90_cast_reg_2646 <= sext_ln1171_90_cast_fu_771_p1;
        sext_ln1171_91_cast_reg_2641 <= sext_ln1171_91_cast_fu_767_p1;
        sext_ln1171_92_cast_reg_2636 <= sext_ln1171_92_cast_fu_763_p1;
        sext_ln1171_93_cast_reg_2631 <= sext_ln1171_93_cast_fu_759_p1;
        sext_ln1171_94_cast_reg_2626 <= sext_ln1171_94_cast_fu_755_p1;
        sext_ln1171_95_cast_reg_2621 <= sext_ln1171_95_cast_fu_751_p1;
        sext_ln1171_96_cast_reg_2616 <= sext_ln1171_96_cast_fu_747_p1;
        sext_ln1171_97_cast_reg_2611 <= sext_ln1171_97_cast_fu_743_p1;
        sext_ln1171_98_cast_reg_2606 <= sext_ln1171_98_cast_fu_739_p1;
        sext_ln1171_99_cast_reg_2601 <= sext_ln1171_99_cast_fu_735_p1;
        sext_ln1171_cast_reg_2741 <= sext_ln1171_cast_fu_847_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_587 <= xi_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_591 <= xr_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_100_reg_3081 <= {{tmp_100_fu_1631_p1[23:8]}};
        tmp_107_reg_3086 <= {{tmp_107_fu_1640_p1[23:8]}};
        tmp_114_reg_3091 <= {{tmp_114_fu_1649_p1[23:8]}};
        tmp_65_reg_3044 <= {{tmp_65_fu_1582_p1[23:8]}};
        tmp_72_reg_3061 <= {{tmp_72_fu_1595_p1[23:8]}};
        tmp_79_reg_3066 <= {{tmp_79_fu_1604_p1[23:8]}};
        tmp_86_reg_3071 <= {{tmp_86_fu_1613_p1[23:8]}};
        tmp_93_reg_3076 <= {{tmp_93_fu_1622_p1[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        trunc_ln717_1_reg_3191 <= {{trunc_ln717_1_fu_1887_p1[23:8]}};
        trunc_ln717_2_reg_3196 <= {{trunc_ln717_2_fu_1896_p1[23:8]}};
        trunc_ln717_3_reg_3201 <= {{trunc_ln717_3_fu_1905_p1[23:8]}};
        trunc_ln717_4_reg_3206 <= {{trunc_ln717_4_fu_1914_p1[23:8]}};
        trunc_ln717_8_reg_3176 <= {{trunc_ln717_8_fu_1860_p1[23:8]}};
        trunc_ln717_9_reg_3181 <= {{trunc_ln717_9_fu_1869_p1[23:8]}};
        trunc_ln717_s_reg_3186 <= {{trunc_ln717_s_fu_1878_p1[23:8]}};
    end
end

always @ (*) begin
    if (((icmp_ln63_reg_2746 == 1'd1) & (1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (icmp_ln63_reg_2746_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter1_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_data_idx_3 = 5'd0;
    end else begin
        ap_sig_allocacmp_data_idx_3 = data_idx_fu_180;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        channel_out_blk_n = channel_out_full_n;
    end else begin
        channel_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        channel_out_din = trunc_ln717_4_reg_3206;
    end else if (((1'b0 == ap_block_pp0_stage2_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        channel_out_din = trunc_ln717_3_reg_3201;
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        channel_out_din = trunc_ln717_2_reg_3196;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        channel_out_din = trunc_ln717_1_reg_3191;
    end else if (((1'b0 == ap_block_pp0_stage7_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        channel_out_din = trunc_ln717_s_reg_3186;
    end else if (((1'b0 == ap_block_pp0_stage6_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        channel_out_din = trunc_ln717_9_reg_3181;
    end else if (((1'b0 == ap_block_pp0_stage5_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        channel_out_din = trunc_ln717_8_reg_3176;
    end else if (((1'b0 == ap_block_pp0_stage4_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        channel_out_din = {{trunc_ln_fu_1850_p1[23:8]}};
    end else begin
        channel_out_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        channel_out_write = 1'b1;
    end else begin
        channel_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1923_ce = 1'b1;
    end else begin
        grp_fu_1923_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1929_ce = 1'b1;
    end else begin
        grp_fu_1929_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1935_ce = 1'b1;
    end else begin
        grp_fu_1935_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1941_ce = 1'b1;
    end else begin
        grp_fu_1941_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1947_ce = 1'b1;
    end else begin
        grp_fu_1947_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1953_ce = 1'b1;
    end else begin
        grp_fu_1953_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1959_ce = 1'b1;
    end else begin
        grp_fu_1959_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1965_ce = 1'b1;
    end else begin
        grp_fu_1965_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1971_ce = 1'b1;
    end else begin
        grp_fu_1971_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1979_ce = 1'b1;
    end else begin
        grp_fu_1979_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1987_ce = 1'b1;
    end else begin
        grp_fu_1987_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1995_ce = 1'b1;
    end else begin
        grp_fu_1995_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_2003_ce = 1'b1;
    end else begin
        grp_fu_2003_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_2011_ce = 1'b1;
    end else begin
        grp_fu_2011_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_2019_ce = 1'b1;
    end else begin
        grp_fu_2019_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_2027_ce = 1'b1;
    end else begin
        grp_fu_2027_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2035_ce = 1'b1;
    end else begin
        grp_fu_2035_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2043_ce = 1'b1;
    end else begin
        grp_fu_2043_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2051_ce = 1'b1;
    end else begin
        grp_fu_2051_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2059_ce = 1'b1;
    end else begin
        grp_fu_2059_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2067_ce = 1'b1;
    end else begin
        grp_fu_2067_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2075_ce = 1'b1;
    end else begin
        grp_fu_2075_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2083_ce = 1'b1;
    end else begin
        grp_fu_2083_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2091_ce = 1'b1;
    end else begin
        grp_fu_2091_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2099_ce = 1'b1;
    end else begin
        grp_fu_2099_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2107_ce = 1'b1;
    end else begin
        grp_fu_2107_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2115_ce = 1'b1;
    end else begin
        grp_fu_2115_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2123_ce = 1'b1;
    end else begin
        grp_fu_2123_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2131_ce = 1'b1;
    end else begin
        grp_fu_2131_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2139_ce = 1'b1;
    end else begin
        grp_fu_2139_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2147_ce = 1'b1;
    end else begin
        grp_fu_2147_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_2155_ce = 1'b1;
    end else begin
        grp_fu_2155_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2163_ce = 1'b1;
    end else begin
        grp_fu_2163_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2171_ce = 1'b1;
    end else begin
        grp_fu_2171_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2179_ce = 1'b1;
    end else begin
        grp_fu_2179_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2187_ce = 1'b1;
    end else begin
        grp_fu_2187_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2195_ce = 1'b1;
    end else begin
        grp_fu_2195_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2203_ce = 1'b1;
    end else begin
        grp_fu_2203_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2211_ce = 1'b1;
    end else begin
        grp_fu_2211_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2219_ce = 1'b1;
    end else begin
        grp_fu_2219_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2227_ce = 1'b1;
    end else begin
        grp_fu_2227_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2235_ce = 1'b1;
    end else begin
        grp_fu_2235_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2243_ce = 1'b1;
    end else begin
        grp_fu_2243_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2251_ce = 1'b1;
    end else begin
        grp_fu_2251_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2259_ce = 1'b1;
    end else begin
        grp_fu_2259_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2267_ce = 1'b1;
    end else begin
        grp_fu_2267_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2275_ce = 1'b1;
    end else begin
        grp_fu_2275_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2283_ce = 1'b1;
    end else begin
        grp_fu_2283_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2291_ce = 1'b1;
    end else begin
        grp_fu_2291_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2299_ce = 1'b1;
    end else begin
        grp_fu_2299_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2307_ce = 1'b1;
    end else begin
        grp_fu_2307_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2315_ce = 1'b1;
    end else begin
        grp_fu_2315_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2323_ce = 1'b1;
    end else begin
        grp_fu_2323_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2331_ce = 1'b1;
    end else begin
        grp_fu_2331_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2339_ce = 1'b1;
    end else begin
        grp_fu_2339_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2347_ce = 1'b1;
    end else begin
        grp_fu_2347_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2355_ce = 1'b1;
    end else begin
        grp_fu_2355_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2363_ce = 1'b1;
    end else begin
        grp_fu_2363_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2371_ce = 1'b1;
    end else begin
        grp_fu_2371_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2379_ce = 1'b1;
    end else begin
        grp_fu_2379_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2387_ce = 1'b1;
    end else begin
        grp_fu_2387_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2395_ce = 1'b1;
    end else begin
        grp_fu_2395_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2403_ce = 1'b1;
    end else begin
        grp_fu_2403_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2411_ce = 1'b1;
    end else begin
        grp_fu_2411_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        xi_blk_n = xi_empty_n;
    end else begin
        xi_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        xi_read = 1'b1;
    end else begin
        xi_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        xr_blk_n = xr_empty_n;
    end else begin
        xr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln63_reg_2746 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        xr_read = 1'b1;
    end else begin
        xr_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter1_stage3) & (ap_idle_pp0_0to0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln63_reg_2746 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln63_reg_2746 == 1'd0) & (xr_empty_n == 1'b0)))) | ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln63_reg_2746 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln63_reg_2746 == 1'd0) & (xr_empty_n == 1'b0)))) | ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln63_reg_2746 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln63_reg_2746 == 1'd0) & (xr_empty_n == 1'b0)))) | ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln63_reg_2746 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln63_reg_2746 == 1'd0) & (xr_empty_n == 1'b0)))) | ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln63_reg_2746 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln63_reg_2746 == 1'd0) & (xr_empty_n == 1'b0)))) | ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln63_reg_2746 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln63_reg_2746 == 1'd0) & (xr_empty_n == 1'b0)))) | ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln63_reg_2746 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln63_reg_2746 == 1'd0) & (xr_empty_n == 1'b0)))) | ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln63_reg_2746 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln63_reg_2746 == 1'd0) & (xr_empty_n == 1'b0)))) | ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln63_reg_2746 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln63_reg_2746 == 1'd0) & (xr_empty_n == 1'b0)))) | ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln63_reg_2746 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln63_reg_2746 == 1'd0) & (xr_empty_n == 1'b0)))) | ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln63_reg_2746 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln63_reg_2746 == 1'd0) & (xr_empty_n == 1'b0)))) | ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln63_reg_2746 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln63_reg_2746 == 1'd0) & (xr_empty_n == 1'b0)))) | ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001 = ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001 = ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((channel_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage4_iter1 = (channel_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state14_pp0_stage5_iter1 = (channel_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state15_pp0_stage6_iter1 = (channel_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state16_pp0_stage7_iter1 = (channel_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state17_pp0_stage0_iter2 = (channel_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state18_pp0_stage1_iter2 = (channel_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state19_pp0_stage2_iter2 = (channel_out_full_n == 1'b0);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state20_pp0_stage3_iter2 = (channel_out_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = (((icmp_ln63_reg_2746 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln63_reg_2746 == 1'd0) & (xr_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = (((icmp_ln63_reg_2746 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln63_reg_2746 == 1'd0) & (xr_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = (((icmp_ln63_reg_2746 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln63_reg_2746 == 1'd0) & (xr_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = (((icmp_ln63_reg_2746 == 1'd0) & (xi_empty_n == 1'b0)) | ((icmp_ln63_reg_2746 == 1'd0) & (xr_empty_n == 1'b0)));
end

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign data_idx_4_fu_865_p2 = (ap_sig_allocacmp_data_idx_3 + 5'd1);

assign grp_fu_1923_p0 = sext_ln1171_135_fu_876_p1;

assign grp_fu_1923_p1 = sext_ln1171_cast_reg_2741;

assign grp_fu_1929_p0 = sext_ln1171_135_fu_876_p1;

assign grp_fu_1929_p1 = sext_ln1171_79_cast_reg_2701;

assign grp_fu_1935_p0 = sext_ln1171_135_fu_876_p1;

assign grp_fu_1935_p1 = sext_ln1171_87_cast_reg_2661;

assign grp_fu_1941_p0 = sext_ln1171_135_fu_876_p1;

assign grp_fu_1941_p1 = sext_ln1171_95_cast_reg_2621;

assign grp_fu_1947_p0 = sext_ln1171_135_fu_876_p1;

assign grp_fu_1947_p1 = sext_ln1171_103_cast_reg_2581;

assign grp_fu_1953_p0 = sext_ln1171_135_fu_876_p1;

assign grp_fu_1953_p1 = sext_ln1171_111_cast_reg_2541;

assign grp_fu_1959_p0 = sext_ln1171_135_fu_876_p1;

assign grp_fu_1959_p1 = sext_ln1171_119_cast_reg_2501;

assign grp_fu_1965_p0 = sext_ln1171_135_fu_876_p1;

assign grp_fu_1965_p1 = sext_ln1171_127_cast_reg_2461;

assign grp_fu_1971_p0 = sext_ln1171_136_fu_880_p1;

assign grp_fu_1971_p1 = sext_ln1171_72_cast_reg_2736;

assign grp_fu_1971_p2 = {{tmp_s_fu_888_p4}, {8'd0}};

assign grp_fu_1979_p0 = sext_ln1171_136_fu_880_p1;

assign grp_fu_1979_p1 = sext_ln1171_80_cast_reg_2696;

assign grp_fu_1979_p2 = {{tmp_67_fu_909_p4}, {8'd0}};

assign grp_fu_1987_p0 = sext_ln1171_136_fu_880_p1;

assign grp_fu_1987_p1 = sext_ln1171_88_cast_reg_2656;

assign grp_fu_1987_p2 = {{tmp_74_fu_926_p4}, {8'd0}};

assign grp_fu_1995_p0 = sext_ln1171_136_fu_880_p1;

assign grp_fu_1995_p1 = sext_ln1171_96_cast_reg_2616;

assign grp_fu_1995_p2 = {{tmp_81_fu_943_p4}, {8'd0}};

assign grp_fu_2003_p0 = sext_ln1171_136_fu_880_p1;

assign grp_fu_2003_p1 = sext_ln1171_104_cast_reg_2576;

assign grp_fu_2003_p2 = {{tmp_88_fu_960_p4}, {8'd0}};

assign grp_fu_2011_p0 = sext_ln1171_136_fu_880_p1;

assign grp_fu_2011_p1 = sext_ln1171_112_cast_reg_2536;

assign grp_fu_2011_p2 = {{tmp_95_fu_977_p4}, {8'd0}};

assign grp_fu_2019_p0 = sext_ln1171_136_fu_880_p1;

assign grp_fu_2019_p1 = sext_ln1171_120_cast_reg_2496;

assign grp_fu_2019_p2 = {{tmp_102_fu_994_p4}, {8'd0}};

assign grp_fu_2027_p0 = sext_ln1171_136_fu_880_p1;

assign grp_fu_2027_p1 = sext_ln1171_128_cast_reg_2456;

assign grp_fu_2027_p2 = {{tmp_109_fu_1011_p4}, {8'd0}};

assign grp_fu_2035_p0 = sext_ln1171_137_fu_884_p1;

assign grp_fu_2035_p1 = sext_ln1171_73_cast_reg_2731;

assign grp_fu_2035_p2 = {{tmp_61_fu_1028_p4}, {8'd0}};

assign grp_fu_2043_p0 = sext_ln1171_137_fu_884_p1;

assign grp_fu_2043_p1 = sext_ln1171_81_cast_reg_2691;

assign grp_fu_2043_p2 = {{tmp_68_fu_1049_p4}, {8'd0}};

assign grp_fu_2051_p0 = sext_ln1171_137_fu_884_p1;

assign grp_fu_2051_p1 = sext_ln1171_89_cast_reg_2651;

assign grp_fu_2051_p2 = {{tmp_75_fu_1066_p4}, {8'd0}};

assign grp_fu_2059_p0 = sext_ln1171_137_fu_884_p1;

assign grp_fu_2059_p1 = sext_ln1171_97_cast_reg_2611;

assign grp_fu_2059_p2 = {{tmp_82_fu_1083_p4}, {8'd0}};

assign grp_fu_2067_p0 = sext_ln1171_137_fu_884_p1;

assign grp_fu_2067_p1 = sext_ln1171_105_cast_reg_2571;

assign grp_fu_2067_p2 = {{tmp_89_fu_1100_p4}, {8'd0}};

assign grp_fu_2075_p0 = sext_ln1171_137_fu_884_p1;

assign grp_fu_2075_p1 = sext_ln1171_113_cast_reg_2531;

assign grp_fu_2075_p2 = {{tmp_96_fu_1117_p4}, {8'd0}};

assign grp_fu_2083_p0 = sext_ln1171_137_fu_884_p1;

assign grp_fu_2083_p1 = sext_ln1171_121_cast_reg_2491;

assign grp_fu_2083_p2 = {{tmp_103_fu_1134_p4}, {8'd0}};

assign grp_fu_2091_p0 = sext_ln1171_137_fu_884_p1;

assign grp_fu_2091_p1 = sext_ln1171_129_cast_reg_2451;

assign grp_fu_2091_p2 = {{tmp_110_fu_1151_p4}, {8'd0}};

assign grp_fu_2099_p0 = sext_ln1171_138_fu_905_p1;

assign grp_fu_2099_p1 = sext_ln1171_74_cast_reg_2726;

assign grp_fu_2099_p2 = {{tmp_62_fu_1168_p4}, {8'd0}};

assign grp_fu_2107_p0 = sext_ln1171_138_fu_905_p1;

assign grp_fu_2107_p1 = sext_ln1171_82_cast_reg_2686;

assign grp_fu_2107_p2 = {{tmp_69_fu_1188_p4}, {8'd0}};

assign grp_fu_2115_p0 = sext_ln1171_138_fu_905_p1;

assign grp_fu_2115_p1 = sext_ln1171_90_cast_reg_2646;

assign grp_fu_2115_p2 = {{tmp_76_fu_1205_p4}, {8'd0}};

assign grp_fu_2123_p0 = sext_ln1171_138_fu_905_p1;

assign grp_fu_2123_p1 = sext_ln1171_98_cast_reg_2606;

assign grp_fu_2123_p2 = {{tmp_83_fu_1222_p4}, {8'd0}};

assign grp_fu_2131_p0 = sext_ln1171_138_fu_905_p1;

assign grp_fu_2131_p1 = sext_ln1171_106_cast_reg_2566;

assign grp_fu_2131_p2 = {{tmp_90_fu_1239_p4}, {8'd0}};

assign grp_fu_2139_p0 = sext_ln1171_138_fu_905_p1;

assign grp_fu_2139_p1 = sext_ln1171_114_cast_reg_2526;

assign grp_fu_2139_p2 = {{tmp_97_fu_1256_p4}, {8'd0}};

assign grp_fu_2147_p0 = sext_ln1171_138_fu_905_p1;

assign grp_fu_2147_p1 = sext_ln1171_122_cast_reg_2486;

assign grp_fu_2147_p2 = {{tmp_104_fu_1273_p4}, {8'd0}};

assign grp_fu_2155_p0 = sext_ln1171_138_fu_905_p1;

assign grp_fu_2155_p1 = sext_ln1171_130_cast_reg_2446;

assign grp_fu_2155_p2 = {{tmp_111_fu_1290_p4}, {8'd0}};

assign grp_fu_2163_p0 = sext_ln1171_139_fu_1045_p1;

assign grp_fu_2163_p1 = sext_ln1171_75_cast_reg_2721;

assign grp_fu_2163_p2 = {{tmp_63_fu_1307_p4}, {8'd0}};

assign grp_fu_2171_p0 = sext_ln1171_139_fu_1045_p1;

assign grp_fu_2171_p1 = sext_ln1171_83_cast_reg_2681;

assign grp_fu_2171_p2 = {{tmp_70_fu_1324_p4}, {8'd0}};

assign grp_fu_2179_p0 = sext_ln1171_139_fu_1045_p1;

assign grp_fu_2179_p1 = sext_ln1171_91_cast_reg_2641;

assign grp_fu_2179_p2 = {{tmp_77_fu_1341_p4}, {8'd0}};

assign grp_fu_2187_p0 = sext_ln1171_139_fu_1045_p1;

assign grp_fu_2187_p1 = sext_ln1171_99_cast_reg_2601;

assign grp_fu_2187_p2 = {{tmp_84_fu_1358_p4}, {8'd0}};

assign grp_fu_2195_p0 = sext_ln1171_139_fu_1045_p1;

assign grp_fu_2195_p1 = sext_ln1171_107_cast_reg_2561;

assign grp_fu_2195_p2 = {{tmp_91_fu_1375_p4}, {8'd0}};

assign grp_fu_2203_p0 = sext_ln1171_139_fu_1045_p1;

assign grp_fu_2203_p1 = sext_ln1171_115_cast_reg_2521;

assign grp_fu_2203_p2 = {{tmp_98_fu_1392_p4}, {8'd0}};

assign grp_fu_2211_p0 = sext_ln1171_139_fu_1045_p1;

assign grp_fu_2211_p1 = sext_ln1171_123_cast_reg_2481;

assign grp_fu_2211_p2 = {{tmp_105_fu_1409_p4}, {8'd0}};

assign grp_fu_2219_p0 = sext_ln1171_139_fu_1045_p1;

assign grp_fu_2219_p1 = sext_ln1171_131_cast_reg_2441;

assign grp_fu_2219_p2 = {{tmp_112_fu_1426_p4}, {8'd0}};

assign grp_fu_2227_p0 = sext_ln1171_140_fu_1185_p1;

assign grp_fu_2227_p1 = sext_ln1171_76_cast_reg_2716;

assign grp_fu_2227_p2 = {{tmp_64_fu_1443_p4}, {8'd0}};

assign grp_fu_2235_p0 = sext_ln1171_140_fu_1185_p1;

assign grp_fu_2235_p1 = sext_ln1171_84_cast_reg_2676;

assign grp_fu_2235_p2 = {{tmp_71_fu_1463_p4}, {8'd0}};

assign grp_fu_2243_p0 = sext_ln1171_140_fu_1185_p1;

assign grp_fu_2243_p1 = sext_ln1171_92_cast_reg_2636;

assign grp_fu_2243_p2 = {{tmp_78_fu_1480_p4}, {8'd0}};

assign grp_fu_2251_p0 = sext_ln1171_140_fu_1185_p1;

assign grp_fu_2251_p1 = sext_ln1171_100_cast_reg_2596;

assign grp_fu_2251_p2 = {{tmp_85_fu_1497_p4}, {8'd0}};

assign grp_fu_2259_p0 = sext_ln1171_140_fu_1185_p1;

assign grp_fu_2259_p1 = sext_ln1171_108_cast_reg_2556;

assign grp_fu_2259_p2 = {{tmp_92_fu_1514_p4}, {8'd0}};

assign grp_fu_2267_p0 = sext_ln1171_140_fu_1185_p1;

assign grp_fu_2267_p1 = sext_ln1171_116_cast_reg_2516;

assign grp_fu_2267_p2 = {{tmp_99_fu_1531_p4}, {8'd0}};

assign grp_fu_2275_p0 = sext_ln1171_140_fu_1185_p1;

assign grp_fu_2275_p1 = sext_ln1171_124_cast_reg_2476;

assign grp_fu_2275_p2 = {{tmp_106_fu_1548_p4}, {8'd0}};

assign grp_fu_2283_p0 = sext_ln1171_140_fu_1185_p1;

assign grp_fu_2283_p1 = sext_ln1171_132_cast_reg_2436;

assign grp_fu_2283_p2 = {{tmp_113_fu_1565_p4}, {8'd0}};

assign grp_fu_2291_p0 = sext_ln1171_141_fu_1460_p1;

assign grp_fu_2291_p1 = sext_ln1171_77_cast_reg_2711;

assign grp_fu_2291_p2 = {{tmp_65_reg_3044}, {8'd0}};

assign grp_fu_2299_p0 = sext_ln1171_141_fu_1460_p1;

assign grp_fu_2299_p1 = sext_ln1171_85_cast_reg_2671;

assign grp_fu_2299_p2 = {{tmp_72_reg_3061}, {8'd0}};

assign grp_fu_2307_p0 = sext_ln1171_141_fu_1460_p1;

assign grp_fu_2307_p1 = sext_ln1171_93_cast_reg_2631;

assign grp_fu_2307_p2 = {{tmp_79_reg_3066}, {8'd0}};

assign grp_fu_2315_p0 = sext_ln1171_141_fu_1460_p1;

assign grp_fu_2315_p1 = sext_ln1171_101_cast_reg_2591;

assign grp_fu_2315_p2 = {{tmp_86_reg_3071}, {8'd0}};

assign grp_fu_2323_p0 = sext_ln1171_141_fu_1460_p1;

assign grp_fu_2323_p1 = sext_ln1171_109_cast_reg_2551;

assign grp_fu_2323_p2 = {{tmp_93_reg_3076}, {8'd0}};

assign grp_fu_2331_p0 = sext_ln1171_141_fu_1460_p1;

assign grp_fu_2331_p1 = sext_ln1171_117_cast_reg_2511;

assign grp_fu_2331_p2 = {{tmp_100_reg_3081}, {8'd0}};

assign grp_fu_2339_p0 = sext_ln1171_141_fu_1460_p1;

assign grp_fu_2339_p1 = sext_ln1171_125_cast_reg_2471;

assign grp_fu_2339_p2 = {{tmp_107_reg_3086}, {8'd0}};

assign grp_fu_2347_p0 = sext_ln1171_141_fu_1460_p1;

assign grp_fu_2347_p1 = sext_ln1171_133_cast_reg_2431;

assign grp_fu_2347_p2 = {{tmp_114_reg_3091}, {8'd0}};

assign grp_fu_2355_p0 = sext_ln1171_142_fu_1591_p1;

assign grp_fu_2355_p1 = sext_ln1171_78_cast_reg_2706;

assign grp_fu_2355_p2 = {{tmp_66_fu_1714_p4}, {8'd0}};

assign grp_fu_2363_p0 = sext_ln1171_142_fu_1591_p1;

assign grp_fu_2363_p1 = sext_ln1171_86_cast_reg_2666;

assign grp_fu_2363_p2 = {{tmp_73_fu_1731_p4}, {8'd0}};

assign grp_fu_2371_p0 = sext_ln1171_142_fu_1591_p1;

assign grp_fu_2371_p1 = sext_ln1171_94_cast_reg_2626;

assign grp_fu_2371_p2 = {{tmp_80_fu_1748_p4}, {8'd0}};

assign grp_fu_2379_p0 = sext_ln1171_142_fu_1591_p1;

assign grp_fu_2379_p1 = sext_ln1171_102_cast_reg_2586;

assign grp_fu_2379_p2 = {{tmp_87_fu_1765_p4}, {8'd0}};

assign grp_fu_2387_p0 = sext_ln1171_142_fu_1591_p1;

assign grp_fu_2387_p1 = sext_ln1171_110_cast_reg_2546;

assign grp_fu_2387_p2 = {{tmp_94_fu_1782_p4}, {8'd0}};

assign grp_fu_2395_p0 = sext_ln1171_142_fu_1591_p1;

assign grp_fu_2395_p1 = sext_ln1171_118_cast_reg_2506;

assign grp_fu_2395_p2 = {{tmp_101_fu_1799_p4}, {8'd0}};

assign grp_fu_2403_p0 = sext_ln1171_142_fu_1591_p1;

assign grp_fu_2403_p1 = sext_ln1171_126_cast_reg_2466;

assign grp_fu_2403_p2 = {{tmp_108_fu_1816_p4}, {8'd0}};

assign grp_fu_2411_p0 = sext_ln1171_142_fu_1591_p1;

assign grp_fu_2411_p1 = sext_ln1171_134_cast_reg_2426;

assign grp_fu_2411_p2 = {{tmp_115_fu_1833_p4}, {8'd0}};

assign icmp_ln63_fu_859_p2 = ((ap_sig_allocacmp_data_idx_3 == 5'd16) ? 1'b1 : 1'b0);

assign sext_ln1171_100_cast_fu_731_p1 = $signed(sext_ln1171_100);

assign sext_ln1171_101_cast_fu_727_p1 = $signed(sext_ln1171_101);

assign sext_ln1171_102_cast_fu_723_p1 = $signed(sext_ln1171_102);

assign sext_ln1171_103_cast_fu_719_p1 = $signed(sext_ln1171_103);

assign sext_ln1171_104_cast_fu_715_p1 = $signed(sext_ln1171_104);

assign sext_ln1171_105_cast_fu_711_p1 = $signed(sext_ln1171_105);

assign sext_ln1171_106_cast_fu_707_p1 = $signed(sext_ln1171_106);

assign sext_ln1171_107_cast_fu_703_p1 = $signed(sext_ln1171_107);

assign sext_ln1171_108_cast_fu_699_p1 = $signed(sext_ln1171_108);

assign sext_ln1171_109_cast_fu_695_p1 = $signed(sext_ln1171_109);

assign sext_ln1171_110_cast_fu_691_p1 = $signed(sext_ln1171_110);

assign sext_ln1171_111_cast_fu_687_p1 = $signed(sext_ln1171_111);

assign sext_ln1171_112_cast_fu_683_p1 = $signed(sext_ln1171_112);

assign sext_ln1171_113_cast_fu_679_p1 = $signed(sext_ln1171_113);

assign sext_ln1171_114_cast_fu_675_p1 = $signed(sext_ln1171_114);

assign sext_ln1171_115_cast_fu_671_p1 = $signed(sext_ln1171_115);

assign sext_ln1171_116_cast_fu_667_p1 = $signed(sext_ln1171_116);

assign sext_ln1171_117_cast_fu_663_p1 = $signed(sext_ln1171_117);

assign sext_ln1171_118_cast_fu_659_p1 = $signed(sext_ln1171_118);

assign sext_ln1171_119_cast_fu_655_p1 = $signed(sext_ln1171_119);

assign sext_ln1171_120_cast_fu_651_p1 = $signed(sext_ln1171_120);

assign sext_ln1171_121_cast_fu_647_p1 = $signed(sext_ln1171_121);

assign sext_ln1171_122_cast_fu_643_p1 = $signed(sext_ln1171_122);

assign sext_ln1171_123_cast_fu_639_p1 = $signed(sext_ln1171_123);

assign sext_ln1171_124_cast_fu_635_p1 = $signed(sext_ln1171_124);

assign sext_ln1171_125_cast_fu_631_p1 = $signed(sext_ln1171_125);

assign sext_ln1171_126_cast_fu_627_p1 = $signed(sext_ln1171_126);

assign sext_ln1171_127_cast_fu_623_p1 = $signed(sext_ln1171_127);

assign sext_ln1171_128_cast_fu_619_p1 = $signed(sext_ln1171_128);

assign sext_ln1171_129_cast_fu_615_p1 = $signed(sext_ln1171_129);

assign sext_ln1171_130_cast_fu_611_p1 = $signed(sext_ln1171_130);

assign sext_ln1171_131_cast_fu_607_p1 = $signed(sext_ln1171_131);

assign sext_ln1171_132_cast_fu_603_p1 = $signed(sext_ln1171_132);

assign sext_ln1171_133_cast_fu_599_p1 = $signed(sext_ln1171_133);

assign sext_ln1171_134_cast_fu_595_p1 = $signed(sext_ln1171_134);

assign sext_ln1171_135_fu_876_p0 = xr_dout;

assign sext_ln1171_135_fu_876_p1 = sext_ln1171_135_fu_876_p0;

assign sext_ln1171_136_fu_880_p1 = reg_587;

assign sext_ln1171_137_fu_884_p1 = reg_591;

assign sext_ln1171_138_fu_905_p1 = reg_587;

assign sext_ln1171_139_fu_1045_p1 = reg_591;

assign sext_ln1171_140_fu_1185_p1 = DATA_TEMP_V_5_reg_2774;

assign sext_ln1171_141_fu_1460_p1 = $signed(DATA_TEMP_V_6_reg_2791);

assign sext_ln1171_142_fu_1591_p0 = reg_587;

assign sext_ln1171_142_fu_1591_p1 = $signed(sext_ln1171_142_fu_1591_p0);

assign sext_ln1171_72_cast_fu_843_p1 = $signed(sext_ln1171_72);

assign sext_ln1171_73_cast_fu_839_p1 = $signed(sext_ln1171_73);

assign sext_ln1171_74_cast_fu_835_p1 = $signed(sext_ln1171_74);

assign sext_ln1171_75_cast_fu_831_p1 = $signed(sext_ln1171_75);

assign sext_ln1171_76_cast_fu_827_p1 = $signed(sext_ln1171_76);

assign sext_ln1171_77_cast_fu_823_p1 = $signed(sext_ln1171_77);

assign sext_ln1171_78_cast_fu_819_p1 = $signed(sext_ln1171_78);

assign sext_ln1171_79_cast_fu_815_p1 = $signed(sext_ln1171_79);

assign sext_ln1171_80_cast_fu_811_p1 = $signed(sext_ln1171_80);

assign sext_ln1171_81_cast_fu_807_p1 = $signed(sext_ln1171_81);

assign sext_ln1171_82_cast_fu_803_p1 = $signed(sext_ln1171_82);

assign sext_ln1171_83_cast_fu_799_p1 = $signed(sext_ln1171_83);

assign sext_ln1171_84_cast_fu_795_p1 = $signed(sext_ln1171_84);

assign sext_ln1171_85_cast_fu_791_p1 = $signed(sext_ln1171_85);

assign sext_ln1171_86_cast_fu_787_p1 = $signed(sext_ln1171_86);

assign sext_ln1171_87_cast_fu_783_p1 = $signed(sext_ln1171_87);

assign sext_ln1171_88_cast_fu_779_p1 = $signed(sext_ln1171_88);

assign sext_ln1171_89_cast_fu_775_p1 = $signed(sext_ln1171_89);

assign sext_ln1171_90_cast_fu_771_p1 = $signed(sext_ln1171_90);

assign sext_ln1171_91_cast_fu_767_p1 = $signed(sext_ln1171_91);

assign sext_ln1171_92_cast_fu_763_p1 = $signed(sext_ln1171_92);

assign sext_ln1171_93_cast_fu_759_p1 = $signed(sext_ln1171_93);

assign sext_ln1171_94_cast_fu_755_p1 = $signed(sext_ln1171_94);

assign sext_ln1171_95_cast_fu_751_p1 = $signed(sext_ln1171_95);

assign sext_ln1171_96_cast_fu_747_p1 = $signed(sext_ln1171_96);

assign sext_ln1171_97_cast_fu_743_p1 = $signed(sext_ln1171_97);

assign sext_ln1171_98_cast_fu_739_p1 = $signed(sext_ln1171_98);

assign sext_ln1171_99_cast_fu_735_p1 = $signed(sext_ln1171_99);

assign sext_ln1171_cast_fu_847_p1 = $signed(sext_ln1171);

assign tmp_100_fu_1631_p1 = grp_fu_2267_p3;

assign tmp_101_fu_1799_p1 = grp_fu_2331_p3;

assign tmp_101_fu_1799_p4 = {{tmp_101_fu_1799_p1[23:8]}};

assign tmp_102_fu_994_p4 = {{grp_fu_1959_p2[23:8]}};

assign tmp_103_fu_1134_p1 = grp_fu_2019_p3;

assign tmp_103_fu_1134_p4 = {{tmp_103_fu_1134_p1[23:8]}};

assign tmp_104_fu_1273_p1 = grp_fu_2083_p3;

assign tmp_104_fu_1273_p4 = {{tmp_104_fu_1273_p1[23:8]}};

assign tmp_105_fu_1409_p1 = grp_fu_2147_p3;

assign tmp_105_fu_1409_p4 = {{tmp_105_fu_1409_p1[23:8]}};

assign tmp_106_fu_1548_p1 = grp_fu_2211_p3;

assign tmp_106_fu_1548_p4 = {{tmp_106_fu_1548_p1[23:8]}};

assign tmp_107_fu_1640_p1 = grp_fu_2275_p3;

assign tmp_108_fu_1816_p1 = grp_fu_2339_p3;

assign tmp_108_fu_1816_p4 = {{tmp_108_fu_1816_p1[23:8]}};

assign tmp_109_fu_1011_p4 = {{grp_fu_1965_p2[23:8]}};

assign tmp_110_fu_1151_p1 = grp_fu_2027_p3;

assign tmp_110_fu_1151_p4 = {{tmp_110_fu_1151_p1[23:8]}};

assign tmp_111_fu_1290_p1 = grp_fu_2091_p3;

assign tmp_111_fu_1290_p4 = {{tmp_111_fu_1290_p1[23:8]}};

assign tmp_112_fu_1426_p1 = grp_fu_2155_p3;

assign tmp_112_fu_1426_p4 = {{tmp_112_fu_1426_p1[23:8]}};

assign tmp_113_fu_1565_p1 = grp_fu_2219_p3;

assign tmp_113_fu_1565_p4 = {{tmp_113_fu_1565_p1[23:8]}};

assign tmp_114_fu_1649_p1 = grp_fu_2283_p3;

assign tmp_115_fu_1833_p1 = grp_fu_2347_p3;

assign tmp_115_fu_1833_p4 = {{tmp_115_fu_1833_p1[23:8]}};

assign tmp_61_fu_1028_p1 = grp_fu_1971_p3;

assign tmp_61_fu_1028_p4 = {{tmp_61_fu_1028_p1[23:8]}};

assign tmp_62_fu_1168_p1 = grp_fu_2035_p3;

assign tmp_62_fu_1168_p4 = {{tmp_62_fu_1168_p1[23:8]}};

assign tmp_63_fu_1307_p1 = grp_fu_2099_p3;

assign tmp_63_fu_1307_p4 = {{tmp_63_fu_1307_p1[23:8]}};

assign tmp_64_fu_1443_p1 = grp_fu_2163_p3;

assign tmp_64_fu_1443_p4 = {{tmp_64_fu_1443_p1[23:8]}};

assign tmp_65_fu_1582_p1 = grp_fu_2227_p3;

assign tmp_66_fu_1714_p1 = grp_fu_2291_p3;

assign tmp_66_fu_1714_p4 = {{tmp_66_fu_1714_p1[23:8]}};

assign tmp_67_fu_909_p4 = {{grp_fu_1929_p2[23:8]}};

assign tmp_68_fu_1049_p1 = grp_fu_1979_p3;

assign tmp_68_fu_1049_p4 = {{tmp_68_fu_1049_p1[23:8]}};

assign tmp_69_fu_1188_p1 = grp_fu_2043_p3;

assign tmp_69_fu_1188_p4 = {{tmp_69_fu_1188_p1[23:8]}};

assign tmp_70_fu_1324_p1 = grp_fu_2107_p3;

assign tmp_70_fu_1324_p4 = {{tmp_70_fu_1324_p1[23:8]}};

assign tmp_71_fu_1463_p1 = grp_fu_2171_p3;

assign tmp_71_fu_1463_p4 = {{tmp_71_fu_1463_p1[23:8]}};

assign tmp_72_fu_1595_p1 = grp_fu_2235_p3;

assign tmp_73_fu_1731_p1 = grp_fu_2299_p3;

assign tmp_73_fu_1731_p4 = {{tmp_73_fu_1731_p1[23:8]}};

assign tmp_74_fu_926_p4 = {{grp_fu_1935_p2[23:8]}};

assign tmp_75_fu_1066_p1 = grp_fu_1987_p3;

assign tmp_75_fu_1066_p4 = {{tmp_75_fu_1066_p1[23:8]}};

assign tmp_76_fu_1205_p1 = grp_fu_2051_p3;

assign tmp_76_fu_1205_p4 = {{tmp_76_fu_1205_p1[23:8]}};

assign tmp_77_fu_1341_p1 = grp_fu_2115_p3;

assign tmp_77_fu_1341_p4 = {{tmp_77_fu_1341_p1[23:8]}};

assign tmp_78_fu_1480_p1 = grp_fu_2179_p3;

assign tmp_78_fu_1480_p4 = {{tmp_78_fu_1480_p1[23:8]}};

assign tmp_79_fu_1604_p1 = grp_fu_2243_p3;

assign tmp_80_fu_1748_p1 = grp_fu_2307_p3;

assign tmp_80_fu_1748_p4 = {{tmp_80_fu_1748_p1[23:8]}};

assign tmp_81_fu_943_p4 = {{grp_fu_1941_p2[23:8]}};

assign tmp_82_fu_1083_p1 = grp_fu_1995_p3;

assign tmp_82_fu_1083_p4 = {{tmp_82_fu_1083_p1[23:8]}};

assign tmp_83_fu_1222_p1 = grp_fu_2059_p3;

assign tmp_83_fu_1222_p4 = {{tmp_83_fu_1222_p1[23:8]}};

assign tmp_84_fu_1358_p1 = grp_fu_2123_p3;

assign tmp_84_fu_1358_p4 = {{tmp_84_fu_1358_p1[23:8]}};

assign tmp_85_fu_1497_p1 = grp_fu_2187_p3;

assign tmp_85_fu_1497_p4 = {{tmp_85_fu_1497_p1[23:8]}};

assign tmp_86_fu_1613_p1 = grp_fu_2251_p3;

assign tmp_87_fu_1765_p1 = grp_fu_2315_p3;

assign tmp_87_fu_1765_p4 = {{tmp_87_fu_1765_p1[23:8]}};

assign tmp_88_fu_960_p4 = {{grp_fu_1947_p2[23:8]}};

assign tmp_89_fu_1100_p1 = grp_fu_2003_p3;

assign tmp_89_fu_1100_p4 = {{tmp_89_fu_1100_p1[23:8]}};

assign tmp_90_fu_1239_p1 = grp_fu_2067_p3;

assign tmp_90_fu_1239_p4 = {{tmp_90_fu_1239_p1[23:8]}};

assign tmp_91_fu_1375_p1 = grp_fu_2131_p3;

assign tmp_91_fu_1375_p4 = {{tmp_91_fu_1375_p1[23:8]}};

assign tmp_92_fu_1514_p1 = grp_fu_2195_p3;

assign tmp_92_fu_1514_p4 = {{tmp_92_fu_1514_p1[23:8]}};

assign tmp_93_fu_1622_p1 = grp_fu_2259_p3;

assign tmp_94_fu_1782_p1 = grp_fu_2323_p3;

assign tmp_94_fu_1782_p4 = {{tmp_94_fu_1782_p1[23:8]}};

assign tmp_95_fu_977_p4 = {{grp_fu_1953_p2[23:8]}};

assign tmp_96_fu_1117_p1 = grp_fu_2011_p3;

assign tmp_96_fu_1117_p4 = {{tmp_96_fu_1117_p1[23:8]}};

assign tmp_97_fu_1256_p1 = grp_fu_2075_p3;

assign tmp_97_fu_1256_p4 = {{tmp_97_fu_1256_p1[23:8]}};

assign tmp_98_fu_1392_p1 = grp_fu_2139_p3;

assign tmp_98_fu_1392_p4 = {{tmp_98_fu_1392_p1[23:8]}};

assign tmp_99_fu_1531_p1 = grp_fu_2203_p3;

assign tmp_99_fu_1531_p4 = {{tmp_99_fu_1531_p1[23:8]}};

assign tmp_s_fu_888_p4 = {{grp_fu_1923_p2[23:8]}};

assign trunc_ln717_1_fu_1887_p1 = grp_fu_2387_p3;

assign trunc_ln717_2_fu_1896_p1 = grp_fu_2395_p3;

assign trunc_ln717_3_fu_1905_p1 = grp_fu_2403_p3;

assign trunc_ln717_4_fu_1914_p1 = grp_fu_2411_p3;

assign trunc_ln717_8_fu_1860_p1 = grp_fu_2363_p3;

assign trunc_ln717_9_fu_1869_p1 = grp_fu_2371_p3;

assign trunc_ln717_s_fu_1878_p1 = grp_fu_2379_p3;

assign trunc_ln_fu_1850_p1 = grp_fu_2355_p3;

endmodule //TOP_channel_mult_Pipeline_VITIS_LOOP_63_1
