description: '1-to-64 bit variable length shift register'
family: '4000'
datasheet: 'http://www.standardics.nxp.com/products/hef/datasheet/hef4557b.pdf'
pins:
  'L&#95;&#95;2':
    desc: 'length control input'
  'L&#95;&#95;1':
    desc: 'length control input'
  MR:
    desc: 'asynchronous master reset'
  'CP&#95;&#95;0':
    desc: 'clock input (low-to-high edge-triggered)'
  '&#126;CP&#126;&#95;&#95;1':
    desc: 'clock input (high-to-low edge-triggered)'
  'D&#95;&#95;B':
    desc: 'data input'
  'D&#95;&#95;A':
    desc: 'data input'
  GND:
    desc: ground
  'A/&#126;B':
    desc: 'select data input'
  Q:
    desc: output
  '&#126;Q':
    desc: 'complementary output'
  'L&#95;&#95;32':
    desc: 'length input'
  'L&#95;&#95;16':
    desc: 'length input'
  'L&#95;&#95;8':
    desc: 'length input'
  'L&#95;&#95;4':
    desc: 'length input'
  Vcc:
    desc: 'supply voltage'
notes:
  - 'The length of the shift register is determined by the sum of the length inputs (L&#95;&#95;1, L&#95;&#95;2, L&#95;&#95;4, L&#95;&#95;8, L&#95;&#95;16, L&#95;&#95;32) plus one.'
  - 'Data is shifted in on the low-to-high transition of CP&#95;&#95;0 when &#126;CP&#126;&#95;&#95;1 is low, or the high-to-low transition of &#126;CP&#126;&#95;&#95;1 when CP&#95;&#95;0 is high.'
  - 'When A/&#126;B is high, a clock pulse shifts in data from D&#95;&#95;A. When low, a clock pulse shifts in data from D&#95;&#95;B.'
  - 'When MR is high, the register is reset, Q is forced low, and &#126;Q is forced high.'
packages:
  DIP:
    - 'L&#95;&#95;2'
    - 'L&#95;&#95;1'
    - MR
    - 'CP&#95;&#95;0'
    - '&#126;CP&#126;&#95;&#95;1'
    - 'D&#95;&#95;B'
    - 'D&#95;&#95;A'
    - GND
    - 'A/&#126;B'
    - Q
    - '&#126;Q'
    - 'L&#95;&#95;32'
    - 'L&#95;&#95;16'
    - 'L&#95;&#95;8'
    - 'L&#95;&#95;4'
    - Vcc
