##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: ADC_SAR_intClock       | N/A                   | Target: 3.00 MHz   | 
Clock: ADC_SAR_intClock(FFB)  | N/A                   | Target: 3.00 MHz   | 
Clock: Clock_1                | N/A                   | Target: 12.00 MHz  | 
Clock: Clock_1(FFB)           | N/A                   | Target: 12.00 MHz  | 
Clock: CyHFCLK                | Frequency: 55.64 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                  | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                  | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFCLK                | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1              | N/A                   | Target: 48.00 MHz  | 
Clock: CySYSCLK               | N/A                   | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFCLK       CyHFCLK        20833.3          2861        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name   Clock to Out  Clock Name:Phase  
----------  ------------  ----------------  
P04(0)_PAD  29769         CyHFCLK:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 55.64 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:pwm8:u0\/cs_addr_0
Capture Clock  : \StripLights:B_WS2811:pwm8:u0\/clock
Path slack     : 2861p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6452
-------------------------------------   ---- 
End-of-path arrival time (ps)           6452
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell2   3850   3850   2861  RISE       1
\StripLights:B_WS2811:pwm8:u0\/cs_addr_0  datapathcell2   2602   6452   2861  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:pwm8:u0\/cs_addr_0
Capture Clock  : \StripLights:B_WS2811:pwm8:u0\/clock
Path slack     : 2861p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6452
-------------------------------------   ---- 
End-of-path arrival time (ps)           6452
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell2   3850   3850   2861  RISE       1
\StripLights:B_WS2811:pwm8:u0\/cs_addr_0  datapathcell2   2602   6452   2861  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:pwm8:u0\/cs_addr_0
Capture Clock  : \StripLights:B_WS2811:pwm8:u0\/clock
Path slack     : 2861p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6452
-------------------------------------   ---- 
End-of-path arrival time (ps)           6452
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell2   3850   3850   2861  RISE       1
\StripLights:B_WS2811:pwm8:u0\/cs_addr_0  datapathcell2   2602   6452   2861  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwmCntl\/q
Path End       : \StripLights:B_WS2811:pwm8:u0\/cs_addr_1
Capture Clock  : \StripLights:B_WS2811:pwm8:u0\/clock
Path slack     : 5253p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell14             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwmCntl\/q          macrocell14     1250   1250   5253  RISE       1
\StripLights:B_WS2811:pwm8:u0\/cs_addr_1  datapathcell2   2811   4061   5253  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb
Path End       : \StripLights:B_WS2811:pwmCntl\/main_1
Capture Clock  : \StripLights:B_WS2811:pwmCntl\/clock_0
Path slack     : 5738p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11585
-------------------------------------   ----- 
End-of-path arrival time (ps)           11585
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/busclk             datapathcell1           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb  datapathcell1   7340   7340   5738  RISE       1
\StripLights:B_WS2811:pwmCntl\/main_1                macrocell14     4245  11585   5738  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell14             0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb
Path End       : \StripLights:B_WS2811:state_1\/main_3
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 6601p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10723
-------------------------------------   ----- 
End-of-path arrival time (ps)           10723
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/busclk             datapathcell1           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb  datapathcell1   7340   7340   5738  RISE       1
\StripLights:B_WS2811:state_1\/main_3                macrocell8      3383  10723   6601  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell8              0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb
Path End       : \StripLights:B_WS2811:state_0\/main_3
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 6601p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10723
-------------------------------------   ----- 
End-of-path arrival time (ps)           10723
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/busclk             datapathcell1           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb  datapathcell1   7340   7340   5738  RISE       1
\StripLights:B_WS2811:state_0\/main_3                macrocell9      3383  10723   6601  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell9              0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/cl0_comb
Path End       : \StripLights:Net_64\/main_0
Capture Clock  : \StripLights:Net_64\/clock_0
Path slack     : 9346p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/cl0_comb  datapathcell2   5680   5680   9346  RISE       1
\StripLights:Net_64\/main_0              macrocell5      2297   7977   9346  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:Net_64\/clock_0                          macrocell5              0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dshifter:u0\/so_comb
Path End       : \StripLights:Net_64\/main_4
Capture Clock  : \StripLights:Net_64\/clock_0
Path slack     : 9936p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/clock              datapathcell1           0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dshifter:u0\/so_comb  datapathcell1   4550   4550   9936  RISE       1
\StripLights:Net_64\/main_4                 macrocell5      2837   7387   9936  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:Net_64\/clock_0                          macrocell5              0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:bitCount_1\/main_0
Capture Clock  : \StripLights:B_WS2811:bitCount_1\/clock_0
Path slack     : 9985p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell2   3850   3850   2861  RISE       1
\StripLights:B_WS2811:bitCount_1\/main_0  macrocell10     3489   7339   9985  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell10             0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:bitCount_0\/main_0
Capture Clock  : \StripLights:B_WS2811:bitCount_0\/clock_0
Path slack     : 9985p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell2   3850   3850   2861  RISE       1
\StripLights:B_WS2811:bitCount_0\/main_0  macrocell11     3489   7339   9985  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell11             0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_0
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 9985p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb  datapathcell2   3850   3850   2861  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_0  macrocell12     3489   7339   9985  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell12             0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:bitCount_2\/main_0
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 10104p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7219
-------------------------------------   ---- 
End-of-path arrival time (ps)           7219
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell2   3850   3850   2861  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_0  macrocell7      3369   7219  10104  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell7              0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:state_1\/main_0
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 10104p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7219
-------------------------------------   ---- 
End-of-path arrival time (ps)           7219
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb  datapathcell2   3850   3850   2861  RISE       1
\StripLights:B_WS2811:state_1\/main_0   macrocell8      3369   7219  10104  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell8              0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:state_0\/main_0
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 10104p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7219
-------------------------------------   ---- 
End-of-path arrival time (ps)           7219
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell2           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb  datapathcell2   3850   3850   2861  RISE       1
\StripLights:B_WS2811:state_0\/main_0   macrocell9      3369   7219  10104  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell9              0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dpAddr_0\/q
Path End       : \StripLights:B_WS2811:dshifter:u0\/cs_addr_0
Capture Clock  : \StripLights:B_WS2811:dshifter:u0\/clock
Path slack     : 10115p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6290
--------------------------------------------   ----- 
End-of-path required time (ps)                 14543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_0\/clock_0               macrocell13             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dpAddr_0\/q             macrocell13     1250   1250  10115  RISE       1
\StripLights:B_WS2811:dshifter:u0\/cs_addr_0  datapathcell1   3179   4429  10115  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/clock              datapathcell1           0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dpAddr_1\/q
Path End       : \StripLights:B_WS2811:dshifter:u0\/cs_addr_1
Capture Clock  : \StripLights:B_WS2811:dshifter:u0\/clock
Path slack     : 10761p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6290
--------------------------------------------   ----- 
End-of-path required time (ps)                 14543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell12             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dpAddr_1\/q             macrocell12     1250   1250  10761  RISE       1
\StripLights:B_WS2811:dshifter:u0\/cs_addr_1  datapathcell1   2533   3783  10761  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/clock              datapathcell1           0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:ctrl\/control_0
Path End       : \StripLights:B_WS2811:state_1\/main_2
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 10937p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6386
-------------------------------------   ---- 
End-of-path arrival time (ps)           6386
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:ctrl\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:ctrl\/control_0  controlcell2   2580   2580  10937  RISE       1
\StripLights:B_WS2811:state_1\/main_2  macrocell8     3806   6386  10937  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell8              0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:ctrl\/control_0
Path End       : \StripLights:B_WS2811:state_0\/main_2
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 10937p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6386
-------------------------------------   ---- 
End-of-path arrival time (ps)           6386
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:ctrl\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:ctrl\/control_0  controlcell2   2580   2580  10937  RISE       1
\StripLights:B_WS2811:state_0\/main_2  macrocell9     3806   6386  10937  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell9              0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:ctrl\/control_0
Path End       : \StripLights:B_WS2811:pwmCntl\/main_0
Capture Clock  : \StripLights:B_WS2811:pwmCntl\/clock_0
Path slack     : 11005p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:ctrl\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:ctrl\/control_0  controlcell2   2580   2580  10937  RISE       1
\StripLights:B_WS2811:pwmCntl\/main_0  macrocell14    3739   6319  11005  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell14             0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:Net_64\/main_2
Capture Clock  : \StripLights:Net_64\/clock_0
Path slack     : 12460p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell8              0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q  macrocell8    1250   1250  12460  RISE       1
\StripLights:Net_64\/main_2       macrocell5    3613   4863  12460  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:Net_64\/clock_0                          macrocell5              0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:status_6\/main_0
Capture Clock  : \StripLights:B_WS2811:status_6\/clock_0
Path slack     : 12476p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell8              0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q        macrocell8    1250   1250  12460  RISE       1
\StripLights:B_WS2811:status_6\/main_0  macrocell6    3597   4847  12476  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:status_6\/clock_0               macrocell6              0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:dpAddr_0\/main_0
Capture Clock  : \StripLights:B_WS2811:dpAddr_0\/clock_0
Path slack     : 12476p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell8              0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q        macrocell8    1250   1250  12460  RISE       1
\StripLights:B_WS2811:dpAddr_0\/main_0  macrocell13   3597   4847  12476  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_0\/clock_0               macrocell13             0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:pwmCntl\/main_2
Capture Clock  : \StripLights:B_WS2811:pwmCntl\/clock_0
Path slack     : 12476p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell8              0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q       macrocell8    1250   1250  12460  RISE       1
\StripLights:B_WS2811:pwmCntl\/main_2  macrocell14   3597   4847  12476  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell14             0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:ctrl\/control_5
Path End       : \StripLights:B_WS2811:state_1\/main_1
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 12482p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:ctrl\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:ctrl\/control_5  controlcell2   2580   2580  12482  RISE       1
\StripLights:B_WS2811:state_1\/main_1  macrocell8     2262   4842  12482  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell8              0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:ctrl\/control_5
Path End       : \StripLights:B_WS2811:state_0\/main_1
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 12482p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:ctrl\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:ctrl\/control_5  controlcell2   2580   2580  12482  RISE       1
\StripLights:B_WS2811:state_0\/main_1  macrocell9     2262   4842  12482  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell9              0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:Net_64\/main_3
Capture Clock  : \StripLights:Net_64\/clock_0
Path slack     : 12485p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell9              0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q  macrocell9    1250   1250  12485  RISE       1
\StripLights:Net_64\/main_3       macrocell5    3588   4838  12485  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:Net_64\/clock_0                          macrocell5              0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:status_6\/main_1
Capture Clock  : \StripLights:B_WS2811:status_6\/clock_0
Path slack     : 12486p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell9              0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q        macrocell9    1250   1250  12485  RISE       1
\StripLights:B_WS2811:status_6\/main_1  macrocell6    3587   4837  12486  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:status_6\/clock_0               macrocell6              0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:dpAddr_0\/main_1
Capture Clock  : \StripLights:B_WS2811:dpAddr_0\/clock_0
Path slack     : 12486p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell9              0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q        macrocell9    1250   1250  12485  RISE       1
\StripLights:B_WS2811:dpAddr_0\/main_1  macrocell13   3587   4837  12486  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_0\/clock_0               macrocell13             0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:pwmCntl\/main_3
Capture Clock  : \StripLights:B_WS2811:pwmCntl\/clock_0
Path slack     : 12486p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell9              0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q       macrocell9    1250   1250  12485  RISE       1
\StripLights:B_WS2811:pwmCntl\/main_3  macrocell14   3587   4837  12486  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell14             0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwmCntl\/q
Path End       : \StripLights:B_WS2811:pwmCntl\/main_4
Capture Clock  : \StripLights:B_WS2811:pwmCntl\/clock_0
Path slack     : 13271p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell14             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwmCntl\/q       macrocell14   1250   1250   5253  RISE       1
\StripLights:B_WS2811:pwmCntl\/main_4  macrocell14   2802   4052  13271  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell14             0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_1\/q
Path End       : \StripLights:B_WS2811:bitCount_1\/main_3
Capture Clock  : \StripLights:B_WS2811:bitCount_1\/clock_0
Path slack     : 13351p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3972
-------------------------------------   ---- 
End-of-path arrival time (ps)           3972
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell10             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_1\/q       macrocell10   1250   1250  13351  RISE       1
\StripLights:B_WS2811:bitCount_1\/main_3  macrocell10   2722   3972  13351  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell10             0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_1\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_4
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 13351p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3972
-------------------------------------   ---- 
End-of-path arrival time (ps)           3972
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell10             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_1\/q     macrocell10   1250   1250  13351  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_4  macrocell12   2722   3972  13351  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell12             0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:bitCount_1\/main_4
Capture Clock  : \StripLights:B_WS2811:bitCount_1\/clock_0
Path slack     : 13368p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell11             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q       macrocell11   1250   1250  13368  RISE       1
\StripLights:B_WS2811:bitCount_1\/main_4  macrocell10   2706   3956  13368  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell10             0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:bitCount_0\/main_3
Capture Clock  : \StripLights:B_WS2811:bitCount_0\/clock_0
Path slack     : 13368p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell11             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q       macrocell11   1250   1250  13368  RISE       1
\StripLights:B_WS2811:bitCount_0\/main_3  macrocell11   2706   3956  13368  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell11             0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_5
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 13368p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell11             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q     macrocell11   1250   1250  13368  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_5  macrocell12   2706   3956  13368  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell12             0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_1\/q
Path End       : \StripLights:B_WS2811:bitCount_2\/main_4
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 13376p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell10             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_1\/q       macrocell10   1250   1250  13351  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_4  macrocell7    2698   3948  13376  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell7              0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_1\/q
Path End       : \StripLights:B_WS2811:state_1\/main_7
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 13376p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell10             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_1\/q    macrocell10   1250   1250  13351  RISE       1
\StripLights:B_WS2811:state_1\/main_7  macrocell8    2698   3948  13376  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell8              0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_1\/q
Path End       : \StripLights:B_WS2811:state_0\/main_7
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 13376p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell10             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_1\/q    macrocell10   1250   1250  13351  RISE       1
\StripLights:B_WS2811:state_0\/main_7  macrocell9    2698   3948  13376  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell9              0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:bitCount_2\/main_5
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 13380p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell11             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q       macrocell11   1250   1250  13368  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_5  macrocell7    2694   3944  13380  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell7              0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:state_1\/main_8
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 13380p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell11             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q    macrocell11   1250   1250  13368  RISE       1
\StripLights:B_WS2811:state_1\/main_8  macrocell8    2694   3944  13380  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell8              0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:state_0\/main_8
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 13380p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell11             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q    macrocell11   1250   1250  13368  RISE       1
\StripLights:B_WS2811:state_0\/main_8  macrocell9    2694   3944  13380  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell9              0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:bitCount_2\/main_3
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 13382p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell9              0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q          macrocell9    1250   1250  12485  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_3  macrocell7    2691   3941  13382  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell7              0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:state_1\/main_6
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 13382p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell9              0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q       macrocell9    1250   1250  12485  RISE       1
\StripLights:B_WS2811:state_1\/main_6  macrocell8    2691   3941  13382  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell8              0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:state_0\/main_6
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 13382p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell9              0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q       macrocell9    1250   1250  12485  RISE       1
\StripLights:B_WS2811:state_0\/main_6  macrocell9    2691   3941  13382  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell9              0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:bitCount_1\/main_2
Capture Clock  : \StripLights:B_WS2811:bitCount_1\/clock_0
Path slack     : 13399p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell9              0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q          macrocell9    1250   1250  12485  RISE       1
\StripLights:B_WS2811:bitCount_1\/main_2  macrocell10   2674   3924  13399  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell10             0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:bitCount_0\/main_2
Capture Clock  : \StripLights:B_WS2811:bitCount_0\/clock_0
Path slack     : 13399p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell9              0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q          macrocell9    1250   1250  12485  RISE       1
\StripLights:B_WS2811:bitCount_0\/main_2  macrocell11   2674   3924  13399  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell11             0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_3
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 13399p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell9              0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q        macrocell9    1250   1250  12485  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_3  macrocell12   2674   3924  13399  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell12             0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:bitCount_1\/main_1
Capture Clock  : \StripLights:B_WS2811:bitCount_1\/clock_0
Path slack     : 13538p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell8              0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q          macrocell8    1250   1250  12460  RISE       1
\StripLights:B_WS2811:bitCount_1\/main_1  macrocell10   2536   3786  13538  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell10             0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:bitCount_0\/main_1
Capture Clock  : \StripLights:B_WS2811:bitCount_0\/clock_0
Path slack     : 13538p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell8              0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q          macrocell8    1250   1250  12460  RISE       1
\StripLights:B_WS2811:bitCount_0\/main_1  macrocell11   2536   3786  13538  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell11             0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_2
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 13538p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell8              0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q        macrocell8    1250   1250  12460  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_2  macrocell12   2536   3786  13538  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell12             0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_2\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_1
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 13542p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell7              0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_2\/q     macrocell7    1250   1250  13542  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_1  macrocell12   2531   3781  13542  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell12             0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:bitCount_2\/main_2
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 13544p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell8              0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q          macrocell8    1250   1250  12460  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_2  macrocell7    2530   3780  13544  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell7              0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:state_1\/main_5
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 13544p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell8              0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q       macrocell8    1250   1250  12460  RISE       1
\StripLights:B_WS2811:state_1\/main_5  macrocell8    2530   3780  13544  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell8              0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:state_0\/main_5
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 13544p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell8              0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q       macrocell8    1250   1250  12460  RISE       1
\StripLights:B_WS2811:state_0\/main_5  macrocell9    2530   3780  13544  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell9              0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_2\/q
Path End       : \StripLights:B_WS2811:bitCount_2\/main_1
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 13545p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell7              0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_2\/q       macrocell7    1250   1250  13542  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_1  macrocell7    2528   3778  13545  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell7              0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_2\/q
Path End       : \StripLights:B_WS2811:state_1\/main_4
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 13545p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell7              0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_2\/q    macrocell7    1250   1250  13542  RISE       1
\StripLights:B_WS2811:state_1\/main_4  macrocell8    2528   3778  13545  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell8              0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_2\/q
Path End       : \StripLights:B_WS2811:state_0\/main_4
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 13545p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell7              0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_2\/q    macrocell7    1250   1250  13542  RISE       1
\StripLights:B_WS2811:state_0\/main_4  macrocell9    2528   3778  13545  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell9              0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dpAddr_1\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_6
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 13546p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell12             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dpAddr_1\/q       macrocell12   1250   1250  10761  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_6  macrocell12   2527   3777  13546  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell12             0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dpAddr_0\/q
Path End       : \StripLights:B_WS2811:dpAddr_0\/main_2
Capture Clock  : \StripLights:B_WS2811:dpAddr_0\/clock_0
Path slack     : 13771p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_0\/clock_0               macrocell13             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dpAddr_0\/q       macrocell13   1250   1250  10115  RISE       1
\StripLights:B_WS2811:dpAddr_0\/main_2  macrocell13   2303   3553  13771  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_0\/clock_0               macrocell13             0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

