#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Thu Feb 27 20:36:16 2020
# Process ID: 17544
# Current directory: C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.runs/design_IP_pearson_0_0_synth_1
# Command line: vivado.exe -log design_IP_pearson_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_IP_pearson_0_0.tcl
# Log file: C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.runs/design_IP_pearson_0_0_synth_1/design_IP_pearson_0_0.vds
# Journal file: C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.runs/design_IP_pearson_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_IP_pearson_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 356.098 ; gain = 63.984
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/A2_project/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:multiply_block:1.0'. The one found in IP location 'c:/A2_project/HLS/xilinx_com_hls_multiply_block_1_0' will take precedence over the same IP in location c:/A2_project/HLS/Block_Matrix_HLS/block_matrix/solution2/impl/ip
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 379.938 ; gain = 23.840
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.cache/ip 
Command: synth_design -top design_IP_pearson_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19612 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:50 . Memory (MB): peak = 834.648 ; gain = 178.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_IP_pearson_0_0' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ip/design_IP_pearson_0_0/synth/design_IP_pearson_0_0.vhd:151]
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'pearson' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:12' bound to instance 'U0' of component 'pearson' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ip/design_IP_pearson_0_0/synth/design_IP_pearson_0_0.vhd:405]
INFO: [Synth 8-638] synthesizing module 'pearson' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:152]
	Parameter C_M_AXI_INPUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1643]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1646]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1655]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1657]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1659]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1661]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1663]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1665]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1667]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1669]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1671]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1673]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1675]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1677]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1679]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1681]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1683]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1685]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1687]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1689]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1691]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1693]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1695]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1697]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1699]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1701]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1703]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1705]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1707]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1709]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1711]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1713]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1715]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1717]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1719]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1721]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1723]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1725]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1727]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1729]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1731]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1733]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1735]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1737]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1739]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1741]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1743]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1745]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1747]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1749]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1751]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1753]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1755]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1757]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1759]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1761]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1765]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1767]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1769]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1771]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1773]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1775]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1777]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1779]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1781]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1783]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1785]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1787]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1789]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1791]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1793]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1795]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1797]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1799]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1801]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1803]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1805]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1807]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1809]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1811]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1813]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1815]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1817]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1819]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1821]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1823]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1825]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1827]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1829]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1831]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1833]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1835]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1837]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1839]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1841]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1843]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1845]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1849]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1851]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:1853]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pearson_CONTROL_BUS_s_axi' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_CONTROL_BUS_s_axi.vhd:9' bound to instance 'pearson_CONTROL_BUS_s_axi_U' of component 'pearson_CONTROL_BUS_s_axi' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:3936]
INFO: [Synth 8-638] synthesizing module 'pearson_CONTROL_BUS_s_axi' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_CONTROL_BUS_s_axi.vhd:71]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pearson_CONTROL_BUS_s_axi' (1#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_CONTROL_BUS_s_axi.vhd:71]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'pearson_INPUT_r_m_axi' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:9' bound to instance 'pearson_INPUT_r_m_axi_U' of component 'pearson_INPUT_r_m_axi' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:3969]
INFO: [Synth 8-638] synthesizing module 'pearson_INPUT_r_m_axi' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:140]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'pearson_INPUT_r_m_axi_throttl' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:953' bound to instance 'wreq_throttl' of component 'pearson_INPUT_r_m_axi_throttl' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:307]
INFO: [Synth 8-638] synthesizing module 'pearson_INPUT_r_m_axi_throttl' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:1010]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'pearson_INPUT_r_m_axi_throttl' (2#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:1010]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pearson_INPUT_r_m_axi_write' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:2141' bound to instance 'bus_write' of component 'pearson_INPUT_r_m_axi_write' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:346]
INFO: [Synth 8-638] synthesizing module 'pearson_INPUT_r_m_axi_write' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:2229]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'pearson_INPUT_r_m_axi_reg_slice' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:470' bound to instance 'rs_wreq' of component 'pearson_INPUT_r_m_axi_reg_slice' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:2365]
INFO: [Synth 8-638] synthesizing module 'pearson_INPUT_r_m_axi_reg_slice' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:487]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pearson_INPUT_r_m_axi_reg_slice' (3#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'pearson_INPUT_r_m_axi_fifo' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:594' bound to instance 'fifo_wreq' of component 'pearson_INPUT_r_m_axi_fifo' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:2378]
INFO: [Synth 8-638] synthesizing module 'pearson_INPUT_r_m_axi_fifo' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'pearson_INPUT_r_m_axi_fifo' (4#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:611]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'pearson_INPUT_r_m_axi_buffer' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:721' bound to instance 'buff_wdata' of component 'pearson_INPUT_r_m_axi_buffer' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:2777]
INFO: [Synth 8-638] synthesizing module 'pearson_INPUT_r_m_axi_buffer' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pearson_INPUT_r_m_axi_buffer' (5#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:743]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'pearson_INPUT_r_m_axi_fifo' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:594' bound to instance 'fifo_burst' of component 'pearson_INPUT_r_m_axi_fifo' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:2809]
INFO: [Synth 8-638] synthesizing module 'pearson_INPUT_r_m_axi_fifo__parameterized1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'pearson_INPUT_r_m_axi_fifo__parameterized1' (5#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'pearson_INPUT_r_m_axi_fifo' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:594' bound to instance 'fifo_resp' of component 'pearson_INPUT_r_m_axi_fifo' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:3241]
INFO: [Synth 8-638] synthesizing module 'pearson_INPUT_r_m_axi_fifo__parameterized3' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'pearson_INPUT_r_m_axi_fifo__parameterized3' (5#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'pearson_INPUT_r_m_axi_fifo' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:594' bound to instance 'fifo_resp_to_user' of component 'pearson_INPUT_r_m_axi_fifo' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:3257]
INFO: [Synth 8-638] synthesizing module 'pearson_INPUT_r_m_axi_fifo__parameterized5' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'pearson_INPUT_r_m_axi_fifo__parameterized5' (5#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:611]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:2590]
INFO: [Synth 8-256] done synthesizing module 'pearson_INPUT_r_m_axi_write' (6#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:2229]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pearson_INPUT_r_m_axi_read' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:1198' bound to instance 'bus_read' of component 'pearson_INPUT_r_m_axi_read' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:410]
INFO: [Synth 8-638] synthesizing module 'pearson_INPUT_r_m_axi_read' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:1276]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'pearson_INPUT_r_m_axi_reg_slice' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:470' bound to instance 'rs_rreq' of component 'pearson_INPUT_r_m_axi_reg_slice' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:1409]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'pearson_INPUT_r_m_axi_fifo' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:594' bound to instance 'fifo_rreq' of component 'pearson_INPUT_r_m_axi_fifo' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:1422]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'pearson_INPUT_r_m_axi_buffer' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:721' bound to instance 'fifo_rdata' of component 'pearson_INPUT_r_m_axi_buffer' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:1799]
INFO: [Synth 8-638] synthesizing module 'pearson_INPUT_r_m_axi_buffer__parameterized1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pearson_INPUT_r_m_axi_buffer__parameterized1' (6#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:743]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'pearson_INPUT_r_m_axi_reg_slice' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:470' bound to instance 'rs_rdata' of component 'pearson_INPUT_r_m_axi_reg_slice' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:1817]
INFO: [Synth 8-638] synthesizing module 'pearson_INPUT_r_m_axi_reg_slice__parameterized2' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:487]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pearson_INPUT_r_m_axi_reg_slice__parameterized2' (6#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'pearson_INPUT_r_m_axi_fifo' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:594' bound to instance 'fifo_rctl' of component 'pearson_INPUT_r_m_axi_fifo' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:1830]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_1_reg was removed.  [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:1576]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:1630]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_2_reg was removed.  [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:1644]
INFO: [Synth 8-256] done synthesizing module 'pearson_INPUT_r_m_axi_read' (7#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:1276]
INFO: [Synth 8-256] done synthesizing module 'pearson_INPUT_r_m_axi' (8#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:140]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'pearson_OUTPUT_r_m_axi' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:9' bound to instance 'pearson_OUTPUT_r_m_axi_U' of component 'pearson_OUTPUT_r_m_axi' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:4085]
INFO: [Synth 8-638] synthesizing module 'pearson_OUTPUT_r_m_axi' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:140]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'pearson_OUTPUT_r_m_axi_throttl' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:953' bound to instance 'wreq_throttl' of component 'pearson_OUTPUT_r_m_axi_throttl' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:307]
INFO: [Synth 8-638] synthesizing module 'pearson_OUTPUT_r_m_axi_throttl' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:1010]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'pearson_OUTPUT_r_m_axi_throttl' (9#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:1010]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pearson_OUTPUT_r_m_axi_write' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:2141' bound to instance 'bus_write' of component 'pearson_OUTPUT_r_m_axi_write' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:346]
INFO: [Synth 8-638] synthesizing module 'pearson_OUTPUT_r_m_axi_write' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:2229]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'pearson_OUTPUT_r_m_axi_reg_slice' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:470' bound to instance 'rs_wreq' of component 'pearson_OUTPUT_r_m_axi_reg_slice' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:2365]
INFO: [Synth 8-638] synthesizing module 'pearson_OUTPUT_r_m_axi_reg_slice' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:487]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pearson_OUTPUT_r_m_axi_reg_slice' (10#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'pearson_OUTPUT_r_m_axi_fifo' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:594' bound to instance 'fifo_wreq' of component 'pearson_OUTPUT_r_m_axi_fifo' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:2378]
INFO: [Synth 8-638] synthesizing module 'pearson_OUTPUT_r_m_axi_fifo' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'pearson_OUTPUT_r_m_axi_fifo' (11#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:611]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'pearson_OUTPUT_r_m_axi_buffer' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:721' bound to instance 'buff_wdata' of component 'pearson_OUTPUT_r_m_axi_buffer' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:2777]
INFO: [Synth 8-638] synthesizing module 'pearson_OUTPUT_r_m_axi_buffer' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pearson_OUTPUT_r_m_axi_buffer' (12#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:743]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'pearson_OUTPUT_r_m_axi_fifo' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:594' bound to instance 'fifo_burst' of component 'pearson_OUTPUT_r_m_axi_fifo' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:2809]
INFO: [Synth 8-638] synthesizing module 'pearson_OUTPUT_r_m_axi_fifo__parameterized1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'pearson_OUTPUT_r_m_axi_fifo__parameterized1' (12#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'pearson_OUTPUT_r_m_axi_fifo' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:594' bound to instance 'fifo_resp' of component 'pearson_OUTPUT_r_m_axi_fifo' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:3241]
INFO: [Synth 8-638] synthesizing module 'pearson_OUTPUT_r_m_axi_fifo__parameterized3' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'pearson_OUTPUT_r_m_axi_fifo__parameterized3' (12#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'pearson_OUTPUT_r_m_axi_fifo' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:594' bound to instance 'fifo_resp_to_user' of component 'pearson_OUTPUT_r_m_axi_fifo' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:3257]
INFO: [Synth 8-638] synthesizing module 'pearson_OUTPUT_r_m_axi_fifo__parameterized5' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'pearson_OUTPUT_r_m_axi_fifo__parameterized5' (12#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:611]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:2590]
INFO: [Synth 8-256] done synthesizing module 'pearson_OUTPUT_r_m_axi_write' (13#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:2229]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pearson_OUTPUT_r_m_axi_read' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:1198' bound to instance 'bus_read' of component 'pearson_OUTPUT_r_m_axi_read' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:410]
INFO: [Synth 8-638] synthesizing module 'pearson_OUTPUT_r_m_axi_read' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:1276]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'pearson_OUTPUT_r_m_axi_reg_slice' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:470' bound to instance 'rs_rreq' of component 'pearson_OUTPUT_r_m_axi_reg_slice' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:1409]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'pearson_OUTPUT_r_m_axi_fifo' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:594' bound to instance 'fifo_rreq' of component 'pearson_OUTPUT_r_m_axi_fifo' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:1422]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'pearson_OUTPUT_r_m_axi_buffer' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:721' bound to instance 'fifo_rdata' of component 'pearson_OUTPUT_r_m_axi_buffer' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:1799]
INFO: [Synth 8-638] synthesizing module 'pearson_OUTPUT_r_m_axi_buffer__parameterized1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pearson_OUTPUT_r_m_axi_buffer__parameterized1' (13#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:743]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'pearson_OUTPUT_r_m_axi_reg_slice' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:470' bound to instance 'rs_rdata' of component 'pearson_OUTPUT_r_m_axi_reg_slice' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:1817]
INFO: [Synth 8-638] synthesizing module 'pearson_OUTPUT_r_m_axi_reg_slice__parameterized2' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:487]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pearson_OUTPUT_r_m_axi_reg_slice__parameterized2' (13#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'pearson_OUTPUT_r_m_axi_fifo' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:594' bound to instance 'fifo_rctl' of component 'pearson_OUTPUT_r_m_axi_fifo' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:1830]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_1_reg was removed.  [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:1576]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:1630]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_2_reg was removed.  [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:1644]
INFO: [Synth 8-256] done synthesizing module 'pearson_OUTPUT_r_m_axi_read' (14#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:1276]
INFO: [Synth 8-256] done synthesizing module 'pearson_OUTPUT_r_m_axi' (15#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:140]
INFO: [Synth 8-3491] module 'ecartType' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/ecartType.vhd:12' bound to instance 'grp_ecartType_fu_100' of component 'ecartType' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:4201]
INFO: [Synth 8-638] synthesizing module 'ecartType' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/ecartType.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pearson_faddfsub_32ns_32ns_32_5_full_dsp_1' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd:8' bound to instance 'pearson_faddfsub_32ns_32ns_32_5_full_dsp_1_U14' of component 'pearson_faddfsub_32ns_32ns_32_5_full_dsp_1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/ecartType.vhd:699]
INFO: [Synth 8-638] synthesizing module 'pearson_faddfsub_32ns_32ns_32_5_full_dsp_1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pearson_ap_faddfsub_3_full_dsp_32' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_faddfsub_3_full_dsp_32.vhd:59' bound to instance 'pearson_ap_faddfsub_3_full_dsp_32_u' of component 'pearson_ap_faddfsub_3_full_dsp_32' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd:62]
INFO: [Synth 8-638] synthesizing module 'pearson_ap_faddfsub_3_full_dsp_32' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_faddfsub_3_full_dsp_32.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_faddfsub_3_full_dsp_32.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'pearson_ap_faddfsub_3_full_dsp_32' (33#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'pearson_faddfsub_32ns_32ns_32_5_full_dsp_1' (34#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pearson_faddfsub_32ns_32ns_32_5_full_dsp_1' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd:8' bound to instance 'pearson_faddfsub_32ns_32ns_32_5_full_dsp_1_U15' of component 'pearson_faddfsub_32ns_32ns_32_5_full_dsp_1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/ecartType.vhd:715]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pearson_fmul_32ns_32ns_32_4_max_dsp_1' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fmul_32ns_32ns_32_4_max_dsp_1.vhd:8' bound to instance 'pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16' of component 'pearson_fmul_32ns_32ns_32_4_max_dsp_1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/ecartType.vhd:731]
INFO: [Synth 8-638] synthesizing module 'pearson_fmul_32ns_32ns_32_4_max_dsp_1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fmul_32ns_32ns_32_4_max_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pearson_ap_fmul_2_max_dsp_32' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_fmul_2_max_dsp_32.vhd:59' bound to instance 'pearson_ap_fmul_2_max_dsp_32_u' of component 'pearson_ap_fmul_2_max_dsp_32' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fmul_32ns_32ns_32_4_max_dsp_1.vhd:56]
INFO: [Synth 8-638] synthesizing module 'pearson_ap_fmul_2_max_dsp_32' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'pearson_ap_fmul_2_max_dsp_32' (42#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'pearson_fmul_32ns_32ns_32_4_max_dsp_1' (43#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fmul_32ns_32ns_32_4_max_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pearson_fdiv_32ns_32ns_32_16_1' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fdiv_32ns_32ns_32_16_1.vhd:8' bound to instance 'pearson_fdiv_32ns_32ns_32_16_1_U17' of component 'pearson_fdiv_32ns_32ns_32_16_1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/ecartType.vhd:746]
INFO: [Synth 8-638] synthesizing module 'pearson_fdiv_32ns_32ns_32_16_1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fdiv_32ns_32ns_32_16_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pearson_ap_fdiv_14_no_dsp_32' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_fdiv_14_no_dsp_32.vhd:59' bound to instance 'pearson_ap_fdiv_14_no_dsp_32_u' of component 'pearson_ap_fdiv_14_no_dsp_32' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fdiv_32ns_32ns_32_16_1.vhd:56]
INFO: [Synth 8-638] synthesizing module 'pearson_ap_fdiv_14_no_dsp_32' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_fdiv_14_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 14 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_fdiv_14_no_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'pearson_ap_fdiv_14_no_dsp_32' (50#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'pearson_fdiv_32ns_32ns_32_16_1' (51#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fdiv_32ns_32ns_32_16_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pearson_fsqrt_32ns_32ns_32_12_1' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fsqrt_32ns_32ns_32_12_1.vhd:8' bound to instance 'pearson_fsqrt_32ns_32ns_32_12_1_U18' of component 'pearson_fsqrt_32ns_32ns_32_12_1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/ecartType.vhd:761]
INFO: [Synth 8-638] synthesizing module 'pearson_fsqrt_32ns_32ns_32_12_1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fsqrt_32ns_32ns_32_12_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pearson_ap_fsqrt_10_no_dsp_32' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_fsqrt_10_no_dsp_32.vhd:59' bound to instance 'pearson_ap_fsqrt_10_no_dsp_32_u' of component 'pearson_ap_fsqrt_10_no_dsp_32' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fsqrt_32ns_32ns_32_12_1.vhd:51]
INFO: [Synth 8-638] synthesizing module 'pearson_ap_fsqrt_10_no_dsp_32' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_fsqrt_10_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 1 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 10 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_fsqrt_10_no_dsp_32.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'pearson_ap_fsqrt_10_no_dsp_32' (56#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_fsqrt_10_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'pearson_fsqrt_32ns_32ns_32_12_1' (57#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fsqrt_32ns_32ns_32_12_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'ecartType' (58#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/ecartType.vhd:75]
INFO: [Synth 8-3491] module 'moyenne' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/moyenne.vhd:12' bound to instance 'grp_moyenne_fu_111' of component 'moyenne' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:4262]
INFO: [Synth 8-638] synthesizing module 'moyenne' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/moyenne.vhd:74]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pearson_fadd_32ns_32ns_32_5_full_dsp_1' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fadd_32ns_32ns_32_5_full_dsp_1.vhd:8' bound to instance 'pearson_fadd_32ns_32ns_32_5_full_dsp_1_U1' of component 'pearson_fadd_32ns_32ns_32_5_full_dsp_1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/moyenne.vhd:578]
INFO: [Synth 8-638] synthesizing module 'pearson_fadd_32ns_32ns_32_5_full_dsp_1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fadd_32ns_32ns_32_5_full_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pearson_ap_fadd_3_full_dsp_32' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_fadd_3_full_dsp_32.vhd:59' bound to instance 'pearson_ap_fadd_3_full_dsp_32_u' of component 'pearson_ap_fadd_3_full_dsp_32' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fadd_32ns_32ns_32_5_full_dsp_1.vhd:56]
INFO: [Synth 8-638] synthesizing module 'pearson_ap_fadd_3_full_dsp_32' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_fadd_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'pearson_ap_fadd_3_full_dsp_32' (59#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'pearson_fadd_32ns_32ns_32_5_full_dsp_1' (60#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fadd_32ns_32ns_32_5_full_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pearson_fdiv_32ns_32ns_32_16_1' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fdiv_32ns_32ns_32_16_1.vhd:8' bound to instance 'pearson_fdiv_32ns_32ns_32_16_1_U2' of component 'pearson_fdiv_32ns_32ns_32_16_1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/moyenne.vhd:593]
INFO: [Synth 8-256] done synthesizing module 'moyenne' (61#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/moyenne.vhd:74]
INFO: [Synth 8-3491] module 'moyenneXY' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/moyenneXY.vhd:12' bound to instance 'grp_moyenneXY_fu_121' of component 'moyenneXY' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:4322]
INFO: [Synth 8-638] synthesizing module 'moyenneXY' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/moyenneXY.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pearson_fadd_32ns_32ns_32_5_full_dsp_1' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fadd_32ns_32ns_32_5_full_dsp_1.vhd:8' bound to instance 'pearson_fadd_32ns_32ns_32_5_full_dsp_1_U8' of component 'pearson_fadd_32ns_32ns_32_5_full_dsp_1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/moyenneXY.vhd:609]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pearson_fmul_32ns_32ns_32_4_max_dsp_1' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fmul_32ns_32ns_32_4_max_dsp_1.vhd:8' bound to instance 'pearson_fmul_32ns_32ns_32_4_max_dsp_1_U9' of component 'pearson_fmul_32ns_32ns_32_4_max_dsp_1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/moyenneXY.vhd:624]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pearson_fdiv_32ns_32ns_32_16_1' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fdiv_32ns_32ns_32_16_1.vhd:8' bound to instance 'pearson_fdiv_32ns_32ns_32_16_1_U10' of component 'pearson_fdiv_32ns_32ns_32_16_1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/moyenneXY.vhd:639]
INFO: [Synth 8-256] done synthesizing module 'moyenneXY' (62#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/moyenneXY.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pearson_fsub_32ns_32ns_32_5_full_dsp_1' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fsub_32ns_32ns_32_5_full_dsp_1.vhd:8' bound to instance 'pearson_fsub_32ns_32ns_32_5_full_dsp_1_U25' of component 'pearson_fsub_32ns_32ns_32_5_full_dsp_1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:4380]
INFO: [Synth 8-638] synthesizing module 'pearson_fsub_32ns_32ns_32_5_full_dsp_1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fsub_32ns_32ns_32_5_full_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pearson_ap_fsub_3_full_dsp_32' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_fsub_3_full_dsp_32.vhd:59' bound to instance 'pearson_ap_fsub_3_full_dsp_32_u' of component 'pearson_ap_fsub_3_full_dsp_32' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fsub_32ns_32ns_32_5_full_dsp_1.vhd:56]
INFO: [Synth 8-638] synthesizing module 'pearson_ap_fsub_3_full_dsp_32' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_fsub_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_fsub_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'pearson_ap_fsub_3_full_dsp_32' (63#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/ip/pearson_ap_fsub_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'pearson_fsub_32ns_32ns_32_5_full_dsp_1' (64#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fsub_32ns_32ns_32_5_full_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pearson_fmul_32ns_32ns_32_4_max_dsp_1' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fmul_32ns_32ns_32_4_max_dsp_1.vhd:8' bound to instance 'pearson_fmul_32ns_32ns_32_4_max_dsp_1_U26' of component 'pearson_fmul_32ns_32ns_32_4_max_dsp_1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:4395]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pearson_fdiv_32ns_32ns_32_16_1' declared at 'c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_fdiv_32ns_32ns_32_16_1.vhd:8' bound to instance 'pearson_fdiv_32ns_32ns_32_16_1_U27' of component 'pearson_fdiv_32ns_32ns_32_16_1' [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:4410]
INFO: [Synth 8-256] done synthesizing module 'pearson' (65#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'design_IP_pearson_0_0' (66#1) [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ip/design_IP_pearson_0_0/synth/design_IP_pearson_0_0.vhd:151]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized11 has unconnected port B[7]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized99 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized99 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized99 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized99 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized99 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized97 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized97 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized97 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized97 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized97 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized77 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized77 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized77 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized77 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized77 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized91 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized91 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized91 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized95 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized95 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized95 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized93 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized93 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized93 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized89 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized89 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized89 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized87 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized87 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized87 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design special_detect__parameterized1 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized85 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized85 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized85 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_div_exp has unconnected port ROUND_EXP_INC
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized83 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized83 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized83 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized81 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized81 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized81 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port B[24]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:28 ; elapsed = 00:03:03 . Memory (MB): peak = 1911.758 ; gain = 1255.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:32 ; elapsed = 00:03:07 . Memory (MB): peak = 1911.758 ; gain = 1255.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:32 ; elapsed = 00:03:07 . Memory (MB): peak = 1911.758 ; gain = 1255.152
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6729 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ip/design_IP_pearson_0_0/constraints/pearson_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ip/design_IP_pearson_0_0/constraints/pearson_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.runs/design_IP_pearson_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.runs/design_IP_pearson_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2193.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  FDE => FDRE: 15 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2194.902 ; gain = 0.996
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:46 ; elapsed = 00:04:28 . Memory (MB): peak = 2194.902 ; gain = 1538.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:46 ; elapsed = 00:04:28 . Memory (MB): peak = 2194.902 ; gain = 1538.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.runs/design_IP_pearson_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:46 ; elapsed = 00:04:28 . Memory (MB): peak = 2194.902 ; gain = 1538.297
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'pearson_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'pearson_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pearson_INPUT_r_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:803]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:695]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_INPUT_r_m_axi.vhd:803]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pearson_INPUT_r_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pearson_OUTPUT_r_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:803]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:695]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.srcs/sources_1/bd/design_IP/ipshared/3e3f/hdl/vhdl/pearson_OUTPUT_r_m_axi.vhd:803]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pearson_OUTPUT_r_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'pearson_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'pearson_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pearson_INPUT_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pearson_INPUT_r_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pearson_OUTPUT_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pearson_OUTPUT_r_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:10 ; elapsed = 00:05:15 . Memory (MB): peak = 2194.902 ; gain = 1538.297
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'pearson_faddfsub_32ns_32ns_32_5_full_dsp_1:/pearson_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'pearson_faddfsub_32ns_32ns_32_5_full_dsp_1:/pearson_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'pearson_faddfsub_32ns_32ns_32_5_full_dsp_1:/pearson_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'pearson_faddfsub_32ns_32ns_32_5_full_dsp_1:/pearson_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'pearson_fmul_32ns_32ns_32_4_max_dsp_1:/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'pearson_fmul_32ns_32ns_32_4_max_dsp_1:/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'pearson_fmul_32ns_32ns_32_4_max_dsp_1:/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'pearson_fmul_32ns_32ns_32_4_max_dsp_1:/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'pearson_fdiv_32ns_32ns_32_16_1:/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'pearson_fdiv_32ns_32ns_32_16_1:/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'pearson_fdiv_32ns_32ns_32_16_1:/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'pearson_fdiv_32ns_32ns_32_16_1:/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'pearson_fdiv_32ns_32ns_32_16_1:/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'pearson_fdiv_32ns_32ns_32_16_1:/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'pearson_fdiv_32ns_32ns_32_16_1:/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'pearson_fdiv_32ns_32ns_32_16_1:/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'pearson_fdiv_32ns_32ns_32_16_1:/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'pearson_fdiv_32ns_32ns_32_16_1:/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'pearson_fadd_32ns_32ns_32_5_full_dsp_1:/pearson_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'pearson_fadd_32ns_32ns_32_5_full_dsp_1:/pearson_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'pearson_fadd_32ns_32ns_32_5_full_dsp_1:/pearson_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'pearson_fadd_32ns_32ns_32_5_full_dsp_1:/pearson_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/pearson_fsub_32ns_32ns_32_5_full_dsp_1_U25/pearson_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/pearson_fsub_32ns_32ns_32_5_full_dsp_1_U25/pearson_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/pearson_fsub_32ns_32ns_32_5_full_dsp_1_U25/pearson_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/pearson_fsub_32ns_32ns_32_5_full_dsp_1_U25/pearson_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |pearson_fdiv_32ns_32ns_32_16_1 |           4|      5223|
|2     |ecartType__GC0                 |           1|     24644|
|3     |moyenne__GC0                   |           1|     13713|
|4     |moyenneXY__GC0                 |           1|      7919|
|5     |pearson__GC0                   |           1|     14423|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3886] merging instance 'pearson_fdiv_32ns_32ns_32_16_1:/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'pearson_fdiv_32ns_32ns_32_16_1:/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[31]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[2].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[2].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[23]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[24]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[25]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[26]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[27]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[28]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[29]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[30]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[0]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[1]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[2]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[3]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[4]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[5]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[6]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[7]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[8]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[9]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[10]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[11]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[12]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[13]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[14]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[15]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[16]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[17]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[18]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[19]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[20]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[21]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din0_buf1_reg[22]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/\pearson_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/\pearson_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/\pearson_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/\pearson_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/\pearson_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/\pearson_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3886] merging instance 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]' (FDE) to 'U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_ecartType_fu_100i_1/pearson_fsqrt_32ns_32ns_32_12_1_U18/\pearson_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized7__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized7__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized7.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_OUTPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/pearson_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[34] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_INPUT_r_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'U0/i_0/pearson_INPUT_r_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_INPUT_r_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'U0/i_0/pearson_INPUT_r_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'U0/i_0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'U0/i_0/pearson_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_INPUT_r_m_axi_U/i_1/bus_write/buff_wdata/q_buf_reg[32]' (FD) to 'U0/i_0/pearson_INPUT_r_m_axi_U/i_1/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'U0/i_0/pearson_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_INPUT_r_m_axi_U/i_1/bus_write/buff_wdata/q_buf_reg[33]' (FD) to 'U0/i_0/pearson_INPUT_r_m_axi_U/i_1/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'U0/i_0/pearson_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_INPUT_r_m_axi_U/i_1/bus_write/buff_wdata/q_buf_reg[34]' (FD) to 'U0/i_0/pearson_INPUT_r_m_axi_U/i_1/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]' (FDRE) to 'U0/i_0/pearson_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_INPUT_r_m_axi_U/i_1/bus_write/buff_wdata/q_buf_reg[35]' (FD) to 'U0/i_0/pearson_INPUT_r_m_axi_U/i_1/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/pearson_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]' (FDRE) to 'U0/i_0/pearson_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module pearson_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module pearson_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module pearson_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module pearson_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module pearson_OUTPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module pearson_OUTPUT_r_m_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized9.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:52 ; elapsed = 00:10:57 . Memory (MB): peak = 2194.902 ; gain = 1538.297
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/i_0/pearson_INPUT_r_m_axi_U/i_6/bus_read/fifo_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_0/pearson_OUTPUT_r_m_axi_U/i_1/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |pearson_fdiv_32ns_32ns_32_16_1    |           3|      3111|
|2     |ecartType__GC0                    |           1|     15280|
|3     |moyenne__GC0                      |           1|     11676|
|4     |moyenneXY__GC0                    |           1|      5237|
|5     |pearson__GC0                      |           1|      7082|
|6     |pearson_fdiv_32ns_32ns_32_16_1__1 |           1|      4034|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:20 ; elapsed = 00:11:49 . Memory (MB): peak = 2194.902 ; gain = 1538.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:28 ; elapsed = 00:12:02 . Memory (MB): peak = 2194.902 ; gain = 1538.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |pearson_fdiv_32ns_32ns_32_16_1    |           3|      3111|
|2     |ecartType__GC0                    |           1|     15280|
|3     |moyenne__GC0                      |           1|     11676|
|4     |moyenneXY__GC0                    |           1|      5237|
|5     |pearson__GC0                      |           1|      7082|
|6     |pearson_fdiv_32ns_32ns_32_16_1__1 |           1|      4034|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:52 ; elapsed = 00:12:41 . Memory (MB): peak = 2194.902 ; gain = 1538.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:01 ; elapsed = 00:12:52 . Memory (MB): peak = 2194.902 ; gain = 1538.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:01 ; elapsed = 00:12:53 . Memory (MB): peak = 2194.902 ; gain = 1538.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:08 ; elapsed = 00:13:00 . Memory (MB): peak = 2194.902 ; gain = 1538.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:08 ; elapsed = 00:13:00 . Memory (MB): peak = 2194.902 ; gain = 1538.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:10 ; elapsed = 00:13:01 . Memory (MB): peak = 2194.902 ; gain = 1538.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:10 ; elapsed = 00:13:02 . Memory (MB): peak = 2194.902 ; gain = 1538.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   406|
|2     |DSP48E1   |     5|
|3     |DSP48E1_1 |     5|
|4     |DSP48E1_2 |     3|
|5     |DSP48E1_3 |     3|
|6     |DSP48E1_4 |     3|
|7     |LUT1      |   267|
|8     |LUT2      |  2323|
|9     |LUT3      |  2468|
|10    |LUT4      |  1004|
|11    |LUT5      |  1048|
|12    |LUT6      |  2879|
|13    |MUXCY     |  3393|
|14    |MUXF7     |     2|
|15    |RAMB18E1  |     2|
|16    |SRL16E    |   709|
|17    |XORCY     |  3236|
|18    |FDE       |    15|
|19    |FDRE      | 12426|
|20    |FDSE      |    10|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:10 ; elapsed = 00:13:02 . Memory (MB): peak = 2194.902 ; gain = 1538.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:34 ; elapsed = 00:11:56 . Memory (MB): peak = 2194.902 ; gain = 1255.152
Synthesis Optimization Complete : Time (s): cpu = 00:07:10 ; elapsed = 00:13:02 . Memory (MB): peak = 2194.902 ; gain = 1538.297
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7073 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2194.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 993 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 978 instances
  FDE => FDRE: 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
522 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:43 ; elapsed = 00:14:05 . Memory (MB): peak = 2194.902 ; gain = 1807.195
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2194.902 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.runs/design_IP_pearson_0_0_synth_1/design_IP_pearson_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2194.902 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2194.902 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2194.902 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_IP_pearson_0_0, cache-ID = 0bcab4893b0eb2e4
INFO: [Coretcl 2-1174] Renamed 1161 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2194.902 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_pearson/Demo_IP_HLS_pearson.runs/design_IP_pearson_0_0_synth_1/design_IP_pearson_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2194.902 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_IP_pearson_0_0_utilization_synth.rpt -pb design_IP_pearson_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2194.902 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2194.902 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 20:52:19 2020...
