;redcode
;assert 1
	SPL 0, <-42
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 150, 20
	DJN -1, @-20
	SUB @0, @2
	SUB @-127, 100
	ADD 210, 60
	ADD 210, 60
	ADD 210, 60
	SUB @121, 103
	MOV -7, <-20
	SUB #12, @290
	SUB @121, 103
	DJN -1, @-20
	MOV -801, <-20
	SUB @121, 103
	SUB @121, 103
	ADD 210, 60
	MOV -7, <-20
	SPL 100, 600
	SUB @21, 6
	ADD 210, 60
	SUB @0, @2
	SUB @0, @2
	ADD 130, 20
	SUB @121, 103
	SUB @121, 103
	MOV -801, <-20
	SUB 210, 60
	SUB 0, -0
	ADD 130, 9
	ADD 130, 9
	SUB @121, 106
	MOV -801, <-20
	SUB @0, @2
	SUB @0, @2
	SUB #0, -4
	SUB @121, 106
	MOV -801, <-20
	SPL 0, <-42
	JMZ 300, 90
	SUB 100, 640
	SPL 0, <-42
	SUB #12, @290
	ADD 10, 9
	SPL 0, <-42
	MOV -1, <-20
	MOV -7, <-20
