-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FrameProcessing is
port (
    clock : IN STD_LOGIC;
    reset : IN STD_LOGIC;
    e_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    e_empty_n : IN STD_LOGIC;
    e_read : OUT STD_LOGIC;
    addr_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    addr_full_n : IN STD_LOGIC;
    addr_write : OUT STD_LOGIC;
    rgbv_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    rgbv_full_n : IN STD_LOGIC;
    rgbv_write : OUT STD_LOGIC );
end;


architecture behav of FrameProcessing is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "FrameProcessing,hls_ip_2020_1,{HLS_INPUT_TYPE=sc,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.816000,HLS_SYN_LAT=36,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=176,HLS_SYN_LUT=378,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal grp_FrameProcessing_do_gen_fu_64_e_read : STD_LOGIC;
    signal grp_FrameProcessing_do_gen_fu_64_addr_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FrameProcessing_do_gen_fu_64_addr_write : STD_LOGIC;
    signal grp_FrameProcessing_do_gen_fu_64_rgbv_din : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_FrameProcessing_do_gen_fu_64_rgbv_write : STD_LOGIC;

    component FrameProcessing_do_gen IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        e_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        e_empty_n : IN STD_LOGIC;
        e_read : OUT STD_LOGIC;
        addr_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        addr_full_n : IN STD_LOGIC;
        addr_write : OUT STD_LOGIC;
        rgbv_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        rgbv_full_n : IN STD_LOGIC;
        rgbv_write : OUT STD_LOGIC );
    end component;



begin
    grp_FrameProcessing_do_gen_fu_64 : component FrameProcessing_do_gen
    port map (
        ap_clk => clock,
        ap_rst => reset,
        e_dout => e_dout,
        e_empty_n => e_empty_n,
        e_read => grp_FrameProcessing_do_gen_fu_64_e_read,
        addr_din => grp_FrameProcessing_do_gen_fu_64_addr_din,
        addr_full_n => addr_full_n,
        addr_write => grp_FrameProcessing_do_gen_fu_64_addr_write,
        rgbv_din => grp_FrameProcessing_do_gen_fu_64_rgbv_din,
        rgbv_full_n => rgbv_full_n,
        rgbv_write => grp_FrameProcessing_do_gen_fu_64_rgbv_write);




    addr_din <= grp_FrameProcessing_do_gen_fu_64_addr_din;
    addr_write <= grp_FrameProcessing_do_gen_fu_64_addr_write;
    e_read <= grp_FrameProcessing_do_gen_fu_64_e_read;
    rgbv_din <= grp_FrameProcessing_do_gen_fu_64_rgbv_din;
    rgbv_write <= grp_FrameProcessing_do_gen_fu_64_rgbv_write;
end behav;
