{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 22:25:45 2019 " "Info: Processing started: Mon Jan 14 22:25:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projet_1 -c Projet_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projet_1 -c Projet_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Projet_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Projet_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projet_1-Aprojet_1 " "Info: Found design unit 1: Projet_1-Aprojet_1" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Projet_1 " "Info: Found entity 1: Projet_1" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projet_1 " "Info: Elaborating entity \"Projet_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp_unite Projet_1.vhd(68) " "Warning (10492): VHDL Process Statement warning at Projet_1.vhd(68): signal \"comp_unite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "comp_unite\[0\] comp_unite\[0\]~_emulated comp_unite\[0\]~latch " "Warning (13310): Register \"comp_unite\[0\]\" is converted into an equivalent circuit using register \"comp_unite\[0\]~_emulated\" and latch \"comp_unite\[0\]~latch\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "comp_unite\[1\] comp_unite\[1\]~_emulated comp_unite\[1\]~latch " "Warning (13310): Register \"comp_unite\[1\]\" is converted into an equivalent circuit using register \"comp_unite\[1\]~_emulated\" and latch \"comp_unite\[1\]~latch\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "comp_unite\[2\] comp_unite\[2\]~_emulated comp_unite\[2\]~latch " "Warning (13310): Register \"comp_unite\[2\]\" is converted into an equivalent circuit using register \"comp_unite\[2\]~_emulated\" and latch \"comp_unite\[2\]~latch\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "comp_unite\[3\] comp_unite\[3\]~_emulated comp_unite\[3\]~latch " "Warning (13310): Register \"comp_unite\[3\]\" is converted into an equivalent circuit using register \"comp_unite\[3\]~_emulated\" and latch \"comp_unite\[3\]~latch\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R " "Warning (15610): No output dependent on input pin \"R\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Info: Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Info: Implemented 54 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 14 22:25:47 2019 " "Info: Processing ended: Mon Jan 14 22:25:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 22:25:48 2019 " "Info: Processing started: Mon Jan 14 22:25:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projet_1 -c Projet_1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Projet_1 -c Projet_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projet_1 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"Projet_1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "Warning: No exact pin location assignment(s) for 30 pins of 30 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R " "Info: Pin R not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S " "Info: Pin S not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { S } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 10 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "comp_sec\[0\] " "Info: Pin comp_sec\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { comp_sec[0] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_sec[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "comp_sec\[1\] " "Info: Pin comp_sec\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { comp_sec[1] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_sec[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "comp_sec\[2\] " "Info: Pin comp_sec\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { comp_sec[2] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_sec[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "comp_sec\[3\] " "Info: Pin comp_sec\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { comp_sec[3] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_sec[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "comp_sec\[4\] " "Info: Pin comp_sec\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { comp_sec[4] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_sec[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "comp_sec\[5\] " "Info: Pin comp_sec\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { comp_sec[5] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_sec[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "comp_sec\[6\] " "Info: Pin comp_sec\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { comp_sec[6] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_sec[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "comp_sec\[7\] " "Info: Pin comp_sec\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { comp_sec[7] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_sec[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "comp_sec\[8\] " "Info: Pin comp_sec\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { comp_sec[8] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_sec[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "comp_sec\[9\] " "Info: Pin comp_sec\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { comp_sec[9] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_sec[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "unite\[0\] " "Info: Pin unite\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { unite[0] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { unite[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "unite\[1\] " "Info: Pin unite\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { unite[1] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { unite[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "unite\[2\] " "Info: Pin unite\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { unite[2] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { unite[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "unite\[3\] " "Info: Pin unite\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { unite[3] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { unite[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dizaine\[0\] " "Info: Pin dizaine\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dizaine[0] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dizaine[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dizaine\[1\] " "Info: Pin dizaine\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dizaine[1] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dizaine[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dizaine\[2\] " "Info: Pin dizaine\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dizaine[2] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dizaine[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dizaine\[3\] " "Info: Pin dizaine\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { dizaine[3] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dizaine[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "centaine\[0\] " "Info: Pin centaine\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { centaine[0] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { centaine[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "centaine\[1\] " "Info: Pin centaine\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { centaine[1] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { centaine[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "centaine\[2\] " "Info: Pin centaine\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { centaine[2] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { centaine[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "centaine\[3\] " "Info: Pin centaine\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { centaine[3] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { centaine[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "millier\[0\] " "Info: Pin millier\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { millier[0] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { millier[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "millier\[1\] " "Info: Pin millier\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { millier[1] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { millier[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "millier\[2\] " "Info: Pin millier\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { millier[2] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { millier[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "millier\[3\] " "Info: Pin millier\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { millier[3] } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { millier[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H " "Info: Pin H not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { H } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ve " "Info: Pin Ve not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Ve } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ve } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Ve (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node Ve (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comp_unite\[3\]~0 " "Info: Destination node comp_unite\[3\]~0" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Ve } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ve } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "H (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node H (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "une_sec " "Info: Destination node une_sec" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { une_sec } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { H } } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comp_unite\[3\]~0  " "Info: Automatically promoted node comp_unite\[3\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comp_unite\[0\]~clear_lut " "Info: Destination node comp_unite\[0\]~clear_lut" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~clear_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comp_unite\[0\]~head_lut " "Info: Destination node comp_unite\[0\]~head_lut" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comp_unite\[1\]~head_lut " "Info: Destination node comp_unite\[1\]~head_lut" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comp_unite\[2\]~head_lut " "Info: Destination node comp_unite\[2\]~head_lut" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comp_unite\[3\]~head_lut " "Info: Destination node comp_unite\[3\]~head_lut" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "une_sec  " "Info: Automatically promoted node une_sec " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comp_unite\[0\]~head_lut " "Info: Destination node comp_unite\[0\]~head_lut" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comp_unite\[1\]~head_lut " "Info: Destination node comp_unite\[1\]~head_lut" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comp_unite\[2\]~head_lut " "Info: Destination node comp_unite\[2\]~head_lut" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comp_unite\[3\]~head_lut " "Info: Destination node comp_unite\[3\]~head_lut" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comp_unite\[0\]~clear_lut " "Info: Destination node comp_unite\[0\]~clear_lut" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~clear_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comp_unite\[3\]~0 " "Info: Destination node comp_unite\[3\]~0" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comp_unite\[0\]~latch " "Info: Destination node comp_unite\[0\]~latch" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~latch } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comp_unite\[1\]~latch " "Info: Destination node comp_unite\[1\]~latch" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~latch } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comp_unite\[2\]~latch " "Info: Destination node comp_unite\[2\]~latch" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~latch } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comp_unite\[3\]~latch " "Info: Destination node comp_unite\[3\]~latch" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~latch } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { une_sec } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comp_unite\[0\]~clear_lut  " "Info: Automatically promoted node comp_unite\[0\]~clear_lut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~clear_lut } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "28 unused 3.3V 1 27 0 " "Info: Number of I/O pins in group: 28 (unused VREF, 3.3V VCCIO, 1 input, 27 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register comp_unite\[0\]~latch register comp_millier\[0\] -14.04 ns " "Info: Slack time is -14.04 ns between source register \"comp_unite\[0\]~latch\" and destination register \"comp_millier\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-3.057 ns + Largest register register " "Info: + Largest register to register requirement is -3.057 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ve destination 2.608 ns   Shortest register " "Info:   Shortest clock path from clock \"Ve\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns Ve 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'Ve'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ve } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns Ve~clkctrl 2 COMB Unassigned 16 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'Ve~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { Ve Ve~clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns comp_millier\[0\] 3 REG Unassigned 5 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'comp_millier\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { Ve~clkctrl comp_millier[0] } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ve destination 2.608 ns   Longest register " "Info:   Longest clock path from clock \"Ve\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns Ve 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'Ve'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ve } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns Ve~clkctrl 2 COMB Unassigned 16 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'Ve~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { Ve Ve~clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns comp_millier\[0\] 3 REG Unassigned 5 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'comp_millier\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { Ve~clkctrl comp_millier[0] } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ve source 6.203 ns   Shortest register " "Info:   Shortest clock path from clock \"Ve\" to source register is 6.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns Ve 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'Ve'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ve } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.521 ns) 2.560 ns comp_unite\[3\]~0 2 COMB Unassigned 13 " "Info: 2: + IC(1.256 ns) + CELL(0.521 ns) = 2.560 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'comp_unite\[3\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { Ve comp_unite[3]~0 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(0.000 ns) 4.385 ns comp_unite\[3\]~0clkctrl 3 COMB Unassigned 4 " "Info: 3: + IC(1.825 ns) + CELL(0.000 ns) = 4.385 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'comp_unite\[3\]~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { comp_unite[3]~0 comp_unite[3]~0clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.322 ns) 6.203 ns comp_unite\[0\]~latch 4 REG Unassigned 2 " "Info: 4: + IC(1.496 ns) + CELL(0.322 ns) = 6.203 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'comp_unite\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { comp_unite[3]~0clkctrl comp_unite[0]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.626 ns ( 26.21 % ) " "Info: Total cell delay = 1.626 ns ( 26.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.577 ns ( 73.79 % ) " "Info: Total interconnect delay = 4.577 ns ( 73.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H source 7.438 ns   Longest register " "Info:   Longest clock path from clock \"H\" to source register is 7.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns H 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'H'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.879 ns) 3.058 ns une_sec 2 REG Unassigned 19 " "Info: 2: + IC(1.396 ns) + CELL(0.879 ns) = 3.058 ns; Loc. = Unassigned; Fanout = 19; REG Node = 'une_sec'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { H une_sec } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.193 ns) + CELL(0.544 ns) 3.795 ns comp_unite\[3\]~0 3 COMB Unassigned 13 " "Info: 3: + IC(0.193 ns) + CELL(0.544 ns) = 3.795 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'comp_unite\[3\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { une_sec comp_unite[3]~0 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(0.000 ns) 5.620 ns comp_unite\[3\]~0clkctrl 4 COMB Unassigned 4 " "Info: 4: + IC(1.825 ns) + CELL(0.000 ns) = 5.620 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'comp_unite\[3\]~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { comp_unite[3]~0 comp_unite[3]~0clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.322 ns) 7.438 ns comp_unite\[0\]~latch 5 REG Unassigned 2 " "Info: 5: + IC(1.496 ns) + CELL(0.322 ns) = 7.438 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'comp_unite\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { comp_unite[3]~0clkctrl comp_unite[0]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.528 ns ( 33.99 % ) " "Info: Total cell delay = 2.528 ns ( 33.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.910 ns ( 66.01 % ) " "Info: Total interconnect delay = 4.910 ns ( 66.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns   " "Info:   Micro setup delay of destination is -0.038 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.718 ns - Longest register register " "Info: - Longest register to register delay is 6.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns comp_unite\[0\]~latch 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'comp_unite\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.516 ns) 0.670 ns comp_unite\[0\]~tail_lut 2 COMB Unassigned 2 " "Info: 2: + IC(0.154 ns) + CELL(0.516 ns) = 0.670 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'comp_unite\[0\]~tail_lut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { comp_unite[0]~latch comp_unite[0]~tail_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.313 ns) 1.983 ns comp_unite\[0\]~head_lut 3 COMB LOOP Unassigned 17 " "Info: 3: + IC(0.000 ns) + CELL(1.313 ns) = 1.983 ns; Loc. = Unassigned; Fanout = 17; COMB LOOP Node = 'comp_unite\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut Unassigned " "Info: Loc. = Unassigned; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { comp_unite[0]~tail_lut comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.467 ns) 4.450 ns comp_unite\[3\]~head_lut 4 COMB LOOP Unassigned 9 " "Info: 4: + IC(0.000 ns) + CELL(2.467 ns) = 4.450 ns; Loc. = Unassigned; Fanout = 9; COMB LOOP Node = 'comp_unite\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut Unassigned " "Info: Loc. = Unassigned; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[2\]~head_lut Unassigned " "Info: Loc. = Unassigned; Node \"comp_unite\[2\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~0 Unassigned " "Info: Loc. = Unassigned; Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~0 Unassigned " "Info: Loc. = Unassigned; Node \"Add5~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~1 Unassigned " "Info: Loc. = Unassigned; Node \"Add5~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut Unassigned " "Info: Loc. = Unassigned; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[3\]~head_lut Unassigned " "Info: Loc. = Unassigned; Node \"comp_unite\[3\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { comp_unite[0]~head_lut comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 5.126 ns comp_millier\[0\]~13 5 COMB Unassigned 4 " "Info: 5: + IC(0.498 ns) + CELL(0.178 ns) = 5.126 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'comp_millier\[0\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { comp_unite[3]~head_lut comp_millier[0]~13 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.758 ns) 6.718 ns comp_millier\[0\] 6 REG Unassigned 5 " "Info: 6: + IC(0.834 ns) + CELL(0.758 ns) = 6.718 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'comp_millier\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { comp_millier[0]~13 comp_millier[0] } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.232 ns ( 77.88 % ) " "Info: Total cell delay = 5.232 ns ( 77.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.486 ns ( 22.12 % ) " "Info: Total interconnect delay = 1.486 ns ( 22.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.718 ns" { comp_unite[0]~latch comp_unite[0]~tail_lut comp_unite[0]~head_lut comp_unite[3]~head_lut comp_millier[0]~13 comp_millier[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.718 ns" { comp_unite[0]~latch comp_unite[0]~tail_lut comp_unite[0]~head_lut comp_unite[3]~head_lut comp_millier[0]~13 comp_millier[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.718 ns register register " "Info: Estimated most critical path is register to register delay of 6.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns comp_unite\[0\]~latch 1 REG LAB_X1_Y22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y22; Fanout = 2; REG Node = 'comp_unite\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.516 ns) 0.670 ns comp_unite\[0\]~tail_lut 2 COMB LAB_X1_Y22 2 " "Info: 2: + IC(0.154 ns) + CELL(0.516 ns) = 0.670 ns; Loc. = LAB_X1_Y22; Fanout = 2; COMB Node = 'comp_unite\[0\]~tail_lut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { comp_unite[0]~latch comp_unite[0]~tail_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.313 ns) 1.983 ns comp_unite\[0\]~head_lut 3 COMB LOOP LAB_X1_Y22 17 " "Info: 3: + IC(0.000 ns) + CELL(1.313 ns) = 1.983 ns; Loc. = LAB_X1_Y22; Fanout = 17; COMB LOOP Node = 'comp_unite\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LAB_X1_Y22 " "Info: Loc. = LAB_X1_Y22; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { comp_unite[0]~tail_lut comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.467 ns) 4.450 ns comp_unite\[3\]~head_lut 4 COMB LOOP LAB_X2_Y22 9 " "Info: 4: + IC(0.000 ns) + CELL(2.467 ns) = 4.450 ns; Loc. = LAB_X2_Y22; Fanout = 9; COMB LOOP Node = 'comp_unite\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LAB_X1_Y22 " "Info: Loc. = LAB_X1_Y22; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[2\]~head_lut LAB_X2_Y22 " "Info: Loc. = LAB_X2_Y22; Node \"comp_unite\[2\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~0 LAB_X1_Y22 " "Info: Loc. = LAB_X1_Y22; Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~0 LAB_X1_Y22 " "Info: Loc. = LAB_X1_Y22; Node \"Add5~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~1 LAB_X1_Y22 " "Info: Loc. = LAB_X1_Y22; Node \"Add5~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LAB_X1_Y22 " "Info: Loc. = LAB_X1_Y22; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[3\]~head_lut LAB_X2_Y22 " "Info: Loc. = LAB_X2_Y22; Node \"comp_unite\[3\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { comp_unite[0]~head_lut comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 5.126 ns comp_millier\[0\]~13 5 COMB LAB_X2_Y22 4 " "Info: 5: + IC(0.498 ns) + CELL(0.178 ns) = 5.126 ns; Loc. = LAB_X2_Y22; Fanout = 4; COMB Node = 'comp_millier\[0\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { comp_unite[3]~head_lut comp_millier[0]~13 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.758 ns) 6.718 ns comp_millier\[0\] 6 REG LAB_X4_Y22 5 " "Info: 6: + IC(0.834 ns) + CELL(0.758 ns) = 6.718 ns; Loc. = LAB_X4_Y22; Fanout = 5; REG Node = 'comp_millier\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { comp_millier[0]~13 comp_millier[0] } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.232 ns ( 77.88 % ) " "Info: Total cell delay = 5.232 ns ( 77.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.486 ns ( 22.12 % ) " "Info: Total interconnect delay = 1.486 ns ( 22.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.718 ns" { comp_unite[0]~latch comp_unite[0]~tail_lut comp_unite[0]~head_lut comp_unite[3]~head_lut comp_millier[0]~13 comp_millier[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y14 X11_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "27 " "Warning: Found 27 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S 0 " "Info: Pin \"S\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "comp_sec\[0\] 0 " "Info: Pin \"comp_sec\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "comp_sec\[1\] 0 " "Info: Pin \"comp_sec\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "comp_sec\[2\] 0 " "Info: Pin \"comp_sec\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "comp_sec\[3\] 0 " "Info: Pin \"comp_sec\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "comp_sec\[4\] 0 " "Info: Pin \"comp_sec\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "comp_sec\[5\] 0 " "Info: Pin \"comp_sec\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "comp_sec\[6\] 0 " "Info: Pin \"comp_sec\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "comp_sec\[7\] 0 " "Info: Pin \"comp_sec\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "comp_sec\[8\] 0 " "Info: Pin \"comp_sec\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "comp_sec\[9\] 0 " "Info: Pin \"comp_sec\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "unite\[0\] 0 " "Info: Pin \"unite\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "unite\[1\] 0 " "Info: Pin \"unite\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "unite\[2\] 0 " "Info: Pin \"unite\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "unite\[3\] 0 " "Info: Pin \"unite\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dizaine\[0\] 0 " "Info: Pin \"dizaine\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dizaine\[1\] 0 " "Info: Pin \"dizaine\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dizaine\[2\] 0 " "Info: Pin \"dizaine\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dizaine\[3\] 0 " "Info: Pin \"dizaine\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "centaine\[0\] 0 " "Info: Pin \"centaine\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "centaine\[1\] 0 " "Info: Pin \"centaine\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "centaine\[2\] 0 " "Info: Pin \"centaine\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "centaine\[3\] 0 " "Info: Pin \"centaine\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "millier\[0\] 0 " "Info: Pin \"millier\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "millier\[1\] 0 " "Info: Pin \"millier\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "millier\[2\] 0 " "Info: Pin \"millier\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "millier\[3\] 0 " "Info: Pin \"millier\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.fit.smsg " "Info: Generated suppressed messages file C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "298 " "Info: Peak virtual memory: 298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 14 22:25:51 2019 " "Info: Processing ended: Mon Jan 14 22:25:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 22:25:52 2019 " "Info: Processing started: Mon Jan 14 22:25:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projet_1 -c Projet_1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Projet_1 -c Projet_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 14 22:25:54 2019 " "Info: Processing ended: Mon Jan 14 22:25:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 22:25:55 2019 " "Info: Processing started: Mon Jan 14 22:25:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Projet_1 -c Projet_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Projet_1 -c Projet_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "comp_unite\[0\]~latch " "Warning: Node \"comp_unite\[0\]~latch\" is a latch" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comp_unite\[1\]~latch " "Warning: Node \"comp_unite\[1\]~latch\" is a latch" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comp_unite\[2\]~latch " "Warning: Node \"comp_unite\[2\]~latch\" is a latch" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comp_unite\[3\]~latch " "Warning: Node \"comp_unite\[3\]~latch\" is a latch" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "comp_unite\[3\]~head_lut " "Warning: Node \"comp_unite\[3\]~head_lut\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Add5~1 " "Warning: Node \"Add5~1\"" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "comp_unite\[2\]~head_lut " "Warning: Node \"comp_unite\[2\]~head_lut\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Add5~0 " "Warning: Node \"Add5~0\"" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "comp_unite\[1\]~head_lut " "Warning: Node \"comp_unite\[1\]~head_lut\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Add1~0 " "Warning: Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "comp_unite\[0\]~head_lut " "Warning: Node \"comp_unite\[0\]~head_lut\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "H " "Info: Assuming node \"H\" is an undefined clock" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "H" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Ve " "Info: Assuming node \"Ve\" is an undefined clock" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Ve" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "comp_unite\[3\]~0 " "Info: Detected gated clock \"comp_unite\[3\]~0\" as buffer" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "comp_unite\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "une_sec " "Info: Detected ripple clock \"une_sec\" as buffer" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "une_sec" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "H register comp_unite\[0\]~latch register comp_unite\[3\]~latch 150.97 MHz 6.624 ns Internal " "Info: Clock \"H\" has Internal fmax of 150.97 MHz between source register \"comp_unite\[0\]~latch\" and destination register \"comp_unite\[3\]~latch\" (period= 6.624 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.581 ns + Longest register register " "Info: + Longest register to register delay is 5.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns comp_unite\[0\]~latch 1 REG LCCOMB_X1_Y22_N28 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y22_N28; Fanout = 2; REG Node = 'comp_unite\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 0.489 ns comp_unite\[0\]~tail_lut 2 COMB LCCOMB_X1_Y22_N6 2 " "Info: 2: + IC(0.311 ns) + CELL(0.178 ns) = 0.489 ns; Loc. = LCCOMB_X1_Y22_N6; Fanout = 2; COMB Node = 'comp_unite\[0\]~tail_lut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { comp_unite[0]~latch comp_unite[0]~tail_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 0.963 ns comp_unite\[0\]~head_lut 3 COMB LOOP LCCOMB_X1_Y22_N20 17 " "Info: 3: + IC(0.000 ns) + CELL(0.474 ns) = 0.963 ns; Loc. = LCCOMB_X1_Y22_N20; Fanout = 17; COMB LOOP Node = 'comp_unite\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { comp_unite[0]~tail_lut comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.384 ns) 2.347 ns comp_unite\[1\]~head_lut 4 COMB LOOP LCCOMB_X1_Y22_N8 12 " "Info: 4: + IC(0.000 ns) + CELL(1.384 ns) = 2.347 ns; Loc. = LCCOMB_X1_Y22_N8; Fanout = 12; COMB LOOP Node = 'comp_unite\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X1_Y22_N8 " "Info: Loc. = LCCOMB_X1_Y22_N8; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~0 LCCOMB_X1_Y22_N18 " "Info: Loc. = LCCOMB_X1_Y22_N18; Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { comp_unite[0]~head_lut comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.665 ns) 4.012 ns comp_unite\[2\]~head_lut 5 COMB LOOP LCCOMB_X2_Y22_N24 9 " "Info: 5: + IC(0.000 ns) + CELL(1.665 ns) = 4.012 ns; Loc. = LCCOMB_X2_Y22_N24; Fanout = 9; COMB LOOP Node = 'comp_unite\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[2\]~head_lut LCCOMB_X2_Y22_N24 " "Info: Loc. = LCCOMB_X2_Y22_N24; Node \"comp_unite\[2\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~0 LCCOMB_X1_Y22_N18 " "Info: Loc. = LCCOMB_X1_Y22_N18; Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X1_Y22_N8 " "Info: Loc. = LCCOMB_X1_Y22_N8; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~0 LCCOMB_X1_Y22_N26 " "Info: Loc. = LCCOMB_X1_Y22_N26; Node \"Add5~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { comp_unite[1]~head_lut comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.078 ns) 5.090 ns Add5~1 6 COMB LOOP LCCOMB_X1_Y22_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(1.078 ns) = 5.090 ns; Loc. = LCCOMB_X1_Y22_N22; Fanout = 2; COMB LOOP Node = 'Add5~1'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[2\]~head_lut LCCOMB_X2_Y22_N24 " "Info: Loc. = LCCOMB_X2_Y22_N24; Node \"comp_unite\[2\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~0 LCCOMB_X1_Y22_N18 " "Info: Loc. = LCCOMB_X1_Y22_N18; Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X1_Y22_N8 " "Info: Loc. = LCCOMB_X1_Y22_N8; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[3\]~head_lut LCCOMB_X2_Y22_N18 " "Info: Loc. = LCCOMB_X2_Y22_N18; Node \"comp_unite\[3\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~0 LCCOMB_X1_Y22_N26 " "Info: Loc. = LCCOMB_X1_Y22_N26; Node \"Add5~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~1 LCCOMB_X1_Y22_N22 " "Info: Loc. = LCCOMB_X1_Y22_N22; Node \"Add5~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { comp_unite[2]~head_lut Add5~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.178 ns) 5.581 ns comp_unite\[3\]~latch 7 REG LCCOMB_X1_Y22_N10 2 " "Info: 7: + IC(0.313 ns) + CELL(0.178 ns) = 5.581 ns; Loc. = LCCOMB_X1_Y22_N10; Fanout = 2; REG Node = 'comp_unite\[3\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { Add5~1 comp_unite[3]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.957 ns ( 88.82 % ) " "Info: Total cell delay = 4.957 ns ( 88.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.624 ns ( 11.18 % ) " "Info: Total interconnect delay = 0.624 ns ( 11.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { comp_unite[0]~latch comp_unite[0]~tail_lut comp_unite[0]~head_lut comp_unite[1]~head_lut comp_unite[2]~head_lut Add5~1 comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { comp_unite[0]~latch {} comp_unite[0]~tail_lut {} comp_unite[0]~head_lut {} comp_unite[1]~head_lut {} comp_unite[2]~head_lut {} Add5~1 {} comp_unite[3]~latch {} } { 0.000ns 0.311ns 0.000ns 0.000ns 0.000ns 0.000ns 0.313ns } { 0.000ns 0.178ns 0.474ns 1.384ns 1.665ns 1.078ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.150 ns - Smallest " "Info: - Smallest clock skew is 0.150 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H destination 7.298 ns + Shortest register " "Info: + Shortest clock path from clock \"H\" to destination register is 7.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns H 1 CLK PIN_M2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 2; CLK Node = 'H'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.879 ns) 3.358 ns une_sec 2 REG LCFF_X1_Y22_N3 19 " "Info: 2: + IC(1.453 ns) + CELL(0.879 ns) = 3.358 ns; Loc. = LCFF_X1_Y22_N3; Fanout = 19; REG Node = 'une_sec'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { H une_sec } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.178 ns) 3.921 ns comp_unite\[3\]~0 3 COMB LCCOMB_X1_Y22_N24 13 " "Info: 3: + IC(0.385 ns) + CELL(0.178 ns) = 3.921 ns; Loc. = LCCOMB_X1_Y22_N24; Fanout = 13; COMB Node = 'comp_unite\[3\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { une_sec comp_unite[3]~0 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.000 ns) 5.561 ns comp_unite\[3\]~0clkctrl 4 COMB CLKCTRL_G0 4 " "Info: 4: + IC(1.640 ns) + CELL(0.000 ns) = 5.561 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'comp_unite\[3\]~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { comp_unite[3]~0 comp_unite[3]~0clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.322 ns) 7.298 ns comp_unite\[3\]~latch 5 REG LCCOMB_X1_Y22_N10 2 " "Info: 5: + IC(1.415 ns) + CELL(0.322 ns) = 7.298 ns; Loc. = LCCOMB_X1_Y22_N10; Fanout = 2; REG Node = 'comp_unite\[3\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { comp_unite[3]~0clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.405 ns ( 32.95 % ) " "Info: Total cell delay = 2.405 ns ( 32.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.893 ns ( 67.05 % ) " "Info: Total interconnect delay = 4.893 ns ( 67.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.298 ns" { H une_sec comp_unite[3]~0 comp_unite[3]~0clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.298 ns" { H {} H~combout {} une_sec {} comp_unite[3]~0 {} comp_unite[3]~0clkctrl {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 1.453ns 0.385ns 1.640ns 1.415ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H source 7.148 ns - Longest register " "Info: - Longest clock path from clock \"H\" to source register is 7.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns H 1 CLK PIN_M2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 2; CLK Node = 'H'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.879 ns) 3.358 ns une_sec 2 REG LCFF_X1_Y22_N3 19 " "Info: 2: + IC(1.453 ns) + CELL(0.879 ns) = 3.358 ns; Loc. = LCFF_X1_Y22_N3; Fanout = 19; REG Node = 'une_sec'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { H une_sec } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.178 ns) 3.921 ns comp_unite\[3\]~0 3 COMB LCCOMB_X1_Y22_N24 13 " "Info: 3: + IC(0.385 ns) + CELL(0.178 ns) = 3.921 ns; Loc. = LCCOMB_X1_Y22_N24; Fanout = 13; COMB Node = 'comp_unite\[3\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { une_sec comp_unite[3]~0 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.000 ns) 5.561 ns comp_unite\[3\]~0clkctrl 4 COMB CLKCTRL_G0 4 " "Info: 4: + IC(1.640 ns) + CELL(0.000 ns) = 5.561 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'comp_unite\[3\]~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { comp_unite[3]~0 comp_unite[3]~0clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.178 ns) 7.148 ns comp_unite\[0\]~latch 5 REG LCCOMB_X1_Y22_N28 2 " "Info: 5: + IC(1.409 ns) + CELL(0.178 ns) = 7.148 ns; Loc. = LCCOMB_X1_Y22_N28; Fanout = 2; REG Node = 'comp_unite\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { comp_unite[3]~0clkctrl comp_unite[0]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.261 ns ( 31.63 % ) " "Info: Total cell delay = 2.261 ns ( 31.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.887 ns ( 68.37 % ) " "Info: Total interconnect delay = 4.887 ns ( 68.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { H une_sec comp_unite[3]~0 comp_unite[3]~0clkctrl comp_unite[0]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.148 ns" { H {} H~combout {} une_sec {} comp_unite[3]~0 {} comp_unite[3]~0clkctrl {} comp_unite[0]~latch {} } { 0.000ns 0.000ns 1.453ns 0.385ns 1.640ns 1.409ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.298 ns" { H une_sec comp_unite[3]~0 comp_unite[3]~0clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.298 ns" { H {} H~combout {} une_sec {} comp_unite[3]~0 {} comp_unite[3]~0clkctrl {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 1.453ns 0.385ns 1.640ns 1.415ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.322ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { H une_sec comp_unite[3]~0 comp_unite[3]~0clkctrl comp_unite[0]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.148 ns" { H {} H~combout {} une_sec {} comp_unite[3]~0 {} comp_unite[3]~0clkctrl {} comp_unite[0]~latch {} } { 0.000ns 0.000ns 1.453ns 0.385ns 1.640ns 1.409ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.193 ns + " "Info: + Micro setup delay of destination is 1.193 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { comp_unite[0]~latch comp_unite[0]~tail_lut comp_unite[0]~head_lut comp_unite[1]~head_lut comp_unite[2]~head_lut Add5~1 comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { comp_unite[0]~latch {} comp_unite[0]~tail_lut {} comp_unite[0]~head_lut {} comp_unite[1]~head_lut {} comp_unite[2]~head_lut {} Add5~1 {} comp_unite[3]~latch {} } { 0.000ns 0.311ns 0.000ns 0.000ns 0.000ns 0.000ns 0.313ns } { 0.000ns 0.178ns 0.474ns 1.384ns 1.665ns 1.078ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.298 ns" { H une_sec comp_unite[3]~0 comp_unite[3]~0clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.298 ns" { H {} H~combout {} une_sec {} comp_unite[3]~0 {} comp_unite[3]~0clkctrl {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 1.453ns 0.385ns 1.640ns 1.415ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.322ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { H une_sec comp_unite[3]~0 comp_unite[3]~0clkctrl comp_unite[0]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.148 ns" { H {} H~combout {} une_sec {} comp_unite[3]~0 {} comp_unite[3]~0clkctrl {} comp_unite[0]~latch {} } { 0.000ns 0.000ns 1.453ns 0.385ns 1.640ns 1.409ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Ve register comp_unite\[0\]~latch register comp_millier\[0\] 44.36 MHz 22.542 ns Internal " "Info: Clock \"Ve\" has Internal fmax of 44.36 MHz between source register \"comp_unite\[0\]~latch\" and destination register \"comp_millier\[0\]\" (period= 22.542 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.136 ns + Longest register register " "Info: + Longest register to register delay is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns comp_unite\[0\]~latch 1 REG LCCOMB_X1_Y22_N28 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y22_N28; Fanout = 2; REG Node = 'comp_unite\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 0.489 ns comp_unite\[0\]~tail_lut 2 COMB LCCOMB_X1_Y22_N6 2 " "Info: 2: + IC(0.311 ns) + CELL(0.178 ns) = 0.489 ns; Loc. = LCCOMB_X1_Y22_N6; Fanout = 2; COMB Node = 'comp_unite\[0\]~tail_lut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { comp_unite[0]~latch comp_unite[0]~tail_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 0.963 ns comp_unite\[0\]~head_lut 3 COMB LOOP LCCOMB_X1_Y22_N20 17 " "Info: 3: + IC(0.000 ns) + CELL(0.474 ns) = 0.963 ns; Loc. = LCCOMB_X1_Y22_N20; Fanout = 17; COMB LOOP Node = 'comp_unite\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { comp_unite[0]~tail_lut comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.384 ns) 2.347 ns comp_unite\[1\]~head_lut 4 COMB LOOP LCCOMB_X1_Y22_N8 12 " "Info: 4: + IC(0.000 ns) + CELL(1.384 ns) = 2.347 ns; Loc. = LCCOMB_X1_Y22_N8; Fanout = 12; COMB LOOP Node = 'comp_unite\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X1_Y22_N8 " "Info: Loc. = LCCOMB_X1_Y22_N8; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~0 LCCOMB_X1_Y22_N18 " "Info: Loc. = LCCOMB_X1_Y22_N18; Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { comp_unite[0]~head_lut comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.665 ns) 4.012 ns comp_unite\[2\]~head_lut 5 COMB LOOP LCCOMB_X2_Y22_N24 9 " "Info: 5: + IC(0.000 ns) + CELL(1.665 ns) = 4.012 ns; Loc. = LCCOMB_X2_Y22_N24; Fanout = 9; COMB LOOP Node = 'comp_unite\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[2\]~head_lut LCCOMB_X2_Y22_N24 " "Info: Loc. = LCCOMB_X2_Y22_N24; Node \"comp_unite\[2\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~0 LCCOMB_X1_Y22_N18 " "Info: Loc. = LCCOMB_X1_Y22_N18; Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X1_Y22_N8 " "Info: Loc. = LCCOMB_X1_Y22_N8; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~0 LCCOMB_X1_Y22_N26 " "Info: Loc. = LCCOMB_X1_Y22_N26; Node \"Add5~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { comp_unite[1]~head_lut comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.111 ns) 6.123 ns comp_unite\[3\]~head_lut 6 COMB LOOP LCCOMB_X2_Y22_N18 9 " "Info: 6: + IC(0.000 ns) + CELL(2.111 ns) = 6.123 ns; Loc. = LCCOMB_X2_Y22_N18; Fanout = 9; COMB LOOP Node = 'comp_unite\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[2\]~head_lut LCCOMB_X2_Y22_N24 " "Info: Loc. = LCCOMB_X2_Y22_N24; Node \"comp_unite\[2\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~0 LCCOMB_X1_Y22_N18 " "Info: Loc. = LCCOMB_X1_Y22_N18; Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X1_Y22_N8 " "Info: Loc. = LCCOMB_X1_Y22_N8; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[3\]~head_lut LCCOMB_X2_Y22_N18 " "Info: Loc. = LCCOMB_X2_Y22_N18; Node \"comp_unite\[3\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~0 LCCOMB_X1_Y22_N26 " "Info: Loc. = LCCOMB_X1_Y22_N26; Node \"Add5~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~1 LCCOMB_X1_Y22_N22 " "Info: Loc. = LCCOMB_X1_Y22_N22; Node \"Add5~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.111 ns" { comp_unite[2]~head_lut comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.178 ns) 6.622 ns comp_millier\[0\]~13 7 COMB LCCOMB_X2_Y22_N22 4 " "Info: 7: + IC(0.321 ns) + CELL(0.178 ns) = 6.622 ns; Loc. = LCCOMB_X2_Y22_N22; Fanout = 4; COMB Node = 'comp_millier\[0\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { comp_unite[3]~head_lut comp_millier[0]~13 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.758 ns) 8.136 ns comp_millier\[0\] 8 REG LCFF_X4_Y22_N17 5 " "Info: 8: + IC(0.756 ns) + CELL(0.758 ns) = 8.136 ns; Loc. = LCFF_X4_Y22_N17; Fanout = 5; REG Node = 'comp_millier\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { comp_millier[0]~13 comp_millier[0] } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.748 ns ( 82.94 % ) " "Info: Total cell delay = 6.748 ns ( 82.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.388 ns ( 17.06 % ) " "Info: Total interconnect delay = 1.388 ns ( 17.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { comp_unite[0]~latch comp_unite[0]~tail_lut comp_unite[0]~head_lut comp_unite[1]~head_lut comp_unite[2]~head_lut comp_unite[3]~head_lut comp_millier[0]~13 comp_millier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { comp_unite[0]~latch {} comp_unite[0]~tail_lut {} comp_unite[0]~head_lut {} comp_unite[1]~head_lut {} comp_unite[2]~head_lut {} comp_unite[3]~head_lut {} comp_millier[0]~13 {} comp_millier[0] {} } { 0.000ns 0.311ns 0.000ns 0.000ns 0.000ns 0.000ns 0.321ns 0.756ns } { 0.000ns 0.178ns 0.474ns 1.384ns 1.665ns 2.111ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.173 ns - Smallest " "Info: - Smallest clock skew is -3.173 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ve destination 2.853 ns + Shortest register " "Info: + Shortest clock path from clock \"Ve\" to destination register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Ve 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Ve'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ve } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Ve~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'Ve~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Ve Ve~clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.853 ns comp_millier\[0\] 3 REG LCFF_X4_Y22_N17 5 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.853 ns; Loc. = LCFF_X4_Y22_N17; Fanout = 5; REG Node = 'comp_millier\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { Ve~clkctrl comp_millier[0] } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.06 % ) " "Info: Total cell delay = 1.628 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.225 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { Ve Ve~clkctrl comp_millier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { Ve {} Ve~combout {} Ve~clkctrl {} comp_millier[0] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ve source 6.026 ns - Longest register " "Info: - Longest clock path from clock \"Ve\" to source register is 6.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Ve 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Ve'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ve } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.319 ns) 2.799 ns comp_unite\[3\]~0 2 COMB LCCOMB_X1_Y22_N24 13 " "Info: 2: + IC(1.454 ns) + CELL(0.319 ns) = 2.799 ns; Loc. = LCCOMB_X1_Y22_N24; Fanout = 13; COMB Node = 'comp_unite\[3\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { Ve comp_unite[3]~0 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.000 ns) 4.439 ns comp_unite\[3\]~0clkctrl 3 COMB CLKCTRL_G0 4 " "Info: 3: + IC(1.640 ns) + CELL(0.000 ns) = 4.439 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'comp_unite\[3\]~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { comp_unite[3]~0 comp_unite[3]~0clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.178 ns) 6.026 ns comp_unite\[0\]~latch 4 REG LCCOMB_X1_Y22_N28 2 " "Info: 4: + IC(1.409 ns) + CELL(0.178 ns) = 6.026 ns; Loc. = LCCOMB_X1_Y22_N28; Fanout = 2; REG Node = 'comp_unite\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { comp_unite[3]~0clkctrl comp_unite[0]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.523 ns ( 25.27 % ) " "Info: Total cell delay = 1.523 ns ( 25.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.503 ns ( 74.73 % ) " "Info: Total interconnect delay = 4.503 ns ( 74.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.026 ns" { Ve comp_unite[3]~0 comp_unite[3]~0clkctrl comp_unite[0]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.026 ns" { Ve {} Ve~combout {} comp_unite[3]~0 {} comp_unite[3]~0clkctrl {} comp_unite[0]~latch {} } { 0.000ns 0.000ns 1.454ns 1.640ns 1.409ns } { 0.000ns 1.026ns 0.319ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { Ve Ve~clkctrl comp_millier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { Ve {} Ve~combout {} Ve~clkctrl {} comp_millier[0] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.026 ns" { Ve comp_unite[3]~0 comp_unite[3]~0clkctrl comp_unite[0]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.026 ns" { Ve {} Ve~combout {} comp_unite[3]~0 {} comp_unite[3]~0clkctrl {} comp_unite[0]~latch {} } { 0.000ns 0.000ns 1.454ns 1.640ns 1.409ns } { 0.000ns 1.026ns 0.319ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { comp_unite[0]~latch comp_unite[0]~tail_lut comp_unite[0]~head_lut comp_unite[1]~head_lut comp_unite[2]~head_lut comp_unite[3]~head_lut comp_millier[0]~13 comp_millier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { comp_unite[0]~latch {} comp_unite[0]~tail_lut {} comp_unite[0]~head_lut {} comp_unite[1]~head_lut {} comp_unite[2]~head_lut {} comp_unite[3]~head_lut {} comp_millier[0]~13 {} comp_millier[0] {} } { 0.000ns 0.311ns 0.000ns 0.000ns 0.000ns 0.000ns 0.321ns 0.756ns } { 0.000ns 0.178ns 0.474ns 1.384ns 1.665ns 2.111ns 0.178ns 0.758ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { Ve Ve~clkctrl comp_millier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { Ve {} Ve~combout {} Ve~clkctrl {} comp_millier[0] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.026 ns" { Ve comp_unite[3]~0 comp_unite[3]~0clkctrl comp_unite[0]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.026 ns" { Ve {} Ve~combout {} comp_unite[3]~0 {} comp_unite[3]~0clkctrl {} comp_unite[0]~latch {} } { 0.000ns 0.000ns 1.454ns 1.640ns 1.409ns } { 0.000ns 1.026ns 0.319ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "H 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"H\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "une_sec comp_unite\[3\]~latch H 1.885 ns " "Info: Found hold time violation between source  pin or register \"une_sec\" and destination pin or register \"comp_unite\[3\]~latch\" for clock \"H\" (Hold time is 1.885 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.217 ns + Largest " "Info: + Largest clock skew is 4.217 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H destination 7.298 ns + Longest register " "Info: + Longest clock path from clock \"H\" to destination register is 7.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns H 1 CLK PIN_M2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 2; CLK Node = 'H'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.879 ns) 3.358 ns une_sec 2 REG LCFF_X1_Y22_N3 19 " "Info: 2: + IC(1.453 ns) + CELL(0.879 ns) = 3.358 ns; Loc. = LCFF_X1_Y22_N3; Fanout = 19; REG Node = 'une_sec'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { H une_sec } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.178 ns) 3.921 ns comp_unite\[3\]~0 3 COMB LCCOMB_X1_Y22_N24 13 " "Info: 3: + IC(0.385 ns) + CELL(0.178 ns) = 3.921 ns; Loc. = LCCOMB_X1_Y22_N24; Fanout = 13; COMB Node = 'comp_unite\[3\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { une_sec comp_unite[3]~0 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.000 ns) 5.561 ns comp_unite\[3\]~0clkctrl 4 COMB CLKCTRL_G0 4 " "Info: 4: + IC(1.640 ns) + CELL(0.000 ns) = 5.561 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'comp_unite\[3\]~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { comp_unite[3]~0 comp_unite[3]~0clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.322 ns) 7.298 ns comp_unite\[3\]~latch 5 REG LCCOMB_X1_Y22_N10 2 " "Info: 5: + IC(1.415 ns) + CELL(0.322 ns) = 7.298 ns; Loc. = LCCOMB_X1_Y22_N10; Fanout = 2; REG Node = 'comp_unite\[3\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { comp_unite[3]~0clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.405 ns ( 32.95 % ) " "Info: Total cell delay = 2.405 ns ( 32.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.893 ns ( 67.05 % ) " "Info: Total interconnect delay = 4.893 ns ( 67.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.298 ns" { H une_sec comp_unite[3]~0 comp_unite[3]~0clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.298 ns" { H {} H~combout {} une_sec {} comp_unite[3]~0 {} comp_unite[3]~0clkctrl {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 1.453ns 0.385ns 1.640ns 1.415ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H source 3.081 ns - Shortest register " "Info: - Shortest clock path from clock \"H\" to source register is 3.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns H 1 CLK PIN_M2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 2; CLK Node = 'H'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.602 ns) 3.081 ns une_sec 2 REG LCFF_X1_Y22_N3 19 " "Info: 2: + IC(1.453 ns) + CELL(0.602 ns) = 3.081 ns; Loc. = LCFF_X1_Y22_N3; Fanout = 19; REG Node = 'une_sec'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.055 ns" { H une_sec } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.84 % ) " "Info: Total cell delay = 1.628 ns ( 52.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.453 ns ( 47.16 % ) " "Info: Total interconnect delay = 1.453 ns ( 47.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.081 ns" { H une_sec } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.081 ns" { H {} H~combout {} une_sec {} } { 0.000ns 0.000ns 1.453ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.298 ns" { H une_sec comp_unite[3]~0 comp_unite[3]~0clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.298 ns" { H {} H~combout {} une_sec {} comp_unite[3]~0 {} comp_unite[3]~0clkctrl {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 1.453ns 0.385ns 1.640ns 1.415ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.322ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.081 ns" { H une_sec } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.081 ns" { H {} H~combout {} une_sec {} } { 0.000ns 0.000ns 1.453ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.055 ns - Shortest register register " "Info: - Shortest register to register delay is 2.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns une_sec 1 REG LCFF_X1_Y22_N3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y22_N3; Fanout = 19; REG Node = 'une_sec'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { une_sec } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns comp_unite\[1\]~head_lut 2 COMB LOOP LCCOMB_X1_Y22_N8 12 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = LCCOMB_X1_Y22_N8; Fanout = 12; COMB LOOP Node = 'comp_unite\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X1_Y22_N8 " "Info: Loc. = LCCOMB_X1_Y22_N8; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~0 LCCOMB_X1_Y22_N18 " "Info: Loc. = LCCOMB_X1_Y22_N18; Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { une_sec comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.658 ns) 1.564 ns Add5~1 3 COMB LOOP LCCOMB_X1_Y22_N22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.658 ns) = 1.564 ns; Loc. = LCCOMB_X1_Y22_N22; Fanout = 2; COMB LOOP Node = 'Add5~1'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[2\]~head_lut LCCOMB_X2_Y22_N24 " "Info: Loc. = LCCOMB_X2_Y22_N24; Node \"comp_unite\[2\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~0 LCCOMB_X1_Y22_N18 " "Info: Loc. = LCCOMB_X1_Y22_N18; Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X1_Y22_N8 " "Info: Loc. = LCCOMB_X1_Y22_N8; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[3\]~head_lut LCCOMB_X2_Y22_N18 " "Info: Loc. = LCCOMB_X2_Y22_N18; Node \"comp_unite\[3\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~0 LCCOMB_X1_Y22_N26 " "Info: Loc. = LCCOMB_X1_Y22_N26; Node \"Add5~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~1 LCCOMB_X1_Y22_N22 " "Info: Loc. = LCCOMB_X1_Y22_N22; Node \"Add5~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { comp_unite[1]~head_lut Add5~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.178 ns) 2.055 ns comp_unite\[3\]~latch 4 REG LCCOMB_X1_Y22_N10 2 " "Info: 4: + IC(0.313 ns) + CELL(0.178 ns) = 2.055 ns; Loc. = LCCOMB_X1_Y22_N10; Fanout = 2; REG Node = 'comp_unite\[3\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { Add5~1 comp_unite[3]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.742 ns ( 84.77 % ) " "Info: Total cell delay = 1.742 ns ( 84.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 15.23 % ) " "Info: Total interconnect delay = 0.313 ns ( 15.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.055 ns" { une_sec comp_unite[1]~head_lut Add5~1 comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.055 ns" { une_sec {} comp_unite[1]~head_lut {} Add5~1 {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 0.000ns 0.313ns } { 0.000ns 0.906ns 0.658ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.298 ns" { H une_sec comp_unite[3]~0 comp_unite[3]~0clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.298 ns" { H {} H~combout {} une_sec {} comp_unite[3]~0 {} comp_unite[3]~0clkctrl {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 1.453ns 0.385ns 1.640ns 1.415ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.322ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.081 ns" { H une_sec } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.081 ns" { H {} H~combout {} une_sec {} } { 0.000ns 0.000ns 1.453ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.055 ns" { une_sec comp_unite[1]~head_lut Add5~1 comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.055 ns" { une_sec {} comp_unite[1]~head_lut {} Add5~1 {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 0.000ns 0.313ns } { 0.000ns 0.906ns 0.658ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Ve 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"Ve\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "comp_unite\[3\]~_emulated comp_unite\[3\]~latch Ve 168 ps " "Info: Found hold time violation between source  pin or register \"comp_unite\[3\]~_emulated\" and destination pin or register \"comp_unite\[3\]~latch\" for clock \"Ve\" (Hold time is 168 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.324 ns + Largest " "Info: + Largest clock skew is 3.324 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ve destination 6.176 ns + Longest register " "Info: + Longest clock path from clock \"Ve\" to destination register is 6.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Ve 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Ve'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ve } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.319 ns) 2.799 ns comp_unite\[3\]~0 2 COMB LCCOMB_X1_Y22_N24 13 " "Info: 2: + IC(1.454 ns) + CELL(0.319 ns) = 2.799 ns; Loc. = LCCOMB_X1_Y22_N24; Fanout = 13; COMB Node = 'comp_unite\[3\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { Ve comp_unite[3]~0 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.000 ns) 4.439 ns comp_unite\[3\]~0clkctrl 3 COMB CLKCTRL_G0 4 " "Info: 3: + IC(1.640 ns) + CELL(0.000 ns) = 4.439 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'comp_unite\[3\]~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { comp_unite[3]~0 comp_unite[3]~0clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.322 ns) 6.176 ns comp_unite\[3\]~latch 4 REG LCCOMB_X1_Y22_N10 2 " "Info: 4: + IC(1.415 ns) + CELL(0.322 ns) = 6.176 ns; Loc. = LCCOMB_X1_Y22_N10; Fanout = 2; REG Node = 'comp_unite\[3\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { comp_unite[3]~0clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.667 ns ( 26.99 % ) " "Info: Total cell delay = 1.667 ns ( 26.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.509 ns ( 73.01 % ) " "Info: Total interconnect delay = 4.509 ns ( 73.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.176 ns" { Ve comp_unite[3]~0 comp_unite[3]~0clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.176 ns" { Ve {} Ve~combout {} comp_unite[3]~0 {} comp_unite[3]~0clkctrl {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 1.454ns 1.640ns 1.415ns } { 0.000ns 1.026ns 0.319ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ve source 2.852 ns - Shortest register " "Info: - Shortest clock path from clock \"Ve\" to source register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Ve 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Ve'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ve } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Ve~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'Ve~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Ve Ve~clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.852 ns comp_unite\[3\]~_emulated 3 REG LCFF_X3_Y22_N21 1 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.852 ns; Loc. = LCFF_X3_Y22_N21; Fanout = 1; REG Node = 'comp_unite\[3\]~_emulated'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { Ve~clkctrl comp_unite[3]~_emulated } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.08 % ) " "Info: Total cell delay = 1.628 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.224 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.224 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { Ve Ve~clkctrl comp_unite[3]~_emulated } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { Ve {} Ve~combout {} Ve~clkctrl {} comp_unite[3]~_emulated {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.176 ns" { Ve comp_unite[3]~0 comp_unite[3]~0clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.176 ns" { Ve {} Ve~combout {} comp_unite[3]~0 {} comp_unite[3]~0clkctrl {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 1.454ns 1.640ns 1.415ns } { 0.000ns 1.026ns 0.319ns 0.000ns 0.322ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { Ve Ve~clkctrl comp_unite[3]~_emulated } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { Ve {} Ve~combout {} Ve~clkctrl {} comp_unite[3]~_emulated {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.879 ns - Shortest register register " "Info: - Shortest register to register delay is 2.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns comp_unite\[3\]~_emulated 1 REG LCFF_X3_Y22_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y22_N21; Fanout = 1; REG Node = 'comp_unite\[3\]~_emulated'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~_emulated } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.178 ns) 1.008 ns comp_unite\[3\]~tail_lut 2 COMB LCCOMB_X1_Y22_N14 3 " "Info: 2: + IC(0.830 ns) + CELL(0.178 ns) = 1.008 ns; Loc. = LCCOMB_X1_Y22_N14; Fanout = 3; COMB Node = 'comp_unite\[3\]~tail_lut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { comp_unite[3]~_emulated comp_unite[3]~tail_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.380 ns) 2.388 ns Add5~1 3 COMB LOOP LCCOMB_X1_Y22_N22 2 " "Info: 3: + IC(0.000 ns) + CELL(1.380 ns) = 2.388 ns; Loc. = LCCOMB_X1_Y22_N22; Fanout = 2; COMB LOOP Node = 'Add5~1'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[2\]~head_lut LCCOMB_X2_Y22_N24 " "Info: Loc. = LCCOMB_X2_Y22_N24; Node \"comp_unite\[2\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~0 LCCOMB_X1_Y22_N18 " "Info: Loc. = LCCOMB_X1_Y22_N18; Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X1_Y22_N8 " "Info: Loc. = LCCOMB_X1_Y22_N8; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[3\]~head_lut LCCOMB_X2_Y22_N18 " "Info: Loc. = LCCOMB_X2_Y22_N18; Node \"comp_unite\[3\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~0 LCCOMB_X1_Y22_N26 " "Info: Loc. = LCCOMB_X1_Y22_N26; Node \"Add5~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~1 LCCOMB_X1_Y22_N22 " "Info: Loc. = LCCOMB_X1_Y22_N22; Node \"Add5~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { comp_unite[3]~tail_lut Add5~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.178 ns) 2.879 ns comp_unite\[3\]~latch 4 REG LCCOMB_X1_Y22_N10 2 " "Info: 4: + IC(0.313 ns) + CELL(0.178 ns) = 2.879 ns; Loc. = LCCOMB_X1_Y22_N10; Fanout = 2; REG Node = 'comp_unite\[3\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { Add5~1 comp_unite[3]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.736 ns ( 60.30 % ) " "Info: Total cell delay = 1.736 ns ( 60.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 39.70 % ) " "Info: Total interconnect delay = 1.143 ns ( 39.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { comp_unite[3]~_emulated comp_unite[3]~tail_lut Add5~1 comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { comp_unite[3]~_emulated {} comp_unite[3]~tail_lut {} Add5~1 {} comp_unite[3]~latch {} } { 0.000ns 0.830ns 0.000ns 0.313ns } { 0.000ns 0.178ns 1.380ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.176 ns" { Ve comp_unite[3]~0 comp_unite[3]~0clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.176 ns" { Ve {} Ve~combout {} comp_unite[3]~0 {} comp_unite[3]~0clkctrl {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 1.454ns 1.640ns 1.415ns } { 0.000ns 1.026ns 0.319ns 0.000ns 0.322ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { Ve Ve~clkctrl comp_unite[3]~_emulated } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { Ve {} Ve~combout {} Ve~clkctrl {} comp_unite[3]~_emulated {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { comp_unite[3]~_emulated comp_unite[3]~tail_lut Add5~1 comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { comp_unite[3]~_emulated {} comp_unite[3]~tail_lut {} Add5~1 {} comp_unite[3]~latch {} } { 0.000ns 0.830ns 0.000ns 0.313ns } { 0.000ns 0.178ns 1.380ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "comp_millier\[0\] Ve Ve 7.740 ns register " "Info: tsu for register \"comp_millier\[0\]\" (data pin = \"Ve\", clock pin = \"Ve\") is 7.740 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.631 ns + Longest pin register " "Info: + Longest pin to register delay is 10.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Ve 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Ve'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ve } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.319 ns) 2.799 ns comp_unite\[3\]~0 2 COMB LCCOMB_X1_Y22_N24 13 " "Info: 2: + IC(1.454 ns) + CELL(0.319 ns) = 2.799 ns; Loc. = LCCOMB_X1_Y22_N24; Fanout = 13; COMB Node = 'comp_unite\[3\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { Ve comp_unite[3]~0 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.659 ns) 3.458 ns comp_unite\[0\]~head_lut 3 COMB LOOP LCCOMB_X1_Y22_N20 17 " "Info: 3: + IC(0.000 ns) + CELL(0.659 ns) = 3.458 ns; Loc. = LCCOMB_X1_Y22_N20; Fanout = 17; COMB LOOP Node = 'comp_unite\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { comp_unite[3]~0 comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.384 ns) 4.842 ns comp_unite\[1\]~head_lut 4 COMB LOOP LCCOMB_X1_Y22_N8 12 " "Info: 4: + IC(0.000 ns) + CELL(1.384 ns) = 4.842 ns; Loc. = LCCOMB_X1_Y22_N8; Fanout = 12; COMB LOOP Node = 'comp_unite\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X1_Y22_N8 " "Info: Loc. = LCCOMB_X1_Y22_N8; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~0 LCCOMB_X1_Y22_N18 " "Info: Loc. = LCCOMB_X1_Y22_N18; Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { comp_unite[0]~head_lut comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.665 ns) 6.507 ns comp_unite\[2\]~head_lut 5 COMB LOOP LCCOMB_X2_Y22_N24 9 " "Info: 5: + IC(0.000 ns) + CELL(1.665 ns) = 6.507 ns; Loc. = LCCOMB_X2_Y22_N24; Fanout = 9; COMB LOOP Node = 'comp_unite\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[2\]~head_lut LCCOMB_X2_Y22_N24 " "Info: Loc. = LCCOMB_X2_Y22_N24; Node \"comp_unite\[2\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~0 LCCOMB_X1_Y22_N18 " "Info: Loc. = LCCOMB_X1_Y22_N18; Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X1_Y22_N8 " "Info: Loc. = LCCOMB_X1_Y22_N8; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~0 LCCOMB_X1_Y22_N26 " "Info: Loc. = LCCOMB_X1_Y22_N26; Node \"Add5~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { comp_unite[1]~head_lut comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.111 ns) 8.618 ns comp_unite\[3\]~head_lut 6 COMB LOOP LCCOMB_X2_Y22_N18 9 " "Info: 6: + IC(0.000 ns) + CELL(2.111 ns) = 8.618 ns; Loc. = LCCOMB_X2_Y22_N18; Fanout = 9; COMB LOOP Node = 'comp_unite\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[2\]~head_lut LCCOMB_X2_Y22_N24 " "Info: Loc. = LCCOMB_X2_Y22_N24; Node \"comp_unite\[2\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~0 LCCOMB_X1_Y22_N18 " "Info: Loc. = LCCOMB_X1_Y22_N18; Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X1_Y22_N8 " "Info: Loc. = LCCOMB_X1_Y22_N8; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[3\]~head_lut LCCOMB_X2_Y22_N18 " "Info: Loc. = LCCOMB_X2_Y22_N18; Node \"comp_unite\[3\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~0 LCCOMB_X1_Y22_N26 " "Info: Loc. = LCCOMB_X1_Y22_N26; Node \"Add5~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~1 LCCOMB_X1_Y22_N22 " "Info: Loc. = LCCOMB_X1_Y22_N22; Node \"Add5~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.111 ns" { comp_unite[2]~head_lut comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.178 ns) 9.117 ns comp_millier\[0\]~13 7 COMB LCCOMB_X2_Y22_N22 4 " "Info: 7: + IC(0.321 ns) + CELL(0.178 ns) = 9.117 ns; Loc. = LCCOMB_X2_Y22_N22; Fanout = 4; COMB Node = 'comp_millier\[0\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { comp_unite[3]~head_lut comp_millier[0]~13 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.758 ns) 10.631 ns comp_millier\[0\] 8 REG LCFF_X4_Y22_N17 5 " "Info: 8: + IC(0.756 ns) + CELL(0.758 ns) = 10.631 ns; Loc. = LCFF_X4_Y22_N17; Fanout = 5; REG Node = 'comp_millier\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { comp_millier[0]~13 comp_millier[0] } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.100 ns ( 76.19 % ) " "Info: Total cell delay = 8.100 ns ( 76.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.531 ns ( 23.81 % ) " "Info: Total interconnect delay = 2.531 ns ( 23.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.631 ns" { Ve comp_unite[3]~0 comp_unite[0]~head_lut comp_unite[1]~head_lut comp_unite[2]~head_lut comp_unite[3]~head_lut comp_millier[0]~13 comp_millier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.631 ns" { Ve {} Ve~combout {} comp_unite[3]~0 {} comp_unite[0]~head_lut {} comp_unite[1]~head_lut {} comp_unite[2]~head_lut {} comp_unite[3]~head_lut {} comp_millier[0]~13 {} comp_millier[0] {} } { 0.000ns 0.000ns 1.454ns 0.000ns 0.000ns 0.000ns 0.000ns 0.321ns 0.756ns } { 0.000ns 1.026ns 0.319ns 0.659ns 1.384ns 1.665ns 2.111ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ve destination 2.853 ns - Shortest register " "Info: - Shortest clock path from clock \"Ve\" to destination register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Ve 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Ve'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ve } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Ve~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'Ve~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Ve Ve~clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.853 ns comp_millier\[0\] 3 REG LCFF_X4_Y22_N17 5 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.853 ns; Loc. = LCFF_X4_Y22_N17; Fanout = 5; REG Node = 'comp_millier\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { Ve~clkctrl comp_millier[0] } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.06 % ) " "Info: Total cell delay = 1.628 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.225 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { Ve Ve~clkctrl comp_millier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { Ve {} Ve~combout {} Ve~clkctrl {} comp_millier[0] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.631 ns" { Ve comp_unite[3]~0 comp_unite[0]~head_lut comp_unite[1]~head_lut comp_unite[2]~head_lut comp_unite[3]~head_lut comp_millier[0]~13 comp_millier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.631 ns" { Ve {} Ve~combout {} comp_unite[3]~0 {} comp_unite[0]~head_lut {} comp_unite[1]~head_lut {} comp_unite[2]~head_lut {} comp_unite[3]~head_lut {} comp_millier[0]~13 {} comp_millier[0] {} } { 0.000ns 0.000ns 1.454ns 0.000ns 0.000ns 0.000ns 0.000ns 0.321ns 0.756ns } { 0.000ns 1.026ns 0.319ns 0.659ns 1.384ns 1.665ns 2.111ns 0.178ns 0.758ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { Ve Ve~clkctrl comp_millier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { Ve {} Ve~combout {} Ve~clkctrl {} comp_millier[0] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "H unite\[3\] comp_unite\[0\]~latch 16.924 ns register " "Info: tco from clock \"H\" to destination pin \"unite\[3\]\" through register \"comp_unite\[0\]~latch\" is 16.924 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H source 7.148 ns + Longest register " "Info: + Longest clock path from clock \"H\" to source register is 7.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns H 1 CLK PIN_M2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 2; CLK Node = 'H'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.879 ns) 3.358 ns une_sec 2 REG LCFF_X1_Y22_N3 19 " "Info: 2: + IC(1.453 ns) + CELL(0.879 ns) = 3.358 ns; Loc. = LCFF_X1_Y22_N3; Fanout = 19; REG Node = 'une_sec'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { H une_sec } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.178 ns) 3.921 ns comp_unite\[3\]~0 3 COMB LCCOMB_X1_Y22_N24 13 " "Info: 3: + IC(0.385 ns) + CELL(0.178 ns) = 3.921 ns; Loc. = LCCOMB_X1_Y22_N24; Fanout = 13; COMB Node = 'comp_unite\[3\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { une_sec comp_unite[3]~0 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.000 ns) 5.561 ns comp_unite\[3\]~0clkctrl 4 COMB CLKCTRL_G0 4 " "Info: 4: + IC(1.640 ns) + CELL(0.000 ns) = 5.561 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'comp_unite\[3\]~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { comp_unite[3]~0 comp_unite[3]~0clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.178 ns) 7.148 ns comp_unite\[0\]~latch 5 REG LCCOMB_X1_Y22_N28 2 " "Info: 5: + IC(1.409 ns) + CELL(0.178 ns) = 7.148 ns; Loc. = LCCOMB_X1_Y22_N28; Fanout = 2; REG Node = 'comp_unite\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { comp_unite[3]~0clkctrl comp_unite[0]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.261 ns ( 31.63 % ) " "Info: Total cell delay = 2.261 ns ( 31.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.887 ns ( 68.37 % ) " "Info: Total interconnect delay = 4.887 ns ( 68.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { H une_sec comp_unite[3]~0 comp_unite[3]~0clkctrl comp_unite[0]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.148 ns" { H {} H~combout {} une_sec {} comp_unite[3]~0 {} comp_unite[3]~0clkctrl {} comp_unite[0]~latch {} } { 0.000ns 0.000ns 1.453ns 0.385ns 1.640ns 1.409ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.776 ns + Longest register pin " "Info: + Longest register to pin delay is 9.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns comp_unite\[0\]~latch 1 REG LCCOMB_X1_Y22_N28 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y22_N28; Fanout = 2; REG Node = 'comp_unite\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 0.489 ns comp_unite\[0\]~tail_lut 2 COMB LCCOMB_X1_Y22_N6 2 " "Info: 2: + IC(0.311 ns) + CELL(0.178 ns) = 0.489 ns; Loc. = LCCOMB_X1_Y22_N6; Fanout = 2; COMB Node = 'comp_unite\[0\]~tail_lut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { comp_unite[0]~latch comp_unite[0]~tail_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 0.963 ns comp_unite\[0\]~head_lut 3 COMB LOOP LCCOMB_X1_Y22_N20 17 " "Info: 3: + IC(0.000 ns) + CELL(0.474 ns) = 0.963 ns; Loc. = LCCOMB_X1_Y22_N20; Fanout = 17; COMB LOOP Node = 'comp_unite\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { comp_unite[0]~tail_lut comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.384 ns) 2.347 ns comp_unite\[1\]~head_lut 4 COMB LOOP LCCOMB_X1_Y22_N8 12 " "Info: 4: + IC(0.000 ns) + CELL(1.384 ns) = 2.347 ns; Loc. = LCCOMB_X1_Y22_N8; Fanout = 12; COMB LOOP Node = 'comp_unite\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X1_Y22_N8 " "Info: Loc. = LCCOMB_X1_Y22_N8; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~0 LCCOMB_X1_Y22_N18 " "Info: Loc. = LCCOMB_X1_Y22_N18; Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { comp_unite[0]~head_lut comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.665 ns) 4.012 ns comp_unite\[2\]~head_lut 5 COMB LOOP LCCOMB_X2_Y22_N24 9 " "Info: 5: + IC(0.000 ns) + CELL(1.665 ns) = 4.012 ns; Loc. = LCCOMB_X2_Y22_N24; Fanout = 9; COMB LOOP Node = 'comp_unite\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[2\]~head_lut LCCOMB_X2_Y22_N24 " "Info: Loc. = LCCOMB_X2_Y22_N24; Node \"comp_unite\[2\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~0 LCCOMB_X1_Y22_N18 " "Info: Loc. = LCCOMB_X1_Y22_N18; Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X1_Y22_N8 " "Info: Loc. = LCCOMB_X1_Y22_N8; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~0 LCCOMB_X1_Y22_N26 " "Info: Loc. = LCCOMB_X1_Y22_N26; Node \"Add5~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { comp_unite[1]~head_lut comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.111 ns) 6.123 ns comp_unite\[3\]~head_lut 6 COMB LOOP LCCOMB_X2_Y22_N18 9 " "Info: 6: + IC(0.000 ns) + CELL(2.111 ns) = 6.123 ns; Loc. = LCCOMB_X2_Y22_N18; Fanout = 9; COMB LOOP Node = 'comp_unite\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[2\]~head_lut LCCOMB_X2_Y22_N24 " "Info: Loc. = LCCOMB_X2_Y22_N24; Node \"comp_unite\[2\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~0 LCCOMB_X1_Y22_N18 " "Info: Loc. = LCCOMB_X1_Y22_N18; Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X1_Y22_N8 " "Info: Loc. = LCCOMB_X1_Y22_N8; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[3\]~head_lut LCCOMB_X2_Y22_N18 " "Info: Loc. = LCCOMB_X2_Y22_N18; Node \"comp_unite\[3\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~0 LCCOMB_X1_Y22_N26 " "Info: Loc. = LCCOMB_X1_Y22_N26; Node \"Add5~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~1 LCCOMB_X1_Y22_N22 " "Info: Loc. = LCCOMB_X1_Y22_N22; Node \"Add5~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.111 ns" { comp_unite[2]~head_lut comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(2.860 ns) 9.776 ns unite\[3\] 7 PIN PIN_D1 0 " "Info: 7: + IC(0.793 ns) + CELL(2.860 ns) = 9.776 ns; Loc. = PIN_D1; Fanout = 0; PIN Node = 'unite\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.653 ns" { comp_unite[3]~head_lut unite[3] } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.672 ns ( 88.71 % ) " "Info: Total cell delay = 8.672 ns ( 88.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.104 ns ( 11.29 % ) " "Info: Total interconnect delay = 1.104 ns ( 11.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.776 ns" { comp_unite[0]~latch comp_unite[0]~tail_lut comp_unite[0]~head_lut comp_unite[1]~head_lut comp_unite[2]~head_lut comp_unite[3]~head_lut unite[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.776 ns" { comp_unite[0]~latch {} comp_unite[0]~tail_lut {} comp_unite[0]~head_lut {} comp_unite[1]~head_lut {} comp_unite[2]~head_lut {} comp_unite[3]~head_lut {} unite[3] {} } { 0.000ns 0.311ns 0.000ns 0.000ns 0.000ns 0.000ns 0.793ns } { 0.000ns 0.178ns 0.474ns 1.384ns 1.665ns 2.111ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { H une_sec comp_unite[3]~0 comp_unite[3]~0clkctrl comp_unite[0]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.148 ns" { H {} H~combout {} une_sec {} comp_unite[3]~0 {} comp_unite[3]~0clkctrl {} comp_unite[0]~latch {} } { 0.000ns 0.000ns 1.453ns 0.385ns 1.640ns 1.409ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.776 ns" { comp_unite[0]~latch comp_unite[0]~tail_lut comp_unite[0]~head_lut comp_unite[1]~head_lut comp_unite[2]~head_lut comp_unite[3]~head_lut unite[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.776 ns" { comp_unite[0]~latch {} comp_unite[0]~tail_lut {} comp_unite[0]~head_lut {} comp_unite[1]~head_lut {} comp_unite[2]~head_lut {} comp_unite[3]~head_lut {} unite[3] {} } { 0.000ns 0.311ns 0.000ns 0.000ns 0.000ns 0.000ns 0.793ns } { 0.000ns 0.178ns 0.474ns 1.384ns 1.665ns 2.111ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Ve unite\[3\] 12.271 ns Longest " "Info: Longest tpd from source pin \"Ve\" to destination pin \"unite\[3\]\" is 12.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Ve 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Ve'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ve } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.319 ns) 2.799 ns comp_unite\[3\]~0 2 COMB LCCOMB_X1_Y22_N24 13 " "Info: 2: + IC(1.454 ns) + CELL(0.319 ns) = 2.799 ns; Loc. = LCCOMB_X1_Y22_N24; Fanout = 13; COMB Node = 'comp_unite\[3\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { Ve comp_unite[3]~0 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.659 ns) 3.458 ns comp_unite\[0\]~head_lut 3 COMB LOOP LCCOMB_X1_Y22_N20 17 " "Info: 3: + IC(0.000 ns) + CELL(0.659 ns) = 3.458 ns; Loc. = LCCOMB_X1_Y22_N20; Fanout = 17; COMB LOOP Node = 'comp_unite\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { comp_unite[3]~0 comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.384 ns) 4.842 ns comp_unite\[1\]~head_lut 4 COMB LOOP LCCOMB_X1_Y22_N8 12 " "Info: 4: + IC(0.000 ns) + CELL(1.384 ns) = 4.842 ns; Loc. = LCCOMB_X1_Y22_N8; Fanout = 12; COMB LOOP Node = 'comp_unite\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X1_Y22_N8 " "Info: Loc. = LCCOMB_X1_Y22_N8; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~0 LCCOMB_X1_Y22_N18 " "Info: Loc. = LCCOMB_X1_Y22_N18; Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { comp_unite[0]~head_lut comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.665 ns) 6.507 ns comp_unite\[2\]~head_lut 5 COMB LOOP LCCOMB_X2_Y22_N24 9 " "Info: 5: + IC(0.000 ns) + CELL(1.665 ns) = 6.507 ns; Loc. = LCCOMB_X2_Y22_N24; Fanout = 9; COMB LOOP Node = 'comp_unite\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[2\]~head_lut LCCOMB_X2_Y22_N24 " "Info: Loc. = LCCOMB_X2_Y22_N24; Node \"comp_unite\[2\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~0 LCCOMB_X1_Y22_N18 " "Info: Loc. = LCCOMB_X1_Y22_N18; Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X1_Y22_N8 " "Info: Loc. = LCCOMB_X1_Y22_N8; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~0 LCCOMB_X1_Y22_N26 " "Info: Loc. = LCCOMB_X1_Y22_N26; Node \"Add5~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { comp_unite[1]~head_lut comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.111 ns) 8.618 ns comp_unite\[3\]~head_lut 6 COMB LOOP LCCOMB_X2_Y22_N18 9 " "Info: 6: + IC(0.000 ns) + CELL(2.111 ns) = 8.618 ns; Loc. = LCCOMB_X2_Y22_N18; Fanout = 9; COMB LOOP Node = 'comp_unite\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[2\]~head_lut LCCOMB_X2_Y22_N24 " "Info: Loc. = LCCOMB_X2_Y22_N24; Node \"comp_unite\[2\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~0 LCCOMB_X1_Y22_N18 " "Info: Loc. = LCCOMB_X1_Y22_N18; Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X1_Y22_N8 " "Info: Loc. = LCCOMB_X1_Y22_N8; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[3\]~head_lut LCCOMB_X2_Y22_N18 " "Info: Loc. = LCCOMB_X2_Y22_N18; Node \"comp_unite\[3\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~0 LCCOMB_X1_Y22_N26 " "Info: Loc. = LCCOMB_X1_Y22_N26; Node \"Add5~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~1 LCCOMB_X1_Y22_N22 " "Info: Loc. = LCCOMB_X1_Y22_N22; Node \"Add5~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.111 ns" { comp_unite[2]~head_lut comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(2.860 ns) 12.271 ns unite\[3\] 7 PIN PIN_D1 0 " "Info: 7: + IC(0.793 ns) + CELL(2.860 ns) = 12.271 ns; Loc. = PIN_D1; Fanout = 0; PIN Node = 'unite\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.653 ns" { comp_unite[3]~head_lut unite[3] } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.024 ns ( 81.69 % ) " "Info: Total cell delay = 10.024 ns ( 81.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.247 ns ( 18.31 % ) " "Info: Total interconnect delay = 2.247 ns ( 18.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.271 ns" { Ve comp_unite[3]~0 comp_unite[0]~head_lut comp_unite[1]~head_lut comp_unite[2]~head_lut comp_unite[3]~head_lut unite[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.271 ns" { Ve {} Ve~combout {} comp_unite[3]~0 {} comp_unite[0]~head_lut {} comp_unite[1]~head_lut {} comp_unite[2]~head_lut {} comp_unite[3]~head_lut {} unite[3] {} } { 0.000ns 0.000ns 1.454ns 0.000ns 0.000ns 0.000ns 0.000ns 0.793ns } { 0.000ns 1.026ns 0.319ns 0.659ns 1.384ns 1.665ns 2.111ns 2.860ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "comp_unite\[3\]~latch Ve H 2.453 ns register " "Info: th for register \"comp_unite\[3\]~latch\" (data pin = \"Ve\", clock pin = \"H\") is 2.453 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H destination 7.298 ns + Longest register " "Info: + Longest clock path from clock \"H\" to destination register is 7.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns H 1 CLK PIN_M2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 2; CLK Node = 'H'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.879 ns) 3.358 ns une_sec 2 REG LCFF_X1_Y22_N3 19 " "Info: 2: + IC(1.453 ns) + CELL(0.879 ns) = 3.358 ns; Loc. = LCFF_X1_Y22_N3; Fanout = 19; REG Node = 'une_sec'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { H une_sec } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.178 ns) 3.921 ns comp_unite\[3\]~0 3 COMB LCCOMB_X1_Y22_N24 13 " "Info: 3: + IC(0.385 ns) + CELL(0.178 ns) = 3.921 ns; Loc. = LCCOMB_X1_Y22_N24; Fanout = 13; COMB Node = 'comp_unite\[3\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { une_sec comp_unite[3]~0 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.000 ns) 5.561 ns comp_unite\[3\]~0clkctrl 4 COMB CLKCTRL_G0 4 " "Info: 4: + IC(1.640 ns) + CELL(0.000 ns) = 5.561 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'comp_unite\[3\]~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { comp_unite[3]~0 comp_unite[3]~0clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.322 ns) 7.298 ns comp_unite\[3\]~latch 5 REG LCCOMB_X1_Y22_N10 2 " "Info: 5: + IC(1.415 ns) + CELL(0.322 ns) = 7.298 ns; Loc. = LCCOMB_X1_Y22_N10; Fanout = 2; REG Node = 'comp_unite\[3\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { comp_unite[3]~0clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.405 ns ( 32.95 % ) " "Info: Total cell delay = 2.405 ns ( 32.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.893 ns ( 67.05 % ) " "Info: Total interconnect delay = 4.893 ns ( 67.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.298 ns" { H une_sec comp_unite[3]~0 comp_unite[3]~0clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.298 ns" { H {} H~combout {} une_sec {} comp_unite[3]~0 {} comp_unite[3]~0clkctrl {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 1.453ns 0.385ns 1.640ns 1.415ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.845 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Ve 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Ve'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ve } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.319 ns) 2.799 ns comp_unite\[3\]~0 2 COMB LCCOMB_X1_Y22_N24 13 " "Info: 2: + IC(1.454 ns) + CELL(0.319 ns) = 2.799 ns; Loc. = LCCOMB_X1_Y22_N24; Fanout = 13; COMB Node = 'comp_unite\[3\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { Ve comp_unite[3]~0 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.659 ns) 3.458 ns comp_unite\[0\]~head_lut 3 COMB LOOP LCCOMB_X1_Y22_N20 17 " "Info: 3: + IC(0.000 ns) + CELL(0.659 ns) = 3.458 ns; Loc. = LCCOMB_X1_Y22_N20; Fanout = 17; COMB LOOP Node = 'comp_unite\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { comp_unite[3]~0 comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.896 ns) 4.354 ns Add5~1 4 COMB LOOP LCCOMB_X1_Y22_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.896 ns) = 4.354 ns; Loc. = LCCOMB_X1_Y22_N22; Fanout = 2; COMB LOOP Node = 'Add5~1'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y22_N20 " "Info: Loc. = LCCOMB_X1_Y22_N20; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[2\]~head_lut LCCOMB_X2_Y22_N24 " "Info: Loc. = LCCOMB_X2_Y22_N24; Node \"comp_unite\[2\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add1~0 LCCOMB_X1_Y22_N18 " "Info: Loc. = LCCOMB_X1_Y22_N18; Node \"Add1~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X1_Y22_N8 " "Info: Loc. = LCCOMB_X1_Y22_N8; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[3\]~head_lut LCCOMB_X2_Y22_N18 " "Info: Loc. = LCCOMB_X2_Y22_N18; Node \"comp_unite\[3\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~0 LCCOMB_X1_Y22_N26 " "Info: Loc. = LCCOMB_X1_Y22_N26; Node \"Add5~0\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add5~1 LCCOMB_X1_Y22_N22 " "Info: Loc. = LCCOMB_X1_Y22_N22; Node \"Add5~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { comp_unite[0]~head_lut Add5~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.178 ns) 4.845 ns comp_unite\[3\]~latch 5 REG LCCOMB_X1_Y22_N10 2 " "Info: 5: + IC(0.313 ns) + CELL(0.178 ns) = 4.845 ns; Loc. = LCCOMB_X1_Y22_N10; Fanout = 2; REG Node = 'comp_unite\[3\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { Add5~1 comp_unite[3]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.078 ns ( 63.53 % ) " "Info: Total cell delay = 3.078 ns ( 63.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.767 ns ( 36.47 % ) " "Info: Total interconnect delay = 1.767 ns ( 36.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.845 ns" { Ve comp_unite[3]~0 comp_unite[0]~head_lut Add5~1 comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.845 ns" { Ve {} Ve~combout {} comp_unite[3]~0 {} comp_unite[0]~head_lut {} Add5~1 {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 1.454ns 0.000ns 0.000ns 0.313ns } { 0.000ns 1.026ns 0.319ns 0.659ns 0.896ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.298 ns" { H une_sec comp_unite[3]~0 comp_unite[3]~0clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.298 ns" { H {} H~combout {} une_sec {} comp_unite[3]~0 {} comp_unite[3]~0clkctrl {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 1.453ns 0.385ns 1.640ns 1.415ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.322ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.845 ns" { Ve comp_unite[3]~0 comp_unite[0]~head_lut Add5~1 comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.845 ns" { Ve {} Ve~combout {} comp_unite[3]~0 {} comp_unite[0]~head_lut {} Add5~1 {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 1.454ns 0.000ns 0.000ns 0.313ns } { 0.000ns 1.026ns 0.319ns 0.659ns 0.896ns 0.178ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 14 22:25:56 2019 " "Info: Processing ended: Mon Jan 14 22:25:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Info: Quartus II Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
