#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Mar 16 11:33:27 2017
# Process ID: 10704
# Current directory: C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/impl_1
# Command line: vivado.exe -log ex2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ex2_wrapper.tcl -notrace
# Log file: C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/impl_1/ex2_wrapper.vdi
# Journal file: C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ex2_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/ip/ex2_BinToBCD16_0_0_1/ex2_BinToBCD16_0_0.dcp' for cell 'ex2_i/BinToBCD16_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/ip/ex2_EightDispControl_0_0/ex2_EightDispControl_0_0.dcp' for cell 'ex2_i/EightDispControl_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/ip/ex2_Greatest_common_divisor_0_1/ex2_Greatest_common_divisor_0_1.dcp' for cell 'ex2_i/Greatest_common_divisor_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/ip/ex2_xlconcat_0_0/ex2_xlconcat_0_0.dcp' for cell 'ex2_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/ip/ex2_xlconstant_0_0/ex2_xlconstant_0_0.dcp' for cell 'ex2_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/ip/ex2_xlconstant_1_0/ex2_xlconstant_1_0.dcp' for cell 'ex2_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/ip/ex2_xlconstant_2_0/ex2_xlconstant_2_0.dcp' for cell 'ex2_i/xlconstant_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/ip/ex2_xlconstant_3_0/ex2_xlconstant_3_0.dcp' for cell 'ex2_i/xlconstant_3'
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 486.551 ; gain = 276.266
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.500 . Memory (MB): peak = 497.934 ; gain = 11.383
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 255e32bbd

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 277a24429

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1003.301 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 136 cells.
Phase 2 Constant propagation | Checksum: 1865bbe35

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1003.301 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 176 unconnected nets.
INFO: [Opt 31-11] Eliminated 60 unconnected cells.
Phase 3 Sweep | Checksum: 23ac85df2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1003.301 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 42 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1a1be1a85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1003.301 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1003.301 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a1be1a85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1003.301 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a1be1a85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1003.301 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1003.301 ; gain = 516.750
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1003.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/impl_1/ex2_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/impl_1/ex2_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1003.301 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1003.301 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 96d54ea2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1027.855 ; gain = 24.555

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 974b7be8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1027.855 ; gain = 24.555

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 974b7be8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1027.855 ; gain = 24.555
Phase 1 Placer Initialization | Checksum: 974b7be8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1027.855 ; gain = 24.555

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 101aafe2a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1027.855 ; gain = 24.555

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 101aafe2a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1027.855 ; gain = 24.555

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c1b1e1bf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1027.855 ; gain = 24.555

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19810114a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1027.855 ; gain = 24.555

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19810114a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1027.855 ; gain = 24.555

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 18a9c55a5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1027.855 ; gain = 24.555

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1473acbc7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1027.855 ; gain = 24.555

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: bae06d28

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1027.855 ; gain = 24.555

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 18652fa66

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1027.855 ; gain = 24.555

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 18652fa66

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1027.855 ; gain = 24.555

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1bb40fa30

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1027.855 ; gain = 24.555
Phase 3 Detail Placement | Checksum: 1bb40fa30

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1027.855 ; gain = 24.555

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.774. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: b1aa6952

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.855 ; gain = 24.555
Phase 4.1 Post Commit Optimization | Checksum: b1aa6952

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.855 ; gain = 24.555

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b1aa6952

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.855 ; gain = 24.555

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: b1aa6952

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.855 ; gain = 24.555

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 7b3c8a6a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.855 ; gain = 24.555
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 7b3c8a6a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.855 ; gain = 24.555
Ending Placer Task | Checksum: 790756cd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.855 ; gain = 24.555
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1027.855 ; gain = 24.555
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1027.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/impl_1/ex2_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1027.855 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1027.855 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1027.855 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1d0f928f ConstDB: 0 ShapeSum: 5bf7c43e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e52d9243

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1173.047 ; gain = 145.191

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e52d9243

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1173.047 ; gain = 145.191

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e52d9243

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1173.047 ; gain = 145.191

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e52d9243

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1173.047 ; gain = 145.191
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2089b1f1b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1173.047 ; gain = 145.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.401 | TNS=-9.439 | WHS=-0.125 | THS=-1.402 |

Phase 2 Router Initialization | Checksum: 25df41f07

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1173.047 ; gain = 145.191

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 187726f6e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1173.047 ; gain = 145.191

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: fe6d7a10

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1173.047 ; gain = 145.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.889 | TNS=-13.416| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 167e05095

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1173.047 ; gain = 145.191

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: eb8f9f2b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1173.047 ; gain = 145.191
Phase 4.1.2 GlobIterForTiming | Checksum: 17bcf390f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1173.047 ; gain = 145.191
Phase 4.1 Global Iteration 0 | Checksum: 17bcf390f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1173.047 ; gain = 145.191

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: d6d6397c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1173.047 ; gain = 145.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.005 | TNS=-14.503| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f8e33403

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1173.047 ; gain = 145.191
Phase 4 Rip-up And Reroute | Checksum: f8e33403

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1173.047 ; gain = 145.191

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e54c8d75

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1173.047 ; gain = 145.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.812 | TNS=-12.800| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 19123f6ff

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1173.047 ; gain = 145.191

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19123f6ff

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1173.047 ; gain = 145.191
Phase 5 Delay and Skew Optimization | Checksum: 19123f6ff

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1173.047 ; gain = 145.191

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 232d865e1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1173.047 ; gain = 145.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.761 | TNS=-12.327| WHS=0.186  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 232d865e1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1173.047 ; gain = 145.191
Phase 6 Post Hold Fix | Checksum: 232d865e1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1173.047 ; gain = 145.191

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0466118 %
  Global Horizontal Routing Utilization  = 0.0308326 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 26.1261%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 19.8198%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 16.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1d6b7b49d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1173.047 ; gain = 145.191

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d6b7b49d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1173.047 ; gain = 145.191

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2238aabc8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1173.047 ; gain = 145.191

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.761 | TNS=-12.327| WHS=0.186  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2238aabc8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1173.047 ; gain = 145.191
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1173.047 ; gain = 145.191

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 11 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1173.047 ; gain = 145.191
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1173.047 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/impl_1/ex2_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/impl_1/ex2_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/impl_1/ex2_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file ex2_wrapper_power_routed.rpt -pb ex2_wrapper_power_summary_routed.pb -rpx ex2_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 11 Warnings, 11 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Mar 16 11:34:39 2017...
