==39218== Cachegrind, a cache and branch-prediction profiler
==39218== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39218== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39218== Command: ./sift .
==39218== 
--39218-- warning: L3 cache found, using its data for the LL simulation.
--39218-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39218-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39218== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39218== (see section Limitations in user manual)
==39218== NOTE: further instances of this message will not be shown
==39218== 
==39218== I   refs:      3,167,698,658
==39218== I1  misses:            1,825
==39218== LLi misses:            1,819
==39218== I1  miss rate:          0.00%
==39218== LLi miss rate:          0.00%
==39218== 
==39218== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39218== D1  misses:        5,397,487  (  3,231,651 rd   +   2,165,836 wr)
==39218== LLd misses:        4,257,072  (  2,266,104 rd   +   1,990,968 wr)
==39218== D1  miss rate:           0.6% (        0.5%     +         0.7%  )
==39218== LLd miss rate:           0.4% (        0.3%     +         0.7%  )
==39218== 
==39218== LL refs:           5,399,312  (  3,233,476 rd   +   2,165,836 wr)
==39218== LL misses:         4,258,891  (  2,267,923 rd   +   1,990,968 wr)
==39218== LL miss rate:            0.1% (        0.1%     +         0.7%  )
