\begin{itemize}
  \itemsep-0.5em
\item FPGA synthesized netlist or Verilog source code, and respective
  synthesis and implementation scripts
\item FPGA verification environment by simulation and emulation
\item Bare-metal software driver and example user software
\item User documentation for easy system integration
\end{itemize}
