Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov 26 22:16:21 2023
| Host         : DESKTOP-S40PLRF running 64-bit major release  (build 9200)
| Command      : report_methodology -file watch_main_methodology_drc_routed.rpt -pb watch_main_methodology_drc_routed.pb -rpx watch_main_methodology_drc_routed.rpx
| Design       : watch_main
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 49
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 18         |
| TIMING-18 | Warning          | Missing input or output delay  | 19         |
| TIMING-20 | Warning          | Non-clocked latch              | 9          |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin t1/FSM_sequential_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin t1/FSM_sequential_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell uc1/seg0_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uc1/seg0_reg[0]_P/PRE, uc1/seg0_reg[3]_P/PRE, uc1/seg1_reg[0]_P/PRE
uc1/seg1_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell uc1/seg0_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uc1/seg0_reg[0]_C/CLR, uc1/seg0_reg[3]_C/CLR, uc1/seg0_reg[3]_LDC/CLR,
uc1/seg1_reg[0]_C/CLR, uc1/seg1_reg[3]_C/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell uc1/seg2_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uc1/seg2_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell uc1/seg2_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uc1/seg2_reg[0]_C/CLR, uc1/seg2_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell uc1/seg2_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uc1/seg2_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell uc1/seg2_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uc1/seg2_reg[1]_C/CLR, uc1/seg2_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell uc1/seg2_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uc1/seg2_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell uc1/seg2_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uc1/seg2_reg[2]_C/CLR, uc1/seg2_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell uc1/seg2_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uc1/seg2_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell uc1/seg2_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uc1/seg2_reg[3]_C/CLR, uc1/seg2_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell uc1/seg3_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uc1/seg3_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell uc1/seg3_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uc1/seg3_reg[0]_C/CLR, uc1/seg3_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell uc1/seg3_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uc1/seg3_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell uc1/seg3_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uc1/seg3_reg[1]_C/CLR, uc1/seg3_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell uc1/seg3_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uc1/seg3_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell uc1/seg3_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uc1/seg3_reg[2]_C/CLR, uc1/seg3_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell uc1/seg3_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uc1/seg3_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell uc1/seg3_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uc1/seg3_reg[3]_C/CLR, uc1/seg3_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on mode[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on mode[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on stop_start relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sw[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sw[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sw[7] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on sseg[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on sseg[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on sseg[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on sseg[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on sseg[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on sseg[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on sseg[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch uc1/seg0_reg[3]_LDC cannot be properly analyzed as its control pin uc1/seg0_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch uc1/seg2_reg[0]_LDC cannot be properly analyzed as its control pin uc1/seg2_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch uc1/seg2_reg[1]_LDC cannot be properly analyzed as its control pin uc1/seg2_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch uc1/seg2_reg[2]_LDC cannot be properly analyzed as its control pin uc1/seg2_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch uc1/seg2_reg[3]_LDC cannot be properly analyzed as its control pin uc1/seg2_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch uc1/seg3_reg[0]_LDC cannot be properly analyzed as its control pin uc1/seg3_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch uc1/seg3_reg[1]_LDC cannot be properly analyzed as its control pin uc1/seg3_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch uc1/seg3_reg[2]_LDC cannot be properly analyzed as its control pin uc1/seg3_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch uc1/seg3_reg[3]_LDC cannot be properly analyzed as its control pin uc1/seg3_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 9 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


