Warning (10273): Verilog HDL warning at SPISlave.v(40): extended using "x" or "z" File: /home/roboy/BikeToRikshaw/VidorFPGA/test_programm/test_programm/synthesis/submodules/SPISlave.v Line: 40
Warning (10273): Verilog HDL warning at SPISlave.v(40): extended using "x" or "z" File: /home/roboy/BikeToRikshaw/VidorFPGA/test_programm/SPISlave.v Line: 40
