// Seed: 2138698503
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output tri1 id_2,
    input wire id_3,
    input wand id_4,
    output tri1 id_5,
    output wor id_6,
    input tri id_7,
    input supply0 id_8,
    input tri0 id_9,
    input supply0 id_10,
    input uwire id_11,
    output wire id_12,
    output tri1 id_13,
    output wand id_14
);
  assign id_2 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input tri1 id_2,
    input wire id_3,
    output logic id_4
);
  always @(posedge 1'd0) begin
    id_4 <= 1'b0;
    id_4 = #id_6 1;
  end
  assign id_4 = 1'b0;
  module_0(
      id_3, id_3, id_1, id_3, id_3, id_1, id_1, id_0, id_3, id_2, id_2, id_2, id_1, id_1, id_1
  );
  final $display(id_0);
endmodule
