INFO: [VRFC 10-2263] Analyzing Verilog file "C:/COMPE475_Project/test_working_viv/test_working_viv.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/COMPE475_Project/test_working_viv/test_working_viv.srcs/sim_2_clk_div/new/clk_divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider_tb
