CFSB_A:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: CFSB_A
    io_name_dig: CFSB_A
    io_name_sds: CFSB_A
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: CFSB_A
    reg_CFG0_en_input_cond: BF_GPIO_CFSB_A_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_CFSB_A_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_CFSB_A_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_CFSB_A_CFG0_CFG_SEL_RES
    reg_CFG9_en_output: BF_GPIO_CFSB_A_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_CFSB_A_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_CFSB_A_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_CFSB_A_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_CFSB_A_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL2_CFSB_A_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_CFSB_A.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_cfsb_a_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_CFSB_A
    sim_ioprog: sim_fiorano.Iios.IO_CFSB_A
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
CFSB_G:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: CFSB_G
    io_name_dig: CFSB_G
    io_name_sds: CFSB_G
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: CFSB_G
    reg_CFG0_en_input_cond: BF_GPIO_CFSB_G_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_CFSB_G_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_CFSB_G_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_CFSB_G_CFG0_CFG_SEL_RES
    reg_CFG9_en_output: BF_GPIO_CFSB_G_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_CFSB_G_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_CFSB_G_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_CFSB_G_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_CFSB_G_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL5_CFSB_G_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_CFSB_G.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_cfsb_g_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_CFSB_G
    sim_ioprog: sim_fiorano.Iios.IO_CSFB_G
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
CLK32K_IN:
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_res_pulldn: pd_en 1
    cfg_io_res_tristate_0: pu_en 0
    feat_GPO: 'False'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'False'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'False'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: CLK32K_IN
    io_name_dig: CLK32K_IN
    io_name_sds: CLK32K_IN
    lst_cfg_pins: dout in_en PAD pd_en por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apcsp_gpi1v2_2r
    name: CLK32K_IN
    reg_CFG0_sel_res: BF_GPIO_CLK32K_IN_CFG0_CFG_SEL_RES
    reg_CFG9_en_input: BF_GPIO_CLK32K_IN_CFG9_CFG_EN_INPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_CLK32K_IN_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_CLK32K_SOC_A_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_CLK32K_SOC_A_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD1_1V2
    sim_VDD1: ${sim_io_top}.VDD2_1V2
    sim_VDD_1V2_AON: ${sim_io_top}.VDD_1V2_AON
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VSS: ${sim_io_top}.VSS
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_CLK32K_IN
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.clk32k_in_dout
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_CLK32K_IN
    sim_ioprog: sim_fiorano.Iios.IO_CLK32K_IN
    sim_pad_internal: ${sim_io_top}.pad_internal_1v2
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_1v2
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_por_n_vdd1: ${sim_io_top}.por_n_vdd1_dig
    sim_por_n_vdd2: ${sim_io_top}.por_n_vdd2_dig
    sim_por_n_vdd_ana: ${sim_io_top}.por_n_vdd_ana
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_dig
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1
CLK32K_SOC_A:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: CLK32K_SOC_A
    io_name_dig: CLK32K_SOC_A
    io_name_sds: CLK32K_SOC_A
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: CLK32K_SOC_A
    reg_CFG0_en_input_cond: BF_GPIO_CLK32K_SOC_A_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_CLK32K_SOC_A_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_CLK32K_SOC_A_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_CLK32K_SOC_A_CFG0_CFG_SEL_RES
    reg_CFG9_en_output: BF_GPIO_CLK32K_SOC_A_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_CLK32K_SOC_A_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_CRASH_L_G_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_type: BF_GPIO_CLK32K_SOC_A_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL2_CLK32K_SOC_A_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_CLK32K_SOC_A.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_clk32k_soc_a_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_CLK32K_SOC_A
    sim_ioprog: sim_fiorano.Iios.IO_CLK32K_SOC_A
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
CRASH_L_G:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: CRASH_L_G
    io_name_dig: CRASH_L_G
    io_name_sds: CRASH_L_G
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: CRASH_L_G
    reg_CFG0_en_input_cond: BF_GPIO_CRASH_L_G_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_CRASH_L_G_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_CRASH_L_G_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_CRASH_L_G_CFG0_CFG_SEL_RES
    reg_CFG9_en_output: BF_GPIO_CRASH_L_G_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_CRASH_L_G_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_CRASH_L_G_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_CRASH_L_G_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL6_CRASH_L_G_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_CRASH_L_G.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_crash_l_g_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_CRASH_L_G
    sim_ioprog: sim_fiorano.Iios.IO_CRASH_L_G
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
DFT_CTRL0:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: DFT_CTRL0
    io_name_dig: DFT_CTRL0
    io_name_sds: DFT_CTRL0
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: DFT_CTRL0
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_DFT_CTRL0.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.dft_ctrl0_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_DFT_CTRL0
    sim_ioprog: sim_fiorano.Iios.IO_DFT_CTRL0
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
DFT_CTRL1:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: DFT_CTRL1
    io_name_dig: DFT_CTRL1
    io_name_sds: DFT_CTRL1
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: DFT_CTRL1
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_DFT_CTRL1.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.dft_ctrl1_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_DFT_CTRL1
    sim_ioprog: sim_fiorano.Iios.IO_DFT_CTRL1
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
DFU_STATUS_G:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: DFU_STATUS_G
    io_name_dig: DFU_STATUS_G
    io_name_sds: DFU_STATUS_G
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: DFU_STATUS_G
    reg_CFG0_en_input_cond: BF_GPIO_DFU_STATUS_G_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_DFU_STATUS_G_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_res: BF_GPIO_DFU_STATUS_G_CFG0_CFG_SEL_RES
    reg_CFG9_en_input: BF_GPIO_DFU_STATUS_G_CFG9_CFG_EN_INPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_DFU_STATUS_G_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_DFU_STATUS_G_CFG9_CFG_EN_RES_PULLUP
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL4_DFU_STATUS_G_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_DFU_STATUS_G.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_dfu_status_g_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_DFU_STATUS_G
    sim_ioprog: sim_fiorano.Iios.IO_DFU_STATUS_G
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
DOCK_CONNECT_G:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: DOCK_CONNECT_G
    io_name_dig: DOCK_CONNECT_G
    io_name_sds: DOCK_CONNECT_G
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: DOCK_CONNECT_G
    reg_CFG0_en_input_cond: BF_GPIO_DOCK_CONNECT_G_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_DOCK_CONNECT_G_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_DOCK_CONNECT_G_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_DOCK_CONNECT_G_CFG0_CFG_SEL_RES
    reg_CFG9_en_output: BF_GPIO_DOCK_CONNECT_G_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_DOCK_CONNECT_G_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_DOCK_CONNECT_G_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_DOCK_CONNECT_G_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_DOCK_CONNECT_G_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL4_DOCK_CONNECT_G_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_DOCK_CONNECT_G.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_dock_connect_g_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_DOCK_CONNECT_G
    sim_ioprog: sim_fiorano.Iios.IO_DOCK_CONNECT_G
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
DPSLP_EN_A:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: DPSLP_EN_A
    io_name_dig: DPSLP_EN_A
    io_name_sds: DPSLP_EN_A
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: DPSLP_EN_A
    reg_CFG0_en_input_cond: BF_GPIO_DPSLP_EN_A_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_DPSLP_EN_A_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_DPSLP_EN_A_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_DPSLP_EN_A_CFG0_CFG_SEL_RES
    reg_CFG9_en_output: BF_GPIO_DPSLP_EN_A_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_DPSLP_EN_A_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_DPSLP_EN_A_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_DPSLP_EN_A_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_DPSLP_EN_A_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL2_DPSLP_EN_A_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_DPSLP_EN_A.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_dpslp_en_a_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_DPSLP_EN_A
    sim_ioprog: sim_fiorano.Iios.IO_DPSLP_EN_A
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
FORCE_DFU_G:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: FORCE_DFU_G
    io_name_dig: FORCE_DFU_G
    io_name_sds: FORCE_DFU_G
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: FORCE_DFU_G
    reg_CFG0_en_input_cond: BF_GPIO_FORCE_DFU_G_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_FORCE_DFU_G_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_FORCE_DFU_G_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_FORCE_DFU_G_CFG0_CFG_SEL_RES
    reg_CFG9_en_output: BF_GPIO_FORCE_DFU_G_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_FORCE_DFU_G_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_FORCE_DFU_G_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_FORCE_DFU_G_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_FORCE_DFU_G_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL4_FORCE_DFU_G_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_FORCE_DFU_G.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_force_dfu_g_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_FORCE_DFU_G
    sim_ioprog: sim_fiorano.Iios.IO_FORCE_DFU_G
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
GPI14_LV:
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_res_pulldn: pd_en 1
    cfg_io_res_tristate_0: pu_en 0
    feat_GPO: 'False'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'False'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'False'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: GPI14_LV
    io_name_dig: GPI14_LV
    io_name_sds: GPI14_LV
    lst_cfg_pins: dout in_en PAD pd_en por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apcsp_gpi1v2_2r
    name: GPI14_LV
    reg_CFG0_sel_res: BF_GPIO_GPI14_LV_CFG0_CFG_SEL_RES
    reg_CFG1_deb_input_debouncer: BF_GPIO_GPI14_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    'reg_CFG1_deb_input_debouncer ': BF_GPIO_GPI14_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    reg_CFG3_sel_input_event_sens: BF_GPIO_GPI14_LV_CFG3_CFG_SEL_INPUT_EVENT_SENS
    reg_CFG9_en_input: BF_GPIO_GPI14_LV_CFG9_CFG_EN_INPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_GPI14_LV_GROUP0_CFG9_CFG_EN_RES_PULLDN
    reg_CONTENTION_EVT: BF_GPIO_CONTENTION_A_EVT1_A_EVT_CONTENTION_GPI14_LV
    reg_CONTENTION_MASK: BF_GPIO_CONTENTION_A_MSK1_A_MSK_CONTENTION_GPI14_LV
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD1_1V2
    sim_VDD1: ${sim_io_top}.VDD2_1V2
    sim_VDD_1V2_AON: ${sim_io_top}.VDD_1V2_AON
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VSS: ${sim_io_top}.VSS
    sim_cont_det_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[14].gpio_inst.cont_det_mask
    sim_cont_evt_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[14].gpio_inst.contention_evt_mask
    sim_contention_evt: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt1_a_evt_contention_gpi14_lv
    sim_contention_msk: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk1_a_msk_contention_gpi14_lv
    sim_deb_FSM: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[14].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state
    sim_deb_start: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[14].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    'sim_deb_start ': sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[14].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPI14_LV
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.gpi14_lv_dout
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPI14_LV
    sim_ioprog: sim_fiorano.Iios.IO_GPI14_LV
    sim_pad_internal: ${sim_io_top}.pad_internal_1v2
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_1v2
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_por_n_vdd1: ${sim_io_top}.por_n_vdd1_dig
    sim_por_n_vdd2: ${sim_io_top}.por_n_vdd2_dig
    sim_por_n_vdd_ana: ${sim_io_top}.por_n_vdd_ana
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_dig
    sim_strobe_sel: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[14].gpio_inst.reg_evt_mask_strb_i
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1
GPIO10_HV:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: GPIO10_HV
    io_name_dig: GPIO10_HV
    io_name_sds: GPIO10_HV
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_hv_4r
    name: GPIO10_HV
    reg_CFG0_en_input_cond: BF_GPIO_GPIO10_HV_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_GPIO10_HV_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_GPIO10_HV_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_GPIO10_HV_CFG0_CFG_SEL_RES
    reg_CFG1_deb_input_debouncer: BF_GPIO_GPIO10_HV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    'reg_CFG1_deb_input_debouncer ': BF_GPIO_GPIO10_HV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    reg_CFG1_sel_supply: BF_GPIO_GPIO10_HV_CFG1_CFG_SEL_SUPPLY
    reg_CFG3_sel_input_event_sens: BF_GPIO_GPIO10_HV_CFG3_CFG_SEL_INPUT_EVENT_SENS
    reg_CFG5_sel_gpoutput_function: BF_GPIO_GPIO10_HV_CFG5_CFG_SEL_GPOUTPUT_FUNCTION
    reg_CFG9_en_input: BF_GPIO_GPIO10_HV_CFG9_CFG_EN_INPUT
    reg_CFG9_en_output: BF_GPIO_GPIO10_HV_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_GPIO10_HV_GROUP0_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_GPIO10_HV_GROUP0_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_GPIO10_HV_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_GPIO10_HV_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_CONTENTION: BF_GPIO_CONTENTION_A_STA1_A_STA_CONTENTION_GPIO10_HV
    reg_CONTENTION_EVT: BF_GPIO_CONTENTION_A_EVT1_A_EVT_CONTENTION_GPIO10_HV
    reg_CONTENTION_MASK: BF_GPIO_CONTENTION_A_MSK1_A_MSK_CONTENTION_GPIO10_HV
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_cont_det_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[10].gpio_inst.cont_det_mask
    sim_cont_evt_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[10].gpio_inst.contention_evt_mask
    sim_contention_evt: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt1_a_evt_contention_gpio10_hv
    sim_contention_msk: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk1_a_msk_contention_gpio10_hv
    sim_contention_sta: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta1_a_sta_contention_gpio10_hv
    sim_deb_FSM: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[10].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state
    sim_deb_start: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[10].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    'sim_deb_start ': sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[10].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO10_HV.dout[0]
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_gpio10_hv_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO10_HV
    sim_ioprog: sim_fiorano.Iios.IO_GPIO10_HV
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_strobe_sel: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[10].gpio_inst.reg_evt_mask_strb_i
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
GPIO11_HV:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: GPIO11_HV
    io_name_dig: GPIO11_HV
    io_name_sds: GPIO11_HV
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_hv_4r
    name: GPIO11_HV
    reg_CFG0_en_input_cond: BF_GPIO_GPIO11_HV_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_GPIO11_HV_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_GPIO11_HV_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_GPIO11_HV_CFG0_CFG_SEL_RES
    reg_CFG1_deb_input_debouncer: BF_GPIO_GPIO11_HV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    'reg_CFG1_deb_input_debouncer ': BF_GPIO_GPIO11_HV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    reg_CFG1_sel_supply: BF_GPIO_GPIO11_HV_CFG1_CFG_SEL_SUPPLY
    reg_CFG3_sel_input_event_sens: BF_GPIO_GPIO11_HV_CFG3_CFG_SEL_INPUT_EVENT_SENS
    reg_CFG5_sel_gpoutput_function: BF_GPIO_GPIO11_HV_CFG5_CFG_SEL_GPOUTPUT_FUNCTION
    reg_CFG9_en_input: BF_GPIO_GPIO11_HV_CFG9_CFG_EN_INPUT
    reg_CFG9_en_output: BF_GPIO_GPIO11_HV_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_GPIO11_HV_GROUP0_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_GPIO11_HV_GROUP0_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_GPIO11_HV_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_GPIO11_HV_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_CONTENTION: BF_GPIO_CONTENTION_A_STA1_A_STA_CONTENTION_GPIO11_HV
    reg_CONTENTION_EVT: BF_GPIO_CONTENTION_A_EVT1_A_EVT_CONTENTION_GPIO11_HV
    reg_CONTENTION_MASK: BF_GPIO_CONTENTION_A_MSK1_A_MSK_CONTENTION_GPIO11_HV
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_cont_det_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[11].gpio_inst.cont_det_mask
    sim_cont_evt_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[11].gpio_inst.contention_evt_mask
    sim_contention_evt: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt1_a_evt_contention_gpio11_hv
    sim_contention_msk: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk1_a_msk_contention_gpio11_hv
    sim_contention_sta: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta1_a_sta_contention_gpio11_hv
    sim_deb_FSM: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[11].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state
    sim_deb_start: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[11].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    'sim_deb_start ': sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[11].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO11_HV.dout[0]
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_gpio11_hv_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO11_HV
    sim_ioprog: sim_fiorano.Iios.IO_GPIO11_HV
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_strobe_sel: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[11].gpio_inst.reg_evt_mask_strb_i
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
GPIO12_HV:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: GPIO12_HV
    io_name_dig: GPIO12_HV
    io_name_sds: GPIO12_HV
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_hv_4r
    name: GPIO12_HV
    reg_CFG0_en_input_cond: BF_GPIO_GPIO12_HV_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_GPIO12_HV_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_GPIO12_HV_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_GPIO12_HV_CFG0_CFG_SEL_RES
    reg_CFG1_deb_input_debouncer: BF_GPIO_GPIO12_HV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    'reg_CFG1_deb_input_debouncer ': BF_GPIO_GPIO12_HV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    reg_CFG1_sel_supply: BF_GPIO_GPIO12_HV_CFG1_CFG_SEL_SUPPLY
    reg_CFG3_sel_input_event_sens: BF_GPIO_GPIO12_HV_CFG3_CFG_SEL_INPUT_EVENT_SENS
    reg_CFG5_sel_gpoutput_function: BF_GPIO_GPIO12_HV_CFG5_CFG_SEL_GPOUTPUT_FUNCTION
    reg_CFG9_en_input: BF_GPIO_GPIO12_HV_CFG9_CFG_EN_INPUT
    reg_CFG9_en_output: BF_GPIO_GPIO12_HV_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_GPIO12_HV_GROUP0_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_GPIO12_HV_GROUP0_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_GPIO12_HV_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_GPIO12_HV_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_CONTENTION: BF_GPIO_CONTENTION_A_STA1_A_STA_CONTENTION_GPIO12_HV
    reg_CONTENTION_EVT: BF_GPIO_CONTENTION_A_EVT1_A_EVT_CONTENTION_GPIO12_HV
    reg_CONTENTION_MASK: BF_GPIO_CONTENTION_A_MSK1_A_MSK_CONTENTION_GPIO12_HV
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_cont_det_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[12].gpio_inst.cont_det_mask
    sim_cont_evt_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[12].gpio_inst.contention_evt_mask
    sim_contention_evt: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt1_a_evt_contention_gpio12_hv
    sim_contention_msk: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk1_a_msk_contention_gpio12_hv
    sim_contention_sta: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta1_a_sta_contention_gpio12_hv
    sim_deb_FSM: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[12].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state
    sim_deb_start: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[12].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    'sim_deb_start ': sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[12].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO12_HV.dout[0]
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_gpio12_hv_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO12_HV
    sim_ioprog: sim_fiorano.Iios.IO_GPIO12_HV
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_strobe_sel: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[12].gpio_inst.reg_evt_mask_strb_i
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
GPIO13_HV:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: GPIO13_HV
    io_name_dig: GPIO13_HV
    io_name_sds: GPIO13_HV
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_hv_4r
    name: GPIO13_HV
    reg_CFG0_en_input_cond: BF_GPIO_GPIO13_HV_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_GPIO13_HV_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_GPIO13_HV_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_GPIO13_HV_CFG0_CFG_SEL_RES
    reg_CFG1_deb_input_debouncer: BF_GPIO_GPIO13_HV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    'reg_CFG1_deb_input_debouncer ': BF_GPIO_GPIO13_HV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    reg_CFG1_sel_supply: BF_GPIO_GPIO13_HV_CFG1_CFG_SEL_SUPPLY
    reg_CFG3_sel_input_event_sens: BF_GPIO_GPIO13_HV_CFG3_CFG_SEL_INPUT_EVENT_SENS
    reg_CFG5_sel_gpoutput_function: BF_GPIO_GPIO13_HV_CFG5_CFG_SEL_GPOUTPUT_FUNCTION
    reg_CFG9_en_input: BF_GPIO_GPIO13_HV_CFG9_CFG_EN_INPUT
    reg_CFG9_en_output: BF_GPIO_GPIO13_HV_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_GPIO13_HV_GROUP0_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_GPIO13_HV_GROUP0_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_GPIO13_HV_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_GPIO13_HV_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_CONTENTION: BF_GPIO_CONTENTION_A_STA1_A_STA_CONTENTION_GPIO13_HV
    reg_CONTENTION_EVT: BF_GPIO_CONTENTION_A_EVT1_A_EVT_CONTENTION_GPIO13_HV
    reg_CONTENTION_MASK: BF_GPIO_CONTENTION_A_MSK1_A_MSK_CONTENTION_GPIO13_HV
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_cont_det_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[13].gpio_inst.cont_det_mask
    sim_cont_evt_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[13].gpio_inst.contention_evt_mask
    sim_contention_evt: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt1_a_evt_contention_gpio13_hv
    sim_contention_msk: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk1_a_msk_contention_gpio13_hv
    sim_contention_sta: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta1_a_sta_contention_gpio13_hv
    sim_deb_FSM: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[13].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state
    sim_deb_start: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[13].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    'sim_deb_start ': sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[13].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO13_HV.dout[0]
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_gpio13_hv_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO13_HV
    sim_ioprog: sim_fiorano.Iios.IO_GPIO13_HV
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_strobe_sel: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[13].gpio_inst.reg_evt_mask_strb_i
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
GPIO15_LV:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: GPIO15_LV
    io_name_dig: GPIO15_LV
    io_name_sds: GPIO15_LV
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: GPIO15_LV
    reg_CFG0_en_input_cond: BF_GPIO_GPIO15_LV_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_GPIO15_LV_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_GPIO15_LV_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_GPIO15_LV_CFG0_CFG_SEL_RES
    reg_CFG1_deb_input_debouncer: BF_GPIO_GPIO15_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    'reg_CFG1_deb_input_debouncer ': BF_GPIO_GPIO15_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    reg_CFG3_sel_input_event_sens: BF_GPIO_GPIO15_LV_CFG3_CFG_SEL_INPUT_EVENT_SENS
    reg_CFG5_sel_gpoutput_function: BF_GPIO_GPIO15_LV_CFG5_CFG_SEL_GPOUTPUT_FUNCTION
    reg_CFG9_en_input: BF_GPIO_GPIO15_LV_CFG9_CFG_EN_INPUT
    reg_CFG9_en_output: BF_GPIO_GPIO15_LV_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_GPIO15_LV_GROUP0_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_GPIO15_LV_GROUP0_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_GPIO15_LV_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_GPIO15_LV_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_CONTENTION_EVT: BF_GPIO_CONTENTION_A_EVT1_A_EVT_CONTENTION_GPIO15_LV
    reg_CONTENTION_MASK: BF_GPIO_CONTENTION_A_MSK1_A_MSK_CONTENTION_GPIO15_LV
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL1_GPIO15_LV_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_cont_det_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[15].gpio_inst.cont_det_mask
    sim_cont_evt_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[15].gpio_inst.contention_evt_mask
    sim_contention_evt: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt1_a_evt_contention_gpio15_lv
    sim_contention_msk: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk1_a_msk_contention_gpio15_lv
    sim_deb_FSM: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[15].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state
    sim_deb_start: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[15].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    'sim_deb_start ': sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[15].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO15_LV.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_gpio15_lv_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO15_LV
    sim_ioprog: sim_fiorano.Iios.IO_GPIO15_LV
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_strobe_sel: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[15].gpio_inst.reg_evt_mask_strb_i
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
GPIO16_LV:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: GPIO16_LV
    io_name_dig: GPIO16_LV
    io_name_sds: GPIO16_LV
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: GPIO16_LV
    reg_CFG0_en_input_cond: BF_GPIO_GPIO16_LV_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_GPIO16_LV_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_GPIO16_LV_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_GPIO16_LV_CFG0_CFG_SEL_RES
    reg_CFG1_deb_input_debouncer: BF_GPIO_GPIO16_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    'reg_CFG1_deb_input_debouncer ': BF_GPIO_GPIO16_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    reg_CFG3_sel_input_event_sens: BF_GPIO_GPIO16_LV_CFG3_CFG_SEL_INPUT_EVENT_SENS
    reg_CFG5_sel_gpoutput_function: BF_GPIO_GPIO16_LV_CFG5_CFG_SEL_GPOUTPUT_FUNCTION
    reg_CFG9_en_input: BF_GPIO_GPIO16_LV_CFG9_CFG_EN_INPUT
    reg_CFG9_en_output: BF_GPIO_GPIO16_LV_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_GPIO16_LV_GROUP0_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_GPIO16_LV_GROUP0_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_GPIO16_LV_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_GPIO16_LV_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_CONTENTION_EVT: BF_GPIO_CONTENTION_A_EVT1_A_EVT_CONTENTION_GPIO16_LV
    reg_CONTENTION_MASK: BF_GPIO_CONTENTION_A_MSK1_A_MSK_CONTENTION_GPIO16_LV
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL1_GPIO16_LV_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_cont_det_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[16].gpio_inst.cont_det_mask
    sim_cont_evt_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[16].gpio_inst.contention_evt_mask
    sim_contention_evt: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt1_a_evt_contention_gpio16_lv
    sim_contention_msk: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk1_a_msk_contention_gpio16_lv
    sim_deb_FSM: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[16].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state
    sim_deb_start: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[16].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    'sim_deb_start ': sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[16].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO16_LV.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_gpio16_lv_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO16_LV
    sim_ioprog: sim_fiorano.Iios.IO_GPIO16_LV
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_strobe_sel: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[16].gpio_inst.reg_evt_mask_strb_i
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
GPIO1_AO:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: GPIO1_AO
    io_name_dig: GPIO1_AO
    io_name_sds: GPIO1_AO
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_hv_4r
    name: GPIO1_AO
    reg_CFG0_sel_output_drv: BF_GPIO_GPIO1_AO_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_GPIO1_AO_CFG0_CFG_SEL_RES
    reg_CFG1_deb_input_debouncer: BF_GPIO_GPIO1_AO_CFG1_CFG_DEB_INPUT_DEBOUNCER
    'reg_CFG1_deb_input_debouncer ': BF_GPIO_GPIO1_AO_CFG1_CFG_DEB_INPUT_DEBOUNCER
    reg_CFG3_sel_input_event_sens: BF_GPIO_GPIO1_AO_CFG3_CFG_SEL_INPUT_EVENT_SENS
    reg_CFG5_sel_gpoutput_function: BF_GPIO_GPIO1_AO_CFG5_CFG_SEL_GPOUTPUT_FUNCTION
    reg_CFG9_en_input: BF_GPIO_GPIO1_AO_CFG9_CFG_EN_INPUT
    reg_CFG9_en_output: BF_GPIO_GPIO1_AO_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_GPIO1_AO_GROUP0_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_GPIO1_AO_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_GPIO1_AO_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_CONTENTION: BF_GPIO_CONTENTION_A_STA0_A_STA_CONTENTION_GPIO1_AO
    reg_CONTENTION_EVT: BF_GPIO_CONTENTION_A_EVT0_A_EVT_CONTENTION_GPIO1_AO
    reg_CONTENTION_MASK: BF_GPIO_CONTENTION_A_MSK0_A_MSK_CONTENTION_GPIO1_AO
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_cont_det_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[1].gpio_inst.cont_det_mask
    sim_cont_evt_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[1].gpio_inst.contention_evt_mask
    sim_contention_evt: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt0_a_evt_contention_gpio1_ao
    sim_contention_msk: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk0_a_msk_contention_gpio1_ao
    sim_contention_sta: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta0_a_sta_contention_gpio1_ao
    sim_deb_FSM: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[1].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state
    sim_deb_start: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[1].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    'sim_deb_start ': sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[1].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO1_AO.dout[0]
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.gpio1_ao_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO1_AO
    sim_ioprog: sim_fiorano.Iios.IO_GPIO1_AO
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_strobe_sel: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[1].gpio_inst.reg_evt_mask_strb_i
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
GPIO2_AO:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: GPIO2_AO
    io_name_dig: GPIO2_AO
    io_name_sds: GPIO2_AO
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_hv_4r
    name: GPIO2_AO
    reg_CFG0_sel_output_drv: BF_GPIO_GPIO2_AO_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_GPIO2_AO_CFG0_CFG_SEL_RES
    reg_CFG1_deb_input_debouncer: BF_GPIO_GPIO2_AO_CFG1_CFG_DEB_INPUT_DEBOUNCER
    'reg_CFG1_deb_input_debouncer ': BF_GPIO_GPIO2_AO_CFG1_CFG_DEB_INPUT_DEBOUNCER
    reg_CFG3_sel_input_event_sens: BF_GPIO_GPIO2_AO_CFG3_CFG_SEL_INPUT_EVENT_SENS
    reg_CFG5_sel_gpoutput_function: BF_GPIO_GPIO2_AO_CFG5_CFG_SEL_GPOUTPUT_FUNCTION
    reg_CFG9_en_input: BF_GPIO_GPIO2_AO_CFG9_CFG_EN_INPUT
    reg_CFG9_en_output: BF_GPIO_GPIO2_AO_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pullup: BF_GPIO_GPIO2_AO_GROUP0_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_GPIO2_AO_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_GPIO2_AO_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_CONTENTION: BF_GPIO_CONTENTION_A_STA0_A_STA_CONTENTION_GPIO2_AO
    reg_CONTENTION_EVT: BF_GPIO_CONTENTION_A_EVT0_A_EVT_CONTENTION_GPIO2_AO
    reg_CONTENTION_MASK: BF_GPIO_CONTENTION_A_MSK0_A_MSK_CONTENTION_GPIO2_AO
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_cont_det_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[2].gpio_inst.cont_det_mask
    sim_cont_evt_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[2].gpio_inst.contention_evt_mask
    sim_contention_evt: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt0_a_evt_contention_gpio2_ao
    sim_contention_msk: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk0_a_msk_contention_gpio2_ao
    sim_contention_sta: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta0_a_sta_contention_gpio2_ao
    sim_deb_FSM: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[2].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state
    sim_deb_start: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[2].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    'sim_deb_start ': sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[2].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO2_AO.dout[0]
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.gpio2_ao_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO2_AO
    sim_ioprog: sim_fiorano.Iios.IO_GPIO2_AO
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_strobe_sel: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[2].gpio_inst.reg_evt_mask_strb_i
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
GPIO3_LV:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: GPIO3_LV
    io_name_dig: GPIO3_LV
    io_name_sds: GPIO3_LV
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: GPIO3_LV
    reg_CFG0_en_input_cond: BF_GPIO_GPIO3_LV_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_GPIO3_LV_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_GPIO3_LV_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_GPIO3_LV_CFG0_CFG_SEL_RES
    reg_CFG1_deb_input_debouncer: BF_GPIO_GPIO3_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    'reg_CFG1_deb_input_debouncer ': BF_GPIO_GPIO3_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    reg_CFG3_sel_input_event_sens: BF_GPIO_GPIO3_LV_CFG3_CFG_SEL_INPUT_EVENT_SENS
    reg_CFG5_sel_gpoutput_function: BF_GPIO_GPIO3_LV_CFG5_CFG_SEL_GPOUTPUT_FUNCTION
    reg_CFG9_en_input: BF_GPIO_GPIO3_LV_CFG9_CFG_EN_INPUT
    reg_CFG9_en_output: BF_GPIO_GPIO3_LV_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_GPIO3_LV_GROUP0_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_GPIO3_LV_GROUP0_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_GPIO3_LV_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_GPIO3_LV_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_CONTENTION: BF_GPIO_CONTENTION_A_STA0_A_STA_CONTENTION_GPIO3_LV
    reg_CONTENTION_EVT: BF_GPIO_CONTENTION_A_EVT0_A_EVT_CONTENTION_GPIO3_LV
    reg_CONTENTION_MASK: BF_GPIO_CONTENTION_A_MSK0_A_MSK_CONTENTION_GPIO3_LV
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL0_GPIO3_LV_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_cont_det_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[3].gpio_inst.cont_det_mask
    sim_cont_evt_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[3].gpio_inst.contention_evt_mask
    sim_contention_evt: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt0_a_evt_contention_gpio3_lv
    sim_contention_msk: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk0_a_msk_contention_gpio3_lv
    sim_contention_sta: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta0_a_sta_contention_gpio3_lv
    sim_deb_FSM: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[3].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state
    sim_deb_start: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[3].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    'sim_deb_start ': sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[3].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO3_LV.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.gpio3_lv_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO3_LV
    sim_ioprog: sim_fiorano.Iios.IO_GPIO3_LV
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_strobe_sel: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[3].gpio_inst.reg_evt_mask_strb_i
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
GPIO4_LV:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: GPIO4_LV
    io_name_dig: GPIO4_LV
    io_name_sds: GPIO4_LV
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: GPIO4_LV
    reg_CFG0_en_input_cond: BF_GPIO_GPIO4_LV_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_GPIO4_LV_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_GPIO4_LV_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_GPIO4_LV_CFG0_CFG_SEL_RES
    reg_CFG1_deb_input_debouncer: BF_GPIO_GPIO4_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    'reg_CFG1_deb_input_debouncer ': BF_GPIO_GPIO4_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    reg_CFG3_sel_input_event_sens: BF_GPIO_GPIO4_LV_CFG3_CFG_SEL_INPUT_EVENT_SENS
    reg_CFG5_sel_gpoutput_function: BF_GPIO_GPIO4_LV_CFG5_CFG_SEL_GPOUTPUT_FUNCTION
    reg_CFG9_en_input: BF_GPIO_GPIO4_LV_CFG9_CFG_EN_INPUT
    reg_CFG9_en_output: BF_GPIO_GPIO4_LV_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_GPIO4_LV_GROUP0_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_GPIO4_LV_GROUP0_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_GPIO4_LV_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_GPIO4_LV_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_CONTENTION: BF_GPIO_CONTENTION_A_STA0_A_STA_CONTENTION_GPIO4_LV
    reg_CONTENTION_EVT: BF_GPIO_CONTENTION_A_EVT0_A_EVT_CONTENTION_GPIO4_LV
    reg_CONTENTION_MASK: BF_GPIO_CONTENTION_A_MSK0_A_MSK_CONTENTION_GPIO4_LV
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL0_GPIO4_LV_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_cont_det_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[4].gpio_inst.cont_det_mask
    sim_cont_evt_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[4].gpio_inst.contention_evt_mask
    sim_contention_evt: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt0_a_evt_contention_gpio4_lv
    sim_contention_msk: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk0_a_msk_contention_gpio4_lv
    sim_contention_sta: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta0_a_sta_contention_gpio4_lv
    sim_deb_FSM: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[4].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state
    sim_deb_start: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[4].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    'sim_deb_start ': sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[4].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO4_LV.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.gpio4_lv_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO4_LV
    sim_ioprog: sim_fiorano.Iios.IO_GPIO4_LV
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_strobe_sel: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[4].gpio_inst.reg_evt_mask_strb_i
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
GPIO5_LV:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: GPIO5_LV
    io_name_dig: GPIO5_LV
    io_name_sds: GPIO5_LV
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: GPIO5_LV
    reg_CFG0_en_input_cond: BF_GPIO_GPIO5_LV_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_GPIO5_LV_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_GPIO5_LV_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_GPIO5_LV_CFG0_CFG_SEL_RES
    reg_CFG1_deb_input_debouncer: BF_GPIO_GPIO5_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    'reg_CFG1_deb_input_debouncer ': BF_GPIO_GPIO5_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    reg_CFG3_sel_input_event_sens: BF_GPIO_GPIO5_LV_CFG3_CFG_SEL_INPUT_EVENT_SENS
    reg_CFG5_sel_gpoutput_function: BF_GPIO_GPIO5_LV_CFG5_CFG_SEL_GPOUTPUT_FUNCTION
    reg_CFG9_en_input: BF_GPIO_GPIO5_LV_CFG9_CFG_EN_INPUT
    reg_CFG9_en_output: BF_GPIO_GPIO5_LV_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_GPIO5_LV_GROUP0_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_GPIO5_LV_GROUP0_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_GPIO5_LV_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_GPIO5_LV_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_CONTENTION: BF_GPIO_CONTENTION_A_STA0_A_STA_CONTENTION_GPIO5_LV
    reg_CONTENTION_EVT: BF_GPIO_CONTENTION_A_EVT0_A_EVT_CONTENTION_GPIO5_LV
    reg_CONTENTION_MASK: BF_GPIO_CONTENTION_A_MSK0_A_MSK_CONTENTION_GPIO5_LV
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL0_GPIO5_LV_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_cont_det_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[5].gpio_inst.cont_det_mask
    sim_cont_evt_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[5].gpio_inst.contention_evt_mask
    sim_contention_evt: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt0_a_evt_contention_gpio5_lv
    sim_contention_msk: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk0_a_msk_contention_gpio5_lv
    sim_contention_sta: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta0_a_sta_contention_gpio5_lv
    sim_deb_FSM: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[5].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state
    sim_deb_start: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[5].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    'sim_deb_start ': sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[5].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO5_LV.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_gpio5_lv_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO5_LV
    sim_ioprog: sim_fiorano.Iios.IO_GPIO5_LV
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_strobe_sel: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[5].gpio_inst.reg_evt_mask_strb_i
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
GPIO6_LV:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: GPIO6_LV
    io_name_dig: GPIO6_LV
    io_name_sds: GPIO6_LV
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: GPIO6_LV
    reg_CFG0_en_input_cond: BF_GPIO_GPIO6_LV_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_GPIO6_LV_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_GPIO6_LV_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_GPIO6_LV_CFG0_CFG_SEL_RES
    reg_CFG1_deb_input_debouncer: BF_GPIO_GPIO6_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    'reg_CFG1_deb_input_debouncer ': BF_GPIO_GPIO6_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    reg_CFG3_sel_input_event_sens: BF_GPIO_GPIO6_LV_CFG3_CFG_SEL_INPUT_EVENT_SENS
    reg_CFG5_sel_gpoutput_function: BF_GPIO_GPIO6_LV_CFG5_CFG_SEL_GPOUTPUT_FUNCTION
    reg_CFG9_en_input: BF_GPIO_GPIO6_LV_CFG9_CFG_EN_INPUT
    reg_CFG9_en_output: BF_GPIO_GPIO6_LV_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_GPIO6_LV_GROUP0_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_GPIO6_LV_GROUP0_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_GPIO6_LV_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_GPIO6_LV_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_CONTENTION: BF_GPIO_CONTENTION_A_STA0_A_STA_CONTENTION_GPIO6_LV
    reg_CONTENTION_EVT: BF_GPIO_CONTENTION_A_EVT0_A_EVT_CONTENTION_GPIO6_LV
    reg_CONTENTION_MASK: BF_GPIO_CONTENTION_A_MSK0_A_MSK_CONTENTION_GPIO6_LV
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL0_GPIO6_LV_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_cont_det_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[6].gpio_inst.cont_det_mask
    sim_cont_evt_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[6].gpio_inst.contention_evt_mask
    sim_contention_evt: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt0_a_evt_contention_gpio6_lv
    sim_contention_msk: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk0_a_msk_contention_gpio6_lv
    sim_contention_sta: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta0_a_sta_contention_gpio6_lv
    sim_deb_FSM: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[6].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state
    sim_deb_start: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[6].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    'sim_deb_start ': sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[6].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO6_LV.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_gpio6_lv_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO6_LV
    sim_ioprog: sim_fiorano.Iios.IO_GPIO6_LV
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_strobe_sel: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[6].gpio_inst.reg_evt_mask_strb_i
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
GPIO7_LV:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: GPIO7_LV
    io_name_dig: GPIO7_LV
    io_name_sds: GPIO7_LV
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: GPIO7_LV
    reg_CFG0_en_input_cond: BF_GPIO_GPIO7_LV_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_GPIO7_LV_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_GPIO7_LV_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_GPIO7_LV_CFG0_CFG_SEL_RES
    reg_CFG1_deb_input_debouncer: BF_GPIO_GPIO7_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    'reg_CFG1_deb_input_debouncer ': BF_GPIO_GPIO7_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    reg_CFG3_sel_input_event_sens: BF_GPIO_GPIO7_LV_CFG3_CFG_SEL_INPUT_EVENT_SENS
    reg_CFG5_sel_gpoutput_function: BF_GPIO_GPIO7_LV_CFG5_CFG_SEL_GPOUTPUT_FUNCTION
    reg_CFG9_en_input: BF_GPIO_GPIO7_LV_CFG9_CFG_EN_INPUT
    reg_CFG9_en_output: BF_GPIO_GPIO7_LV_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_GPIO7_LV_GROUP0_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_GPIO7_LV_GROUP0_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_GPIO7_LV_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_GPIO7_LV_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_CONTENTION: BF_GPIO_CONTENTION_A_STA0_A_STA_CONTENTION_GPIO7_LV
    reg_CONTENTION_EVT: BF_GPIO_CONTENTION_A_EVT0_A_EVT_CONTENTION_GPIO7_LV
    reg_CONTENTION_MASK: BF_GPIO_CONTENTION_A_MSK0_A_MSK_CONTENTION_GPIO7_LV
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL1_GPIO7_LV_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_cont_det_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[7].gpio_inst.cont_det_mask
    sim_cont_evt_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[7].gpio_inst.contention_evt_mask
    sim_contention_evt: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt0_a_evt_contention_gpio7_lv
    sim_contention_msk: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk0_a_msk_contention_gpio7_lv
    sim_contention_sta: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta0_a_sta_contention_gpio7_lv
    sim_deb_FSM: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[7].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state
    sim_deb_start: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[7].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    'sim_deb_start ': sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[7].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO7_LV.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_gpio7_lv_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO7_LV
    sim_ioprog: sim_fiorano.Iios.IO_GPIO7_LV
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_strobe_sel: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[7].gpio_inst.reg_evt_mask_strb_i
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
GPIO8_LV:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: GPIO8_LV
    io_name_dig: GPIO8_LV
    io_name_sds: GPIO8_LV
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: GPIO8_LV
    reg_CFG0_en_input_cond: BF_GPIO_GPIO8_LV_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_GPIO8_LV_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_GPIO8_LV_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_GPIO8_LV_CFG0_CFG_SEL_RES
    reg_CFG1_deb_input_debouncer: BF_GPIO_GPIO8_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    'reg_CFG1_deb_input_debouncer ': BF_GPIO_GPIO8_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    reg_CFG3_sel_input_event_sens: BF_GPIO_GPIO8_LV_CFG3_CFG_SEL_INPUT_EVENT_SENS
    reg_CFG5_sel_gpoutput_function: BF_GPIO_GPIO8_LV_CFG5_CFG_SEL_GPOUTPUT_FUNCTION
    reg_CFG9_en_input: BF_GPIO_GPIO8_LV_CFG9_CFG_EN_INPUT
    reg_CFG9_en_output: BF_GPIO_GPIO8_LV_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_GPIO8_LV_GROUP0_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_GPIO8_LV_GROUP0_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_GPIO8_LV_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_GPIO8_LV_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_CONTENTION: BF_GPIO_CONTENTION_A_STA0_A_STA_CONTENTION_GPIO8_LV
    reg_CONTENTION_EVT: BF_GPIO_CONTENTION_A_EVT0_A_EVT_CONTENTION_GPIO8_LV
    reg_CONTENTION_MASK: BF_GPIO_CONTENTION_A_MSK0_A_MSK_CONTENTION_GPIO8_LV
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL1_GPIO8_LV_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_cont_det_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[8].gpio_inst.cont_det_mask
    sim_cont_evt_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[8].gpio_inst.contention_evt_mask
    sim_contention_evt: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt0_a_evt_contention_gpio8_lv
    sim_contention_msk: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk0_a_msk_contention_gpio8_lv
    sim_contention_sta: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta0_a_sta_contention_gpio8_lv
    sim_deb_FSM: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[8].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state
    sim_deb_start: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[8].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    'sim_deb_start ': sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[8].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO8_LV.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_gpio8_lv_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO8_LV
    sim_ioprog: sim_fiorano.Iios.IO_GPIO8_LV
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_strobe_sel: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[8].gpio_inst.reg_evt_mask_strb_i
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
GPIO9_HV:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: GPIO9_HV
    io_name_dig: GPIO9_HV
    io_name_sds: GPIO9_HV
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_hv_4r
    name: GPIO9_HV
    reg_CFG0_en_input_cond: BF_GPIO_GPIO9_HV_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_GPIO9_HV_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_GPIO9_HV_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_GPIO9_HV_CFG0_CFG_SEL_RES
    reg_CFG1_deb_input_debouncer: BF_GPIO_GPIO9_HV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    'reg_CFG1_deb_input_debouncer ': BF_GPIO_GPIO9_HV_CFG1_CFG_DEB_INPUT_DEBOUNCER
    reg_CFG1_sel_supply: BF_GPIO_GPIO9_HV_CFG1_CFG_SEL_SUPPLY
    reg_CFG3_sel_input_event_sens: BF_GPIO_GPIO9_HV_CFG3_CFG_SEL_INPUT_EVENT_SENS
    reg_CFG5_sel_gpoutput_function: BF_GPIO_GPIO9_HV_CFG5_CFG_SEL_GPOUTPUT_FUNCTION
    reg_CFG9_en_input: BF_GPIO_GPIO9_HV_CFG9_CFG_EN_INPUT
    reg_CFG9_en_output: BF_GPIO_GPIO9_HV_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_GPIO9_HV_GROUP0_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_GPIO9_HV_GROUP0_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_GPIO9_HV_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_GPIO9_HV_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_CONTENTION: BF_GPIO_CONTENTION_A_STA1_A_STA_CONTENTION_GPIO9_HV
    reg_CONTENTION_EVT: BF_GPIO_CONTENTION_A_EVT1_A_EVT_CONTENTION_GPIO9_HV
    reg_CONTENTION_MASK: BF_GPIO_CONTENTION_A_MSK1_A_MSK_CONTENTION_GPIO9_HV
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_cont_det_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[9].gpio_inst.cont_det_mask
    sim_cont_evt_mask: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[9].gpio_inst.contention_evt_mask
    sim_contention_evt: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt1_a_evt_contention_gpio9_hv
    sim_contention_msk: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk1_a_msk_contention_gpio9_hv
    sim_contention_sta: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta1_a_sta_contention_gpio9_hv
    sim_deb_FSM: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[9].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state
    sim_deb_start: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[9].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    'sim_deb_start ': sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[9].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO9_HV.dout[0]
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_gpio9_hv_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO9_HV
    sim_ioprog: sim_fiorano.Iios.IO_GPIO9_LV
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_strobe_sel: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[9].gpio_inst.reg_evt_mask_strb_i
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
LINKSTAT_IRQ_L:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: LINKSTAT_IRQ_L
    io_name_dig: LINKSTAT_IRQ_L
    io_name_sds: LINKSTAT_IRQ_L
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_hv_4r
    name: LINKSTAT_IRQ_L
    reg_CFG0_sel_res: BF_GPIO_LINKSTAT_IRQ_L_CFG0_CFG_SEL_RES
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_LINKSTAT_IRQ_L.dout[0]
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.linkstat_irq_l_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_LINKSTAT_IRQ_L
    sim_ioprog: sim_fiorano.Iios.IO_LINKSTAT_IRQ_L
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
MOTION_INT:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: MOTION_INT
    io_name_dig: MOTION_INT
    io_name_sds: MOTION_INT
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: MOTION_INT
    reg_CFG0_en_input_cond: BF_GPIO_MOTION_INT_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_MOTION_INT_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_res: BF_GPIO_MOTION_INT_CFG0_CFG_SEL_RES
    reg_CFG1_deb_input_debouncer: BF_GPIO_MOTION_INT_CFG1_CFG_DEB_INPUT_DEBOUNCER
    'reg_CFG1_deb_input_debouncer ': BF_GPIO_MOTION_INT_CFG1_CFG_DEB_INPUT_DEBOUNCER
    reg_CFG3_sel_input_event_sens: BF_GPIO_MOTION_INT_CFG3_CFG_SEL_INPUT_EVENT_SENS
    reg_CFG9_en_input: BF_GPIO_MOTION_INT_CFG9_CFG_EN_INPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_MOTION_INT_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_MOTION_INT_CFG9_CFG_EN_RES_PULLUP
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL6_MOTION_INT_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_deb_FSM: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.motion_int_deb_inst.apc_gcb_evt_mask_inst.msk_evt_state
    sim_deb_start: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.motion_int_deb_inst.apc_gcb_evt_mask_inst.deb_start_i
    'sim_deb_start ': sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.motion_int_deb_inst.apc_gcb_evt_mask_inst.deb_start_i
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_MOTION_INT.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_motion_int_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_MOTION_INT
    sim_ioprog: sim_fiorano.Iios.IO_MOTION_INT
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
RESET_IN_L:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: RESET_IN_L
    io_name_dig: RESET_IN_L
    io_name_sds: RESET_IN_L
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_hv_4r
    name: RESET_IN_L
    reg_CFG0_sel_res: BF_GPIO_RESET_IN_L_CFG0_CFG_SEL_RES
    reg_CFG1_deb_input_debouncer: BF_GPIO_RESET_IN_L_CFG1_CFG_DEB_INPUT_DEBOUNCER
    'reg_CFG1_deb_input_debouncer ': BF_GPIO_RESET_IN_L_CFG1_CFG_DEB_INPUT_DEBOUNCER
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_deb_FSM: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.reset_in_l_deb_inst.apc_gcb_evt_mask_inst.msk_evt_state
    sim_deb_start: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.reset_in_l_deb_inst.apc_gcb_evt_mask_inst.deb_start_i
    'sim_deb_start ': sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.reset_in_l_deb_inst.apc_gcb_evt_mask_inst.deb_start_i
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_RESET_IN_L.dout[0]
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.reset_in_l_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_RESET_IN_L
    sim_ioprog: sim_fiorano.Iios.IO_RESET_IN_L
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
RESET_OUT_L_A:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: RESET_OUT_L_A
    io_name_dig: RESET_OUT_L_A
    io_name_sds: RESET_OUT_L_A
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: RESET_OUT_L_A
    reg_CFG0_en_input_cond: BF_GPIO_RESET_OUT_L_A_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_RESET_OUT_L_A_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_RESET_OUT_L_A_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_RESET_OUT_L_A_CFG0_CFG_SEL_RES
    reg_CFG9_en_output: BF_GPIO_RESET_OUT_L_A_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_RESET_OUT_L_A_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_RESET_OUT_L_A_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_RESET_OUT_L_A_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_RESET_OUT_L_A_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL2_RESET_OUT_L_A_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_RESET_OUT_L_A.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_reset_out_l_a_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_RESET_OUT_L_A
    sim_ioprog: sim_fiorano.Iios.IO_RESET_OUT_L_A
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
RESET_OUT_L_G:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: RESET_OUT_L_G
    io_name_dig: RESET_OUT_L_G
    io_name_sds: RESET_OUT_L_G
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: RESET_OUT_L_G
    reg_CFG0_en_input_cond: BF_GPIO_RESET_OUT_L_G_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_RESET_OUT_L_G_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_RESET_OUT_L_G_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_RESET_OUT_L_G_CFG0_CFG_SEL_RES
    reg_CFG9_en_output: BF_GPIO_RESET_OUT_L_G_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_RESET_OUT_L_G_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_RESET_OUT_L_G_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_RESET_OUT_L_G_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_RESET_OUT_L_G_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL5_RESET_OUT_L_G_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_RESET_OUT_L_G.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_reset_out_l_g_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_RESET_OUT_L_G
    sim_ioprog: sim_fiorano.Iios.IO_RESET_OUT_L_G
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
SWD_A_CLK:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: SWD_A_CLK
    io_name_dig: SWD_A_CLK
    io_name_sds: SWD_A_CLK
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: SWD_A_CLK
    reg_CFG0_en_input_cond: BF_GPIO_SWD_A_CLK_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_SWD_A_CLK_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_SWD_A_CLK_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_SWD_A_CLK_CFG0_CFG_SEL_RES
    reg_CFG9_en_res_pullup: BF_GPIO_SWD_A_CLK_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_SWD_A_CLK_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_SWD_A_CLK_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL3_SWD_A_CLK_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_SWD_A_CLK.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_swd_a_clk_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_SWD_A_CLK
    sim_ioprog: sim_fiorano.Iios.IO_SWD_A_CLK
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
SWD_A_DIO:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: SWD_A_DIO
    io_name_dig: SWD_A_DIO
    io_name_sds: SWD_A_DIO
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: SWD_A_DIO
    reg_CFG0_en_input_cond: BF_GPIO_SWD_A_DIO_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_SWD_A_DIO_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_SWD_A_DIO_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_SWD_A_DIO_CFG0_CFG_SEL_RES
    reg_CFG9_en_res_pullup: BF_GPIO_SWD_A_DIO_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_SWD_A_DIO_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_SWD_A_DIO_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL3_SWD_A_DIO_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_SWD_A_DIO.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_swd_a_dio_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_SWD_A_DIO
    sim_ioprog: sim_fiorano.Iios.IO_SWD_A_DIO
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
SWD_G_CLK:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: SWD_G_CLK
    io_name_dig: SWD_G_CLK
    io_name_sds: SWD_G_CLK
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: SWD_G_CLK
    reg_CFG0_en_input_cond: BF_GPIO_SWD_G_CLK_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_SWD_G_CLK_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_SWD_G_CLK_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_SWD_G_CLK_CFG0_CFG_SEL_RES
    reg_CFG9_en_res_pullup: BF_GPIO_SWD_G_CLK_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_SWD_G_CLK_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_SWD_G_CLK_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL3_SWD_G_CLK_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_SWD_G_CLK.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_swd_g_clk_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_SWD_G_CLK
    sim_ioprog: sim_fiorano.Iios.IO_SWD_G_CLK
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
SWD_G_DIO:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: SWD_G_DIO
    io_name_dig: SWD_G_DIO
    io_name_sds: SWD_G_DIO
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: SWD_G_DIO
    reg_CFG0_en_input_cond: BF_GPIO_SWD_G_DIO_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_SWD_G_DIO_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_SWD_G_DIO_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_SWD_G_DIO_CFG0_CFG_SEL_RES
    reg_CFG9_en_res_pullup: BF_GPIO_SWD_G_DIO_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_SWD_G_DIO_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_SWD_G_DIO_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL3_SWD_G_DIO_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_SWD_G_DIO.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_swd_g_dio_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_SWD_G_DIO
    sim_ioprog: sim_fiorano.Iios.IO_SWD_G_DIO
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
SWD_TMS:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: SWD_TMS
    io_name_dig: SWD_TMS
    io_name_sds: SWD_TMS
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: SWD_TMS
    reg_CFG0_en_input_cond: BF_GPIO_SWD_TMS_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_SWD_TMS_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_SWD_TMS_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_SWD_TMS_CFG0_CFG_SEL_RES
    reg_CFG9_en_res_pulldn: BF_GPIO_SWD_TMS_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_SWD_TMS_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_SWD_TMS_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_SWD_TMS_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL6_SWD_TMS_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_SWD_TMS.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.swd_tms_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_SWD_TMS
    sim_ioprog: sim_fiorano.Iios.IO_SWD_TMS
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
USB_EN_G:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: USB_EN_G
    io_name_dig: USB_EN_G
    io_name_sds: USB_EN_G
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: USB_EN_G
    reg_CFG0_en_input_cond: BF_GPIO_USB_EN_G_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_USB_EN_G_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_output_drv: BF_GPIO_USB_EN_G_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_USB_EN_G_CFG0_CFG_SEL_RES
    reg_CFG9_en_output: BF_GPIO_USB_EN_G_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_USB_EN_G_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_USB_EN_G_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_USB_EN_G_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_USB_EN_G_CFG9_CFG_SEL_OUTPUT_TYPE
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL5_USB_EN_G_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_USB_EN_G.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_usb_en_g_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_USB_EN_G
    sim_ioprog: sim_fiorano.Iios.IO_USB_EN_G
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
UVP_TRIG:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: UVP_TRIG
    io_name_dig: UVP_TRIG
    io_name_sds: UVP_TRIG
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_hv_4r
    name: UVP_TRIG
    reg_CFG0_sel_output_drv: BF_GPIO_UVP_TRIG_CFG0_CFG_SEL_OUTPUT_DRV
    reg_CFG0_sel_res: BF_GPIO_UVP_TRIG_CFG0_CFG_SEL_RES
    reg_CFG1_sel_supply: BF_GPIO_UVP_TRIG_CFG1_CFG_SEL_SUPPLY
    reg_CFG9_en_output: BF_GPIO_UVP_TRIG_CFG9_CFG_EN_OUTPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_UVP_TRIG_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_UVP_TRIG_CFG9_CFG_EN_RES_PULLUP
    reg_CFG9_sel_output_opendrain_type: BF_GPIO_UVP_TRIG_CFG9_CFG_SEL_OUTPUT_OPENDRAIN_TYPE
    reg_CFG9_sel_output_type: BF_GPIO_UVP_TRIG_CFG9_CFG_SEL_OUTPUT_TYPE
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_UVP_TRIG.dout[0]
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.uvp_trig_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_UVP_TRIG
    sim_ioprog: sim_fiorano.Iios.IO_UVP_TRIG
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
WDOG_A:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: WDOG_A
    io_name_dig: WDOG_A
    io_name_sds: WDOG_A
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: WDOG_A
    reg_CFG0_en_input_cond: BF_GPIO_WDOG_A_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_WDOG_A_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_res: BF_GPIO_WDOG_A_CFG0_CFG_SEL_RES
    reg_CFG1_deb_input_debouncer: BF_GPIO_WDOG_A_CFG1_CFG_DEB_INPUT_DEBOUNCER
    'reg_CFG1_deb_input_debouncer ': BF_GPIO_WDOG_A_CFG1_CFG_DEB_INPUT_DEBOUNCER
    reg_CFG9_en_input: BF_GPIO_WDOG_A_CFG9_CFG_EN_INPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_WDOG_A_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_WDOG_A_CFG9_CFG_EN_RES_PULLUP
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL4_WDOG_A_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_deb_FSM: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.wdog_a_deb_inst.apc_gcb_evt_mask_inst.msk_evt_state
    sim_deb_start: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.wdog_a_deb_inst.apc_gcb_evt_mask_inst.deb_start_i
    'sim_deb_start ': sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.wdog_a_deb_inst.apc_gcb_evt_mask_inst.deb_start_i
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_WDOG_A.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_wdog_a_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_WDOG_A
    sim_ioprog: sim_fiorano.Iios.IO_WDOG_A
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
WDOG_G:
    cfg_io_DRV_out_0: drv_sel 0
    cfg_io_DRV_out_1: drv_sel 1
    cfg_io_DRV_out_2: drv_sel 2
    cfg_io_DRV_out_3: drv_sel 3
    cfg_io_R_pu_pd_0: sel_r 0
    cfg_io_R_pu_pd_1: sel_r 1
    cfg_io_R_pu_pd_2: sel_r 2
    cfg_io_R_pu_pd_3: sel_r 3
    cfg_io_VDD0: sel_vdd 0
    cfg_io_VDD1: sel_vdd 1
    cfg_io_VDD2: sel_vdd 2
    cfg_io_VDD3: sel_vdd 3
    cfg_io_dout_high: dout 1
    cfg_io_dout_low: dout 0
    cfg_io_input_dis: in_en 0
    cfg_io_input_ena: in_en 1
    cfg_io_out_dis: out_ls_en 0 out_hs_en 0
    cfg_io_out_iod_H: out_ls_en 0 out_hs_en 1 din 1
    cfg_io_out_iod_L: out_ls_en 0 out_hs_en 1 din 0
    cfg_io_out_od_H: out_ls_en 1 out_hs_en 0 din 1
    cfg_io_out_od_L: out_ls_en 1 out_hs_en 0 din 0
    cfg_io_out_pp_H: out_ls_en 1 out_hs_en 1 din 1
    cfg_io_out_pp_L: out_ls_en 1 out_hs_en 1 din 0
    cfg_io_res_pulldn: pu_en 0 pd_en 1
    cfg_io_res_pullup: pu_en 1 pd_en 0
    cfg_io_res_tristate_0: pu_en 0 pd_en 0
    cfg_io_res_tristate_1: pu_en 1 pd_en 1
    feat_GPO: 'True'
    feat_Hold: 'False'
    feat_INPUT: 'True'
    feat_INPUT_conditioner: 'False'
    feat_INPUT_debouncer: 'False'
    feat_INPUT_event: 'False'
    feat_OUTPUT: 'True'
    feat_OUTPUT_conditioner: 'False'
    feat_POWER_sequencing: 'False'
    feat_R_pull: 'True'
    feat_R_pull_down: 'True'
    feat_R_pull_up: 'True'
    feat_SUPPLY_selection: 'True'
    feat_contention_detect: 'False'
    io_name_ana: WDOG_G
    io_name_dig: WDOG_G
    io_name_sds: WDOG_G
    lst_cfg_pins: din dout dout_5v0 drv_sel in_en out_hs_en out_ls_en PAD pu_en pd_en
        por_n_vdd1 por_n_vdd2 por_n_vdd_ana sel_r sel_vdd
    megacell: apc_gpio_lv_2r
    name: WDOG_G
    reg_CFG0_en_input_cond: BF_GPIO_WDOG_G_CFG0_CFG_EN_INPUT_COND
    reg_CFG0_en_output_cond: BF_GPIO_WDOG_G_CFG0_CFG_EN_OUTPUT_COND
    reg_CFG0_sel_res: BF_GPIO_WDOG_G_CFG0_CFG_SEL_RES
    reg_CFG1_deb_input_debouncer: BF_GPIO_WDOG_G_CFG1_CFG_DEB_INPUT_DEBOUNCER
    'reg_CFG1_deb_input_debouncer ': BF_GPIO_WDOG_G_CFG1_CFG_DEB_INPUT_DEBOUNCER
    reg_CFG9_en_input: BF_GPIO_WDOG_G_CFG9_CFG_EN_INPUT
    reg_CFG9_en_res_pulldn: BF_GPIO_WDOG_G_CFG9_CFG_EN_RES_PULLDN
    reg_CFG9_en_res_pullup: BF_GPIO_WDOG_G_CFG9_CFG_EN_RES_PULLUP
    reg_VIR_supply_grp_sel: BF_GPIO_GCB_VIR_SUPPLY_GRP_SEL5_WDOG_G_VIR_SUPPLY_GRP_SEL
    sim_PAD: ${sim_io_top}.PAD
    sim_VDD0: ${sim_io_top}.VDD_OUT1
    sim_VDD1: ${sim_io_top}.VDD_OUT2
    sim_VDD2: ${sim_io_top}.VDD_OUT3
    sim_VDD3: ${sim_io_top}.VDD_OUT4
    sim_VDDIN_5V: ${sim_io_top}.VDDIN_5V
    sim_VDD_DIG: ${sim_io_top}.VDD_DIG
    sim_VDD_MAIN: ${sim_io_top}.VDD_MAIN
    sim_VSS: ${sim_io_top}.VSS
    sim_deb_FSM: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.wdog_g_deb_inst.apc_gcb_evt_mask_inst.msk_evt_state
    sim_deb_start: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.wdog_g_deb_inst.apc_gcb_evt_mask_inst.deb_start_i
    'sim_deb_start ': sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.wdog_g_deb_inst.apc_gcb_evt_mask_inst.deb_start_i
    sim_din: ${sim_io_top}.din_dig
    sim_dout: ${sim_io_top}.dout_dig
    sim_dout_5v0: ${sim_io_top}.dout_dig_5v0
    sim_dout_analog: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_WDOG_G.net8
    sim_dout_dig: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.io_bandaid_wdog_g_dout
    sim_drv_sel: ${sim_io_top}.drv_str_dig
    sim_in_en: ${sim_io_top}.in_en_dig
    sim_io_load_pad: ${sim_ioprog}.PAD
    sim_io_top: sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_WDOG_G
    sim_ioprog: sim_fiorano.Iios.IO_WDOG_G
    sim_out_hs_en: ${sim_io_top}.out_hs_en_dig
    sim_out_ls_en: ${sim_io_top}.out_ls_en_dig
    sim_pad_internal: ${sim_io_top}.pad_internal_5v0
    sim_pad_protected_5v0: ${sim_io_top}.pad_protected_5v0
    sim_pd_en: ${sim_io_top}.pd_en_dig
    sim_pu_en: ${sim_io_top}.pu_en_dig
    sim_sel_r: ${sim_io_top}.sel_r_dig
    sim_sel_vdd: ${sim_io_top}.sel_vdd_out_dig
    sim_sel_vdd_in: ${sim_io_top}.sel_vdd_in_dig
    sim_vaon_ok5v: ${sim_io_top}.vaon_ok5v
    spec_DRV_out_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_DRV_out_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_R_pu_pd_3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD0: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD1: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD2: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_VDD3: min NaN typ NaN max NaN unit NaN reg_val NaN
    spec_drv_test_high: '0.8'
    spec_drv_test_low: '0.3'
    spec_lst_drive_strengths: DRV_out_0 DRV_out_1 DRV_out_2 DRV_out_3
    spec_lst_resistive_val: R_pu_pd_0 R_pu_pd_1 R_pu_pd_2 R_pu_pd_3
    spec_lst_supply_voltages: VDD0 VDD1 VDD2 VDD3
