// Seed: 2379239071
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input wire id_2,
    output supply0 id_3,
    output supply1 id_4,
    input tri0 id_5
    , id_17,
    output tri0 id_6,
    output wire id_7,
    input wor id_8,
    output wand id_9,
    input supply0 id_10,
    input wand id_11,
    output tri id_12,
    output tri1 id_13,
    input supply1 id_14,
    output tri1 id_15
);
  assign id_17[!1|1'b0]   = id_17 < 1'b0;
  assign module_1.type_13 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd6
) (
    input uwire id_0,
    input wand id_1,
    input uwire id_2,
    input wand id_3,
    output supply0 id_4,
    input supply0 _id_5,
    output uwire id_6,
    output supply1 id_7,
    output tri id_8,
    input supply0 id_9
);
  logic id_11[-1 : id_5  |  -1];
  ;
  final $clog2(3);
  ;
  logic id_12;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_7,
      id_7,
      id_1,
      id_8,
      id_8,
      id_2,
      id_6,
      id_2,
      id_9,
      id_6,
      id_8,
      id_3,
      id_6
  );
endmodule
