Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : divider_32bit_mini
Version: T-2022.03-SP2
Date   : Mon May 12 15:29:26 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:             283.00
  Critical Path Length:         13.34
  Critical Path Slack:         -13.24
  Critical Path Clk Period:       n/a
  Total Negative Slack:       -629.82
  No. of Violating Paths:       64.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              14471
  Buf/Inv Cell Count:            4572
  Buf Cell Count:                 932
  Inv Cell Count:                3640
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     14471
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    13375.543922
  Noncombinational Area:     0.000000
  Buf/Inv Area:           2734.214001
  Total Buffer Area:           779.91
  Total Inverter Area:        1954.30
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             13375.543922
  Design Area:           13375.543922


  Design Rules
  -----------------------------------
  Total Number of Nets:         14530
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    2.52
  Logic Optimization:                408.05
  Mapping Optimization:              411.84
  -----------------------------------------
  Overall Compile Time:              824.30
  Overall Compile Wall Clock Time:   825.61

  --------------------------------------------------------------------

  Design  WNS: 13.24  TNS: 629.82  Number of Violating Paths: 64


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
