// Seed: 3975992072
module module_0 (
    id_1
);
  inout reg id_1;
  initial id_1 <= 1;
  logic id_2;
  assign module_1._id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd29
) (
    output tri0  id_0,
    output logic id_1,
    output wire  id_2,
    input  wire  _id_3
);
  initial begin : LABEL_0
    id_1#(1) = -1;
  end
  assign id_0 = id_3;
  parameter id_5 = 1;
  assign id_2 = -1'b0;
  assign id_0 = -1;
  bit id_6;
  wire [id_3  *  {  id_3  ,  1 'd0 }  ==  -1 : -1] id_7;
  always id_6 <= -1;
  module_0 modCall_1 (id_6);
endmodule
