Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Aug  5 23:24:14 2021
| Host         : DESKTOP-AVFRCEL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: cpu/if_id/outInst_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/if_id/outInst_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/if_id/outInst_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/if_id/outInst_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/if_id/outInst_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/if_id/outInst_reg[31]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.245        0.000                      0                16937        0.036        0.000                      0                16937        3.000        0.000                       0                  5854  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     8.408        0.000                       0                     3  
  cpu_clk_clk_pll          0.245        0.000                      0                16773        0.036        0.000                      0                16773        9.146        0.000                       0                  5749  
  timer_clk_clk_pll        6.268        0.000                      0                   66        0.118        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
timer_clk_clk_pll  cpu_clk_clk_pll          7.743        0.000                      0                   33        0.155        0.000                      0                   33  
cpu_clk_clk_pll    timer_clk_clk_pll        4.456        0.000                      0                   65        0.143        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y5   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 cpu/If/pc/outPC_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        6.395ns  (logic 0.379ns (5.927%)  route 6.016ns (94.073%))
  Logic Levels:           0  
  Clock Path Skew:        -2.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 18.727 - 20.000 ) 
    Source Clock Delay      (SCD):    0.989ns = ( 10.989 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646     5.175 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.812 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.956     8.769    cpu/ex/mdu/cpu_clk
    SLICE_X84Y146        LUT3 (Prop_lut3_I2_O)        0.118     8.887 r  cpu/ex/mdu/outPC[31]_i_10/O
                         net (fo=1, routed)           0.470     9.357    cpu_n_143
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.240     9.597 r  outPC_reg[31]_i_4/O
                         net (fo=306, routed)         1.392    10.989    cpu/If/pc/CLK0
    SLICE_X99Y125        FDRE                                         r  cpu/If/pc/outPC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y125        FDRE (Prop_fdre_C_Q)         0.379    11.368 r  cpu/If/pc/outPC_reg[13]/Q
                         net (fo=261, routed)         6.016    17.384    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_init.ram/addra[11]
    RAMB36_X7Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.394    18.727    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_init.ram/clka
    RAMB36_X7Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.206    
                         clock uncertainty           -0.087    18.119    
    RAMB36_X7Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.490    17.629    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.629    
                         arrival time                         -17.384    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 cpu/If/pc/outPC_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        6.506ns  (logic 0.433ns (6.656%)  route 6.073ns (93.344%))
  Logic Levels:           0  
  Clock Path Skew:        -2.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 18.898 - 20.000 ) 
    Source Clock Delay      (SCD):    1.001ns = ( 11.001 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646     5.175 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.812 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.956     8.769    cpu/ex/mdu/cpu_clk
    SLICE_X84Y146        LUT3 (Prop_lut3_I2_O)        0.118     8.887 r  cpu/ex/mdu/outPC[31]_i_10/O
                         net (fo=1, routed)           0.470     9.357    cpu_n_143
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.240     9.597 r  outPC_reg[31]_i_4/O
                         net (fo=306, routed)         1.404    11.001    cpu/If/pc/CLK0
    SLICE_X104Y123       FDRE                                         r  cpu/If/pc/outPC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y123       FDRE (Prop_fdre_C_Q)         0.433    11.434 r  cpu/If/pc/outPC_reg[8]/Q
                         net (fo=261, routed)         6.073    17.506    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y18         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.565    18.898    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.377    
                         clock uncertainty           -0.087    18.290    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    17.800    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.800    
                         arrival time                         -17.506    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 cpu/If/pc/outPC_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[159].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        6.389ns  (logic 0.433ns (6.778%)  route 5.956ns (93.222%))
  Logic Levels:           0  
  Clock Path Skew:        -2.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.201ns = ( 18.799 - 20.000 ) 
    Source Clock Delay      (SCD):    1.001ns = ( 11.001 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646     5.175 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.812 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.956     8.769    cpu/ex/mdu/cpu_clk
    SLICE_X84Y146        LUT3 (Prop_lut3_I2_O)        0.118     8.887 r  cpu/ex/mdu/outPC[31]_i_10/O
                         net (fo=1, routed)           0.470     9.357    cpu_n_143
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.240     9.597 r  outPC_reg[31]_i_4/O
                         net (fo=306, routed)         1.404    11.001    cpu/If/pc/CLK0
    SLICE_X104Y123       FDRE                                         r  cpu/If/pc/outPC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y123       FDRE (Prop_fdre_C_Q)         0.433    11.434 r  cpu/If/pc/outPC_reg[8]/Q
                         net (fo=261, routed)         5.956    17.389    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[159].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y15         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[159].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.466    18.799    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[159].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[159].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.278    
                         clock uncertainty           -0.087    18.191    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    17.701    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[159].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.701    
                         arrival time                         -17.389    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 cpu/If/pc/outPC_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[217].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        6.394ns  (logic 0.433ns (6.772%)  route 5.961ns (93.228%))
  Logic Levels:           0  
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.190ns = ( 18.810 - 20.000 ) 
    Source Clock Delay      (SCD):    1.001ns = ( 11.001 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646     5.175 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.812 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.956     8.769    cpu/ex/mdu/cpu_clk
    SLICE_X84Y146        LUT3 (Prop_lut3_I2_O)        0.118     8.887 r  cpu/ex/mdu/outPC[31]_i_10/O
                         net (fo=1, routed)           0.470     9.357    cpu_n_143
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.240     9.597 r  outPC_reg[31]_i_4/O
                         net (fo=306, routed)         1.404    11.001    cpu/If/pc/CLK0
    SLICE_X104Y123       FDRE                                         r  cpu/If/pc/outPC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y123       FDRE (Prop_fdre_C_Q)         0.433    11.434 r  cpu/If/pc/outPC_reg[8]/Q
                         net (fo=261, routed)         5.961    17.395    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[217].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y11         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[217].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.477    18.810    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[217].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[217].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.289    
                         clock uncertainty           -0.087    18.202    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    17.712    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[217].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.712    
                         arrival time                         -17.395    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 cpu/ex_mem/outALURes_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        6.766ns  (logic 0.379ns (5.601%)  route 6.387ns (94.399%))
  Logic Levels:           0  
  Clock Path Skew:        -2.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 19.033 - 20.000 ) 
    Source Clock Delay      (SCD):    0.834ns = ( 10.834 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646     5.175 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.812 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.956     8.769    cpu/ex/mdu/cpu_clk
    SLICE_X84Y146        LUT2 (Prop_lut2_I1_O)        0.105     8.874 r  cpu/ex/mdu/cpun_1_2824_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.470     9.344    cpun_1_2824_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     9.425 r  cpun_1_2824_BUFG_inst/O
                         net (fo=510, routed)         1.409    10.834    cpu/ex_mem/CLK
    SLICE_X122Y125       FDRE                                         r  cpu/ex_mem/outALURes_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y125       FDRE (Prop_fdre_C_Q)         0.379    11.213 r  cpu/ex_mem/outALURes_reg[12]/Q
                         net (fo=84, routed)          6.387    17.600    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X8Y6          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.700    19.033    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y6          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.512    
                         clock uncertainty           -0.087    18.425    
    RAMB36_X8Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.490    17.935    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.935    
                         arrival time                         -17.600    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 cpu/If/pc/outPC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[219].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        6.508ns  (logic 0.379ns (5.824%)  route 6.129ns (94.176%))
  Logic Levels:           0  
  Clock Path Skew:        -2.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 18.957 - 20.000 ) 
    Source Clock Delay      (SCD):    1.003ns = ( 11.003 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646     5.175 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.812 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.956     8.769    cpu/ex/mdu/cpu_clk
    SLICE_X84Y146        LUT3 (Prop_lut3_I2_O)        0.118     8.887 r  cpu/ex/mdu/outPC[31]_i_10/O
                         net (fo=1, routed)           0.470     9.357    cpu_n_143
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.240     9.597 r  outPC_reg[31]_i_4/O
                         net (fo=306, routed)         1.406    11.003    cpu/If/pc/CLK0
    SLICE_X106Y122       FDRE                                         r  cpu/If/pc/outPC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDRE (Prop_fdre_C_Q)         0.379    11.382 r  cpu/If/pc/outPC_reg[5]/Q
                         net (fo=261, routed)         6.129    17.510    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[219].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[219].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.624    18.957    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[219].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[219].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.436    
                         clock uncertainty           -0.087    18.349    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490    17.859    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[219].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.859    
                         arrival time                         -17.510    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 cpu/If/pc/outPC_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        6.351ns  (logic 0.433ns (6.818%)  route 5.918ns (93.182%))
  Logic Levels:           0  
  Clock Path Skew:        -2.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.196ns = ( 18.804 - 20.000 ) 
    Source Clock Delay      (SCD):    1.001ns = ( 11.001 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646     5.175 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.812 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.956     8.769    cpu/ex/mdu/cpu_clk
    SLICE_X84Y146        LUT3 (Prop_lut3_I2_O)        0.118     8.887 r  cpu/ex/mdu/outPC[31]_i_10/O
                         net (fo=1, routed)           0.470     9.357    cpu_n_143
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.240     9.597 r  outPC_reg[31]_i_4/O
                         net (fo=306, routed)         1.404    11.001    cpu/If/pc/CLK0
    SLICE_X104Y123       FDRE                                         r  cpu/If/pc/outPC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y123       FDRE (Prop_fdre_C_Q)         0.433    11.434 r  cpu/If/pc/outPC_reg[8]/Q
                         net (fo=261, routed)         5.918    17.351    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y11         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.471    18.804    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.283    
                         clock uncertainty           -0.087    18.196    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    17.706    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.706    
                         arrival time                         -17.351    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 cpu/If/pc/outPC_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        6.329ns  (logic 0.433ns (6.841%)  route 5.896ns (93.159%))
  Logic Levels:           0  
  Clock Path Skew:        -2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 18.785 - 20.000 ) 
    Source Clock Delay      (SCD):    1.001ns = ( 11.001 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646     5.175 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.812 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.956     8.769    cpu/ex/mdu/cpu_clk
    SLICE_X84Y146        LUT3 (Prop_lut3_I2_O)        0.118     8.887 r  cpu/ex/mdu/outPC[31]_i_10/O
                         net (fo=1, routed)           0.470     9.357    cpu_n_143
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.240     9.597 r  outPC_reg[31]_i_4/O
                         net (fo=306, routed)         1.404    11.001    cpu/If/pc/CLK0
    SLICE_X104Y123       FDRE                                         r  cpu/If/pc/outPC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y123       FDRE (Prop_fdre_C_Q)         0.433    11.434 r  cpu/If/pc/outPC_reg[8]/Q
                         net (fo=261, routed)         5.896    17.330    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/addra[6]
    RAMB36_X4Y13         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.452    18.785    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/clka
    RAMB36_X4Y13         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.264    
                         clock uncertainty           -0.087    18.177    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    17.687    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.687    
                         arrival time                         -17.330    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 cpu/If/pc/outPC_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        6.425ns  (logic 0.433ns (6.739%)  route 5.992ns (93.261%))
  Logic Levels:           0  
  Clock Path Skew:        -2.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.103ns = ( 18.897 - 20.000 ) 
    Source Clock Delay      (SCD):    1.001ns = ( 11.001 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646     5.175 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.812 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.956     8.769    cpu/ex/mdu/cpu_clk
    SLICE_X84Y146        LUT3 (Prop_lut3_I2_O)        0.118     8.887 r  cpu/ex/mdu/outPC[31]_i_10/O
                         net (fo=1, routed)           0.470     9.357    cpu_n_143
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.240     9.597 r  outPC_reg[31]_i_4/O
                         net (fo=306, routed)         1.404    11.001    cpu/If/pc/CLK0
    SLICE_X104Y123       FDRE                                         r  cpu/If/pc/outPC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y123       FDRE (Prop_fdre_C_Q)         0.433    11.434 r  cpu/If/pc/outPC_reg[8]/Q
                         net (fo=261, routed)         5.992    17.426    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y11         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.564    18.897    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.376    
                         clock uncertainty           -0.087    18.289    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    17.799    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.799    
                         arrival time                         -17.426    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 cpu/If/pc/outPC_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[242].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        6.164ns  (logic 0.433ns (7.024%)  route 5.731ns (92.976%))
  Logic Levels:           0  
  Clock Path Skew:        -2.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    1.001ns = ( 11.001 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646     5.175 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.812 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.956     8.769    cpu/ex/mdu/cpu_clk
    SLICE_X84Y146        LUT3 (Prop_lut3_I2_O)        0.118     8.887 r  cpu/ex/mdu/outPC[31]_i_10/O
                         net (fo=1, routed)           0.470     9.357    cpu_n_143
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.240     9.597 r  outPC_reg[31]_i_4/O
                         net (fo=306, routed)         1.404    11.001    cpu/If/pc/CLK0
    SLICE_X104Y123       FDRE                                         r  cpu/If/pc/outPC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y123       FDRE (Prop_fdre_C_Q)         0.433    11.434 r  cpu/If/pc/outPC_reg[8]/Q
                         net (fo=261, routed)         5.731    17.165    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[242].ram.r/prim_init.ram/addra[6]
    RAMB36_X4Y38         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[242].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.309    18.642    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[242].ram.r/prim_init.ram/clka
    RAMB36_X4Y38         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[242].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.121    
                         clock uncertainty           -0.087    18.034    
    RAMB36_X4Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    17.544    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[242].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.544    
                         arrival time                         -17.165    
  -------------------------------------------------------------------
                         slack                                  0.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.279ns (69.427%)  route 0.123ns (30.573%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.565    -0.555    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X84Y141        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[34]/Q
                         net (fo=2, routed)           0.123    -0.268    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/first_q[34]
    SLICE_X83Y141        LUT2 (Prop_lut2_I1_O)        0.045    -0.223 r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/i_simple_model.i_gt_1.carryxortop_i_1__2/O
                         net (fo=1, routed)           0.000    -0.223    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[32]
    SLICE_X83Y141        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.153 r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=5, routed)           0.000    -0.153    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/D[0]
    SLICE_X83Y141        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.834    -0.317    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/aclk
    SLICE_X83Y141        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.026    -0.291    
    SLICE_X83Y141        FDRE (Hold_fdre_C_D)         0.102    -0.189    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.268ns (61.266%)  route 0.169ns (38.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.563    -0.557    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X87Y137        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=2, routed)           0.169    -0.246    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/out[20]
    SLICE_X83Y137        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.119 r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000    -0.119    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/D[19]
    SLICE_X83Y137        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.831    -0.320    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/aclk
    SLICE_X83Y137        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.026    -0.294    
    SLICE_X83Y137        FDRE (Hold_fdre_C_D)         0.102    -0.192    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.313%)  route 0.258ns (64.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.562    -0.558    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X87Y134        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=2, routed)           0.258    -0.159    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[31]_0[9]
    SLICE_X82Y135        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.830    -0.321    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X82Y135        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.026    -0.295    
    SLICE_X82Y135        FDRE (Hold_fdre_C_D)         0.057    -0.238    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.288ns (64.192%)  route 0.161ns (35.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.564    -0.556    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X84Y138        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[22]/Q
                         net (fo=2, routed)           0.161    -0.231    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/out[22]
    SLICE_X83Y138        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.107 r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.000    -0.107    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/D[21]
    SLICE_X83Y138        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.833    -0.318    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/aclk
    SLICE_X83Y138        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.026    -0.292    
    SLICE_X83Y138        FDRE (Hold_fdre_C_D)         0.102    -0.190    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.288ns (64.192%)  route 0.161ns (35.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.565    -0.555    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X84Y140        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[30]/Q
                         net (fo=2, routed)           0.161    -0.230    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/out[30]
    SLICE_X83Y140        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.106 r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.000    -0.106    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/D[29]
    SLICE_X83Y140        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.834    -0.317    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/aclk
    SLICE_X83Y140        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[29]/C
                         clock pessimism              0.026    -0.291    
    SLICE_X83Y140        FDRE (Hold_fdre_C_D)         0.102    -0.189    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.288ns (64.192%)  route 0.161ns (35.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.563    -0.557    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X84Y137        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[18]/Q
                         net (fo=2, routed)           0.161    -0.232    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/out[18]
    SLICE_X83Y137        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.108 r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.000    -0.108    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/D[17]
    SLICE_X83Y137        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.831    -0.320    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/aclk
    SLICE_X83Y137        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.026    -0.294    
    SLICE_X83Y137        FDRE (Hold_fdre_C_D)         0.102    -0.192    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.291ns (64.593%)  route 0.160ns (35.407%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.563    -0.557    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X84Y137        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=2, routed)           0.160    -0.233    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/out[16]
    SLICE_X83Y136        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.106 r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000    -0.106    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/D[15]
    SLICE_X83Y136        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.830    -0.321    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/aclk
    SLICE_X83Y136        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.026    -0.295    
    SLICE_X83Y136        FDRE (Hold_fdre_C_D)         0.102    -0.193    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.275ns (60.434%)  route 0.180ns (39.566%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.562    -0.558    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X84Y134        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=2, routed)           0.180    -0.214    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/out[8]
    SLICE_X83Y134        LUT3 (Prop_lut3_I2_O)        0.045    -0.169 r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.169    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/halfsum[6]
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.103 r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=2, routed)           0.000    -0.103    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/D[6]
    SLICE_X83Y134        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.829    -0.322    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/aclk
    SLICE_X83Y134        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.026    -0.296    
    SLICE_X83Y134        FDRE (Hold_fdre_C_D)         0.102    -0.194    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.279ns (59.916%)  route 0.187ns (40.084%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.565    -0.555    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X84Y140        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[30]/Q
                         net (fo=2, routed)           0.187    -0.204    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/out[30]
    SLICE_X83Y140        LUT3 (Prop_lut3_I2_O)        0.045    -0.159 r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.159    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/halfsum[28]
    SLICE_X83Y140        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.089 r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.no_reg.adsu_mod2/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000    -0.089    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/D[28]
    SLICE_X83Y140        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.834    -0.317    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/aclk
    SLICE_X83Y140        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[28]/C
                         clock pessimism              0.026    -0.291    
    SLICE_X83Y140        FDRE (Hold_fdre_C_D)         0.102    -0.189    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.adsu_sel2/opt_has_pipe.first_q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.062%)  route 0.285ns (66.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.562    -0.558    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X86Y134        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.285    -0.131    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[31]_0[6]
    SLICE_X82Y134        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.829    -0.322    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X82Y134        FDRE                                         r  cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.026    -0.296    
    SLICE_X82Y134        FDRE (Hold_fdre_C_D)         0.057    -0.239    cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X8Y3     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X8Y3     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X8Y24    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X8Y24    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y13    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y13    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X6Y24    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X6Y24    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y24    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[163].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y24    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[163].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X90Y143   cpu/ex/mdu/div1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X90Y143   cpu/ex/mdu/div1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[36].pipe_reg[36][0]_srl3/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X90Y146   cpu/ex/mdu/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X90Y143   cpu/ex/mdu/div2/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X90Y143   cpu/ex/mdu/div2/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X90Y143   cpu/ex/mdu/div1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X90Y143   cpu/ex/mdu/div1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[36].pipe_reg[36][0]_srl3/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X80Y147   cpu/ex/mdu/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X80Y147   cpu/ex/mdu/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X90Y146   cpu/ex/mdu/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X90Y143   cpu/ex/mdu/div1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X90Y143   cpu/ex/mdu/div1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X90Y143   cpu/ex/mdu/div1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[36].pipe_reg[36][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X90Y143   cpu/ex/mdu/div1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[36].pipe_reg[36][0]_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X80Y147   cpu/ex/mdu/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X80Y147   cpu/ex/mdu/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X90Y146   cpu/ex/mdu/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X90Y146   cpu/ex/mdu/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X90Y143   cpu/ex/mdu/div2/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X90Y143   cpu/ex/mdu/div2/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.268ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 1.815ns (49.208%)  route 1.873ns (50.792%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 8.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.773ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.415    -1.773    confreg/timer_clk
    SLICE_X112Y117       FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.398    -1.375 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.873     0.499    confreg/write_timer_begin_r3
    SLICE_X114Y110       LUT4 (Prop_lut4_I2_O)        0.232     0.731 r  confreg/timer[0]_i_4/O
                         net (fo=1, routed)           0.000     0.731    confreg/timer[0]_i_4_n_1
    SLICE_X114Y110       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.063 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.063    confreg/timer_reg[0]_i_1_n_1
    SLICE_X114Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.161 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.161    confreg/timer_reg[4]_i_1_n_1
    SLICE_X114Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.259 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.259    confreg/timer_reg[8]_i_1_n_1
    SLICE_X114Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.357 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.357    confreg/timer_reg[12]_i_1_n_1
    SLICE_X114Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.455 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.455    confreg/timer_reg[16]_i_1_n_1
    SLICE_X114Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.553 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.553    confreg/timer_reg[20]_i_1_n_1
    SLICE_X114Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.651 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.651    confreg/timer_reg[24]_i_1_n_1
    SLICE_X114Y117       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.916 r  confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.916    confreg/timer_reg[28]_i_1_n_7
    SLICE_X114Y117       FDRE                                         r  confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.308     8.641    confreg/timer_clk
    SLICE_X114Y117       FDRE                                         r  confreg/timer_reg[29]/C
                         clock pessimism             -0.439     8.202    
                         clock uncertainty           -0.077     8.125    
    SLICE_X114Y117       FDRE (Setup_fdre_C_D)        0.059     8.184    confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                  6.268    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.810ns (49.139%)  route 1.873ns (50.861%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 8.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.773ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.415    -1.773    confreg/timer_clk
    SLICE_X112Y117       FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.398    -1.375 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.873     0.499    confreg/write_timer_begin_r3
    SLICE_X114Y110       LUT4 (Prop_lut4_I2_O)        0.232     0.731 r  confreg/timer[0]_i_4/O
                         net (fo=1, routed)           0.000     0.731    confreg/timer[0]_i_4_n_1
    SLICE_X114Y110       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.063 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.063    confreg/timer_reg[0]_i_1_n_1
    SLICE_X114Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.161 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.161    confreg/timer_reg[4]_i_1_n_1
    SLICE_X114Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.259 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.259    confreg/timer_reg[8]_i_1_n_1
    SLICE_X114Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.357 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.357    confreg/timer_reg[12]_i_1_n_1
    SLICE_X114Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.455 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.455    confreg/timer_reg[16]_i_1_n_1
    SLICE_X114Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.553 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.553    confreg/timer_reg[20]_i_1_n_1
    SLICE_X114Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.651 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.651    confreg/timer_reg[24]_i_1_n_1
    SLICE_X114Y117       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.911 r  confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.911    confreg/timer_reg[28]_i_1_n_5
    SLICE_X114Y117       FDRE                                         r  confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.308     8.641    confreg/timer_clk
    SLICE_X114Y117       FDRE                                         r  confreg/timer_reg[31]/C
                         clock pessimism             -0.439     8.202    
                         clock uncertainty           -0.077     8.125    
    SLICE_X114Y117       FDRE (Setup_fdre_C_D)        0.059     8.184    confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -1.911    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 1.750ns (48.297%)  route 1.873ns (51.703%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 8.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.773ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.415    -1.773    confreg/timer_clk
    SLICE_X112Y117       FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.398    -1.375 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.873     0.499    confreg/write_timer_begin_r3
    SLICE_X114Y110       LUT4 (Prop_lut4_I2_O)        0.232     0.731 r  confreg/timer[0]_i_4/O
                         net (fo=1, routed)           0.000     0.731    confreg/timer[0]_i_4_n_1
    SLICE_X114Y110       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.063 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.063    confreg/timer_reg[0]_i_1_n_1
    SLICE_X114Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.161 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.161    confreg/timer_reg[4]_i_1_n_1
    SLICE_X114Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.259 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.259    confreg/timer_reg[8]_i_1_n_1
    SLICE_X114Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.357 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.357    confreg/timer_reg[12]_i_1_n_1
    SLICE_X114Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.455 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.455    confreg/timer_reg[16]_i_1_n_1
    SLICE_X114Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.553 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.553    confreg/timer_reg[20]_i_1_n_1
    SLICE_X114Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.651 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.651    confreg/timer_reg[24]_i_1_n_1
    SLICE_X114Y117       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.851 r  confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    confreg/timer_reg[28]_i_1_n_6
    SLICE_X114Y117       FDRE                                         r  confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.308     8.641    confreg/timer_clk
    SLICE_X114Y117       FDRE                                         r  confreg/timer_reg[30]/C
                         clock pessimism             -0.439     8.202    
                         clock uncertainty           -0.077     8.125    
    SLICE_X114Y117       FDRE (Setup_fdre_C_D)        0.059     8.184    confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -1.851    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.731ns (48.024%)  route 1.873ns (51.976%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 8.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.773ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.415    -1.773    confreg/timer_clk
    SLICE_X112Y117       FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.398    -1.375 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.873     0.499    confreg/write_timer_begin_r3
    SLICE_X114Y110       LUT4 (Prop_lut4_I2_O)        0.232     0.731 r  confreg/timer[0]_i_4/O
                         net (fo=1, routed)           0.000     0.731    confreg/timer[0]_i_4_n_1
    SLICE_X114Y110       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.063 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.063    confreg/timer_reg[0]_i_1_n_1
    SLICE_X114Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.161 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.161    confreg/timer_reg[4]_i_1_n_1
    SLICE_X114Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.259 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.259    confreg/timer_reg[8]_i_1_n_1
    SLICE_X114Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.357 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.357    confreg/timer_reg[12]_i_1_n_1
    SLICE_X114Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.455 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.455    confreg/timer_reg[16]_i_1_n_1
    SLICE_X114Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.553 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.553    confreg/timer_reg[20]_i_1_n_1
    SLICE_X114Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.651 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.651    confreg/timer_reg[24]_i_1_n_1
    SLICE_X114Y117       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.832 r  confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    confreg/timer_reg[28]_i_1_n_8
    SLICE_X114Y117       FDRE                                         r  confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.308     8.641    confreg/timer_clk
    SLICE_X114Y117       FDRE                                         r  confreg/timer_reg[28]/C
                         clock pessimism             -0.439     8.202    
                         clock uncertainty           -0.077     8.125    
    SLICE_X114Y117       FDRE (Setup_fdre_C_D)        0.059     8.184    confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 1.717ns (47.822%)  route 1.873ns (52.178%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.773ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.415    -1.773    confreg/timer_clk
    SLICE_X112Y117       FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.398    -1.375 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.873     0.499    confreg/write_timer_begin_r3
    SLICE_X114Y110       LUT4 (Prop_lut4_I2_O)        0.232     0.731 r  confreg/timer[0]_i_4/O
                         net (fo=1, routed)           0.000     0.731    confreg/timer[0]_i_4_n_1
    SLICE_X114Y110       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.063 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.063    confreg/timer_reg[0]_i_1_n_1
    SLICE_X114Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.161 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.161    confreg/timer_reg[4]_i_1_n_1
    SLICE_X114Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.259 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.259    confreg/timer_reg[8]_i_1_n_1
    SLICE_X114Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.357 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.357    confreg/timer_reg[12]_i_1_n_1
    SLICE_X114Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.455 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.455    confreg/timer_reg[16]_i_1_n_1
    SLICE_X114Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.553 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.553    confreg/timer_reg[20]_i_1_n_1
    SLICE_X114Y116       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.818 r  confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.818    confreg/timer_reg[24]_i_1_n_7
    SLICE_X114Y116       FDRE                                         r  confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.309     8.642    confreg/timer_clk
    SLICE_X114Y116       FDRE                                         r  confreg/timer_reg[25]/C
                         clock pessimism             -0.439     8.203    
                         clock uncertainty           -0.077     8.126    
    SLICE_X114Y116       FDRE (Setup_fdre_C_D)        0.059     8.185    confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                          -1.818    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 1.712ns (47.749%)  route 1.873ns (52.251%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.773ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.415    -1.773    confreg/timer_clk
    SLICE_X112Y117       FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.398    -1.375 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.873     0.499    confreg/write_timer_begin_r3
    SLICE_X114Y110       LUT4 (Prop_lut4_I2_O)        0.232     0.731 r  confreg/timer[0]_i_4/O
                         net (fo=1, routed)           0.000     0.731    confreg/timer[0]_i_4_n_1
    SLICE_X114Y110       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.063 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.063    confreg/timer_reg[0]_i_1_n_1
    SLICE_X114Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.161 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.161    confreg/timer_reg[4]_i_1_n_1
    SLICE_X114Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.259 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.259    confreg/timer_reg[8]_i_1_n_1
    SLICE_X114Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.357 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.357    confreg/timer_reg[12]_i_1_n_1
    SLICE_X114Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.455 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.455    confreg/timer_reg[16]_i_1_n_1
    SLICE_X114Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.553 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.553    confreg/timer_reg[20]_i_1_n_1
    SLICE_X114Y116       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.813 r  confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    confreg/timer_reg[24]_i_1_n_5
    SLICE_X114Y116       FDRE                                         r  confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.309     8.642    confreg/timer_clk
    SLICE_X114Y116       FDRE                                         r  confreg/timer_reg[27]/C
                         clock pessimism             -0.439     8.203    
                         clock uncertainty           -0.077     8.126    
    SLICE_X114Y116       FDRE (Setup_fdre_C_D)        0.059     8.185    confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                          -1.813    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 1.652ns (46.860%)  route 1.873ns (53.140%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.773ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.415    -1.773    confreg/timer_clk
    SLICE_X112Y117       FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.398    -1.375 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.873     0.499    confreg/write_timer_begin_r3
    SLICE_X114Y110       LUT4 (Prop_lut4_I2_O)        0.232     0.731 r  confreg/timer[0]_i_4/O
                         net (fo=1, routed)           0.000     0.731    confreg/timer[0]_i_4_n_1
    SLICE_X114Y110       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.063 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.063    confreg/timer_reg[0]_i_1_n_1
    SLICE_X114Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.161 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.161    confreg/timer_reg[4]_i_1_n_1
    SLICE_X114Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.259 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.259    confreg/timer_reg[8]_i_1_n_1
    SLICE_X114Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.357 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.357    confreg/timer_reg[12]_i_1_n_1
    SLICE_X114Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.455 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.455    confreg/timer_reg[16]_i_1_n_1
    SLICE_X114Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.553 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.553    confreg/timer_reg[20]_i_1_n_1
    SLICE_X114Y116       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.753 r  confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.753    confreg/timer_reg[24]_i_1_n_6
    SLICE_X114Y116       FDRE                                         r  confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.309     8.642    confreg/timer_clk
    SLICE_X114Y116       FDRE                                         r  confreg/timer_reg[26]/C
                         clock pessimism             -0.439     8.203    
                         clock uncertainty           -0.077     8.126    
    SLICE_X114Y116       FDRE (Setup_fdre_C_D)        0.059     8.185    confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.633ns (46.572%)  route 1.873ns (53.428%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.773ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.415    -1.773    confreg/timer_clk
    SLICE_X112Y117       FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.398    -1.375 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.873     0.499    confreg/write_timer_begin_r3
    SLICE_X114Y110       LUT4 (Prop_lut4_I2_O)        0.232     0.731 r  confreg/timer[0]_i_4/O
                         net (fo=1, routed)           0.000     0.731    confreg/timer[0]_i_4_n_1
    SLICE_X114Y110       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.063 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.063    confreg/timer_reg[0]_i_1_n_1
    SLICE_X114Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.161 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.161    confreg/timer_reg[4]_i_1_n_1
    SLICE_X114Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.259 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.259    confreg/timer_reg[8]_i_1_n_1
    SLICE_X114Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.357 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.357    confreg/timer_reg[12]_i_1_n_1
    SLICE_X114Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.455 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.455    confreg/timer_reg[16]_i_1_n_1
    SLICE_X114Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.553 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.553    confreg/timer_reg[20]_i_1_n_1
    SLICE_X114Y116       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.734 r  confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.734    confreg/timer_reg[24]_i_1_n_8
    SLICE_X114Y116       FDRE                                         r  confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.309     8.642    confreg/timer_clk
    SLICE_X114Y116       FDRE                                         r  confreg/timer_reg[24]/C
                         clock pessimism             -0.439     8.203    
                         clock uncertainty           -0.077     8.126    
    SLICE_X114Y116       FDRE (Setup_fdre_C_D)        0.059     8.185    confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                          -1.734    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 1.619ns (46.357%)  route 1.873ns (53.643%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.773ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.415    -1.773    confreg/timer_clk
    SLICE_X112Y117       FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.398    -1.375 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.873     0.499    confreg/write_timer_begin_r3
    SLICE_X114Y110       LUT4 (Prop_lut4_I2_O)        0.232     0.731 r  confreg/timer[0]_i_4/O
                         net (fo=1, routed)           0.000     0.731    confreg/timer[0]_i_4_n_1
    SLICE_X114Y110       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.063 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.063    confreg/timer_reg[0]_i_1_n_1
    SLICE_X114Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.161 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.161    confreg/timer_reg[4]_i_1_n_1
    SLICE_X114Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.259 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.259    confreg/timer_reg[8]_i_1_n_1
    SLICE_X114Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.357 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.357    confreg/timer_reg[12]_i_1_n_1
    SLICE_X114Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.455 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.455    confreg/timer_reg[16]_i_1_n_1
    SLICE_X114Y115       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.720 r  confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.720    confreg/timer_reg[20]_i_1_n_7
    SLICE_X114Y115       FDRE                                         r  confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.309     8.642    confreg/timer_clk
    SLICE_X114Y115       FDRE                                         r  confreg/timer_reg[21]/C
                         clock pessimism             -0.439     8.203    
                         clock uncertainty           -0.077     8.126    
    SLICE_X114Y115       FDRE (Setup_fdre_C_D)        0.059     8.185    confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                          -1.720    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.614ns (46.281%)  route 1.873ns (53.719%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.773ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.415    -1.773    confreg/timer_clk
    SLICE_X112Y117       FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.398    -1.375 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.873     0.499    confreg/write_timer_begin_r3
    SLICE_X114Y110       LUT4 (Prop_lut4_I2_O)        0.232     0.731 r  confreg/timer[0]_i_4/O
                         net (fo=1, routed)           0.000     0.731    confreg/timer[0]_i_4_n_1
    SLICE_X114Y110       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.063 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.063    confreg/timer_reg[0]_i_1_n_1
    SLICE_X114Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.161 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.161    confreg/timer_reg[4]_i_1_n_1
    SLICE_X114Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.259 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.259    confreg/timer_reg[8]_i_1_n_1
    SLICE_X114Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.357 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.357    confreg/timer_reg[12]_i_1_n_1
    SLICE_X114Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.455 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.455    confreg/timer_reg[16]_i_1_n_1
    SLICE_X114Y115       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.715 r  confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.715    confreg/timer_reg[20]_i_1_n_5
    SLICE_X114Y115       FDRE                                         r  confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.309     8.642    confreg/timer_clk
    SLICE_X114Y115       FDRE                                         r  confreg/timer_reg[23]/C
                         clock pessimism             -0.439     8.203    
                         clock uncertainty           -0.077     8.126    
    SLICE_X114Y115       FDRE (Setup_fdre_C_D)        0.059     8.185    confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                          -1.715    
  -------------------------------------------------------------------
                         slack                                  6.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.532    confreg/timer_clk
    SLICE_X113Y115       FDRE                                         r  confreg/conf_wdata_r1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  confreg/conf_wdata_r1_reg[19]/Q
                         net (fo=1, routed)           0.055    -0.336    confreg/conf_wdata_r1[19]
    SLICE_X113Y115       FDRE                                         r  confreg/conf_wdata_r2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.857    -0.294    confreg/timer_clk
    SLICE_X113Y115       FDRE                                         r  confreg/conf_wdata_r2_reg[19]/C
                         clock pessimism             -0.238    -0.532    
    SLICE_X113Y115       FDRE (Hold_fdre_C_D)         0.078    -0.454    confreg/conf_wdata_r2_reg[19]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.533    confreg/timer_clk
    SLICE_X113Y116       FDRE                                         r  confreg/conf_wdata_r1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  confreg/conf_wdata_r1_reg[24]/Q
                         net (fo=1, routed)           0.055    -0.337    confreg/conf_wdata_r1[24]
    SLICE_X113Y116       FDRE                                         r  confreg/conf_wdata_r2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.856    -0.295    confreg/timer_clk
    SLICE_X113Y116       FDRE                                         r  confreg/conf_wdata_r2_reg[24]/C
                         clock pessimism             -0.238    -0.533    
    SLICE_X113Y116       FDRE (Hold_fdre_C_D)         0.078    -0.455    confreg/conf_wdata_r2_reg[24]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.532    confreg/timer_clk
    SLICE_X113Y113       FDRE                                         r  confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.055    -0.336    confreg/conf_wdata_r1[7]
    SLICE_X113Y113       FDRE                                         r  confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.858    -0.293    confreg/timer_clk
    SLICE_X113Y113       FDRE                                         r  confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.239    -0.532    
    SLICE_X113Y113       FDRE (Hold_fdre_C_D)         0.078    -0.454    confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.535    confreg/timer_clk
    SLICE_X113Y118       FDRE                                         r  confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.055    -0.339    confreg/conf_wdata_r1[31]
    SLICE_X113Y118       FDRE                                         r  confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.854    -0.297    confreg/timer_clk
    SLICE_X113Y118       FDRE                                         r  confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism             -0.238    -0.535    
    SLICE_X113Y118       FDRE (Hold_fdre_C_D)         0.078    -0.457    confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.532    confreg/timer_clk
    SLICE_X113Y115       FDRE                                         r  confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.055    -0.336    confreg/conf_wdata_r1[17]
    SLICE_X113Y115       FDRE                                         r  confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.857    -0.294    confreg/timer_clk
    SLICE_X113Y115       FDRE                                         r  confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism             -0.238    -0.532    
    SLICE_X113Y115       FDRE (Hold_fdre_C_D)         0.076    -0.456    confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.533    confreg/timer_clk
    SLICE_X113Y116       FDRE                                         r  confreg/conf_wdata_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  confreg/conf_wdata_r1_reg[23]/Q
                         net (fo=1, routed)           0.055    -0.337    confreg/conf_wdata_r1[23]
    SLICE_X113Y116       FDRE                                         r  confreg/conf_wdata_r2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.856    -0.295    confreg/timer_clk
    SLICE_X113Y116       FDRE                                         r  confreg/conf_wdata_r2_reg[23]/C
                         clock pessimism             -0.238    -0.533    
    SLICE_X113Y116       FDRE (Hold_fdre_C_D)         0.076    -0.457    confreg/conf_wdata_r2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.532    confreg/timer_clk
    SLICE_X113Y113       FDRE                                         r  confreg/conf_wdata_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  confreg/conf_wdata_r1_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.336    confreg/conf_wdata_r1[4]
    SLICE_X113Y113       FDRE                                         r  confreg/conf_wdata_r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.858    -0.293    confreg/timer_clk
    SLICE_X113Y113       FDRE                                         r  confreg/conf_wdata_r2_reg[4]/C
                         clock pessimism             -0.239    -0.532    
    SLICE_X113Y113       FDRE (Hold_fdre_C_D)         0.076    -0.456    confreg/conf_wdata_r2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.535    confreg/timer_clk
    SLICE_X113Y118       FDRE                                         r  confreg/conf_wdata_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  confreg/conf_wdata_r1_reg[30]/Q
                         net (fo=1, routed)           0.055    -0.339    confreg/conf_wdata_r1[30]
    SLICE_X113Y118       FDRE                                         r  confreg/conf_wdata_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.854    -0.297    confreg/timer_clk
    SLICE_X113Y118       FDRE                                         r  confreg/conf_wdata_r2_reg[30]/C
                         clock pessimism             -0.238    -0.535    
    SLICE_X113Y118       FDRE (Hold_fdre_C_D)         0.076    -0.459    confreg/conf_wdata_r2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.532    confreg/timer_clk
    SLICE_X113Y115       FDRE                                         r  confreg/conf_wdata_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  confreg/conf_wdata_r1_reg[11]/Q
                         net (fo=1, routed)           0.055    -0.336    confreg/conf_wdata_r1[11]
    SLICE_X113Y115       FDRE                                         r  confreg/conf_wdata_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.857    -0.294    confreg/timer_clk
    SLICE_X113Y115       FDRE                                         r  confreg/conf_wdata_r2_reg[11]/C
                         clock pessimism             -0.238    -0.532    
    SLICE_X113Y115       FDRE (Hold_fdre_C_D)         0.075    -0.457    confreg/conf_wdata_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.532    confreg/timer_clk
    SLICE_X113Y113       FDRE                                         r  confreg/conf_wdata_r1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  confreg/conf_wdata_r1_reg[16]/Q
                         net (fo=1, routed)           0.055    -0.336    confreg/conf_wdata_r1[16]
    SLICE_X113Y113       FDRE                                         r  confreg/conf_wdata_r2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.858    -0.293    confreg/timer_clk
    SLICE_X113Y113       FDRE                                         r  confreg/conf_wdata_r2_reg[16]/C
                         clock pessimism             -0.239    -0.532    
    SLICE_X113Y113       FDRE (Hold_fdre_C_D)         0.075    -0.457    confreg/conf_wdata_r2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y4   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X112Y113  confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X112Y112  confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X113Y115  confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X112Y116  confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X112Y116  confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X112Y116  confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X113Y115  confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X113Y113  confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X112Y112  confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X112Y112  confreg/conf_wdata_r1_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X112Y112  confreg/conf_wdata_r1_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X115Y112  confreg/conf_wdata_r1_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X112Y112  confreg/conf_wdata_r1_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X112Y112  confreg/conf_wdata_r2_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X112Y112  confreg/conf_wdata_r2_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X112Y112  confreg/conf_wdata_r2_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X115Y112  confreg/conf_wdata_r2_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X112Y112  confreg/conf_wdata_r2_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X112Y112  confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X112Y112  confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X113Y115  confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X112Y116  confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X112Y116  confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X112Y116  confreg/conf_wdata_r1_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X113Y115  confreg/conf_wdata_r1_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X113Y115  confreg/conf_wdata_r1_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X113Y115  confreg/conf_wdata_r1_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X112Y116  confreg/conf_wdata_r1_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.743ns  (required time - arrival time)
  Source:                 confreg/timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.819ns  (logic 0.379ns (20.839%)  route 1.440ns (79.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.770ns = ( 8.230 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646     5.175 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.812 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.418     8.230    confreg/timer_clk
    SLICE_X114Y114       FDRE                                         r  confreg/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y114       FDRE (Prop_fdre_C_Q)         0.379     8.609 r  confreg/timer_reg[16]/Q
                         net (fo=2, routed)           1.440    10.049    confreg/timer_reg[16]
    SLICE_X113Y114       FDRE                                         r  confreg/timer_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.310    18.643    confreg/cpu_clk
    SLICE_X113Y114       FDRE                                         r  confreg/timer_r1_reg[16]/C
                         clock pessimism             -0.597    18.046    
                         clock uncertainty           -0.207    17.839    
    SLICE_X113Y114       FDRE (Setup_fdre_C_D)       -0.047    17.792    confreg/timer_r1_reg[16]
  -------------------------------------------------------------------
                         required time                         17.792    
                         arrival time                         -10.049    
  -------------------------------------------------------------------
                         slack                                  7.743    

Slack (MET) :             7.770ns  (required time - arrival time)
  Source:                 confreg/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.795ns  (logic 0.379ns (21.110%)  route 1.416ns (78.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.766ns = ( 8.234 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646     5.175 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.812 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.422     8.234    confreg/timer_clk
    SLICE_X114Y110       FDRE                                         r  confreg/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y110       FDRE (Prop_fdre_C_Q)         0.379     8.613 r  confreg/timer_reg[0]/Q
                         net (fo=3, routed)           1.416    10.030    confreg/timer_reg[0]
    SLICE_X121Y106       FDRE                                         r  confreg/timer_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.318    18.651    confreg/cpu_clk
    SLICE_X121Y106       FDRE                                         r  confreg/timer_r1_reg[0]/C
                         clock pessimism             -0.597    18.054    
                         clock uncertainty           -0.207    17.847    
    SLICE_X121Y106       FDRE (Setup_fdre_C_D)       -0.047    17.800    confreg/timer_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         17.800    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  7.770    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.777ns  (logic 0.379ns (21.332%)  route 1.398ns (78.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 18.640 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.771ns = ( 8.229 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646     5.175 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.812 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.417     8.229    confreg/timer_clk
    SLICE_X114Y115       FDRE                                         r  confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y115       FDRE (Prop_fdre_C_Q)         0.379     8.608 r  confreg/timer_reg[20]/Q
                         net (fo=2, routed)           1.398    10.006    confreg/timer_reg[20]
    SLICE_X111Y115       FDRE                                         r  confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.307    18.640    confreg/cpu_clk
    SLICE_X111Y115       FDRE                                         r  confreg/timer_r1_reg[20]/C
                         clock pessimism             -0.597    18.043    
                         clock uncertainty           -0.207    17.836    
    SLICE_X111Y115       FDRE (Setup_fdre_C_D)       -0.059    17.777    confreg/timer_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         17.777    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.810ns  (logic 0.379ns (20.944%)  route 1.431ns (79.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.773ns = ( 8.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646     5.175 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.812 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.415     8.227    confreg/timer_clk
    SLICE_X114Y117       FDRE                                         r  confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y117       FDRE (Prop_fdre_C_Q)         0.379     8.606 r  confreg/timer_reg[30]/Q
                         net (fo=2, routed)           1.431    10.037    confreg/timer_reg[30]
    SLICE_X116Y116       FDRE                                         r  confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.310    18.643    confreg/cpu_clk
    SLICE_X116Y116       FDRE                                         r  confreg/timer_r1_reg[30]/C
                         clock pessimism             -0.597    18.046    
                         clock uncertainty           -0.207    17.839    
    SLICE_X116Y116       FDRE (Setup_fdre_C_D)       -0.031    17.808    confreg/timer_r1_reg[30]
  -------------------------------------------------------------------
                         required time                         17.808    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.785ns  (required time - arrival time)
  Source:                 confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.774ns  (logic 0.379ns (21.366%)  route 1.395ns (78.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 18.640 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.770ns = ( 8.230 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646     5.175 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.812 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.418     8.230    confreg/timer_clk
    SLICE_X114Y114       FDRE                                         r  confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y114       FDRE (Prop_fdre_C_Q)         0.379     8.609 r  confreg/timer_reg[19]/Q
                         net (fo=2, routed)           1.395    10.004    confreg/timer_reg[19]
    SLICE_X111Y115       FDRE                                         r  confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.307    18.640    confreg/cpu_clk
    SLICE_X111Y115       FDRE                                         r  confreg/timer_r1_reg[19]/C
                         clock pessimism             -0.597    18.043    
                         clock uncertainty           -0.207    17.836    
    SLICE_X111Y115       FDRE (Setup_fdre_C_D)       -0.047    17.789    confreg/timer_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         17.789    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                  7.785    

Slack (MET) :             7.789ns  (required time - arrival time)
  Source:                 confreg/timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.763ns  (logic 0.379ns (21.494%)  route 1.384ns (78.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.768ns = ( 8.232 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646     5.175 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.812 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.420     8.232    confreg/timer_clk
    SLICE_X114Y113       FDRE                                         r  confreg/timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y113       FDRE (Prop_fdre_C_Q)         0.379     8.611 r  confreg/timer_reg[14]/Q
                         net (fo=2, routed)           1.384     9.995    confreg/timer_reg[14]
    SLICE_X122Y112       FDRE                                         r  confreg/timer_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.315    18.648    confreg/cpu_clk
    SLICE_X122Y112       FDRE                                         r  confreg/timer_r1_reg[14]/C
                         clock pessimism             -0.597    18.051    
                         clock uncertainty           -0.207    17.844    
    SLICE_X122Y112       FDRE (Setup_fdre_C_D)       -0.059    17.785    confreg/timer_r1_reg[14]
  -------------------------------------------------------------------
                         required time                         17.785    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  7.789    

Slack (MET) :             7.798ns  (required time - arrival time)
  Source:                 confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.784ns  (logic 0.379ns (21.244%)  route 1.405ns (78.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.773ns = ( 8.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646     5.175 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.812 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.415     8.227    confreg/timer_clk
    SLICE_X114Y117       FDRE                                         r  confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y117       FDRE (Prop_fdre_C_Q)         0.379     8.606 r  confreg/timer_reg[28]/Q
                         net (fo=2, routed)           1.405    10.011    confreg/timer_reg[28]
    SLICE_X120Y117       FDRE                                         r  confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.311    18.644    confreg/cpu_clk
    SLICE_X120Y117       FDRE                                         r  confreg/timer_r1_reg[28]/C
                         clock pessimism             -0.597    18.047    
                         clock uncertainty           -0.207    17.840    
    SLICE_X120Y117       FDRE (Setup_fdre_C_D)       -0.031    17.809    confreg/timer_r1_reg[28]
  -------------------------------------------------------------------
                         required time                         17.809    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                  7.798    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 confreg/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.735ns  (logic 0.379ns (21.843%)  route 1.356ns (78.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.766ns = ( 8.234 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646     5.175 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.812 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.422     8.234    confreg/timer_clk
    SLICE_X114Y110       FDRE                                         r  confreg/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y110       FDRE (Prop_fdre_C_Q)         0.379     8.613 r  confreg/timer_reg[1]/Q
                         net (fo=2, routed)           1.356     9.969    confreg/timer_reg[1]
    SLICE_X115Y107       FDRE                                         r  confreg/timer_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.315    18.648    confreg/cpu_clk
    SLICE_X115Y107       FDRE                                         r  confreg/timer_r1_reg[1]/C
                         clock pessimism             -0.597    18.051    
                         clock uncertainty           -0.207    17.844    
    SLICE_X115Y107       FDRE (Setup_fdre_C_D)       -0.075    17.769    confreg/timer_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         17.769    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             7.804ns  (required time - arrival time)
  Source:                 confreg/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.781ns  (logic 0.379ns (21.284%)  route 1.402ns (78.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.768ns = ( 8.232 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646     5.175 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.812 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.420     8.232    confreg/timer_clk
    SLICE_X114Y113       FDRE                                         r  confreg/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y113       FDRE (Prop_fdre_C_Q)         0.379     8.611 r  confreg/timer_reg[15]/Q
                         net (fo=2, routed)           1.402    10.013    confreg/timer_reg[15]
    SLICE_X120Y111       FDRE                                         r  confreg/timer_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.315    18.648    confreg/cpu_clk
    SLICE_X120Y111       FDRE                                         r  confreg/timer_r1_reg[15]/C
                         clock pessimism             -0.597    18.051    
                         clock uncertainty           -0.207    17.844    
    SLICE_X120Y111       FDRE (Setup_fdre_C_D)       -0.027    17.817    confreg/timer_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         17.817    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  7.804    

Slack (MET) :             7.804ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.758ns  (logic 0.379ns (21.556%)  route 1.379ns (78.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.776ns = ( 8.224 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646     5.175 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     6.812 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412     8.224    confreg/timer_clk
    SLICE_X106Y117       FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.379     8.603 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.379     9.982    confreg/write_timer_begin_r2
    SLICE_X105Y117       FDRE                                         r  confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.305    18.638    confreg/cpu_clk
    SLICE_X105Y117       FDRE                                         r  confreg/write_timer_end_r1_reg/C
                         clock pessimism             -0.597    18.041    
                         clock uncertainty           -0.207    17.834    
    SLICE_X105Y117       FDRE (Setup_fdre_C_D)       -0.047    17.787    confreg/write_timer_end_r1_reg
  -------------------------------------------------------------------
                         required time                         17.787    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  7.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.141ns (19.192%)  route 0.594ns (80.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.590    -0.530    confreg/timer_clk
    SLICE_X114Y111       FDRE                                         r  confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  confreg/timer_reg[4]/Q
                         net (fo=2, routed)           0.594     0.205    confreg/timer_reg[4]
    SLICE_X115Y107       FDRE                                         r  confreg/timer_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.862    -0.289    confreg/cpu_clk
    SLICE_X115Y107       FDRE                                         r  confreg/timer_r1_reg[4]/C
                         clock pessimism              0.085    -0.204    
                         clock uncertainty            0.207     0.003    
    SLICE_X115Y107       FDRE (Hold_fdre_C_D)         0.047     0.050    confreg/timer_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.439%)  route 0.624ns (81.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.586    -0.534    confreg/timer_clk
    SLICE_X114Y117       FDRE                                         r  confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  confreg/timer_reg[31]/Q
                         net (fo=2, routed)           0.624     0.231    confreg/timer_reg[31]
    SLICE_X120Y117       FDRE                                         r  confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.856    -0.295    confreg/cpu_clk
    SLICE_X120Y117       FDRE                                         r  confreg/timer_r1_reg[31]/C
                         clock pessimism              0.085    -0.210    
                         clock uncertainty            0.207    -0.003    
    SLICE_X120Y117       FDRE (Hold_fdre_C_D)         0.076     0.073    confreg/timer_r1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.141ns (18.782%)  route 0.610ns (81.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.590    -0.530    confreg/timer_clk
    SLICE_X114Y110       FDRE                                         r  confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  confreg/timer_reg[2]/Q
                         net (fo=2, routed)           0.610     0.221    confreg/timer_reg[2]
    SLICE_X116Y107       FDRE                                         r  confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.863    -0.288    confreg/cpu_clk
    SLICE_X116Y107       FDRE                                         r  confreg/timer_r1_reg[2]/C
                         clock pessimism              0.085    -0.203    
                         clock uncertainty            0.207     0.004    
    SLICE_X116Y107       FDRE (Hold_fdre_C_D)         0.059     0.063    confreg/timer_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.340%)  route 0.628ns (81.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.586    -0.534    confreg/timer_clk
    SLICE_X114Y117       FDRE                                         r  confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.628     0.235    confreg/timer_reg[29]
    SLICE_X116Y116       FDRE                                         r  confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.857    -0.294    confreg/cpu_clk
    SLICE_X116Y116       FDRE                                         r  confreg/timer_r1_reg[29]/C
                         clock pessimism              0.085    -0.209    
                         clock uncertainty            0.207    -0.002    
    SLICE_X116Y116       FDRE (Hold_fdre_C_D)         0.076     0.074    confreg/timer_r1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 confreg/timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.522%)  route 0.620ns (81.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.532    confreg/timer_clk
    SLICE_X114Y114       FDRE                                         r  confreg/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y114       FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  confreg/timer_reg[17]/Q
                         net (fo=2, routed)           0.620     0.229    confreg/timer_reg[17]
    SLICE_X109Y113       FDRE                                         r  confreg/timer_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.857    -0.294    confreg/cpu_clk
    SLICE_X109Y113       FDRE                                         r  confreg/timer_r1_reg[17]/C
                         clock pessimism              0.085    -0.209    
                         clock uncertainty            0.207    -0.002    
    SLICE_X109Y113       FDRE (Hold_fdre_C_D)         0.070     0.068    confreg/timer_r1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 confreg/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.624%)  route 0.616ns (81.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.532    confreg/timer_clk
    SLICE_X114Y115       FDRE                                         r  confreg/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  confreg/timer_reg[23]/Q
                         net (fo=2, routed)           0.616     0.225    confreg/timer_reg[23]
    SLICE_X112Y115       FDRE                                         r  confreg/timer_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.857    -0.294    confreg/cpu_clk
    SLICE_X112Y115       FDRE                                         r  confreg/timer_r1_reg[23]/C
                         clock pessimism              0.085    -0.209    
                         clock uncertainty            0.207    -0.002    
    SLICE_X112Y115       FDRE (Hold_fdre_C_D)         0.063     0.061    confreg/timer_r1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.141ns (18.475%)  route 0.622ns (81.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.590    -0.530    confreg/timer_clk
    SLICE_X114Y111       FDRE                                         r  confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.622     0.233    confreg/timer_reg[7]
    SLICE_X114Y109       FDRE                                         r  confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.862    -0.289    confreg/cpu_clk
    SLICE_X114Y109       FDRE                                         r  confreg/timer_r1_reg[7]/C
                         clock pessimism              0.085    -0.204    
                         clock uncertainty            0.207     0.003    
    SLICE_X114Y109       FDRE (Hold_fdre_C_D)         0.066     0.069    confreg/timer_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.458%)  route 0.623ns (81.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.532    confreg/timer_clk
    SLICE_X114Y114       FDRE                                         r  confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y114       FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  confreg/timer_reg[19]/Q
                         net (fo=2, routed)           0.623     0.232    confreg/timer_reg[19]
    SLICE_X111Y115       FDRE                                         r  confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.856    -0.295    confreg/cpu_clk
    SLICE_X111Y115       FDRE                                         r  confreg/timer_r1_reg[19]/C
                         clock pessimism              0.085    -0.210    
                         clock uncertainty            0.207    -0.003    
    SLICE_X111Y115       FDRE (Hold_fdre_C_D)         0.070     0.067    confreg/timer_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.914%)  route 0.604ns (81.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.590    -0.530    confreg/timer_clk
    SLICE_X114Y111       FDRE                                         r  confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.604     0.216    confreg/timer_reg[5]
    SLICE_X115Y107       FDRE                                         r  confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.862    -0.289    confreg/cpu_clk
    SLICE_X115Y107       FDRE                                         r  confreg/timer_r1_reg[5]/C
                         clock pessimism              0.085    -0.204    
                         clock uncertainty            0.207     0.003    
    SLICE_X115Y107       FDRE (Hold_fdre_C_D)         0.047     0.050    confreg/timer_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.330%)  route 0.628ns (81.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.590    -0.530    confreg/timer_clk
    SLICE_X114Y110       FDRE                                         r  confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  confreg/timer_reg[3]/Q
                         net (fo=2, routed)           0.628     0.239    confreg/timer_reg[3]
    SLICE_X114Y109       FDRE                                         r  confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.862    -0.289    confreg/cpu_clk
    SLICE_X114Y109       FDRE                                         r  confreg/timer_r1_reg[3]/C
                         clock pessimism              0.085    -0.204    
                         clock uncertainty            0.207     0.003    
    SLICE_X114Y109       FDRE (Hold_fdre_C_D)         0.070     0.073    confreg/timer_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.538ns (11.223%)  route 4.256ns (88.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.760ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.428    -1.760    cpu_clk
    SLICE_X136Y108       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y108       FDRE (Prop_fdre_C_Q)         0.433    -1.327 f  cpu_resetn_reg/Q
                         net (fo=21, routed)          1.472     0.145    cpu/id/regfile/cpu_resetn
    SLICE_X134Y131       LUT1 (Prop_lut1_I0_O)        0.105     0.250 r  cpu/id/regfile/outPC[31]_i_1/O
                         net (fo=2670, routed)        2.784     3.034    confreg/RST
    SLICE_X114Y110       FDRE                                         r  confreg/timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.313     8.646    confreg/timer_clk
    SLICE_X114Y110       FDRE                                         r  confreg/timer_reg[0]/C
                         clock pessimism             -0.597     8.049    
                         clock uncertainty           -0.207     7.842    
    SLICE_X114Y110       FDRE (Setup_fdre_C_R)       -0.352     7.490    confreg/timer_reg[0]
  -------------------------------------------------------------------
                         required time                          7.490    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.538ns (11.223%)  route 4.256ns (88.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.760ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.428    -1.760    cpu_clk
    SLICE_X136Y108       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y108       FDRE (Prop_fdre_C_Q)         0.433    -1.327 f  cpu_resetn_reg/Q
                         net (fo=21, routed)          1.472     0.145    cpu/id/regfile/cpu_resetn
    SLICE_X134Y131       LUT1 (Prop_lut1_I0_O)        0.105     0.250 r  cpu/id/regfile/outPC[31]_i_1/O
                         net (fo=2670, routed)        2.784     3.034    confreg/RST
    SLICE_X114Y110       FDRE                                         r  confreg/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.313     8.646    confreg/timer_clk
    SLICE_X114Y110       FDRE                                         r  confreg/timer_reg[1]/C
                         clock pessimism             -0.597     8.049    
                         clock uncertainty           -0.207     7.842    
    SLICE_X114Y110       FDRE (Setup_fdre_C_R)       -0.352     7.490    confreg/timer_reg[1]
  -------------------------------------------------------------------
                         required time                          7.490    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.538ns (11.223%)  route 4.256ns (88.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.760ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.428    -1.760    cpu_clk
    SLICE_X136Y108       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y108       FDRE (Prop_fdre_C_Q)         0.433    -1.327 f  cpu_resetn_reg/Q
                         net (fo=21, routed)          1.472     0.145    cpu/id/regfile/cpu_resetn
    SLICE_X134Y131       LUT1 (Prop_lut1_I0_O)        0.105     0.250 r  cpu/id/regfile/outPC[31]_i_1/O
                         net (fo=2670, routed)        2.784     3.034    confreg/RST
    SLICE_X114Y110       FDRE                                         r  confreg/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.313     8.646    confreg/timer_clk
    SLICE_X114Y110       FDRE                                         r  confreg/timer_reg[2]/C
                         clock pessimism             -0.597     8.049    
                         clock uncertainty           -0.207     7.842    
    SLICE_X114Y110       FDRE (Setup_fdre_C_R)       -0.352     7.490    confreg/timer_reg[2]
  -------------------------------------------------------------------
                         required time                          7.490    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.538ns (11.223%)  route 4.256ns (88.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.760ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.428    -1.760    cpu_clk
    SLICE_X136Y108       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y108       FDRE (Prop_fdre_C_Q)         0.433    -1.327 f  cpu_resetn_reg/Q
                         net (fo=21, routed)          1.472     0.145    cpu/id/regfile/cpu_resetn
    SLICE_X134Y131       LUT1 (Prop_lut1_I0_O)        0.105     0.250 r  cpu/id/regfile/outPC[31]_i_1/O
                         net (fo=2670, routed)        2.784     3.034    confreg/RST
    SLICE_X114Y110       FDRE                                         r  confreg/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.313     8.646    confreg/timer_clk
    SLICE_X114Y110       FDRE                                         r  confreg/timer_reg[3]/C
                         clock pessimism             -0.597     8.049    
                         clock uncertainty           -0.207     7.842    
    SLICE_X114Y110       FDRE (Setup_fdre_C_R)       -0.352     7.490    confreg/timer_reg[3]
  -------------------------------------------------------------------
                         required time                          7.490    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 0.538ns (11.550%)  route 4.120ns (88.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.760ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.428    -1.760    cpu_clk
    SLICE_X136Y108       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y108       FDRE (Prop_fdre_C_Q)         0.433    -1.327 f  cpu_resetn_reg/Q
                         net (fo=21, routed)          1.472     0.145    cpu/id/regfile/cpu_resetn
    SLICE_X134Y131       LUT1 (Prop_lut1_I0_O)        0.105     0.250 r  cpu/id/regfile/outPC[31]_i_1/O
                         net (fo=2670, routed)        2.648     2.898    confreg/RST
    SLICE_X114Y111       FDRE                                         r  confreg/timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.312     8.645    confreg/timer_clk
    SLICE_X114Y111       FDRE                                         r  confreg/timer_reg[4]/C
                         clock pessimism             -0.597     8.048    
                         clock uncertainty           -0.207     7.841    
    SLICE_X114Y111       FDRE (Setup_fdre_C_R)       -0.352     7.489    confreg/timer_reg[4]
  -------------------------------------------------------------------
                         required time                          7.489    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 0.538ns (11.550%)  route 4.120ns (88.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.760ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.428    -1.760    cpu_clk
    SLICE_X136Y108       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y108       FDRE (Prop_fdre_C_Q)         0.433    -1.327 f  cpu_resetn_reg/Q
                         net (fo=21, routed)          1.472     0.145    cpu/id/regfile/cpu_resetn
    SLICE_X134Y131       LUT1 (Prop_lut1_I0_O)        0.105     0.250 r  cpu/id/regfile/outPC[31]_i_1/O
                         net (fo=2670, routed)        2.648     2.898    confreg/RST
    SLICE_X114Y111       FDRE                                         r  confreg/timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.312     8.645    confreg/timer_clk
    SLICE_X114Y111       FDRE                                         r  confreg/timer_reg[5]/C
                         clock pessimism             -0.597     8.048    
                         clock uncertainty           -0.207     7.841    
    SLICE_X114Y111       FDRE (Setup_fdre_C_R)       -0.352     7.489    confreg/timer_reg[5]
  -------------------------------------------------------------------
                         required time                          7.489    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 0.538ns (11.550%)  route 4.120ns (88.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.760ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.428    -1.760    cpu_clk
    SLICE_X136Y108       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y108       FDRE (Prop_fdre_C_Q)         0.433    -1.327 f  cpu_resetn_reg/Q
                         net (fo=21, routed)          1.472     0.145    cpu/id/regfile/cpu_resetn
    SLICE_X134Y131       LUT1 (Prop_lut1_I0_O)        0.105     0.250 r  cpu/id/regfile/outPC[31]_i_1/O
                         net (fo=2670, routed)        2.648     2.898    confreg/RST
    SLICE_X114Y111       FDRE                                         r  confreg/timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.312     8.645    confreg/timer_clk
    SLICE_X114Y111       FDRE                                         r  confreg/timer_reg[6]/C
                         clock pessimism             -0.597     8.048    
                         clock uncertainty           -0.207     7.841    
    SLICE_X114Y111       FDRE (Setup_fdre_C_R)       -0.352     7.489    confreg/timer_reg[6]
  -------------------------------------------------------------------
                         required time                          7.489    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 0.538ns (11.550%)  route 4.120ns (88.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.760ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.428    -1.760    cpu_clk
    SLICE_X136Y108       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y108       FDRE (Prop_fdre_C_Q)         0.433    -1.327 f  cpu_resetn_reg/Q
                         net (fo=21, routed)          1.472     0.145    cpu/id/regfile/cpu_resetn
    SLICE_X134Y131       LUT1 (Prop_lut1_I0_O)        0.105     0.250 r  cpu/id/regfile/outPC[31]_i_1/O
                         net (fo=2670, routed)        2.648     2.898    confreg/RST
    SLICE_X114Y111       FDRE                                         r  confreg/timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.312     8.645    confreg/timer_clk
    SLICE_X114Y111       FDRE                                         r  confreg/timer_reg[7]/C
                         clock pessimism             -0.597     8.048    
                         clock uncertainty           -0.207     7.841    
    SLICE_X114Y111       FDRE (Setup_fdre_C_R)       -0.352     7.489    confreg/timer_reg[7]
  -------------------------------------------------------------------
                         required time                          7.489    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.538ns (11.849%)  route 4.002ns (88.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.760ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.428    -1.760    cpu_clk
    SLICE_X136Y108       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y108       FDRE (Prop_fdre_C_Q)         0.433    -1.327 f  cpu_resetn_reg/Q
                         net (fo=21, routed)          1.472     0.145    cpu/id/regfile/cpu_resetn
    SLICE_X134Y131       LUT1 (Prop_lut1_I0_O)        0.105     0.250 r  cpu/id/regfile/outPC[31]_i_1/O
                         net (fo=2670, routed)        2.530     2.781    confreg/RST
    SLICE_X114Y112       FDRE                                         r  confreg/timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.312     8.645    confreg/timer_clk
    SLICE_X114Y112       FDRE                                         r  confreg/timer_reg[10]/C
                         clock pessimism             -0.597     8.048    
                         clock uncertainty           -0.207     7.841    
    SLICE_X114Y112       FDRE (Setup_fdre_C_R)       -0.352     7.489    confreg/timer_reg[10]
  -------------------------------------------------------------------
                         required time                          7.489    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.538ns (11.849%)  route 4.002ns (88.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.645 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.760ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        1.428    -1.760    cpu_clk
    SLICE_X136Y108       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y108       FDRE (Prop_fdre_C_Q)         0.433    -1.327 f  cpu_resetn_reg/Q
                         net (fo=21, routed)          1.472     0.145    cpu/id/regfile/cpu_resetn
    SLICE_X134Y131       LUT1 (Prop_lut1_I0_O)        0.105     0.250 r  cpu/id/regfile/outPC[31]_i_1/O
                         net (fo=2670, routed)        2.530     2.781    confreg/RST
    SLICE_X114Y112       FDRE                                         r  confreg/timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.312     8.645    confreg/timer_clk
    SLICE_X114Y112       FDRE                                         r  confreg/timer_reg[11]/C
                         clock pessimism             -0.597     8.048    
                         clock uncertainty           -0.207     7.841    
    SLICE_X114Y112       FDRE (Setup_fdre_C_R)       -0.352     7.489    confreg/timer_reg[11]
  -------------------------------------------------------------------
                         required time                          7.489    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                  4.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.128ns (19.169%)  route 0.540ns (80.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.587    -0.533    confreg/cpu_clk
    SLICE_X111Y114       FDRE                                         r  confreg/conf_wdata_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y114       FDRE (Prop_fdre_C_Q)         0.128    -0.405 r  confreg/conf_wdata_r_reg[4]/Q
                         net (fo=1, routed)           0.540     0.135    confreg/conf_wdata_r__0[4]
    SLICE_X113Y113       FDRE                                         r  confreg/conf_wdata_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.858    -0.293    confreg/timer_clk
    SLICE_X113Y113       FDRE                                         r  confreg/conf_wdata_r1_reg[4]/C
                         clock pessimism              0.085    -0.208    
                         clock uncertainty            0.207    -0.001    
    SLICE_X113Y113       FDRE (Hold_fdre_C_D)        -0.007    -0.008    confreg/conf_wdata_r1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.164ns (21.682%)  route 0.592ns (78.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.588    -0.532    confreg/cpu_clk
    SLICE_X112Y114       FDRE                                         r  confreg/conf_wdata_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  confreg/conf_wdata_r_reg[9]/Q
                         net (fo=1, routed)           0.592     0.224    confreg/conf_wdata_r__0[9]
    SLICE_X112Y112       FDRE                                         r  confreg/conf_wdata_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.859    -0.292    confreg/timer_clk
    SLICE_X112Y112       FDRE                                         r  confreg/conf_wdata_r1_reg[9]/C
                         clock pessimism              0.085    -0.207    
                         clock uncertainty            0.207    -0.000    
    SLICE_X112Y112       FDRE (Hold_fdre_C_D)         0.076     0.076    confreg/conf_wdata_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.141ns (19.401%)  route 0.586ns (80.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.586    -0.534    confreg/cpu_clk
    SLICE_X111Y116       FDRE                                         r  confreg/conf_wdata_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  confreg/conf_wdata_r_reg[24]/Q
                         net (fo=1, routed)           0.586     0.193    confreg/conf_wdata_r__0[24]
    SLICE_X113Y116       FDRE                                         r  confreg/conf_wdata_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.856    -0.295    confreg/timer_clk
    SLICE_X113Y116       FDRE                                         r  confreg/conf_wdata_r1_reg[24]/C
                         clock pessimism              0.085    -0.210    
                         clock uncertainty            0.207    -0.003    
    SLICE_X113Y116       FDRE (Hold_fdre_C_D)         0.047     0.044    confreg/conf_wdata_r1_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.141ns (19.352%)  route 0.588ns (80.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.586    -0.534    confreg/cpu_clk
    SLICE_X113Y117       FDRE                                         r  confreg/conf_wdata_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  confreg/conf_wdata_r_reg[22]/Q
                         net (fo=1, routed)           0.588     0.195    confreg/conf_wdata_r__0[22]
    SLICE_X113Y116       FDRE                                         r  confreg/conf_wdata_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.856    -0.295    confreg/timer_clk
    SLICE_X113Y116       FDRE                                         r  confreg/conf_wdata_r1_reg[22]/C
                         clock pessimism              0.085    -0.210    
                         clock uncertainty            0.207    -0.003    
    SLICE_X113Y116       FDRE (Hold_fdre_C_D)         0.047     0.044    confreg/conf_wdata_r1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.526%)  route 0.620ns (81.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.586    -0.534    confreg/cpu_clk
    SLICE_X111Y116       FDRE                                         r  confreg/conf_wdata_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  confreg/conf_wdata_r_reg[13]/Q
                         net (fo=1, routed)           0.620     0.227    confreg/conf_wdata_r__0[13]
    SLICE_X112Y116       FDRE                                         r  confreg/conf_wdata_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.856    -0.295    confreg/timer_clk
    SLICE_X112Y116       FDRE                                         r  confreg/conf_wdata_r1_reg[13]/C
                         clock pessimism              0.085    -0.210    
                         clock uncertainty            0.207    -0.003    
    SLICE_X112Y116       FDRE (Hold_fdre_C_D)         0.076     0.073    confreg/conf_wdata_r1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.164ns (21.543%)  route 0.597ns (78.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.585    -0.535    confreg/cpu_clk
    SLICE_X112Y118       FDRE                                         r  confreg/conf_wdata_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  confreg/conf_wdata_r_reg[27]/Q
                         net (fo=1, routed)           0.597     0.226    confreg/conf_wdata_r__0[27]
    SLICE_X112Y117       FDRE                                         r  confreg/conf_wdata_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.855    -0.296    confreg/timer_clk
    SLICE_X112Y117       FDRE                                         r  confreg/conf_wdata_r1_reg[27]/C
                         clock pessimism              0.085    -0.211    
                         clock uncertainty            0.207    -0.004    
    SLICE_X112Y117       FDRE (Hold_fdre_C_D)         0.076     0.072    confreg/conf_wdata_r1_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.164ns (21.475%)  route 0.600ns (78.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.585    -0.535    confreg/cpu_clk
    SLICE_X112Y118       FDRE                                         r  confreg/conf_wdata_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  confreg/conf_wdata_r_reg[26]/Q
                         net (fo=1, routed)           0.600     0.229    confreg/conf_wdata_r__0[26]
    SLICE_X112Y117       FDRE                                         r  confreg/conf_wdata_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.855    -0.296    confreg/timer_clk
    SLICE_X112Y117       FDRE                                         r  confreg/conf_wdata_r1_reg[26]/C
                         clock pessimism              0.085    -0.211    
                         clock uncertainty            0.207    -0.004    
    SLICE_X112Y117       FDRE (Hold_fdre_C_D)         0.076     0.072    confreg/conf_wdata_r1_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.128ns (18.846%)  route 0.551ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.586    -0.534    confreg/cpu_clk
    SLICE_X113Y117       FDRE                                         r  confreg/conf_wdata_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDRE (Prop_fdre_C_Q)         0.128    -0.406 r  confreg/conf_wdata_r_reg[31]/Q
                         net (fo=1, routed)           0.551     0.145    confreg/conf_wdata_r__0[31]
    SLICE_X113Y118       FDRE                                         r  confreg/conf_wdata_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.854    -0.297    confreg/timer_clk
    SLICE_X113Y118       FDRE                                         r  confreg/conf_wdata_r1_reg[31]/C
                         clock pessimism              0.085    -0.212    
                         clock uncertainty            0.207    -0.005    
    SLICE_X113Y118       FDRE (Hold_fdre_C_D)        -0.007    -0.012    confreg/conf_wdata_r1_reg[31]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.141ns (18.485%)  route 0.622ns (81.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.589    -0.531    confreg/cpu_clk
    SLICE_X113Y112       FDRE                                         r  confreg/conf_wdata_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  confreg/conf_wdata_r_reg[8]/Q
                         net (fo=1, routed)           0.622     0.232    confreg/conf_wdata_r__0[8]
    SLICE_X115Y112       FDRE                                         r  confreg/conf_wdata_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.859    -0.292    confreg/timer_clk
    SLICE_X115Y112       FDRE                                         r  confreg/conf_wdata_r1_reg[8]/C
                         clock pessimism              0.085    -0.207    
                         clock uncertainty            0.207    -0.000    
    SLICE_X115Y112       FDRE (Hold_fdre_C_D)         0.070     0.070    confreg/conf_wdata_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.023%)  route 0.600ns (80.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2850, routed)        0.586    -0.534    confreg/cpu_clk
    SLICE_X113Y117       FDRE                                         r  confreg/conf_wdata_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  confreg/conf_wdata_r_reg[23]/Q
                         net (fo=1, routed)           0.600     0.207    confreg/conf_wdata_r__0[23]
    SLICE_X113Y116       FDRE                                         r  confreg/conf_wdata_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.856    -0.295    confreg/timer_clk
    SLICE_X113Y116       FDRE                                         r  confreg/conf_wdata_r1_reg[23]/C
                         clock pessimism              0.085    -0.210    
                         clock uncertainty            0.207    -0.003    
    SLICE_X113Y116       FDRE (Hold_fdre_C_D)         0.047     0.044    confreg/conf_wdata_r1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.163    





