;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; A0
A0__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
A0__0__MASK EQU 0x01
A0__0__PC EQU CYREG_PRT0_PC0
A0__0__PORT EQU 0
A0__0__SHIFT EQU 0
A0__AG EQU CYREG_PRT0_AG
A0__AMUX EQU CYREG_PRT0_AMUX
A0__BIE EQU CYREG_PRT0_BIE
A0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
A0__BYP EQU CYREG_PRT0_BYP
A0__CTL EQU CYREG_PRT0_CTL
A0__DM0 EQU CYREG_PRT0_DM0
A0__DM1 EQU CYREG_PRT0_DM1
A0__DM2 EQU CYREG_PRT0_DM2
A0__DR EQU CYREG_PRT0_DR
A0__INP_DIS EQU CYREG_PRT0_INP_DIS
A0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
A0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
A0__LCD_EN EQU CYREG_PRT0_LCD_EN
A0__MASK EQU 0x01
A0__PORT EQU 0
A0__PRT EQU CYREG_PRT0_PRT
A0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
A0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
A0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
A0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
A0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
A0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
A0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
A0__PS EQU CYREG_PRT0_PS
A0__SHIFT EQU 0
A0__SLW EQU CYREG_PRT0_SLW

; A1
A1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
A1__0__MASK EQU 0x02
A1__0__PC EQU CYREG_PRT0_PC1
A1__0__PORT EQU 0
A1__0__SHIFT EQU 1
A1__AG EQU CYREG_PRT0_AG
A1__AMUX EQU CYREG_PRT0_AMUX
A1__BIE EQU CYREG_PRT0_BIE
A1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
A1__BYP EQU CYREG_PRT0_BYP
A1__CTL EQU CYREG_PRT0_CTL
A1__DM0 EQU CYREG_PRT0_DM0
A1__DM1 EQU CYREG_PRT0_DM1
A1__DM2 EQU CYREG_PRT0_DM2
A1__DR EQU CYREG_PRT0_DR
A1__INP_DIS EQU CYREG_PRT0_INP_DIS
A1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
A1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
A1__LCD_EN EQU CYREG_PRT0_LCD_EN
A1__MASK EQU 0x02
A1__PORT EQU 0
A1__PRT EQU CYREG_PRT0_PRT
A1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
A1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
A1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
A1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
A1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
A1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
A1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
A1__PS EQU CYREG_PRT0_PS
A1__SHIFT EQU 1
A1__SLW EQU CYREG_PRT0_SLW

; A2
A2__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
A2__0__MASK EQU 0x04
A2__0__PC EQU CYREG_PRT0_PC2
A2__0__PORT EQU 0
A2__0__SHIFT EQU 2
A2__AG EQU CYREG_PRT0_AG
A2__AMUX EQU CYREG_PRT0_AMUX
A2__BIE EQU CYREG_PRT0_BIE
A2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
A2__BYP EQU CYREG_PRT0_BYP
A2__CTL EQU CYREG_PRT0_CTL
A2__DM0 EQU CYREG_PRT0_DM0
A2__DM1 EQU CYREG_PRT0_DM1
A2__DM2 EQU CYREG_PRT0_DM2
A2__DR EQU CYREG_PRT0_DR
A2__INP_DIS EQU CYREG_PRT0_INP_DIS
A2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
A2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
A2__LCD_EN EQU CYREG_PRT0_LCD_EN
A2__MASK EQU 0x04
A2__PORT EQU 0
A2__PRT EQU CYREG_PRT0_PRT
A2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
A2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
A2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
A2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
A2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
A2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
A2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
A2__PS EQU CYREG_PRT0_PS
A2__SHIFT EQU 2
A2__SLW EQU CYREG_PRT0_SLW

; A3
A3__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
A3__0__MASK EQU 0x08
A3__0__PC EQU CYREG_PRT0_PC3
A3__0__PORT EQU 0
A3__0__SHIFT EQU 3
A3__AG EQU CYREG_PRT0_AG
A3__AMUX EQU CYREG_PRT0_AMUX
A3__BIE EQU CYREG_PRT0_BIE
A3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
A3__BYP EQU CYREG_PRT0_BYP
A3__CTL EQU CYREG_PRT0_CTL
A3__DM0 EQU CYREG_PRT0_DM0
A3__DM1 EQU CYREG_PRT0_DM1
A3__DM2 EQU CYREG_PRT0_DM2
A3__DR EQU CYREG_PRT0_DR
A3__INP_DIS EQU CYREG_PRT0_INP_DIS
A3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
A3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
A3__LCD_EN EQU CYREG_PRT0_LCD_EN
A3__MASK EQU 0x08
A3__PORT EQU 0
A3__PRT EQU CYREG_PRT0_PRT
A3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
A3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
A3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
A3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
A3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
A3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
A3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
A3__PS EQU CYREG_PRT0_PS
A3__SHIFT EQU 3
A3__SLW EQU CYREG_PRT0_SLW

; Rx
Rx__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx__0__MASK EQU 0x40
Rx__0__PC EQU CYREG_PRT12_PC6
Rx__0__PORT EQU 12
Rx__0__SHIFT EQU 6
Rx__AG EQU CYREG_PRT12_AG
Rx__BIE EQU CYREG_PRT12_BIE
Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx__BYP EQU CYREG_PRT12_BYP
Rx__DM0 EQU CYREG_PRT12_DM0
Rx__DM1 EQU CYREG_PRT12_DM1
Rx__DM2 EQU CYREG_PRT12_DM2
Rx__DR EQU CYREG_PRT12_DR
Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx__MASK EQU 0x40
Rx__PORT EQU 12
Rx__PRT EQU CYREG_PRT12_PRT
Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx__PS EQU CYREG_PRT12_PS
Rx__SHIFT EQU 6
Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx__SLW EQU CYREG_PRT12_SLW
Rx_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Rx_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Rx_Int__INTC_MASK EQU 0x01
Rx_Int__INTC_NUMBER EQU 0
Rx_Int__INTC_PRIOR_NUM EQU 7
Rx_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Rx_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Rx_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
Rx_Timer_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Rx_Timer_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Rx_Timer_Int__INTC_MASK EQU 0x02
Rx_Timer_Int__INTC_NUMBER EQU 1
Rx_Timer_Int__INTC_PRIOR_NUM EQU 7
Rx_Timer_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Rx_Timer_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Rx_Timer_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
Rx_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Rx_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Rx_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Rx_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Rx_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Rx_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Rx_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Rx_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Rx_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Rx_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
Rx_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Rx_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Rx_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Rx_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
Rx_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
Rx_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
Rx_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Rx_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Rx_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Rx_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Rx_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Rx_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Rx_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Rx_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Rx_Timer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Rx_Timer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Rx_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Rx_Timer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Rx_Timer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Rx_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Rx_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Rx_Timer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Rx_Timer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Rx_Timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Rx_Timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Rx_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Rx_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Rx_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Rx_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Rx_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Rx_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Rx_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Rx_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Rx_Timer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Rx_Timer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Rx_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Rx_Timer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Rx_Timer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Rx_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Rx_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Rx_Timer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Rx_Timer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
Rx_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Rx_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Rx_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Rx_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Rx_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Rx_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Rx_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Rx_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Rx_Timer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B0_UDB12_A0
Rx_Timer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B0_UDB12_A1
Rx_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Rx_Timer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B0_UDB12_D0
Rx_Timer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B0_UDB12_D1
Rx_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Rx_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Rx_Timer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B0_UDB12_F0
Rx_Timer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B0_UDB12_F1
Rx_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Rx_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Rx_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Rx_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Rx_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Rx_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Rx_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Rx_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Rx_Timer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B0_UDB13_A0
Rx_Timer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B0_UDB13_A1
Rx_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Rx_Timer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B0_UDB13_D0
Rx_Timer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B0_UDB13_D1
Rx_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Rx_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Rx_Timer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B0_UDB13_F0
Rx_Timer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B0_UDB13_F1
Rx_Timer_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Rx_Timer_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

; Tx
Tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx__0__MASK EQU 0x80
Tx__0__PC EQU CYREG_PRT12_PC7
Tx__0__PORT EQU 12
Tx__0__SHIFT EQU 7
Tx__AG EQU CYREG_PRT12_AG
Tx__BIE EQU CYREG_PRT12_BIE
Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx__BYP EQU CYREG_PRT12_BYP
Tx__DM0 EQU CYREG_PRT12_DM0
Tx__DM1 EQU CYREG_PRT12_DM1
Tx__DM2 EQU CYREG_PRT12_DM2
Tx__DR EQU CYREG_PRT12_DR
Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx__MASK EQU 0x80
Tx__PORT EQU 12
Tx__PRT EQU CYREG_PRT12_PRT
Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx__PS EQU CYREG_PRT12_PS
Tx__SHIFT EQU 7
Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx__SLW EQU CYREG_PRT12_SLW

; ADC
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

; DIP
DIP__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
DIP__0__MASK EQU 0x10
DIP__0__PC EQU CYREG_PRT3_PC4
DIP__0__PORT EQU 3
DIP__0__SHIFT EQU 4
DIP__1__INTTYPE EQU CYREG_PICU3_INTTYPE5
DIP__1__MASK EQU 0x20
DIP__1__PC EQU CYREG_PRT3_PC5
DIP__1__PORT EQU 3
DIP__1__SHIFT EQU 5
DIP__2__INTTYPE EQU CYREG_PICU3_INTTYPE6
DIP__2__MASK EQU 0x40
DIP__2__PC EQU CYREG_PRT3_PC6
DIP__2__PORT EQU 3
DIP__2__SHIFT EQU 6
DIP__3__INTTYPE EQU CYREG_PICU3_INTTYPE7
DIP__3__MASK EQU 0x80
DIP__3__PC EQU CYREG_PRT3_PC7
DIP__3__PORT EQU 3
DIP__3__SHIFT EQU 7
DIP__AG EQU CYREG_PRT3_AG
DIP__AMUX EQU CYREG_PRT3_AMUX
DIP__BIE EQU CYREG_PRT3_BIE
DIP__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DIP__BYP EQU CYREG_PRT3_BYP
DIP__CTL EQU CYREG_PRT3_CTL
DIP__DM0 EQU CYREG_PRT3_DM0
DIP__DM1 EQU CYREG_PRT3_DM1
DIP__DM2 EQU CYREG_PRT3_DM2
DIP__DR EQU CYREG_PRT3_DR
DIP__INP_DIS EQU CYREG_PRT3_INP_DIS
DIP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DIP__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DIP__LCD_EN EQU CYREG_PRT3_LCD_EN
DIP__MASK EQU 0xF0
DIP__PORT EQU 3
DIP__PRT EQU CYREG_PRT3_PRT
DIP__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DIP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DIP__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DIP__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DIP__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DIP__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DIP__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DIP__PS EQU CYREG_PRT3_PS
DIP__SHIFT EQU 4
DIP__SLW EQU CYREG_PRT3_SLW

; LED
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

; DINP
DINP__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
DINP__0__MASK EQU 0x10
DINP__0__PC EQU CYREG_PRT0_PC4
DINP__0__PORT EQU 0
DINP__0__SHIFT EQU 4
DINP__1__INTTYPE EQU CYREG_PICU0_INTTYPE5
DINP__1__MASK EQU 0x20
DINP__1__PC EQU CYREG_PRT0_PC5
DINP__1__PORT EQU 0
DINP__1__SHIFT EQU 5
DINP__2__INTTYPE EQU CYREG_PICU0_INTTYPE6
DINP__2__MASK EQU 0x40
DINP__2__PC EQU CYREG_PRT0_PC6
DINP__2__PORT EQU 0
DINP__2__SHIFT EQU 6
DINP__3__INTTYPE EQU CYREG_PICU0_INTTYPE7
DINP__3__MASK EQU 0x80
DINP__3__PC EQU CYREG_PRT0_PC7
DINP__3__PORT EQU 0
DINP__3__SHIFT EQU 7
DINP__AG EQU CYREG_PRT0_AG
DINP__AMUX EQU CYREG_PRT0_AMUX
DINP__BIE EQU CYREG_PRT0_BIE
DINP__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DINP__BYP EQU CYREG_PRT0_BYP
DINP__CTL EQU CYREG_PRT0_CTL
DINP__DM0 EQU CYREG_PRT0_DM0
DINP__DM1 EQU CYREG_PRT0_DM1
DINP__DM2 EQU CYREG_PRT0_DM2
DINP__DR EQU CYREG_PRT0_DR
DINP__INP_DIS EQU CYREG_PRT0_INP_DIS
DINP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DINP__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DINP__LCD_EN EQU CYREG_PRT0_LCD_EN
DINP__MASK EQU 0xF0
DINP__PORT EQU 0
DINP__PRT EQU CYREG_PRT0_PRT
DINP__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DINP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DINP__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DINP__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DINP__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DINP__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DINP__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DINP__PS EQU CYREG_PRT0_PS
DINP__SHIFT EQU 4
DINP__SLW EQU CYREG_PRT0_SLW

; MISO
MISO__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
MISO__0__MASK EQU 0x20
MISO__0__PC EQU CYREG_PRT2_PC5
MISO__0__PORT EQU 2
MISO__0__SHIFT EQU 5
MISO__AG EQU CYREG_PRT2_AG
MISO__AMUX EQU CYREG_PRT2_AMUX
MISO__BIE EQU CYREG_PRT2_BIE
MISO__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MISO__BYP EQU CYREG_PRT2_BYP
MISO__CTL EQU CYREG_PRT2_CTL
MISO__DM0 EQU CYREG_PRT2_DM0
MISO__DM1 EQU CYREG_PRT2_DM1
MISO__DM2 EQU CYREG_PRT2_DM2
MISO__DR EQU CYREG_PRT2_DR
MISO__INP_DIS EQU CYREG_PRT2_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MISO__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT2_LCD_EN
MISO__MASK EQU 0x20
MISO__PORT EQU 2
MISO__PRT EQU CYREG_PRT2_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MISO__PS EQU CYREG_PRT2_PS
MISO__SHIFT EQU 5
MISO__SLW EQU CYREG_PRT2_SLW

; MOSI
MOSI__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
MOSI__0__MASK EQU 0x40
MOSI__0__PC EQU CYREG_PRT2_PC6
MOSI__0__PORT EQU 2
MOSI__0__SHIFT EQU 6
MOSI__AG EQU CYREG_PRT2_AG
MOSI__AMUX EQU CYREG_PRT2_AMUX
MOSI__BIE EQU CYREG_PRT2_BIE
MOSI__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MOSI__BYP EQU CYREG_PRT2_BYP
MOSI__CTL EQU CYREG_PRT2_CTL
MOSI__DM0 EQU CYREG_PRT2_DM0
MOSI__DM1 EQU CYREG_PRT2_DM1
MOSI__DM2 EQU CYREG_PRT2_DM2
MOSI__DR EQU CYREG_PRT2_DR
MOSI__INP_DIS EQU CYREG_PRT2_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MOSI__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT2_LCD_EN
MOSI__MASK EQU 0x40
MOSI__PORT EQU 2
MOSI__PRT EQU CYREG_PRT2_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MOSI__PS EQU CYREG_PRT2_PS
MOSI__SHIFT EQU 6
MOSI__SLW EQU CYREG_PRT2_SLW

; SCLK
SCLK__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
SCLK__0__MASK EQU 0x80
SCLK__0__PC EQU CYREG_PRT2_PC7
SCLK__0__PORT EQU 2
SCLK__0__SHIFT EQU 7
SCLK__AG EQU CYREG_PRT2_AG
SCLK__AMUX EQU CYREG_PRT2_AMUX
SCLK__BIE EQU CYREG_PRT2_BIE
SCLK__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SCLK__BYP EQU CYREG_PRT2_BYP
SCLK__CTL EQU CYREG_PRT2_CTL
SCLK__DM0 EQU CYREG_PRT2_DM0
SCLK__DM1 EQU CYREG_PRT2_DM1
SCLK__DM2 EQU CYREG_PRT2_DM2
SCLK__DR EQU CYREG_PRT2_DR
SCLK__INP_DIS EQU CYREG_PRT2_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SCLK__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT2_LCD_EN
SCLK__MASK EQU 0x80
SCLK__PORT EQU 2
SCLK__PRT EQU CYREG_PRT2_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SCLK__PS EQU CYREG_PRT2_PS
SCLK__SHIFT EQU 7
SCLK__SLW EQU CYREG_PRT2_SLW

; SPIM
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB13_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB13_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB12_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB12_ST
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB15_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB15_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB15_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB15_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB15_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB15_F1
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB15_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB15_ST
SPIM_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SPIM_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SPIM_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SPIM_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_IntClock__INDEX EQU 0x01
SPIM_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_IntClock__PM_ACT_MSK EQU 0x02
SPIM_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_IntClock__PM_STBY_MSK EQU 0x02

; RS485
RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
RS485_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
RS485_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
RS485_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
RS485_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
RS485_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
RS485_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
RS485_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
RS485_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
RS485_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
RS485_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
RS485_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
RS485_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
RS485_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
RS485_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
RS485_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
RS485_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
RS485_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
RS485_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
RS485_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
RS485_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
RS485_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
RS485_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
RS485_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
RS485_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
RS485_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
RS485_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
RS485_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
RS485_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
RS485_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
RS485_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
RS485_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
RS485_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
RS485_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
RS485_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
RS485_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
RS485_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
RS485_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
RS485_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
RS485_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
RS485_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
RS485_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
RS485_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
RS485_BUART_sRX_RxSts__3__MASK EQU 0x08
RS485_BUART_sRX_RxSts__3__POS EQU 3
RS485_BUART_sRX_RxSts__4__MASK EQU 0x10
RS485_BUART_sRX_RxSts__4__POS EQU 4
RS485_BUART_sRX_RxSts__5__MASK EQU 0x20
RS485_BUART_sRX_RxSts__5__POS EQU 5
RS485_BUART_sRX_RxSts__MASK EQU 0x38
RS485_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
RS485_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
RS485_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
RS485_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
RS485_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
RS485_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
RS485_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
RS485_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
RS485_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
RS485_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
RS485_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
RS485_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
RS485_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
RS485_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
RS485_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
RS485_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
RS485_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
RS485_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
RS485_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
RS485_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
RS485_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
RS485_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
RS485_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
RS485_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
RS485_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
RS485_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
RS485_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
RS485_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
RS485_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
RS485_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
RS485_BUART_sTX_TxSts__0__MASK EQU 0x01
RS485_BUART_sTX_TxSts__0__POS EQU 0
RS485_BUART_sTX_TxSts__1__MASK EQU 0x02
RS485_BUART_sTX_TxSts__1__POS EQU 1
RS485_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
RS485_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
RS485_BUART_sTX_TxSts__2__MASK EQU 0x04
RS485_BUART_sTX_TxSts__2__POS EQU 2
RS485_BUART_sTX_TxSts__3__MASK EQU 0x08
RS485_BUART_sTX_TxSts__3__POS EQU 3
RS485_BUART_sTX_TxSts__MASK EQU 0x0F
RS485_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
RS485_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
RS485_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
RS485_En__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
RS485_En__0__MASK EQU 0x20
RS485_En__0__PC EQU CYREG_PRT12_PC5
RS485_En__0__PORT EQU 12
RS485_En__0__SHIFT EQU 5
RS485_En__AG EQU CYREG_PRT12_AG
RS485_En__BIE EQU CYREG_PRT12_BIE
RS485_En__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RS485_En__BYP EQU CYREG_PRT12_BYP
RS485_En__DM0 EQU CYREG_PRT12_DM0
RS485_En__DM1 EQU CYREG_PRT12_DM1
RS485_En__DM2 EQU CYREG_PRT12_DM2
RS485_En__DR EQU CYREG_PRT12_DR
RS485_En__INP_DIS EQU CYREG_PRT12_INP_DIS
RS485_En__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RS485_En__MASK EQU 0x20
RS485_En__PORT EQU 12
RS485_En__PRT EQU CYREG_PRT12_PRT
RS485_En__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RS485_En__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RS485_En__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RS485_En__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RS485_En__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RS485_En__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RS485_En__PS EQU CYREG_PRT12_PS
RS485_En__SHIFT EQU 5
RS485_En__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RS485_En__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RS485_En__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RS485_En__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RS485_En__SLW EQU CYREG_PRT12_SLW
RS485_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
RS485_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
RS485_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
RS485_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
RS485_IntClock__INDEX EQU 0x02
RS485_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
RS485_IntClock__PM_ACT_MSK EQU 0x04
RS485_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
RS485_IntClock__PM_STBY_MSK EQU 0x04

; Timer
Timer_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Timer_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Timer_Int__INTC_MASK EQU 0x04
Timer_Int__INTC_NUMBER EQU 2
Timer_Int__INTC_PRIOR_NUM EQU 7
Timer_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Timer_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Timer_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_TimerHW__PM_ACT_MSK EQU 0x01
Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_TimerHW__PM_STBY_MSK EQU 0x01
Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

; Wemos
Wemos_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Wemos_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Wemos_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Wemos_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Wemos_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Wemos_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Wemos_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Wemos_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Wemos_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Wemos_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Wemos_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Wemos_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Wemos_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
Wemos_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Wemos_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Wemos_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Wemos_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
Wemos_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Wemos_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
Wemos_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
Wemos_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Wemos_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Wemos_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Wemos_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
Wemos_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
Wemos_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
Wemos_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Wemos_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Wemos_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Wemos_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Wemos_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Wemos_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Wemos_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Wemos_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Wemos_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
Wemos_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
Wemos_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Wemos_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
Wemos_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
Wemos_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Wemos_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Wemos_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
Wemos_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
Wemos_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Wemos_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Wemos_BUART_sRX_RxSts__3__MASK EQU 0x08
Wemos_BUART_sRX_RxSts__3__POS EQU 3
Wemos_BUART_sRX_RxSts__4__MASK EQU 0x10
Wemos_BUART_sRX_RxSts__4__POS EQU 4
Wemos_BUART_sRX_RxSts__5__MASK EQU 0x20
Wemos_BUART_sRX_RxSts__5__POS EQU 5
Wemos_BUART_sRX_RxSts__MASK EQU 0x38
Wemos_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
Wemos_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Wemos_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
Wemos_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Wemos_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Wemos_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Wemos_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Wemos_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Wemos_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Wemos_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Wemos_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Wemos_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB09_A0
Wemos_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB09_A1
Wemos_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Wemos_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB09_D0
Wemos_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB09_D1
Wemos_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Wemos_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Wemos_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB09_F0
Wemos_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB09_F1
Wemos_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Wemos_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Wemos_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Wemos_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Wemos_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Wemos_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Wemos_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Wemos_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Wemos_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
Wemos_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
Wemos_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Wemos_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
Wemos_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
Wemos_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Wemos_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Wemos_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
Wemos_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
Wemos_BUART_sTX_TxSts__0__MASK EQU 0x01
Wemos_BUART_sTX_TxSts__0__POS EQU 0
Wemos_BUART_sTX_TxSts__1__MASK EQU 0x02
Wemos_BUART_sTX_TxSts__1__POS EQU 1
Wemos_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Wemos_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Wemos_BUART_sTX_TxSts__2__MASK EQU 0x04
Wemos_BUART_sTX_TxSts__2__POS EQU 2
Wemos_BUART_sTX_TxSts__3__MASK EQU 0x08
Wemos_BUART_sTX_TxSts__3__POS EQU 3
Wemos_BUART_sTX_TxSts__MASK EQU 0x0F
Wemos_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
Wemos_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Wemos_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
Wemos_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Wemos_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Wemos_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Wemos_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Wemos_IntClock__INDEX EQU 0x03
Wemos_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Wemos_IntClock__PM_ACT_MSK EQU 0x08
Wemos_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Wemos_IntClock__PM_STBY_MSK EQU 0x08
Wemos_Rx__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Wemos_Rx__0__MASK EQU 0x08
Wemos_Rx__0__PC EQU CYREG_PRT12_PC3
Wemos_Rx__0__PORT EQU 12
Wemos_Rx__0__SHIFT EQU 3
Wemos_Rx__AG EQU CYREG_PRT12_AG
Wemos_Rx__BIE EQU CYREG_PRT12_BIE
Wemos_Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Wemos_Rx__BYP EQU CYREG_PRT12_BYP
Wemos_Rx__DM0 EQU CYREG_PRT12_DM0
Wemos_Rx__DM1 EQU CYREG_PRT12_DM1
Wemos_Rx__DM2 EQU CYREG_PRT12_DM2
Wemos_Rx__DR EQU CYREG_PRT12_DR
Wemos_Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
Wemos_Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Wemos_Rx__MASK EQU 0x08
Wemos_Rx__PORT EQU 12
Wemos_Rx__PRT EQU CYREG_PRT12_PRT
Wemos_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Wemos_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Wemos_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Wemos_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Wemos_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Wemos_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Wemos_Rx__PS EQU CYREG_PRT12_PS
Wemos_Rx__SHIFT EQU 3
Wemos_Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Wemos_Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Wemos_Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Wemos_Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Wemos_Rx__SLW EQU CYREG_PRT12_SLW
Wemos_Rx_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Wemos_Rx_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Wemos_Rx_Int__INTC_MASK EQU 0x08
Wemos_Rx_Int__INTC_NUMBER EQU 3
Wemos_Rx_Int__INTC_PRIOR_NUM EQU 7
Wemos_Rx_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
Wemos_Rx_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Wemos_Rx_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
Wemos_Tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Wemos_Tx__0__MASK EQU 0x10
Wemos_Tx__0__PC EQU CYREG_PRT12_PC4
Wemos_Tx__0__PORT EQU 12
Wemos_Tx__0__SHIFT EQU 4
Wemos_Tx__AG EQU CYREG_PRT12_AG
Wemos_Tx__BIE EQU CYREG_PRT12_BIE
Wemos_Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Wemos_Tx__BYP EQU CYREG_PRT12_BYP
Wemos_Tx__DM0 EQU CYREG_PRT12_DM0
Wemos_Tx__DM1 EQU CYREG_PRT12_DM1
Wemos_Tx__DM2 EQU CYREG_PRT12_DM2
Wemos_Tx__DR EQU CYREG_PRT12_DR
Wemos_Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
Wemos_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Wemos_Tx__MASK EQU 0x10
Wemos_Tx__PORT EQU 12
Wemos_Tx__PRT EQU CYREG_PRT12_PRT
Wemos_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Wemos_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Wemos_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Wemos_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Wemos_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Wemos_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Wemos_Tx__PS EQU CYREG_PRT12_PS
Wemos_Tx__SHIFT EQU 4
Wemos_Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Wemos_Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Wemos_Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Wemos_Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Wemos_Tx__SLW EQU CYREG_PRT12_SLW

; Wire1
Wire1__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Wire1__0__MASK EQU 0x04
Wire1__0__PC EQU CYREG_PRT12_PC2
Wire1__0__PORT EQU 12
Wire1__0__SHIFT EQU 2
Wire1__AG EQU CYREG_PRT12_AG
Wire1__BIE EQU CYREG_PRT12_BIE
Wire1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Wire1__BYP EQU CYREG_PRT12_BYP
Wire1__DM0 EQU CYREG_PRT12_DM0
Wire1__DM1 EQU CYREG_PRT12_DM1
Wire1__DM2 EQU CYREG_PRT12_DM2
Wire1__DR EQU CYREG_PRT12_DR
Wire1__INP_DIS EQU CYREG_PRT12_INP_DIS
Wire1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Wire1__MASK EQU 0x04
Wire1__PORT EQU 12
Wire1__PRT EQU CYREG_PRT12_PRT
Wire1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Wire1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Wire1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Wire1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Wire1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Wire1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Wire1__PS EQU CYREG_PRT12_PS
Wire1__SHIFT EQU 2
Wire1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Wire1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Wire1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Wire1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Wire1__SLW EQU CYREG_PRT12_SLW

; relay
relay__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
relay__0__MASK EQU 0x08
relay__0__PC EQU CYREG_PRT3_PC3
relay__0__PORT EQU 3
relay__0__SHIFT EQU 3
relay__AG EQU CYREG_PRT3_AG
relay__AMUX EQU CYREG_PRT3_AMUX
relay__BIE EQU CYREG_PRT3_BIE
relay__BIT_MASK EQU CYREG_PRT3_BIT_MASK
relay__BYP EQU CYREG_PRT3_BYP
relay__CTL EQU CYREG_PRT3_CTL
relay__DM0 EQU CYREG_PRT3_DM0
relay__DM1 EQU CYREG_PRT3_DM1
relay__DM2 EQU CYREG_PRT3_DM2
relay__DR EQU CYREG_PRT3_DR
relay__INP_DIS EQU CYREG_PRT3_INP_DIS
relay__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
relay__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
relay__LCD_EN EQU CYREG_PRT3_LCD_EN
relay__MASK EQU 0x08
relay__PORT EQU 3
relay__PRT EQU CYREG_PRT3_PRT
relay__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
relay__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
relay__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
relay__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
relay__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
relay__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
relay__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
relay__PS EQU CYREG_PRT3_PS
relay__SHIFT EQU 3
relay__SLW EQU CYREG_PRT3_SLW

; MAX31865_CS
MAX31865_CS__0__INTTYPE EQU CYREG_PICU1_INTTYPE0
MAX31865_CS__0__MASK EQU 0x01
MAX31865_CS__0__PC EQU CYREG_PRT1_PC0
MAX31865_CS__0__PORT EQU 1
MAX31865_CS__0__SHIFT EQU 0
MAX31865_CS__1__INTTYPE EQU CYREG_PICU1_INTTYPE1
MAX31865_CS__1__MASK EQU 0x02
MAX31865_CS__1__PC EQU CYREG_PRT1_PC1
MAX31865_CS__1__PORT EQU 1
MAX31865_CS__1__SHIFT EQU 1
MAX31865_CS__2__INTTYPE EQU CYREG_PICU1_INTTYPE2
MAX31865_CS__2__MASK EQU 0x04
MAX31865_CS__2__PC EQU CYREG_PRT1_PC2
MAX31865_CS__2__PORT EQU 1
MAX31865_CS__2__SHIFT EQU 2
MAX31865_CS__3__INTTYPE EQU CYREG_PICU1_INTTYPE3
MAX31865_CS__3__MASK EQU 0x08
MAX31865_CS__3__PC EQU CYREG_PRT1_PC3
MAX31865_CS__3__PORT EQU 1
MAX31865_CS__3__SHIFT EQU 3
MAX31865_CS__4__INTTYPE EQU CYREG_PICU1_INTTYPE4
MAX31865_CS__4__MASK EQU 0x10
MAX31865_CS__4__PC EQU CYREG_PRT1_PC4
MAX31865_CS__4__PORT EQU 1
MAX31865_CS__4__SHIFT EQU 4
MAX31865_CS__5__INTTYPE EQU CYREG_PICU1_INTTYPE5
MAX31865_CS__5__MASK EQU 0x20
MAX31865_CS__5__PC EQU CYREG_PRT1_PC5
MAX31865_CS__5__PORT EQU 1
MAX31865_CS__5__SHIFT EQU 5
MAX31865_CS__6__INTTYPE EQU CYREG_PICU1_INTTYPE6
MAX31865_CS__6__MASK EQU 0x40
MAX31865_CS__6__PC EQU CYREG_PRT1_PC6
MAX31865_CS__6__PORT EQU 1
MAX31865_CS__6__SHIFT EQU 6
MAX31865_CS__7__INTTYPE EQU CYREG_PICU1_INTTYPE7
MAX31865_CS__7__MASK EQU 0x80
MAX31865_CS__7__PC EQU CYREG_PRT1_PC7
MAX31865_CS__7__PORT EQU 1
MAX31865_CS__7__SHIFT EQU 7
MAX31865_CS__AG EQU CYREG_PRT1_AG
MAX31865_CS__AMUX EQU CYREG_PRT1_AMUX
MAX31865_CS__BIE EQU CYREG_PRT1_BIE
MAX31865_CS__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MAX31865_CS__BYP EQU CYREG_PRT1_BYP
MAX31865_CS__CTL EQU CYREG_PRT1_CTL
MAX31865_CS__DM0 EQU CYREG_PRT1_DM0
MAX31865_CS__DM1 EQU CYREG_PRT1_DM1
MAX31865_CS__DM2 EQU CYREG_PRT1_DM2
MAX31865_CS__DR EQU CYREG_PRT1_DR
MAX31865_CS__INP_DIS EQU CYREG_PRT1_INP_DIS
MAX31865_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MAX31865_CS__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MAX31865_CS__LCD_EN EQU CYREG_PRT1_LCD_EN
MAX31865_CS__MASK EQU 0xFF
MAX31865_CS__PORT EQU 1
MAX31865_CS__PRT EQU CYREG_PRT1_PRT
MAX31865_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MAX31865_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MAX31865_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MAX31865_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MAX31865_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MAX31865_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MAX31865_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MAX31865_CS__PS EQU CYREG_PRT1_PS
MAX31865_CS__SHIFT EQU 0
MAX31865_CS__SLW EQU CYREG_PRT1_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000B
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 EQU 5
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 EQU 5
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 EQU 5
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 EQU 5
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
