{
  "module_name": "dce_stream_encoder.h",
  "hash_id": "94c366d6947d1c553e82dc4086ae905dce9bde0823d37b827d776d71f37fd1e7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dce/dce_stream_encoder.h",
  "human_readable_source": " \n\n#ifndef __DC_STREAM_ENCODER_DCE110_H__\n#define __DC_STREAM_ENCODER_DCE110_H__\n\n#include \"stream_encoder.h\"\n\n#define DCE110STRENC_FROM_STRENC(stream_encoder)\\\n\tcontainer_of(stream_encoder, struct dce110_stream_encoder, base)\n\n#ifndef TMDS_CNTL__TMDS_PIXEL_ENCODING_MASK\n\t#define TMDS_CNTL__TMDS_PIXEL_ENCODING_MASK       0x00000010L\n\t#define TMDS_CNTL__TMDS_COLOR_FORMAT_MASK         0x00000300L\n\t#define\tTMDS_CNTL__TMDS_PIXEL_ENCODING__SHIFT     0x00000004\n\t#define\tTMDS_CNTL__TMDS_COLOR_FORMAT__SHIFT       0x00000008\n#endif\n\n\n#define SE_COMMON_REG_LIST_DCE_BASE(id) \\\n\tSE_COMMON_REG_LIST_BASE(id),\\\n\tSRI(AFMT_AVI_INFO0, DIG, id), \\\n\tSRI(AFMT_AVI_INFO1, DIG, id), \\\n\tSRI(AFMT_AVI_INFO2, DIG, id), \\\n\tSRI(AFMT_AVI_INFO3, DIG, id)\n\n#define SE_COMMON_REG_LIST_BASE(id) \\\n\tSRI(AFMT_GENERIC_0, DIG, id), \\\n\tSRI(AFMT_GENERIC_1, DIG, id), \\\n\tSRI(AFMT_GENERIC_2, DIG, id), \\\n\tSRI(AFMT_GENERIC_3, DIG, id), \\\n\tSRI(AFMT_GENERIC_4, DIG, id), \\\n\tSRI(AFMT_GENERIC_5, DIG, id), \\\n\tSRI(AFMT_GENERIC_6, DIG, id), \\\n\tSRI(AFMT_GENERIC_7, DIG, id), \\\n\tSRI(AFMT_GENERIC_HDR, DIG, id), \\\n\tSRI(AFMT_INFOFRAME_CONTROL0, DIG, id), \\\n\tSRI(AFMT_VBI_PACKET_CONTROL, DIG, id), \\\n\tSRI(AFMT_AUDIO_PACKET_CONTROL, DIG, id), \\\n\tSRI(AFMT_AUDIO_PACKET_CONTROL2, DIG, id), \\\n\tSRI(AFMT_AUDIO_SRC_CONTROL, DIG, id), \\\n\tSRI(AFMT_60958_0, DIG, id), \\\n\tSRI(AFMT_60958_1, DIG, id), \\\n\tSRI(AFMT_60958_2, DIG, id), \\\n\tSRI(DIG_FE_CNTL, DIG, id), \\\n\tSRI(HDMI_CONTROL, DIG, id), \\\n\tSRI(HDMI_GC, DIG, id), \\\n\tSRI(HDMI_GENERIC_PACKET_CONTROL0, DIG, id), \\\n\tSRI(HDMI_GENERIC_PACKET_CONTROL1, DIG, id), \\\n\tSRI(HDMI_INFOFRAME_CONTROL0, DIG, id), \\\n\tSRI(HDMI_INFOFRAME_CONTROL1, DIG, id), \\\n\tSRI(HDMI_VBI_PACKET_CONTROL, DIG, id), \\\n\tSRI(HDMI_AUDIO_PACKET_CONTROL, DIG, id),\\\n\tSRI(HDMI_ACR_PACKET_CONTROL, DIG, id),\\\n\tSRI(HDMI_ACR_32_0, DIG, id),\\\n\tSRI(HDMI_ACR_32_1, DIG, id),\\\n\tSRI(HDMI_ACR_44_0, DIG, id),\\\n\tSRI(HDMI_ACR_44_1, DIG, id),\\\n\tSRI(HDMI_ACR_48_0, DIG, id),\\\n\tSRI(HDMI_ACR_48_1, DIG, id),\\\n\tSRI(TMDS_CNTL, DIG, id), \\\n\tSRI(DP_MSE_RATE_CNTL, DP, id), \\\n\tSRI(DP_MSE_RATE_UPDATE, DP, id), \\\n\tSRI(DP_PIXEL_FORMAT, DP, id), \\\n\tSRI(DP_SEC_CNTL, DP, id), \\\n\tSRI(DP_STEER_FIFO, DP, id), \\\n\tSRI(DP_VID_M, DP, id), \\\n\tSRI(DP_VID_N, DP, id), \\\n\tSRI(DP_VID_STREAM_CNTL, DP, id), \\\n\tSRI(DP_VID_TIMING, DP, id), \\\n\tSRI(DP_SEC_AUD_N, DP, id), \\\n\tSRI(DP_SEC_TIMESTAMP, DP, id)\n\n#define SE_COMMON_REG_LIST(id)\\\n\tSE_COMMON_REG_LIST_DCE_BASE(id), \\\n\tSRI(AFMT_CNTL, DIG, id)\n\n#define SE_DCN_REG_LIST(id)\\\n\tSE_COMMON_REG_LIST_BASE(id),\\\n\tSRI(AFMT_CNTL, DIG, id),\\\n\tSRI(AFMT_VBI_PACKET_CONTROL1, DIG, id),\\\n\tSRI(HDMI_GENERIC_PACKET_CONTROL2, DIG, id), \\\n\tSRI(HDMI_GENERIC_PACKET_CONTROL3, DIG, id), \\\n\tSRI(DP_DB_CNTL, DP, id), \\\n\tSRI(DP_MSA_MISC, DP, id), \\\n\tSRI(DP_MSA_COLORIMETRY, DP, id), \\\n\tSRI(DP_MSA_TIMING_PARAM1, DP, id), \\\n\tSRI(DP_MSA_TIMING_PARAM2, DP, id), \\\n\tSRI(DP_MSA_TIMING_PARAM3, DP, id), \\\n\tSRI(DP_MSA_TIMING_PARAM4, DP, id), \\\n\tSRI(HDMI_DB_CONTROL, DIG, id)\n\n#define SE_SF(reg_name, field_name, post_fix)\\\n\t.field_name = reg_name ## __ ## field_name ## post_fix\n\n#define SE_COMMON_MASK_SH_LIST_DCE_COMMON(mask_sh)\\\n\tSE_SF(AFMT_VBI_PACKET_CONTROL, AFMT_GENERIC_INDEX, mask_sh),\\\n\tSE_SF(AFMT_VBI_PACKET_CONTROL, AFMT_GENERIC0_UPDATE, mask_sh),\\\n\tSE_SF(AFMT_VBI_PACKET_CONTROL, AFMT_GENERIC2_UPDATE, mask_sh),\\\n\tSE_SF(AFMT_GENERIC_HDR, AFMT_GENERIC_HB0, mask_sh),\\\n\tSE_SF(AFMT_GENERIC_HDR, AFMT_GENERIC_HB1, mask_sh),\\\n\tSE_SF(AFMT_GENERIC_HDR, AFMT_GENERIC_HB2, mask_sh),\\\n\tSE_SF(AFMT_GENERIC_HDR, AFMT_GENERIC_HB3, mask_sh),\\\n\tSE_SF(HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC0_CONT, mask_sh),\\\n\tSE_SF(HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC0_SEND, mask_sh),\\\n\tSE_SF(HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC0_LINE, mask_sh),\\\n\tSE_SF(HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC1_CONT, mask_sh),\\\n\tSE_SF(HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC1_SEND, mask_sh),\\\n\tSE_SF(HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC1_LINE, mask_sh),\\\n\tSE_SF(DP_PIXEL_FORMAT, DP_PIXEL_ENCODING, mask_sh),\\\n\tSE_SF(DP_PIXEL_FORMAT, DP_COMPONENT_DEPTH, mask_sh),\\\n\tSE_SF(DP_PIXEL_FORMAT, DP_DYN_RANGE, mask_sh),\\\n\tSE_SF(DP_PIXEL_FORMAT, DP_YCBCR_RANGE, mask_sh),\\\n\tSE_SF(HDMI_CONTROL, HDMI_PACKET_GEN_VERSION, mask_sh),\\\n\tSE_SF(HDMI_CONTROL, HDMI_KEEPOUT_MODE, mask_sh),\\\n\tSE_SF(HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, mask_sh),\\\n\tSE_SF(HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, mask_sh),\\\n\tSE_SF(HDMI_VBI_PACKET_CONTROL, HDMI_GC_CONT, mask_sh),\\\n\tSE_SF(HDMI_VBI_PACKET_CONTROL, HDMI_GC_SEND, mask_sh),\\\n\tSE_SF(HDMI_VBI_PACKET_CONTROL, HDMI_NULL_SEND, mask_sh),\\\n\tSE_SF(HDMI_VBI_PACKET_CONTROL, HDMI_ACP_SEND, mask_sh),\\\n\tSE_SF(HDMI_INFOFRAME_CONTROL0, HDMI_AUDIO_INFO_SEND, mask_sh),\\\n\tSE_SF(AFMT_INFOFRAME_CONTROL0, AFMT_AUDIO_INFO_UPDATE, mask_sh),\\\n\tSE_SF(HDMI_INFOFRAME_CONTROL1, HDMI_AUDIO_INFO_LINE, mask_sh),\\\n\tSE_SF(HDMI_GC, HDMI_GC_AVMUTE, mask_sh),\\\n\tSE_SF(DP_MSE_RATE_CNTL, DP_MSE_RATE_X, mask_sh),\\\n\tSE_SF(DP_MSE_RATE_CNTL, DP_MSE_RATE_Y, mask_sh),\\\n\tSE_SF(DP_MSE_RATE_UPDATE, DP_MSE_RATE_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(AFMT_AVI_INFO3, AFMT_AVI_INFO_VERSION, mask_sh),\\\n\tSE_SF(HDMI_INFOFRAME_CONTROL0, HDMI_AVI_INFO_SEND, mask_sh),\\\n\tSE_SF(HDMI_INFOFRAME_CONTROL0, HDMI_AVI_INFO_CONT, mask_sh),\\\n\tSE_SF(HDMI_INFOFRAME_CONTROL1, HDMI_AVI_INFO_LINE, mask_sh),\\\n\tSE_SF(DP_SEC_CNTL, DP_SEC_GSP0_ENABLE, mask_sh),\\\n\tSE_SF(DP_SEC_CNTL, DP_SEC_STREAM_ENABLE, mask_sh),\\\n\tSE_SF(DP_SEC_CNTL, DP_SEC_GSP1_ENABLE, mask_sh),\\\n\tSE_SF(DP_SEC_CNTL, DP_SEC_GSP2_ENABLE, mask_sh),\\\n\tSE_SF(DP_SEC_CNTL, DP_SEC_GSP3_ENABLE, mask_sh),\\\n\tSE_SF(DP_SEC_CNTL, DP_SEC_AVI_ENABLE, mask_sh),\\\n\tSE_SF(DP_SEC_CNTL, DP_SEC_MPG_ENABLE, mask_sh),\\\n\tSE_SF(DP_VID_STREAM_CNTL, DP_VID_STREAM_DIS_DEFER, mask_sh),\\\n\tSE_SF(DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, mask_sh),\\\n\tSE_SF(DP_VID_STREAM_CNTL, DP_VID_STREAM_STATUS, mask_sh),\\\n\tSE_SF(DP_STEER_FIFO, DP_STEER_FIFO_RESET, mask_sh),\\\n\tSE_SF(DP_VID_TIMING, DP_VID_M_N_GEN_EN, mask_sh),\\\n\tSE_SF(DP_VID_N, DP_VID_N, mask_sh),\\\n\tSE_SF(DP_VID_M, DP_VID_M, mask_sh),\\\n\tSE_SF(DIG_FE_CNTL, DIG_START, mask_sh),\\\n\tSE_SF(DIG_FE_CNTL, DIG_STEREOSYNC_SELECT, mask_sh),\\\n\tSE_SF(DIG_FE_CNTL, DIG_STEREOSYNC_GATE_EN, mask_sh),\\\n\tSE_SF(AFMT_AUDIO_SRC_CONTROL, AFMT_AUDIO_SRC_SELECT, mask_sh),\\\n\tSE_SF(AFMT_AUDIO_PACKET_CONTROL2, AFMT_AUDIO_CHANNEL_ENABLE, mask_sh),\\\n\tSE_SF(HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_PACKETS_PER_LINE, mask_sh),\\\n\tSE_SF(HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_DELAY_EN, mask_sh),\\\n\tSE_SF(AFMT_AUDIO_PACKET_CONTROL, AFMT_60958_CS_UPDATE, mask_sh),\\\n\tSE_SF(AFMT_AUDIO_PACKET_CONTROL2, AFMT_AUDIO_LAYOUT_OVRD, mask_sh),\\\n\tSE_SF(AFMT_AUDIO_PACKET_CONTROL2, AFMT_60958_OSF_OVRD, mask_sh),\\\n\tSE_SF(HDMI_ACR_PACKET_CONTROL, HDMI_ACR_AUTO_SEND, mask_sh),\\\n\tSE_SF(HDMI_ACR_PACKET_CONTROL, HDMI_ACR_SOURCE, mask_sh),\\\n\tSE_SF(HDMI_ACR_PACKET_CONTROL, HDMI_ACR_AUDIO_PRIORITY, mask_sh),\\\n\tSE_SF(HDMI_ACR_32_0, HDMI_ACR_CTS_32, mask_sh),\\\n\tSE_SF(HDMI_ACR_32_1, HDMI_ACR_N_32, mask_sh),\\\n\tSE_SF(HDMI_ACR_44_0, HDMI_ACR_CTS_44, mask_sh),\\\n\tSE_SF(HDMI_ACR_44_1, HDMI_ACR_N_44, mask_sh),\\\n\tSE_SF(HDMI_ACR_48_0, HDMI_ACR_CTS_48, mask_sh),\\\n\tSE_SF(HDMI_ACR_48_1, HDMI_ACR_N_48, mask_sh),\\\n\tSE_SF(AFMT_60958_0, AFMT_60958_CS_CHANNEL_NUMBER_L, mask_sh),\\\n\tSE_SF(AFMT_60958_0, AFMT_60958_CS_CLOCK_ACCURACY, mask_sh),\\\n\tSE_SF(AFMT_60958_1, AFMT_60958_CS_CHANNEL_NUMBER_R, mask_sh),\\\n\tSE_SF(AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_2, mask_sh),\\\n\tSE_SF(AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_3, mask_sh),\\\n\tSE_SF(AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_4, mask_sh),\\\n\tSE_SF(AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_5, mask_sh),\\\n\tSE_SF(AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_6, mask_sh),\\\n\tSE_SF(AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_7, mask_sh),\\\n\tSE_SF(DP_SEC_AUD_N, DP_SEC_AUD_N, mask_sh),\\\n\tSE_SF(DP_SEC_TIMESTAMP, DP_SEC_TIMESTAMP_MODE, mask_sh),\\\n\tSE_SF(DP_SEC_CNTL, DP_SEC_ASP_ENABLE, mask_sh),\\\n\tSE_SF(DP_SEC_CNTL, DP_SEC_ATP_ENABLE, mask_sh),\\\n\tSE_SF(DP_SEC_CNTL, DP_SEC_AIP_ENABLE, mask_sh),\\\n\tSE_SF(DP_SEC_CNTL, DP_SEC_ACM_ENABLE, mask_sh),\\\n\tSE_SF(AFMT_AUDIO_PACKET_CONTROL, AFMT_AUDIO_SAMPLE_SEND, mask_sh),\\\n\tSE_SF(DIG_FE_CNTL, DIG_SOURCE_SELECT, mask_sh)\n\n#define SE_COMMON_MASK_SH_LIST_SOC(mask_sh)\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL, AFMT_GENERIC_INDEX, mask_sh),\\\n\tSE_SF(DIG0_AFMT_GENERIC_HDR, AFMT_GENERIC_HB0, mask_sh),\\\n\tSE_SF(DIG0_AFMT_GENERIC_HDR, AFMT_GENERIC_HB1, mask_sh),\\\n\tSE_SF(DIG0_AFMT_GENERIC_HDR, AFMT_GENERIC_HB2, mask_sh),\\\n\tSE_SF(DIG0_AFMT_GENERIC_HDR, AFMT_GENERIC_HB3, mask_sh),\\\n\tSE_SF(DIG0_HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC0_CONT, mask_sh),\\\n\tSE_SF(DIG0_HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC0_SEND, mask_sh),\\\n\tSE_SF(DIG0_HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC0_LINE, mask_sh),\\\n\tSE_SF(DIG0_HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC1_CONT, mask_sh),\\\n\tSE_SF(DIG0_HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC1_SEND, mask_sh),\\\n\tSE_SF(DIG0_HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC1_LINE, mask_sh),\\\n\tSE_SF(DP0_DP_PIXEL_FORMAT, DP_PIXEL_ENCODING, mask_sh),\\\n\tSE_SF(DP0_DP_PIXEL_FORMAT, DP_COMPONENT_DEPTH, mask_sh),\\\n\tSE_SF(DIG0_HDMI_CONTROL, HDMI_PACKET_GEN_VERSION, mask_sh),\\\n\tSE_SF(DIG0_HDMI_CONTROL, HDMI_KEEPOUT_MODE, mask_sh),\\\n\tSE_SF(DIG0_HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, mask_sh),\\\n\tSE_SF(DIG0_HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, mask_sh),\\\n\tSE_SF(DIG0_HDMI_CONTROL, HDMI_DATA_SCRAMBLE_EN, mask_sh),\\\n\tSE_SF(DIG0_HDMI_VBI_PACKET_CONTROL, HDMI_GC_CONT, mask_sh),\\\n\tSE_SF(DIG0_HDMI_VBI_PACKET_CONTROL, HDMI_GC_SEND, mask_sh),\\\n\tSE_SF(DIG0_HDMI_VBI_PACKET_CONTROL, HDMI_NULL_SEND, mask_sh),\\\n\tSE_SF(DIG0_HDMI_VBI_PACKET_CONTROL, HDMI_ACP_SEND, mask_sh),\\\n\tSE_SF(DIG0_HDMI_INFOFRAME_CONTROL0, HDMI_AUDIO_INFO_SEND, mask_sh),\\\n\tSE_SF(DIG0_AFMT_INFOFRAME_CONTROL0, AFMT_AUDIO_INFO_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_HDMI_INFOFRAME_CONTROL1, HDMI_AUDIO_INFO_LINE, mask_sh),\\\n\tSE_SF(DIG0_HDMI_GC, HDMI_GC_AVMUTE, mask_sh),\\\n\tSE_SF(DP0_DP_MSE_RATE_CNTL, DP_MSE_RATE_X, mask_sh),\\\n\tSE_SF(DP0_DP_MSE_RATE_CNTL, DP_MSE_RATE_Y, mask_sh),\\\n\tSE_SF(DP0_DP_MSE_RATE_UPDATE, DP_MSE_RATE_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_GSP0_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_STREAM_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_GSP1_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_GSP2_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_GSP3_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_MPG_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_VID_STREAM_CNTL, DP_VID_STREAM_DIS_DEFER, mask_sh),\\\n\tSE_SF(DP0_DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_VID_STREAM_CNTL, DP_VID_STREAM_STATUS, mask_sh),\\\n\tSE_SF(DP0_DP_STEER_FIFO, DP_STEER_FIFO_RESET, mask_sh),\\\n\tSE_SF(DP0_DP_VID_TIMING, DP_VID_M_N_GEN_EN, mask_sh),\\\n\tSE_SF(DP0_DP_VID_N, DP_VID_N, mask_sh),\\\n\tSE_SF(DP0_DP_VID_M, DP_VID_M, mask_sh),\\\n\tSE_SF(DIG0_DIG_FE_CNTL, DIG_START, mask_sh),\\\n\tSE_SF(DIG0_AFMT_AUDIO_SRC_CONTROL, AFMT_AUDIO_SRC_SELECT, mask_sh),\\\n\tSE_SF(DIG0_AFMT_AUDIO_PACKET_CONTROL2, AFMT_AUDIO_CHANNEL_ENABLE, mask_sh),\\\n\tSE_SF(DIG0_HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_PACKETS_PER_LINE, mask_sh),\\\n\tSE_SF(DIG0_HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_DELAY_EN, mask_sh),\\\n\tSE_SF(DIG0_AFMT_AUDIO_PACKET_CONTROL, AFMT_60958_CS_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_AUDIO_PACKET_CONTROL2, AFMT_AUDIO_LAYOUT_OVRD, mask_sh),\\\n\tSE_SF(DIG0_AFMT_AUDIO_PACKET_CONTROL2, AFMT_60958_OSF_OVRD, mask_sh),\\\n\tSE_SF(DIG0_HDMI_ACR_PACKET_CONTROL, HDMI_ACR_AUTO_SEND, mask_sh),\\\n\tSE_SF(DIG0_HDMI_ACR_PACKET_CONTROL, HDMI_ACR_SOURCE, mask_sh),\\\n\tSE_SF(DIG0_HDMI_ACR_PACKET_CONTROL, HDMI_ACR_AUDIO_PRIORITY, mask_sh),\\\n\tSE_SF(DIG0_HDMI_ACR_32_0, HDMI_ACR_CTS_32, mask_sh),\\\n\tSE_SF(DIG0_HDMI_ACR_32_1, HDMI_ACR_N_32, mask_sh),\\\n\tSE_SF(DIG0_HDMI_ACR_44_0, HDMI_ACR_CTS_44, mask_sh),\\\n\tSE_SF(DIG0_HDMI_ACR_44_1, HDMI_ACR_N_44, mask_sh),\\\n\tSE_SF(DIG0_HDMI_ACR_48_0, HDMI_ACR_CTS_48, mask_sh),\\\n\tSE_SF(DIG0_HDMI_ACR_48_1, HDMI_ACR_N_48, mask_sh),\\\n\tSE_SF(DIG0_AFMT_60958_0, AFMT_60958_CS_CHANNEL_NUMBER_L, mask_sh),\\\n\tSE_SF(DIG0_AFMT_60958_0, AFMT_60958_CS_CLOCK_ACCURACY, mask_sh),\\\n\tSE_SF(DIG0_AFMT_60958_1, AFMT_60958_CS_CHANNEL_NUMBER_R, mask_sh),\\\n\tSE_SF(DIG0_AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_2, mask_sh),\\\n\tSE_SF(DIG0_AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_3, mask_sh),\\\n\tSE_SF(DIG0_AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_4, mask_sh),\\\n\tSE_SF(DIG0_AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_5, mask_sh),\\\n\tSE_SF(DIG0_AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_6, mask_sh),\\\n\tSE_SF(DIG0_AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_7, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_AUD_N, DP_SEC_AUD_N, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_TIMESTAMP, DP_SEC_TIMESTAMP_MODE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_ASP_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_ATP_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_AIP_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_ACM_ENABLE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_AUDIO_PACKET_CONTROL, AFMT_AUDIO_SAMPLE_SEND, mask_sh),\\\n\tSE_SF(DIG0_AFMT_CNTL, AFMT_AUDIO_CLOCK_EN, mask_sh),\\\n\tSE_SF(DIG0_HDMI_CONTROL, HDMI_CLOCK_CHANNEL_RATE, mask_sh),\\\n\tSE_SF(DIG0_DIG_FE_CNTL, TMDS_PIXEL_ENCODING, mask_sh),\\\n\tSE_SF(DIG0_DIG_FE_CNTL, TMDS_COLOR_FORMAT, mask_sh),\\\n\tSE_SF(DIG0_DIG_FE_CNTL, DIG_STEREOSYNC_SELECT, mask_sh),\\\n\tSE_SF(DIG0_DIG_FE_CNTL, DIG_STEREOSYNC_GATE_EN, mask_sh),\\\n\tSE_SF(DIG0_DIG_FE_CNTL, DIG_SOURCE_SELECT, mask_sh)\n\n#define SE_COMMON_MASK_SH_LIST_DCE80_100(mask_sh)\\\n\tSE_COMMON_MASK_SH_LIST_DCE_COMMON(mask_sh),\\\n\tSE_SF(TMDS_CNTL, TMDS_PIXEL_ENCODING, mask_sh),\\\n\tSE_SF(TMDS_CNTL, TMDS_COLOR_FORMAT, mask_sh)\n\n#define SE_COMMON_MASK_SH_LIST_DCE110(mask_sh)\\\n\tSE_COMMON_MASK_SH_LIST_DCE_COMMON(mask_sh),\\\n\tSE_SF(AFMT_CNTL, AFMT_AUDIO_CLOCK_EN, mask_sh),\\\n\tSE_SF(HDMI_CONTROL, HDMI_CLOCK_CHANNEL_RATE, mask_sh),\\\n\tSE_SF(HDMI_CONTROL, HDMI_DATA_SCRAMBLE_EN, mask_sh),\\\n\tSE_SF(DIG_FE_CNTL, TMDS_PIXEL_ENCODING, mask_sh),\\\n\tSE_SF(DIG_FE_CNTL, TMDS_COLOR_FORMAT, mask_sh),\\\n\tSE_SF(DIG_FE_CNTL, DIG_STEREOSYNC_SELECT, mask_sh),\\\n\tSE_SF(DIG_FE_CNTL, DIG_STEREOSYNC_GATE_EN, mask_sh)\n\n#define SE_COMMON_MASK_SH_LIST_DCE112(mask_sh)\\\n\tSE_COMMON_MASK_SH_LIST_DCE_COMMON(mask_sh),\\\n\tSE_SF(AFMT_CNTL, AFMT_AUDIO_CLOCK_EN, mask_sh),\\\n\tSE_SF(HDMI_CONTROL, HDMI_CLOCK_CHANNEL_RATE, mask_sh),\\\n\tSE_SF(HDMI_CONTROL, HDMI_DATA_SCRAMBLE_EN, mask_sh),\\\n\tSE_SF(DIG_FE_CNTL, TMDS_PIXEL_ENCODING, mask_sh),\\\n\tSE_SF(DIG_FE_CNTL, TMDS_COLOR_FORMAT, mask_sh),\\\n\tSE_SF(DP_VID_TIMING, DP_VID_M_DOUBLE_VALUE_EN, mask_sh)\n\n#define SE_COMMON_MASK_SH_LIST_DCE120(mask_sh)\\\n\tSE_COMMON_MASK_SH_LIST_SOC(mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL, AFMT_GENERIC0_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL, AFMT_GENERIC2_UPDATE, mask_sh),\\\n\tSE_SF(DP0_DP_PIXEL_FORMAT, DP_DYN_RANGE, mask_sh),\\\n\tSE_SF(DP0_DP_PIXEL_FORMAT, DP_YCBCR_RANGE, mask_sh),\\\n\tSE_SF(DIG0_HDMI_INFOFRAME_CONTROL0, HDMI_AVI_INFO_SEND, mask_sh),\\\n\tSE_SF(DIG0_HDMI_INFOFRAME_CONTROL0, HDMI_AVI_INFO_CONT, mask_sh),\\\n\tSE_SF(DIG0_HDMI_INFOFRAME_CONTROL1, HDMI_AVI_INFO_LINE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_AVI_ENABLE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_AVI_INFO3, AFMT_AVI_INFO_VERSION, mask_sh),\\\n\tSE_SF(DP0_DP_VID_TIMING, DP_VID_M_DOUBLE_VALUE_EN, mask_sh)\n\n#define SE_COMMON_MASK_SH_LIST_DCN10(mask_sh)\\\n\tSE_COMMON_MASK_SH_LIST_SOC(mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL, AFMT_GENERIC_LOCK_STATUS, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL, AFMT_GENERIC_CONFLICT, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL, AFMT_GENERIC_CONFLICT_CLR, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC0_FRAME_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC1_FRAME_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC2_FRAME_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC3_FRAME_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC4_FRAME_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC5_FRAME_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC6_FRAME_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC7_FRAME_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC0_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC1_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC2_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC3_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC4_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC5_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC6_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC7_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_GSP4_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_GSP5_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_GSP6_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_GSP7_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_DB_CNTL, DP_DB_DISABLE, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_COLORIMETRY, DP_MSA_MISC0, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_TIMING_PARAM1, DP_MSA_HTOTAL, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_TIMING_PARAM1, DP_MSA_VTOTAL, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_TIMING_PARAM2, DP_MSA_HSTART, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_TIMING_PARAM2, DP_MSA_VSTART, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_TIMING_PARAM3, DP_MSA_HSYNCWIDTH, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_TIMING_PARAM3, DP_MSA_HSYNCPOLARITY, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_TIMING_PARAM3, DP_MSA_VSYNCWIDTH, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_TIMING_PARAM3, DP_MSA_VSYNCPOLARITY, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_TIMING_PARAM4, DP_MSA_HWIDTH, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_TIMING_PARAM4, DP_MSA_VHEIGHT, mask_sh),\\\n\tSE_SF(DIG0_HDMI_DB_CONTROL, HDMI_DB_DISABLE, mask_sh),\\\n\tSE_SF(DP0_DP_VID_TIMING, DP_VID_N_MUL, mask_sh)\n\nstruct dce_stream_encoder_shift {\n\tuint8_t AFMT_GENERIC_INDEX;\n\tuint8_t AFMT_GENERIC0_UPDATE;\n\tuint8_t AFMT_GENERIC2_UPDATE;\n\tuint8_t AFMT_GENERIC_HB0;\n\tuint8_t AFMT_GENERIC_HB1;\n\tuint8_t AFMT_GENERIC_HB2;\n\tuint8_t AFMT_GENERIC_HB3;\n\tuint8_t AFMT_GENERIC_LOCK_STATUS;\n\tuint8_t AFMT_GENERIC_CONFLICT;\n\tuint8_t AFMT_GENERIC_CONFLICT_CLR;\n\tuint8_t AFMT_GENERIC0_FRAME_UPDATE_PENDING;\n\tuint8_t AFMT_GENERIC1_FRAME_UPDATE_PENDING;\n\tuint8_t AFMT_GENERIC2_FRAME_UPDATE_PENDING;\n\tuint8_t AFMT_GENERIC3_FRAME_UPDATE_PENDING;\n\tuint8_t AFMT_GENERIC4_FRAME_UPDATE_PENDING;\n\tuint8_t AFMT_GENERIC5_FRAME_UPDATE_PENDING;\n\tuint8_t AFMT_GENERIC6_FRAME_UPDATE_PENDING;\n\tuint8_t AFMT_GENERIC7_FRAME_UPDATE_PENDING;\n\tuint8_t AFMT_GENERIC0_FRAME_UPDATE;\n\tuint8_t AFMT_GENERIC1_FRAME_UPDATE;\n\tuint8_t AFMT_GENERIC2_FRAME_UPDATE;\n\tuint8_t AFMT_GENERIC3_FRAME_UPDATE;\n\tuint8_t AFMT_GENERIC4_FRAME_UPDATE;\n\tuint8_t AFMT_GENERIC5_FRAME_UPDATE;\n\tuint8_t AFMT_GENERIC6_FRAME_UPDATE;\n\tuint8_t AFMT_GENERIC7_FRAME_UPDATE;\n\tuint8_t HDMI_GENERIC0_CONT;\n\tuint8_t HDMI_GENERIC0_SEND;\n\tuint8_t HDMI_GENERIC0_LINE;\n\tuint8_t HDMI_GENERIC1_CONT;\n\tuint8_t HDMI_GENERIC1_SEND;\n\tuint8_t HDMI_GENERIC1_LINE;\n\tuint8_t DP_PIXEL_ENCODING;\n\tuint8_t DP_COMPONENT_DEPTH;\n\tuint8_t DP_DYN_RANGE;\n\tuint8_t DP_YCBCR_RANGE;\n\tuint8_t HDMI_PACKET_GEN_VERSION;\n\tuint8_t HDMI_KEEPOUT_MODE;\n\tuint8_t HDMI_DEEP_COLOR_ENABLE;\n\tuint8_t HDMI_CLOCK_CHANNEL_RATE;\n\tuint8_t HDMI_DEEP_COLOR_DEPTH;\n\tuint8_t HDMI_GC_CONT;\n\tuint8_t HDMI_GC_SEND;\n\tuint8_t HDMI_NULL_SEND;\n\tuint8_t HDMI_DATA_SCRAMBLE_EN;\n\tuint8_t HDMI_ACP_SEND;\n\tuint8_t HDMI_AUDIO_INFO_SEND;\n\tuint8_t AFMT_AUDIO_INFO_UPDATE;\n\tuint8_t HDMI_AUDIO_INFO_LINE;\n\tuint8_t HDMI_GC_AVMUTE;\n\tuint8_t DP_MSE_RATE_X;\n\tuint8_t DP_MSE_RATE_Y;\n\tuint8_t DP_MSE_RATE_UPDATE_PENDING;\n\tuint8_t AFMT_AVI_INFO_VERSION;\n\tuint8_t HDMI_AVI_INFO_SEND;\n\tuint8_t HDMI_AVI_INFO_CONT;\n\tuint8_t HDMI_AVI_INFO_LINE;\n\tuint8_t DP_SEC_GSP0_ENABLE;\n\tuint8_t DP_SEC_STREAM_ENABLE;\n\tuint8_t DP_SEC_GSP1_ENABLE;\n\tuint8_t DP_SEC_GSP2_ENABLE;\n\tuint8_t DP_SEC_GSP3_ENABLE;\n\tuint8_t DP_SEC_GSP4_ENABLE;\n\tuint8_t DP_SEC_GSP5_ENABLE;\n\tuint8_t DP_SEC_GSP6_ENABLE;\n\tuint8_t DP_SEC_GSP7_ENABLE;\n\tuint8_t DP_SEC_AVI_ENABLE;\n\tuint8_t DP_SEC_MPG_ENABLE;\n\tuint8_t DP_VID_STREAM_DIS_DEFER;\n\tuint8_t DP_VID_STREAM_ENABLE;\n\tuint8_t DP_VID_STREAM_STATUS;\n\tuint8_t DP_STEER_FIFO_RESET;\n\tuint8_t DP_VID_M_N_GEN_EN;\n\tuint8_t DP_VID_N;\n\tuint8_t DP_VID_M;\n\tuint8_t DIG_START;\n\tuint8_t AFMT_AUDIO_SRC_SELECT;\n\tuint8_t AFMT_AUDIO_CHANNEL_ENABLE;\n\tuint8_t HDMI_AUDIO_PACKETS_PER_LINE;\n\tuint8_t HDMI_AUDIO_DELAY_EN;\n\tuint8_t AFMT_60958_CS_UPDATE;\n\tuint8_t AFMT_AUDIO_LAYOUT_OVRD;\n\tuint8_t AFMT_60958_OSF_OVRD;\n\tuint8_t HDMI_ACR_AUTO_SEND;\n\tuint8_t HDMI_ACR_SOURCE;\n\tuint8_t HDMI_ACR_AUDIO_PRIORITY;\n\tuint8_t HDMI_ACR_CTS_32;\n\tuint8_t HDMI_ACR_N_32;\n\tuint8_t HDMI_ACR_CTS_44;\n\tuint8_t HDMI_ACR_N_44;\n\tuint8_t HDMI_ACR_CTS_48;\n\tuint8_t HDMI_ACR_N_48;\n\tuint8_t AFMT_60958_CS_CHANNEL_NUMBER_L;\n\tuint8_t AFMT_60958_CS_CLOCK_ACCURACY;\n\tuint8_t AFMT_60958_CS_CHANNEL_NUMBER_R;\n\tuint8_t AFMT_60958_CS_CHANNEL_NUMBER_2;\n\tuint8_t AFMT_60958_CS_CHANNEL_NUMBER_3;\n\tuint8_t AFMT_60958_CS_CHANNEL_NUMBER_4;\n\tuint8_t AFMT_60958_CS_CHANNEL_NUMBER_5;\n\tuint8_t AFMT_60958_CS_CHANNEL_NUMBER_6;\n\tuint8_t AFMT_60958_CS_CHANNEL_NUMBER_7;\n\tuint8_t DP_SEC_AUD_N;\n\tuint8_t DP_SEC_TIMESTAMP_MODE;\n\tuint8_t DP_SEC_ASP_ENABLE;\n\tuint8_t DP_SEC_ATP_ENABLE;\n\tuint8_t DP_SEC_AIP_ENABLE;\n\tuint8_t DP_SEC_ACM_ENABLE;\n\tuint8_t AFMT_AUDIO_SAMPLE_SEND;\n\tuint8_t AFMT_AUDIO_CLOCK_EN;\n\tuint8_t TMDS_PIXEL_ENCODING;\n\tuint8_t TMDS_COLOR_FORMAT;\n\tuint8_t DIG_STEREOSYNC_SELECT;\n\tuint8_t DIG_STEREOSYNC_GATE_EN;\n\tuint8_t DP_DB_DISABLE;\n\tuint8_t DP_MSA_MISC0;\n\tuint8_t DP_MSA_HTOTAL;\n\tuint8_t DP_MSA_VTOTAL;\n\tuint8_t DP_MSA_HSTART;\n\tuint8_t DP_MSA_VSTART;\n\tuint8_t DP_MSA_HSYNCWIDTH;\n\tuint8_t DP_MSA_HSYNCPOLARITY;\n\tuint8_t DP_MSA_VSYNCWIDTH;\n\tuint8_t DP_MSA_VSYNCPOLARITY;\n\tuint8_t DP_MSA_HWIDTH;\n\tuint8_t DP_MSA_VHEIGHT;\n\tuint8_t HDMI_DB_DISABLE;\n\tuint8_t DP_VID_N_MUL;\n\tuint8_t DP_VID_M_DOUBLE_VALUE_EN;\n\tuint8_t DIG_SOURCE_SELECT;\n};\n\nstruct dce_stream_encoder_mask {\n\tuint32_t AFMT_GENERIC_INDEX;\n\tuint32_t AFMT_GENERIC0_UPDATE;\n\tuint32_t AFMT_GENERIC2_UPDATE;\n\tuint32_t AFMT_GENERIC_HB0;\n\tuint32_t AFMT_GENERIC_HB1;\n\tuint32_t AFMT_GENERIC_HB2;\n\tuint32_t AFMT_GENERIC_HB3;\n\tuint32_t AFMT_GENERIC_LOCK_STATUS;\n\tuint32_t AFMT_GENERIC_CONFLICT;\n\tuint32_t AFMT_GENERIC_CONFLICT_CLR;\n\tuint32_t AFMT_GENERIC0_FRAME_UPDATE_PENDING;\n\tuint32_t AFMT_GENERIC1_FRAME_UPDATE_PENDING;\n\tuint32_t AFMT_GENERIC2_FRAME_UPDATE_PENDING;\n\tuint32_t AFMT_GENERIC3_FRAME_UPDATE_PENDING;\n\tuint32_t AFMT_GENERIC4_FRAME_UPDATE_PENDING;\n\tuint32_t AFMT_GENERIC5_FRAME_UPDATE_PENDING;\n\tuint32_t AFMT_GENERIC6_FRAME_UPDATE_PENDING;\n\tuint32_t AFMT_GENERIC7_FRAME_UPDATE_PENDING;\n\tuint32_t AFMT_GENERIC0_FRAME_UPDATE;\n\tuint32_t AFMT_GENERIC1_FRAME_UPDATE;\n\tuint32_t AFMT_GENERIC2_FRAME_UPDATE;\n\tuint32_t AFMT_GENERIC3_FRAME_UPDATE;\n\tuint32_t AFMT_GENERIC4_FRAME_UPDATE;\n\tuint32_t AFMT_GENERIC5_FRAME_UPDATE;\n\tuint32_t AFMT_GENERIC6_FRAME_UPDATE;\n\tuint32_t AFMT_GENERIC7_FRAME_UPDATE;\n\tuint32_t HDMI_GENERIC0_CONT;\n\tuint32_t HDMI_GENERIC0_SEND;\n\tuint32_t HDMI_GENERIC0_LINE;\n\tuint32_t HDMI_GENERIC1_CONT;\n\tuint32_t HDMI_GENERIC1_SEND;\n\tuint32_t HDMI_GENERIC1_LINE;\n\tuint32_t DP_PIXEL_ENCODING;\n\tuint32_t DP_COMPONENT_DEPTH;\n\tuint32_t DP_DYN_RANGE;\n\tuint32_t DP_YCBCR_RANGE;\n\tuint32_t HDMI_PACKET_GEN_VERSION;\n\tuint32_t HDMI_KEEPOUT_MODE;\n\tuint32_t HDMI_DEEP_COLOR_ENABLE;\n\tuint32_t HDMI_CLOCK_CHANNEL_RATE;\n\tuint32_t HDMI_DEEP_COLOR_DEPTH;\n\tuint32_t HDMI_GC_CONT;\n\tuint32_t HDMI_GC_SEND;\n\tuint32_t HDMI_NULL_SEND;\n\tuint32_t HDMI_DATA_SCRAMBLE_EN;\n\tuint32_t HDMI_ACP_SEND;\n\tuint32_t HDMI_AUDIO_INFO_SEND;\n\tuint32_t AFMT_AUDIO_INFO_UPDATE;\n\tuint32_t HDMI_AUDIO_INFO_LINE;\n\tuint32_t HDMI_GC_AVMUTE;\n\tuint32_t DP_MSE_RATE_X;\n\tuint32_t DP_MSE_RATE_Y;\n\tuint32_t DP_MSE_RATE_UPDATE_PENDING;\n\tuint32_t AFMT_AVI_INFO_VERSION;\n\tuint32_t HDMI_AVI_INFO_SEND;\n\tuint32_t HDMI_AVI_INFO_CONT;\n\tuint32_t HDMI_AVI_INFO_LINE;\n\tuint32_t DP_SEC_GSP0_ENABLE;\n\tuint32_t DP_SEC_STREAM_ENABLE;\n\tuint32_t DP_SEC_GSP1_ENABLE;\n\tuint32_t DP_SEC_GSP2_ENABLE;\n\tuint32_t DP_SEC_GSP3_ENABLE;\n\tuint32_t DP_SEC_GSP4_ENABLE;\n\tuint32_t DP_SEC_GSP5_ENABLE;\n\tuint32_t DP_SEC_GSP6_ENABLE;\n\tuint32_t DP_SEC_GSP7_ENABLE;\n\tuint32_t DP_SEC_AVI_ENABLE;\n\tuint32_t DP_SEC_MPG_ENABLE;\n\tuint32_t DP_VID_STREAM_DIS_DEFER;\n\tuint32_t DP_VID_STREAM_ENABLE;\n\tuint32_t DP_VID_STREAM_STATUS;\n\tuint32_t DP_STEER_FIFO_RESET;\n\tuint32_t DP_VID_M_N_GEN_EN;\n\tuint32_t DP_VID_N;\n\tuint32_t DP_VID_M;\n\tuint32_t DIG_START;\n\tuint32_t AFMT_AUDIO_SRC_SELECT;\n\tuint32_t AFMT_AUDIO_CHANNEL_ENABLE;\n\tuint32_t HDMI_AUDIO_PACKETS_PER_LINE;\n\tuint32_t HDMI_AUDIO_DELAY_EN;\n\tuint32_t AFMT_60958_CS_UPDATE;\n\tuint32_t AFMT_AUDIO_LAYOUT_OVRD;\n\tuint32_t AFMT_60958_OSF_OVRD;\n\tuint32_t HDMI_ACR_AUTO_SEND;\n\tuint32_t HDMI_ACR_SOURCE;\n\tuint32_t HDMI_ACR_AUDIO_PRIORITY;\n\tuint32_t HDMI_ACR_CTS_32;\n\tuint32_t HDMI_ACR_N_32;\n\tuint32_t HDMI_ACR_CTS_44;\n\tuint32_t HDMI_ACR_N_44;\n\tuint32_t HDMI_ACR_CTS_48;\n\tuint32_t HDMI_ACR_N_48;\n\tuint32_t AFMT_60958_CS_CHANNEL_NUMBER_L;\n\tuint32_t AFMT_60958_CS_CLOCK_ACCURACY;\n\tuint32_t AFMT_60958_CS_CHANNEL_NUMBER_R;\n\tuint32_t AFMT_60958_CS_CHANNEL_NUMBER_2;\n\tuint32_t AFMT_60958_CS_CHANNEL_NUMBER_3;\n\tuint32_t AFMT_60958_CS_CHANNEL_NUMBER_4;\n\tuint32_t AFMT_60958_CS_CHANNEL_NUMBER_5;\n\tuint32_t AFMT_60958_CS_CHANNEL_NUMBER_6;\n\tuint32_t AFMT_60958_CS_CHANNEL_NUMBER_7;\n\tuint32_t DP_SEC_AUD_N;\n\tuint32_t DP_SEC_TIMESTAMP_MODE;\n\tuint32_t DP_SEC_ASP_ENABLE;\n\tuint32_t DP_SEC_ATP_ENABLE;\n\tuint32_t DP_SEC_AIP_ENABLE;\n\tuint32_t DP_SEC_ACM_ENABLE;\n\tuint32_t AFMT_AUDIO_SAMPLE_SEND;\n\tuint32_t AFMT_AUDIO_CLOCK_EN;\n\tuint32_t TMDS_PIXEL_ENCODING;\n\tuint32_t DIG_STEREOSYNC_SELECT;\n\tuint32_t DIG_STEREOSYNC_GATE_EN;\n\tuint32_t TMDS_COLOR_FORMAT;\n\tuint32_t DP_DB_DISABLE;\n\tuint32_t DP_MSA_MISC0;\n\tuint32_t DP_MSA_HTOTAL;\n\tuint32_t DP_MSA_VTOTAL;\n\tuint32_t DP_MSA_HSTART;\n\tuint32_t DP_MSA_VSTART;\n\tuint32_t DP_MSA_HSYNCWIDTH;\n\tuint32_t DP_MSA_HSYNCPOLARITY;\n\tuint32_t DP_MSA_VSYNCWIDTH;\n\tuint32_t DP_MSA_VSYNCPOLARITY;\n\tuint32_t DP_MSA_HWIDTH;\n\tuint32_t DP_MSA_VHEIGHT;\n\tuint32_t HDMI_DB_DISABLE;\n\tuint32_t DP_VID_N_MUL;\n\tuint32_t DP_VID_M_DOUBLE_VALUE_EN;\n\tuint32_t DIG_SOURCE_SELECT;\n};\n\nstruct dce110_stream_enc_registers {\n\tuint32_t AFMT_CNTL;\n\tuint32_t AFMT_AVI_INFO0;\n\tuint32_t AFMT_AVI_INFO1;\n\tuint32_t AFMT_AVI_INFO2;\n\tuint32_t AFMT_AVI_INFO3;\n\tuint32_t AFMT_GENERIC_0;\n\tuint32_t AFMT_GENERIC_1;\n\tuint32_t AFMT_GENERIC_2;\n\tuint32_t AFMT_GENERIC_3;\n\tuint32_t AFMT_GENERIC_4;\n\tuint32_t AFMT_GENERIC_5;\n\tuint32_t AFMT_GENERIC_6;\n\tuint32_t AFMT_GENERIC_7;\n\tuint32_t AFMT_GENERIC_HDR;\n\tuint32_t AFMT_INFOFRAME_CONTROL0;\n\tuint32_t AFMT_VBI_PACKET_CONTROL;\n\tuint32_t AFMT_VBI_PACKET_CONTROL1;\n\tuint32_t AFMT_AUDIO_PACKET_CONTROL;\n\tuint32_t AFMT_AUDIO_PACKET_CONTROL2;\n\tuint32_t AFMT_AUDIO_SRC_CONTROL;\n\tuint32_t AFMT_60958_0;\n\tuint32_t AFMT_60958_1;\n\tuint32_t AFMT_60958_2;\n\tuint32_t DIG_FE_CNTL;\n\tuint32_t DP_MSE_RATE_CNTL;\n\tuint32_t DP_MSE_RATE_UPDATE;\n\tuint32_t DP_PIXEL_FORMAT;\n\tuint32_t DP_SEC_CNTL;\n\tuint32_t DP_STEER_FIFO;\n\tuint32_t DP_VID_M;\n\tuint32_t DP_VID_N;\n\tuint32_t DP_VID_STREAM_CNTL;\n\tuint32_t DP_VID_TIMING;\n\tuint32_t DP_SEC_AUD_N;\n\tuint32_t DP_SEC_TIMESTAMP;\n\tuint32_t HDMI_CONTROL;\n\tuint32_t HDMI_GC;\n\tuint32_t HDMI_GENERIC_PACKET_CONTROL0;\n\tuint32_t HDMI_GENERIC_PACKET_CONTROL1;\n\tuint32_t HDMI_GENERIC_PACKET_CONTROL2;\n\tuint32_t HDMI_GENERIC_PACKET_CONTROL3;\n\tuint32_t HDMI_INFOFRAME_CONTROL0;\n\tuint32_t HDMI_INFOFRAME_CONTROL1;\n\tuint32_t HDMI_VBI_PACKET_CONTROL;\n\tuint32_t HDMI_AUDIO_PACKET_CONTROL;\n\tuint32_t HDMI_ACR_PACKET_CONTROL;\n\tuint32_t HDMI_ACR_32_0;\n\tuint32_t HDMI_ACR_32_1;\n\tuint32_t HDMI_ACR_44_0;\n\tuint32_t HDMI_ACR_44_1;\n\tuint32_t HDMI_ACR_48_0;\n\tuint32_t HDMI_ACR_48_1;\n\tuint32_t TMDS_CNTL;\n\tuint32_t DP_DB_CNTL;\n\tuint32_t DP_MSA_MISC;\n\tuint32_t DP_MSA_COLORIMETRY;\n\tuint32_t DP_MSA_TIMING_PARAM1;\n\tuint32_t DP_MSA_TIMING_PARAM2;\n\tuint32_t DP_MSA_TIMING_PARAM3;\n\tuint32_t DP_MSA_TIMING_PARAM4;\n\tuint32_t HDMI_DB_CONTROL;\n};\n\nstruct dce110_stream_encoder {\n\tstruct stream_encoder base;\n\tconst struct dce110_stream_enc_registers *regs;\n\tconst struct dce_stream_encoder_shift *se_shift;\n\tconst struct dce_stream_encoder_mask *se_mask;\n};\n\nvoid dce110_stream_encoder_construct(\n\tstruct dce110_stream_encoder *enc110,\n\tstruct dc_context *ctx,\n\tstruct dc_bios *bp,\n\tenum engine_id eng_id,\n\tconst struct dce110_stream_enc_registers *regs,\n\tconst struct dce_stream_encoder_shift *se_shift,\n\tconst struct dce_stream_encoder_mask *se_mask);\n\n\nvoid dce110_se_audio_mute_control(\n\tstruct stream_encoder *enc, bool mute);\n\nvoid dce110_se_dp_audio_setup(\n\tstruct stream_encoder *enc,\n\tunsigned int az_inst,\n\tstruct audio_info *info);\n\nvoid dce110_se_dp_audio_enable(\n\t\tstruct stream_encoder *enc);\n\nvoid dce110_se_dp_audio_disable(\n\t\tstruct stream_encoder *enc);\n\nvoid dce110_se_hdmi_audio_setup(\n\tstruct stream_encoder *enc,\n\tunsigned int az_inst,\n\tstruct audio_info *info,\n\tstruct audio_crtc_info *audio_crtc_info);\n\nvoid dce110_se_hdmi_audio_disable(\n\tstruct stream_encoder *enc);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}