INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_receive_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_HD2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_gray_HD8
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_gray__1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_gray__1_HD9
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-311] analyzing module spi_frame_encoder
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-311] analyzing module spi_func_encoder
INFO: [VRFC 10-311] analyzing module spi_receive
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr_HD20
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width_HD21
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper_HD22
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top_HD19
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_1_HD17
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_1_synth_HD18
INFO: [VRFC 10-311] analyzing module fifo_generator_0_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module fifo_generator_0_clk_x_pntrs_HD7
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo_HD6
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top_HD5
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_2_HD3
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_2_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_2_synth_HD4
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory_HD16
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr_HD12
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic_HD10
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_as_HD11
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr_HD15
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic_HD13
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_as
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_as_HD14
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_receive_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_receive_tbh
