* sram22_4096x8m8w8
* Schematic generated by Substrate




.subckt sram22_4096x8m8w8
+ vdd
+ vss
+ clk
+ we
+ addr[0]
+ addr[1]
+ addr[2]
+ addr[3]
+ addr[4]
+ addr[5]
+ addr[6]
+ addr[7]
+ addr[8]
+ addr[9]
+ addr[10]
+ addr[11]
+ wmask
+ din[0]
+ din[1]
+ din[2]
+ din[3]
+ din[4]
+ din[5]
+ din[6]
+ din[7]
+ dout[0]
+ dout[1]
+ dout[2]
+ dout[3]
+ dout[4]
+ dout[5]
+ dout[6]
+ dout[7]

X0
+ vdd
+ vss
+ clk
+ we
+ addr[0]
+ addr[1]
+ addr[2]
+ addr[3]
+ addr[4]
+ addr[5]
+ addr[6]
+ addr[7]
+ addr[8]
+ addr[9]
+ addr[10]
+ addr[11]
+ wmask
+ din[0]
+ din[1]
+ din[2]
+ din[3]
+ din[4]
+ din[5]
+ din[6]
+ din[7]
+ dout[0]
+ dout[1]
+ dout[2]
+ dout[3]
+ dout[4]
+ dout[5]
+ dout[6]
+ dout[7]
+ sram22_inner
.ends sram22_4096x8m8w8


.subckt sram22_inner
+ vdd
+ vss
+ clk
+ we
+ addr[0]
+ addr[1]
+ addr[2]
+ addr[3]
+ addr[4]
+ addr[5]
+ addr[6]
+ addr[7]
+ addr[8]
+ addr[9]
+ addr[10]
+ addr[11]
+ wmask
+ din[0]
+ din[1]
+ din[2]
+ din[3]
+ din[4]
+ din[5]
+ din[6]
+ din[7]
+ dout[0]
+ dout[1]
+ dout[2]
+ dout[3]
+ dout[4]
+ dout[5]
+ dout[6]
+ dout[7]

Xaddr_gate
+ vdd
+ addr_in[3]
+ addr_in[4]
+ addr_in[5]
+ addr_in[6]
+ addr_in[7]
+ addr_in[8]
+ addr_in[9]
+ addr_in[10]
+ addr_in[11]
+ addr_in_b[3]
+ addr_in_b[4]
+ addr_in_b[5]
+ addr_in_b[6]
+ addr_in_b[7]
+ addr_in_b[8]
+ addr_in_b[9]
+ addr_in_b[10]
+ addr_in_b[11]
+ wl_en
+ addr_gated[0]
+ addr_gated[1]
+ addr_gated[2]
+ addr_gated[3]
+ addr_gated[4]
+ addr_gated[5]
+ addr_gated[6]
+ addr_gated[7]
+ addr_gated[8]
+ addr_b_gated[0]
+ addr_b_gated[1]
+ addr_b_gated[2]
+ addr_b_gated[3]
+ addr_b_gated[4]
+ addr_b_gated[5]
+ addr_b_gated[6]
+ addr_b_gated[7]
+ addr_b_gated[8]
+ vss
+ addr_gate
Xdecoder
+ vdd
+ vss
+ addr_gated[0]
+ addr_gated[1]
+ addr_gated[2]
+ addr_gated[3]
+ addr_gated[4]
+ addr_gated[5]
+ addr_gated[6]
+ addr_gated[7]
+ addr_gated[8]
+ addr_b_gated[0]
+ addr_b_gated[1]
+ addr_b_gated[2]
+ addr_b_gated[3]
+ addr_b_gated[4]
+ addr_b_gated[5]
+ addr_b_gated[6]
+ addr_b_gated[7]
+ addr_b_gated[8]
+ wl[0]
+ wl[1]
+ wl[2]
+ wl[3]
+ wl[4]
+ wl[5]
+ wl[6]
+ wl[7]
+ wl[8]
+ wl[9]
+ wl[10]
+ wl[11]
+ wl[12]
+ wl[13]
+ wl[14]
+ wl[15]
+ wl[16]
+ wl[17]
+ wl[18]
+ wl[19]
+ wl[20]
+ wl[21]
+ wl[22]
+ wl[23]
+ wl[24]
+ wl[25]
+ wl[26]
+ wl[27]
+ wl[28]
+ wl[29]
+ wl[30]
+ wl[31]
+ wl[32]
+ wl[33]
+ wl[34]
+ wl[35]
+ wl[36]
+ wl[37]
+ wl[38]
+ wl[39]
+ wl[40]
+ wl[41]
+ wl[42]
+ wl[43]
+ wl[44]
+ wl[45]
+ wl[46]
+ wl[47]
+ wl[48]
+ wl[49]
+ wl[50]
+ wl[51]
+ wl[52]
+ wl[53]
+ wl[54]
+ wl[55]
+ wl[56]
+ wl[57]
+ wl[58]
+ wl[59]
+ wl[60]
+ wl[61]
+ wl[62]
+ wl[63]
+ wl[64]
+ wl[65]
+ wl[66]
+ wl[67]
+ wl[68]
+ wl[69]
+ wl[70]
+ wl[71]
+ wl[72]
+ wl[73]
+ wl[74]
+ wl[75]
+ wl[76]
+ wl[77]
+ wl[78]
+ wl[79]
+ wl[80]
+ wl[81]
+ wl[82]
+ wl[83]
+ wl[84]
+ wl[85]
+ wl[86]
+ wl[87]
+ wl[88]
+ wl[89]
+ wl[90]
+ wl[91]
+ wl[92]
+ wl[93]
+ wl[94]
+ wl[95]
+ wl[96]
+ wl[97]
+ wl[98]
+ wl[99]
+ wl[100]
+ wl[101]
+ wl[102]
+ wl[103]
+ wl[104]
+ wl[105]
+ wl[106]
+ wl[107]
+ wl[108]
+ wl[109]
+ wl[110]
+ wl[111]
+ wl[112]
+ wl[113]
+ wl[114]
+ wl[115]
+ wl[116]
+ wl[117]
+ wl[118]
+ wl[119]
+ wl[120]
+ wl[121]
+ wl[122]
+ wl[123]
+ wl[124]
+ wl[125]
+ wl[126]
+ wl[127]
+ wl[128]
+ wl[129]
+ wl[130]
+ wl[131]
+ wl[132]
+ wl[133]
+ wl[134]
+ wl[135]
+ wl[136]
+ wl[137]
+ wl[138]
+ wl[139]
+ wl[140]
+ wl[141]
+ wl[142]
+ wl[143]
+ wl[144]
+ wl[145]
+ wl[146]
+ wl[147]
+ wl[148]
+ wl[149]
+ wl[150]
+ wl[151]
+ wl[152]
+ wl[153]
+ wl[154]
+ wl[155]
+ wl[156]
+ wl[157]
+ wl[158]
+ wl[159]
+ wl[160]
+ wl[161]
+ wl[162]
+ wl[163]
+ wl[164]
+ wl[165]
+ wl[166]
+ wl[167]
+ wl[168]
+ wl[169]
+ wl[170]
+ wl[171]
+ wl[172]
+ wl[173]
+ wl[174]
+ wl[175]
+ wl[176]
+ wl[177]
+ wl[178]
+ wl[179]
+ wl[180]
+ wl[181]
+ wl[182]
+ wl[183]
+ wl[184]
+ wl[185]
+ wl[186]
+ wl[187]
+ wl[188]
+ wl[189]
+ wl[190]
+ wl[191]
+ wl[192]
+ wl[193]
+ wl[194]
+ wl[195]
+ wl[196]
+ wl[197]
+ wl[198]
+ wl[199]
+ wl[200]
+ wl[201]
+ wl[202]
+ wl[203]
+ wl[204]
+ wl[205]
+ wl[206]
+ wl[207]
+ wl[208]
+ wl[209]
+ wl[210]
+ wl[211]
+ wl[212]
+ wl[213]
+ wl[214]
+ wl[215]
+ wl[216]
+ wl[217]
+ wl[218]
+ wl[219]
+ wl[220]
+ wl[221]
+ wl[222]
+ wl[223]
+ wl[224]
+ wl[225]
+ wl[226]
+ wl[227]
+ wl[228]
+ wl[229]
+ wl[230]
+ wl[231]
+ wl[232]
+ wl[233]
+ wl[234]
+ wl[235]
+ wl[236]
+ wl[237]
+ wl[238]
+ wl[239]
+ wl[240]
+ wl[241]
+ wl[242]
+ wl[243]
+ wl[244]
+ wl[245]
+ wl[246]
+ wl[247]
+ wl[248]
+ wl[249]
+ wl[250]
+ wl[251]
+ wl[252]
+ wl[253]
+ wl[254]
+ wl[255]
+ wl[256]
+ wl[257]
+ wl[258]
+ wl[259]
+ wl[260]
+ wl[261]
+ wl[262]
+ wl[263]
+ wl[264]
+ wl[265]
+ wl[266]
+ wl[267]
+ wl[268]
+ wl[269]
+ wl[270]
+ wl[271]
+ wl[272]
+ wl[273]
+ wl[274]
+ wl[275]
+ wl[276]
+ wl[277]
+ wl[278]
+ wl[279]
+ wl[280]
+ wl[281]
+ wl[282]
+ wl[283]
+ wl[284]
+ wl[285]
+ wl[286]
+ wl[287]
+ wl[288]
+ wl[289]
+ wl[290]
+ wl[291]
+ wl[292]
+ wl[293]
+ wl[294]
+ wl[295]
+ wl[296]
+ wl[297]
+ wl[298]
+ wl[299]
+ wl[300]
+ wl[301]
+ wl[302]
+ wl[303]
+ wl[304]
+ wl[305]
+ wl[306]
+ wl[307]
+ wl[308]
+ wl[309]
+ wl[310]
+ wl[311]
+ wl[312]
+ wl[313]
+ wl[314]
+ wl[315]
+ wl[316]
+ wl[317]
+ wl[318]
+ wl[319]
+ wl[320]
+ wl[321]
+ wl[322]
+ wl[323]
+ wl[324]
+ wl[325]
+ wl[326]
+ wl[327]
+ wl[328]
+ wl[329]
+ wl[330]
+ wl[331]
+ wl[332]
+ wl[333]
+ wl[334]
+ wl[335]
+ wl[336]
+ wl[337]
+ wl[338]
+ wl[339]
+ wl[340]
+ wl[341]
+ wl[342]
+ wl[343]
+ wl[344]
+ wl[345]
+ wl[346]
+ wl[347]
+ wl[348]
+ wl[349]
+ wl[350]
+ wl[351]
+ wl[352]
+ wl[353]
+ wl[354]
+ wl[355]
+ wl[356]
+ wl[357]
+ wl[358]
+ wl[359]
+ wl[360]
+ wl[361]
+ wl[362]
+ wl[363]
+ wl[364]
+ wl[365]
+ wl[366]
+ wl[367]
+ wl[368]
+ wl[369]
+ wl[370]
+ wl[371]
+ wl[372]
+ wl[373]
+ wl[374]
+ wl[375]
+ wl[376]
+ wl[377]
+ wl[378]
+ wl[379]
+ wl[380]
+ wl[381]
+ wl[382]
+ wl[383]
+ wl[384]
+ wl[385]
+ wl[386]
+ wl[387]
+ wl[388]
+ wl[389]
+ wl[390]
+ wl[391]
+ wl[392]
+ wl[393]
+ wl[394]
+ wl[395]
+ wl[396]
+ wl[397]
+ wl[398]
+ wl[399]
+ wl[400]
+ wl[401]
+ wl[402]
+ wl[403]
+ wl[404]
+ wl[405]
+ wl[406]
+ wl[407]
+ wl[408]
+ wl[409]
+ wl[410]
+ wl[411]
+ wl[412]
+ wl[413]
+ wl[414]
+ wl[415]
+ wl[416]
+ wl[417]
+ wl[418]
+ wl[419]
+ wl[420]
+ wl[421]
+ wl[422]
+ wl[423]
+ wl[424]
+ wl[425]
+ wl[426]
+ wl[427]
+ wl[428]
+ wl[429]
+ wl[430]
+ wl[431]
+ wl[432]
+ wl[433]
+ wl[434]
+ wl[435]
+ wl[436]
+ wl[437]
+ wl[438]
+ wl[439]
+ wl[440]
+ wl[441]
+ wl[442]
+ wl[443]
+ wl[444]
+ wl[445]
+ wl[446]
+ wl[447]
+ wl[448]
+ wl[449]
+ wl[450]
+ wl[451]
+ wl[452]
+ wl[453]
+ wl[454]
+ wl[455]
+ wl[456]
+ wl[457]
+ wl[458]
+ wl[459]
+ wl[460]
+ wl[461]
+ wl[462]
+ wl[463]
+ wl[464]
+ wl[465]
+ wl[466]
+ wl[467]
+ wl[468]
+ wl[469]
+ wl[470]
+ wl[471]
+ wl[472]
+ wl[473]
+ wl[474]
+ wl[475]
+ wl[476]
+ wl[477]
+ wl[478]
+ wl[479]
+ wl[480]
+ wl[481]
+ wl[482]
+ wl[483]
+ wl[484]
+ wl[485]
+ wl[486]
+ wl[487]
+ wl[488]
+ wl[489]
+ wl[490]
+ wl[491]
+ wl[492]
+ wl[493]
+ wl[494]
+ wl[495]
+ wl[496]
+ wl[497]
+ wl[498]
+ wl[499]
+ wl[500]
+ wl[501]
+ wl[502]
+ wl[503]
+ wl[504]
+ wl[505]
+ wl[506]
+ wl[507]
+ wl[508]
+ wl[509]
+ wl[510]
+ wl[511]
+ wl_b[0]
+ wl_b[1]
+ wl_b[2]
+ wl_b[3]
+ wl_b[4]
+ wl_b[5]
+ wl_b[6]
+ wl_b[7]
+ wl_b[8]
+ wl_b[9]
+ wl_b[10]
+ wl_b[11]
+ wl_b[12]
+ wl_b[13]
+ wl_b[14]
+ wl_b[15]
+ wl_b[16]
+ wl_b[17]
+ wl_b[18]
+ wl_b[19]
+ wl_b[20]
+ wl_b[21]
+ wl_b[22]
+ wl_b[23]
+ wl_b[24]
+ wl_b[25]
+ wl_b[26]
+ wl_b[27]
+ wl_b[28]
+ wl_b[29]
+ wl_b[30]
+ wl_b[31]
+ wl_b[32]
+ wl_b[33]
+ wl_b[34]
+ wl_b[35]
+ wl_b[36]
+ wl_b[37]
+ wl_b[38]
+ wl_b[39]
+ wl_b[40]
+ wl_b[41]
+ wl_b[42]
+ wl_b[43]
+ wl_b[44]
+ wl_b[45]
+ wl_b[46]
+ wl_b[47]
+ wl_b[48]
+ wl_b[49]
+ wl_b[50]
+ wl_b[51]
+ wl_b[52]
+ wl_b[53]
+ wl_b[54]
+ wl_b[55]
+ wl_b[56]
+ wl_b[57]
+ wl_b[58]
+ wl_b[59]
+ wl_b[60]
+ wl_b[61]
+ wl_b[62]
+ wl_b[63]
+ wl_b[64]
+ wl_b[65]
+ wl_b[66]
+ wl_b[67]
+ wl_b[68]
+ wl_b[69]
+ wl_b[70]
+ wl_b[71]
+ wl_b[72]
+ wl_b[73]
+ wl_b[74]
+ wl_b[75]
+ wl_b[76]
+ wl_b[77]
+ wl_b[78]
+ wl_b[79]
+ wl_b[80]
+ wl_b[81]
+ wl_b[82]
+ wl_b[83]
+ wl_b[84]
+ wl_b[85]
+ wl_b[86]
+ wl_b[87]
+ wl_b[88]
+ wl_b[89]
+ wl_b[90]
+ wl_b[91]
+ wl_b[92]
+ wl_b[93]
+ wl_b[94]
+ wl_b[95]
+ wl_b[96]
+ wl_b[97]
+ wl_b[98]
+ wl_b[99]
+ wl_b[100]
+ wl_b[101]
+ wl_b[102]
+ wl_b[103]
+ wl_b[104]
+ wl_b[105]
+ wl_b[106]
+ wl_b[107]
+ wl_b[108]
+ wl_b[109]
+ wl_b[110]
+ wl_b[111]
+ wl_b[112]
+ wl_b[113]
+ wl_b[114]
+ wl_b[115]
+ wl_b[116]
+ wl_b[117]
+ wl_b[118]
+ wl_b[119]
+ wl_b[120]
+ wl_b[121]
+ wl_b[122]
+ wl_b[123]
+ wl_b[124]
+ wl_b[125]
+ wl_b[126]
+ wl_b[127]
+ wl_b[128]
+ wl_b[129]
+ wl_b[130]
+ wl_b[131]
+ wl_b[132]
+ wl_b[133]
+ wl_b[134]
+ wl_b[135]
+ wl_b[136]
+ wl_b[137]
+ wl_b[138]
+ wl_b[139]
+ wl_b[140]
+ wl_b[141]
+ wl_b[142]
+ wl_b[143]
+ wl_b[144]
+ wl_b[145]
+ wl_b[146]
+ wl_b[147]
+ wl_b[148]
+ wl_b[149]
+ wl_b[150]
+ wl_b[151]
+ wl_b[152]
+ wl_b[153]
+ wl_b[154]
+ wl_b[155]
+ wl_b[156]
+ wl_b[157]
+ wl_b[158]
+ wl_b[159]
+ wl_b[160]
+ wl_b[161]
+ wl_b[162]
+ wl_b[163]
+ wl_b[164]
+ wl_b[165]
+ wl_b[166]
+ wl_b[167]
+ wl_b[168]
+ wl_b[169]
+ wl_b[170]
+ wl_b[171]
+ wl_b[172]
+ wl_b[173]
+ wl_b[174]
+ wl_b[175]
+ wl_b[176]
+ wl_b[177]
+ wl_b[178]
+ wl_b[179]
+ wl_b[180]
+ wl_b[181]
+ wl_b[182]
+ wl_b[183]
+ wl_b[184]
+ wl_b[185]
+ wl_b[186]
+ wl_b[187]
+ wl_b[188]
+ wl_b[189]
+ wl_b[190]
+ wl_b[191]
+ wl_b[192]
+ wl_b[193]
+ wl_b[194]
+ wl_b[195]
+ wl_b[196]
+ wl_b[197]
+ wl_b[198]
+ wl_b[199]
+ wl_b[200]
+ wl_b[201]
+ wl_b[202]
+ wl_b[203]
+ wl_b[204]
+ wl_b[205]
+ wl_b[206]
+ wl_b[207]
+ wl_b[208]
+ wl_b[209]
+ wl_b[210]
+ wl_b[211]
+ wl_b[212]
+ wl_b[213]
+ wl_b[214]
+ wl_b[215]
+ wl_b[216]
+ wl_b[217]
+ wl_b[218]
+ wl_b[219]
+ wl_b[220]
+ wl_b[221]
+ wl_b[222]
+ wl_b[223]
+ wl_b[224]
+ wl_b[225]
+ wl_b[226]
+ wl_b[227]
+ wl_b[228]
+ wl_b[229]
+ wl_b[230]
+ wl_b[231]
+ wl_b[232]
+ wl_b[233]
+ wl_b[234]
+ wl_b[235]
+ wl_b[236]
+ wl_b[237]
+ wl_b[238]
+ wl_b[239]
+ wl_b[240]
+ wl_b[241]
+ wl_b[242]
+ wl_b[243]
+ wl_b[244]
+ wl_b[245]
+ wl_b[246]
+ wl_b[247]
+ wl_b[248]
+ wl_b[249]
+ wl_b[250]
+ wl_b[251]
+ wl_b[252]
+ wl_b[253]
+ wl_b[254]
+ wl_b[255]
+ wl_b[256]
+ wl_b[257]
+ wl_b[258]
+ wl_b[259]
+ wl_b[260]
+ wl_b[261]
+ wl_b[262]
+ wl_b[263]
+ wl_b[264]
+ wl_b[265]
+ wl_b[266]
+ wl_b[267]
+ wl_b[268]
+ wl_b[269]
+ wl_b[270]
+ wl_b[271]
+ wl_b[272]
+ wl_b[273]
+ wl_b[274]
+ wl_b[275]
+ wl_b[276]
+ wl_b[277]
+ wl_b[278]
+ wl_b[279]
+ wl_b[280]
+ wl_b[281]
+ wl_b[282]
+ wl_b[283]
+ wl_b[284]
+ wl_b[285]
+ wl_b[286]
+ wl_b[287]
+ wl_b[288]
+ wl_b[289]
+ wl_b[290]
+ wl_b[291]
+ wl_b[292]
+ wl_b[293]
+ wl_b[294]
+ wl_b[295]
+ wl_b[296]
+ wl_b[297]
+ wl_b[298]
+ wl_b[299]
+ wl_b[300]
+ wl_b[301]
+ wl_b[302]
+ wl_b[303]
+ wl_b[304]
+ wl_b[305]
+ wl_b[306]
+ wl_b[307]
+ wl_b[308]
+ wl_b[309]
+ wl_b[310]
+ wl_b[311]
+ wl_b[312]
+ wl_b[313]
+ wl_b[314]
+ wl_b[315]
+ wl_b[316]
+ wl_b[317]
+ wl_b[318]
+ wl_b[319]
+ wl_b[320]
+ wl_b[321]
+ wl_b[322]
+ wl_b[323]
+ wl_b[324]
+ wl_b[325]
+ wl_b[326]
+ wl_b[327]
+ wl_b[328]
+ wl_b[329]
+ wl_b[330]
+ wl_b[331]
+ wl_b[332]
+ wl_b[333]
+ wl_b[334]
+ wl_b[335]
+ wl_b[336]
+ wl_b[337]
+ wl_b[338]
+ wl_b[339]
+ wl_b[340]
+ wl_b[341]
+ wl_b[342]
+ wl_b[343]
+ wl_b[344]
+ wl_b[345]
+ wl_b[346]
+ wl_b[347]
+ wl_b[348]
+ wl_b[349]
+ wl_b[350]
+ wl_b[351]
+ wl_b[352]
+ wl_b[353]
+ wl_b[354]
+ wl_b[355]
+ wl_b[356]
+ wl_b[357]
+ wl_b[358]
+ wl_b[359]
+ wl_b[360]
+ wl_b[361]
+ wl_b[362]
+ wl_b[363]
+ wl_b[364]
+ wl_b[365]
+ wl_b[366]
+ wl_b[367]
+ wl_b[368]
+ wl_b[369]
+ wl_b[370]
+ wl_b[371]
+ wl_b[372]
+ wl_b[373]
+ wl_b[374]
+ wl_b[375]
+ wl_b[376]
+ wl_b[377]
+ wl_b[378]
+ wl_b[379]
+ wl_b[380]
+ wl_b[381]
+ wl_b[382]
+ wl_b[383]
+ wl_b[384]
+ wl_b[385]
+ wl_b[386]
+ wl_b[387]
+ wl_b[388]
+ wl_b[389]
+ wl_b[390]
+ wl_b[391]
+ wl_b[392]
+ wl_b[393]
+ wl_b[394]
+ wl_b[395]
+ wl_b[396]
+ wl_b[397]
+ wl_b[398]
+ wl_b[399]
+ wl_b[400]
+ wl_b[401]
+ wl_b[402]
+ wl_b[403]
+ wl_b[404]
+ wl_b[405]
+ wl_b[406]
+ wl_b[407]
+ wl_b[408]
+ wl_b[409]
+ wl_b[410]
+ wl_b[411]
+ wl_b[412]
+ wl_b[413]
+ wl_b[414]
+ wl_b[415]
+ wl_b[416]
+ wl_b[417]
+ wl_b[418]
+ wl_b[419]
+ wl_b[420]
+ wl_b[421]
+ wl_b[422]
+ wl_b[423]
+ wl_b[424]
+ wl_b[425]
+ wl_b[426]
+ wl_b[427]
+ wl_b[428]
+ wl_b[429]
+ wl_b[430]
+ wl_b[431]
+ wl_b[432]
+ wl_b[433]
+ wl_b[434]
+ wl_b[435]
+ wl_b[436]
+ wl_b[437]
+ wl_b[438]
+ wl_b[439]
+ wl_b[440]
+ wl_b[441]
+ wl_b[442]
+ wl_b[443]
+ wl_b[444]
+ wl_b[445]
+ wl_b[446]
+ wl_b[447]
+ wl_b[448]
+ wl_b[449]
+ wl_b[450]
+ wl_b[451]
+ wl_b[452]
+ wl_b[453]
+ wl_b[454]
+ wl_b[455]
+ wl_b[456]
+ wl_b[457]
+ wl_b[458]
+ wl_b[459]
+ wl_b[460]
+ wl_b[461]
+ wl_b[462]
+ wl_b[463]
+ wl_b[464]
+ wl_b[465]
+ wl_b[466]
+ wl_b[467]
+ wl_b[468]
+ wl_b[469]
+ wl_b[470]
+ wl_b[471]
+ wl_b[472]
+ wl_b[473]
+ wl_b[474]
+ wl_b[475]
+ wl_b[476]
+ wl_b[477]
+ wl_b[478]
+ wl_b[479]
+ wl_b[480]
+ wl_b[481]
+ wl_b[482]
+ wl_b[483]
+ wl_b[484]
+ wl_b[485]
+ wl_b[486]
+ wl_b[487]
+ wl_b[488]
+ wl_b[489]
+ wl_b[490]
+ wl_b[491]
+ wl_b[492]
+ wl_b[493]
+ wl_b[494]
+ wl_b[495]
+ wl_b[496]
+ wl_b[497]
+ wl_b[498]
+ wl_b[499]
+ wl_b[500]
+ wl_b[501]
+ wl_b[502]
+ wl_b[503]
+ wl_b[504]
+ wl_b[505]
+ wl_b[506]
+ wl_b[507]
+ wl_b[508]
+ wl_b[509]
+ wl_b[510]
+ wl_b[511]
+ decoder
Xcolumn_decoder
+ vdd
+ vss
+ addr_in[0]
+ addr_in[1]
+ addr_in[2]
+ addr_in_b[0]
+ addr_in_b[1]
+ addr_in_b[2]
+ col_sel[0]
+ col_sel[1]
+ col_sel[2]
+ col_sel[3]
+ col_sel[4]
+ col_sel[5]
+ col_sel[6]
+ col_sel[7]
+ col_sel_b[0]
+ col_sel_b[1]
+ col_sel_b[2]
+ col_sel_b[3]
+ col_sel_b[4]
+ col_sel_b[5]
+ col_sel_b[6]
+ col_sel_b[7]
+ decoder_1
Xwmux_driver
+ vdd
+ col_sel[0]
+ col_sel[1]
+ col_sel[2]
+ col_sel[3]
+ col_sel[4]
+ col_sel[5]
+ col_sel[6]
+ col_sel[7]
+ write_driver_en
+ wmux_sel[0]
+ wmux_sel[1]
+ wmux_sel[2]
+ wmux_sel[3]
+ wmux_sel[4]
+ wmux_sel[5]
+ wmux_sel[6]
+ wmux_sel[7]
+ wmux_sel_b[0]
+ wmux_sel_b[1]
+ wmux_sel_b[2]
+ wmux_sel_b[3]
+ wmux_sel_b[4]
+ wmux_sel_b[5]
+ wmux_sel_b[6]
+ wmux_sel_b[7]
+ vss
+ wmux_driver
Xcontrol_logic
+ clk
+ we_in
+ pc_b
+ wl_en0
+ wl_en
+ write_driver_en
+ sense_en
+ rbl
+ dummy_bl
+ vdd
+ vss
+ control_logic_replica_v2
Xaddr_we_dffs
+ vdd
+ vss
+ clk
+ addr[0]
+ addr[1]
+ addr[2]
+ addr[3]
+ addr[4]
+ addr[5]
+ addr[6]
+ addr[7]
+ addr[8]
+ addr[9]
+ addr[10]
+ addr[11]
+ we
+ addr_in[0]
+ addr_in[1]
+ addr_in[2]
+ addr_in[3]
+ addr_in[4]
+ addr_in[5]
+ addr_in[6]
+ addr_in[7]
+ addr_in[8]
+ addr_in[9]
+ addr_in[10]
+ addr_in[11]
+ we_in
+ addr_in_b[0]
+ addr_in_b[1]
+ addr_in_b[2]
+ addr_in_b[3]
+ addr_in_b[4]
+ addr_in_b[5]
+ addr_in_b[6]
+ addr_in_b[7]
+ addr_in_b[8]
+ addr_in_b[9]
+ addr_in_b[10]
+ addr_in_b[11]
+ we_in_b
+ dff_array_13
Xbitcell_array
+ vdd
+ vss
+ dummy_bl
+ dummy_br
+ bl[0]
+ bl[1]
+ bl[2]
+ bl[3]
+ bl[4]
+ bl[5]
+ bl[6]
+ bl[7]
+ bl[8]
+ bl[9]
+ bl[10]
+ bl[11]
+ bl[12]
+ bl[13]
+ bl[14]
+ bl[15]
+ bl[16]
+ bl[17]
+ bl[18]
+ bl[19]
+ bl[20]
+ bl[21]
+ bl[22]
+ bl[23]
+ bl[24]
+ bl[25]
+ bl[26]
+ bl[27]
+ bl[28]
+ bl[29]
+ bl[30]
+ bl[31]
+ bl[32]
+ bl[33]
+ bl[34]
+ bl[35]
+ bl[36]
+ bl[37]
+ bl[38]
+ bl[39]
+ bl[40]
+ bl[41]
+ bl[42]
+ bl[43]
+ bl[44]
+ bl[45]
+ bl[46]
+ bl[47]
+ bl[48]
+ bl[49]
+ bl[50]
+ bl[51]
+ bl[52]
+ bl[53]
+ bl[54]
+ bl[55]
+ bl[56]
+ bl[57]
+ bl[58]
+ bl[59]
+ bl[60]
+ bl[61]
+ bl[62]
+ bl[63]
+ br[0]
+ br[1]
+ br[2]
+ br[3]
+ br[4]
+ br[5]
+ br[6]
+ br[7]
+ br[8]
+ br[9]
+ br[10]
+ br[11]
+ br[12]
+ br[13]
+ br[14]
+ br[15]
+ br[16]
+ br[17]
+ br[18]
+ br[19]
+ br[20]
+ br[21]
+ br[22]
+ br[23]
+ br[24]
+ br[25]
+ br[26]
+ br[27]
+ br[28]
+ br[29]
+ br[30]
+ br[31]
+ br[32]
+ br[33]
+ br[34]
+ br[35]
+ br[36]
+ br[37]
+ br[38]
+ br[39]
+ br[40]
+ br[41]
+ br[42]
+ br[43]
+ br[44]
+ br[45]
+ br[46]
+ br[47]
+ br[48]
+ br[49]
+ br[50]
+ br[51]
+ br[52]
+ br[53]
+ br[54]
+ br[55]
+ br[56]
+ br[57]
+ br[58]
+ br[59]
+ br[60]
+ br[61]
+ br[62]
+ br[63]
+ wl[0]
+ wl[1]
+ wl[2]
+ wl[3]
+ wl[4]
+ wl[5]
+ wl[6]
+ wl[7]
+ wl[8]
+ wl[9]
+ wl[10]
+ wl[11]
+ wl[12]
+ wl[13]
+ wl[14]
+ wl[15]
+ wl[16]
+ wl[17]
+ wl[18]
+ wl[19]
+ wl[20]
+ wl[21]
+ wl[22]
+ wl[23]
+ wl[24]
+ wl[25]
+ wl[26]
+ wl[27]
+ wl[28]
+ wl[29]
+ wl[30]
+ wl[31]
+ wl[32]
+ wl[33]
+ wl[34]
+ wl[35]
+ wl[36]
+ wl[37]
+ wl[38]
+ wl[39]
+ wl[40]
+ wl[41]
+ wl[42]
+ wl[43]
+ wl[44]
+ wl[45]
+ wl[46]
+ wl[47]
+ wl[48]
+ wl[49]
+ wl[50]
+ wl[51]
+ wl[52]
+ wl[53]
+ wl[54]
+ wl[55]
+ wl[56]
+ wl[57]
+ wl[58]
+ wl[59]
+ wl[60]
+ wl[61]
+ wl[62]
+ wl[63]
+ wl[64]
+ wl[65]
+ wl[66]
+ wl[67]
+ wl[68]
+ wl[69]
+ wl[70]
+ wl[71]
+ wl[72]
+ wl[73]
+ wl[74]
+ wl[75]
+ wl[76]
+ wl[77]
+ wl[78]
+ wl[79]
+ wl[80]
+ wl[81]
+ wl[82]
+ wl[83]
+ wl[84]
+ wl[85]
+ wl[86]
+ wl[87]
+ wl[88]
+ wl[89]
+ wl[90]
+ wl[91]
+ wl[92]
+ wl[93]
+ wl[94]
+ wl[95]
+ wl[96]
+ wl[97]
+ wl[98]
+ wl[99]
+ wl[100]
+ wl[101]
+ wl[102]
+ wl[103]
+ wl[104]
+ wl[105]
+ wl[106]
+ wl[107]
+ wl[108]
+ wl[109]
+ wl[110]
+ wl[111]
+ wl[112]
+ wl[113]
+ wl[114]
+ wl[115]
+ wl[116]
+ wl[117]
+ wl[118]
+ wl[119]
+ wl[120]
+ wl[121]
+ wl[122]
+ wl[123]
+ wl[124]
+ wl[125]
+ wl[126]
+ wl[127]
+ wl[128]
+ wl[129]
+ wl[130]
+ wl[131]
+ wl[132]
+ wl[133]
+ wl[134]
+ wl[135]
+ wl[136]
+ wl[137]
+ wl[138]
+ wl[139]
+ wl[140]
+ wl[141]
+ wl[142]
+ wl[143]
+ wl[144]
+ wl[145]
+ wl[146]
+ wl[147]
+ wl[148]
+ wl[149]
+ wl[150]
+ wl[151]
+ wl[152]
+ wl[153]
+ wl[154]
+ wl[155]
+ wl[156]
+ wl[157]
+ wl[158]
+ wl[159]
+ wl[160]
+ wl[161]
+ wl[162]
+ wl[163]
+ wl[164]
+ wl[165]
+ wl[166]
+ wl[167]
+ wl[168]
+ wl[169]
+ wl[170]
+ wl[171]
+ wl[172]
+ wl[173]
+ wl[174]
+ wl[175]
+ wl[176]
+ wl[177]
+ wl[178]
+ wl[179]
+ wl[180]
+ wl[181]
+ wl[182]
+ wl[183]
+ wl[184]
+ wl[185]
+ wl[186]
+ wl[187]
+ wl[188]
+ wl[189]
+ wl[190]
+ wl[191]
+ wl[192]
+ wl[193]
+ wl[194]
+ wl[195]
+ wl[196]
+ wl[197]
+ wl[198]
+ wl[199]
+ wl[200]
+ wl[201]
+ wl[202]
+ wl[203]
+ wl[204]
+ wl[205]
+ wl[206]
+ wl[207]
+ wl[208]
+ wl[209]
+ wl[210]
+ wl[211]
+ wl[212]
+ wl[213]
+ wl[214]
+ wl[215]
+ wl[216]
+ wl[217]
+ wl[218]
+ wl[219]
+ wl[220]
+ wl[221]
+ wl[222]
+ wl[223]
+ wl[224]
+ wl[225]
+ wl[226]
+ wl[227]
+ wl[228]
+ wl[229]
+ wl[230]
+ wl[231]
+ wl[232]
+ wl[233]
+ wl[234]
+ wl[235]
+ wl[236]
+ wl[237]
+ wl[238]
+ wl[239]
+ wl[240]
+ wl[241]
+ wl[242]
+ wl[243]
+ wl[244]
+ wl[245]
+ wl[246]
+ wl[247]
+ wl[248]
+ wl[249]
+ wl[250]
+ wl[251]
+ wl[252]
+ wl[253]
+ wl[254]
+ wl[255]
+ wl[256]
+ wl[257]
+ wl[258]
+ wl[259]
+ wl[260]
+ wl[261]
+ wl[262]
+ wl[263]
+ wl[264]
+ wl[265]
+ wl[266]
+ wl[267]
+ wl[268]
+ wl[269]
+ wl[270]
+ wl[271]
+ wl[272]
+ wl[273]
+ wl[274]
+ wl[275]
+ wl[276]
+ wl[277]
+ wl[278]
+ wl[279]
+ wl[280]
+ wl[281]
+ wl[282]
+ wl[283]
+ wl[284]
+ wl[285]
+ wl[286]
+ wl[287]
+ wl[288]
+ wl[289]
+ wl[290]
+ wl[291]
+ wl[292]
+ wl[293]
+ wl[294]
+ wl[295]
+ wl[296]
+ wl[297]
+ wl[298]
+ wl[299]
+ wl[300]
+ wl[301]
+ wl[302]
+ wl[303]
+ wl[304]
+ wl[305]
+ wl[306]
+ wl[307]
+ wl[308]
+ wl[309]
+ wl[310]
+ wl[311]
+ wl[312]
+ wl[313]
+ wl[314]
+ wl[315]
+ wl[316]
+ wl[317]
+ wl[318]
+ wl[319]
+ wl[320]
+ wl[321]
+ wl[322]
+ wl[323]
+ wl[324]
+ wl[325]
+ wl[326]
+ wl[327]
+ wl[328]
+ wl[329]
+ wl[330]
+ wl[331]
+ wl[332]
+ wl[333]
+ wl[334]
+ wl[335]
+ wl[336]
+ wl[337]
+ wl[338]
+ wl[339]
+ wl[340]
+ wl[341]
+ wl[342]
+ wl[343]
+ wl[344]
+ wl[345]
+ wl[346]
+ wl[347]
+ wl[348]
+ wl[349]
+ wl[350]
+ wl[351]
+ wl[352]
+ wl[353]
+ wl[354]
+ wl[355]
+ wl[356]
+ wl[357]
+ wl[358]
+ wl[359]
+ wl[360]
+ wl[361]
+ wl[362]
+ wl[363]
+ wl[364]
+ wl[365]
+ wl[366]
+ wl[367]
+ wl[368]
+ wl[369]
+ wl[370]
+ wl[371]
+ wl[372]
+ wl[373]
+ wl[374]
+ wl[375]
+ wl[376]
+ wl[377]
+ wl[378]
+ wl[379]
+ wl[380]
+ wl[381]
+ wl[382]
+ wl[383]
+ wl[384]
+ wl[385]
+ wl[386]
+ wl[387]
+ wl[388]
+ wl[389]
+ wl[390]
+ wl[391]
+ wl[392]
+ wl[393]
+ wl[394]
+ wl[395]
+ wl[396]
+ wl[397]
+ wl[398]
+ wl[399]
+ wl[400]
+ wl[401]
+ wl[402]
+ wl[403]
+ wl[404]
+ wl[405]
+ wl[406]
+ wl[407]
+ wl[408]
+ wl[409]
+ wl[410]
+ wl[411]
+ wl[412]
+ wl[413]
+ wl[414]
+ wl[415]
+ wl[416]
+ wl[417]
+ wl[418]
+ wl[419]
+ wl[420]
+ wl[421]
+ wl[422]
+ wl[423]
+ wl[424]
+ wl[425]
+ wl[426]
+ wl[427]
+ wl[428]
+ wl[429]
+ wl[430]
+ wl[431]
+ wl[432]
+ wl[433]
+ wl[434]
+ wl[435]
+ wl[436]
+ wl[437]
+ wl[438]
+ wl[439]
+ wl[440]
+ wl[441]
+ wl[442]
+ wl[443]
+ wl[444]
+ wl[445]
+ wl[446]
+ wl[447]
+ wl[448]
+ wl[449]
+ wl[450]
+ wl[451]
+ wl[452]
+ wl[453]
+ wl[454]
+ wl[455]
+ wl[456]
+ wl[457]
+ wl[458]
+ wl[459]
+ wl[460]
+ wl[461]
+ wl[462]
+ wl[463]
+ wl[464]
+ wl[465]
+ wl[466]
+ wl[467]
+ wl[468]
+ wl[469]
+ wl[470]
+ wl[471]
+ wl[472]
+ wl[473]
+ wl[474]
+ wl[475]
+ wl[476]
+ wl[477]
+ wl[478]
+ wl[479]
+ wl[480]
+ wl[481]
+ wl[482]
+ wl[483]
+ wl[484]
+ wl[485]
+ wl[486]
+ wl[487]
+ wl[488]
+ wl[489]
+ wl[490]
+ wl[491]
+ wl[492]
+ wl[493]
+ wl[494]
+ wl[495]
+ wl[496]
+ wl[497]
+ wl[498]
+ wl[499]
+ wl[500]
+ wl[501]
+ wl[502]
+ wl[503]
+ wl[504]
+ wl[505]
+ wl[506]
+ wl[507]
+ wl[508]
+ wl[509]
+ wl[510]
+ wl[511]
+ sp_cell_array
Xreplica_bitcell_array
+ vdd
+ vss
+ rbl
+ rbr
+ wl_en0
+ replica_cell_array
Xcol_circuitry
+ clk
+ vdd
+ vss
+ sense_en
+ dummy_bl
+ dummy_br
+ bl[0]
+ bl[1]
+ bl[2]
+ bl[3]
+ bl[4]
+ bl[5]
+ bl[6]
+ bl[7]
+ bl[8]
+ bl[9]
+ bl[10]
+ bl[11]
+ bl[12]
+ bl[13]
+ bl[14]
+ bl[15]
+ bl[16]
+ bl[17]
+ bl[18]
+ bl[19]
+ bl[20]
+ bl[21]
+ bl[22]
+ bl[23]
+ bl[24]
+ bl[25]
+ bl[26]
+ bl[27]
+ bl[28]
+ bl[29]
+ bl[30]
+ bl[31]
+ bl[32]
+ bl[33]
+ bl[34]
+ bl[35]
+ bl[36]
+ bl[37]
+ bl[38]
+ bl[39]
+ bl[40]
+ bl[41]
+ bl[42]
+ bl[43]
+ bl[44]
+ bl[45]
+ bl[46]
+ bl[47]
+ bl[48]
+ bl[49]
+ bl[50]
+ bl[51]
+ bl[52]
+ bl[53]
+ bl[54]
+ bl[55]
+ bl[56]
+ bl[57]
+ bl[58]
+ bl[59]
+ bl[60]
+ bl[61]
+ bl[62]
+ bl[63]
+ br[0]
+ br[1]
+ br[2]
+ br[3]
+ br[4]
+ br[5]
+ br[6]
+ br[7]
+ br[8]
+ br[9]
+ br[10]
+ br[11]
+ br[12]
+ br[13]
+ br[14]
+ br[15]
+ br[16]
+ br[17]
+ br[18]
+ br[19]
+ br[20]
+ br[21]
+ br[22]
+ br[23]
+ br[24]
+ br[25]
+ br[26]
+ br[27]
+ br[28]
+ br[29]
+ br[30]
+ br[31]
+ br[32]
+ br[33]
+ br[34]
+ br[35]
+ br[36]
+ br[37]
+ br[38]
+ br[39]
+ br[40]
+ br[41]
+ br[42]
+ br[43]
+ br[44]
+ br[45]
+ br[46]
+ br[47]
+ br[48]
+ br[49]
+ br[50]
+ br[51]
+ br[52]
+ br[53]
+ br[54]
+ br[55]
+ br[56]
+ br[57]
+ br[58]
+ br[59]
+ br[60]
+ br[61]
+ br[62]
+ br[63]
+ pc_b
+ col_sel_b[0]
+ col_sel_b[1]
+ col_sel_b[2]
+ col_sel_b[3]
+ col_sel_b[4]
+ col_sel_b[5]
+ col_sel_b[6]
+ col_sel_b[7]
+ wmux_sel[0]
+ wmux_sel[1]
+ wmux_sel[2]
+ wmux_sel[3]
+ wmux_sel[4]
+ wmux_sel[5]
+ wmux_sel[6]
+ wmux_sel[7]
+ wmask
+ din[0]
+ din[1]
+ din[2]
+ din[3]
+ din[4]
+ din[5]
+ din[6]
+ din[7]
+ dout[0]
+ dout[1]
+ dout[2]
+ dout[3]
+ dout[4]
+ dout[5]
+ dout[6]
+ dout[7]
+ col_peripherals
Xreplica_precharge_0
+ vdd
+ rbl
+ rbr
+ pc_b
+ precharge
Xreplica_precharge_1
+ vdd
+ rbl
+ rbr
+ pc_b
+ precharge
.ends sram22_inner


.subckt addr_gate
+ vdd
+ addr[0]
+ addr[1]
+ addr[2]
+ addr[3]
+ addr[4]
+ addr[5]
+ addr[6]
+ addr[7]
+ addr[8]
+ addr_b[0]
+ addr_b[1]
+ addr_b[2]
+ addr_b[3]
+ addr_b[4]
+ addr_b[5]
+ addr_b[6]
+ addr_b[7]
+ addr_b[8]
+ en
+ addr_gated[0]
+ addr_gated[1]
+ addr_gated[2]
+ addr_gated[3]
+ addr_gated[4]
+ addr_gated[5]
+ addr_gated[6]
+ addr_gated[7]
+ addr_gated[8]
+ addr_b_gated[0]
+ addr_b_gated[1]
+ addr_b_gated[2]
+ addr_b_gated[3]
+ addr_b_gated[4]
+ addr_b_gated[5]
+ addr_b_gated[6]
+ addr_b_gated[7]
+ addr_b_gated[8]
+ vss

Xaddr_gate_0
+ vdd
+ addr[0]
+ en
+ addr_gated[0]
+ int1[0]
+ vss
+ and2
Xaddr_b_gate_0
+ vdd
+ addr_b[0]
+ en
+ addr_b_gated[0]
+ int2[0]
+ vss
+ and2
Xaddr_gate_1
+ vdd
+ addr[1]
+ en
+ addr_gated[1]
+ int1[1]
+ vss
+ and2
Xaddr_b_gate_1
+ vdd
+ addr_b[1]
+ en
+ addr_b_gated[1]
+ int2[1]
+ vss
+ and2
Xaddr_gate_2
+ vdd
+ addr[2]
+ en
+ addr_gated[2]
+ int1[2]
+ vss
+ and2
Xaddr_b_gate_2
+ vdd
+ addr_b[2]
+ en
+ addr_b_gated[2]
+ int2[2]
+ vss
+ and2
Xaddr_gate_3
+ vdd
+ addr[3]
+ en
+ addr_gated[3]
+ int1[3]
+ vss
+ and2
Xaddr_b_gate_3
+ vdd
+ addr_b[3]
+ en
+ addr_b_gated[3]
+ int2[3]
+ vss
+ and2
Xaddr_gate_4
+ vdd
+ addr[4]
+ en
+ addr_gated[4]
+ int1[4]
+ vss
+ and2
Xaddr_b_gate_4
+ vdd
+ addr_b[4]
+ en
+ addr_b_gated[4]
+ int2[4]
+ vss
+ and2
Xaddr_gate_5
+ vdd
+ addr[5]
+ en
+ addr_gated[5]
+ int1[5]
+ vss
+ and2
Xaddr_b_gate_5
+ vdd
+ addr_b[5]
+ en
+ addr_b_gated[5]
+ int2[5]
+ vss
+ and2
Xaddr_gate_6
+ vdd
+ addr[6]
+ en
+ addr_gated[6]
+ int1[6]
+ vss
+ and2
Xaddr_b_gate_6
+ vdd
+ addr_b[6]
+ en
+ addr_b_gated[6]
+ int2[6]
+ vss
+ and2
Xaddr_gate_7
+ vdd
+ addr[7]
+ en
+ addr_gated[7]
+ int1[7]
+ vss
+ and2
Xaddr_b_gate_7
+ vdd
+ addr_b[7]
+ en
+ addr_b_gated[7]
+ int2[7]
+ vss
+ and2
Xaddr_gate_8
+ vdd
+ addr[8]
+ en
+ addr_gated[8]
+ int1[8]
+ vss
+ and2
Xaddr_b_gate_8
+ vdd
+ addr_b[8]
+ en
+ addr_b_gated[8]
+ int2[8]
+ vss
+ and2
.ends addr_gate


.subckt decoder
+ vdd
+ vss
+ addr[0]
+ addr[1]
+ addr[2]
+ addr[3]
+ addr[4]
+ addr[5]
+ addr[6]
+ addr[7]
+ addr[8]
+ addr_b[0]
+ addr_b[1]
+ addr_b[2]
+ addr_b[3]
+ addr_b[4]
+ addr_b[5]
+ addr_b[6]
+ addr_b[7]
+ addr_b[8]
+ decode[0]
+ decode[1]
+ decode[2]
+ decode[3]
+ decode[4]
+ decode[5]
+ decode[6]
+ decode[7]
+ decode[8]
+ decode[9]
+ decode[10]
+ decode[11]
+ decode[12]
+ decode[13]
+ decode[14]
+ decode[15]
+ decode[16]
+ decode[17]
+ decode[18]
+ decode[19]
+ decode[20]
+ decode[21]
+ decode[22]
+ decode[23]
+ decode[24]
+ decode[25]
+ decode[26]
+ decode[27]
+ decode[28]
+ decode[29]
+ decode[30]
+ decode[31]
+ decode[32]
+ decode[33]
+ decode[34]
+ decode[35]
+ decode[36]
+ decode[37]
+ decode[38]
+ decode[39]
+ decode[40]
+ decode[41]
+ decode[42]
+ decode[43]
+ decode[44]
+ decode[45]
+ decode[46]
+ decode[47]
+ decode[48]
+ decode[49]
+ decode[50]
+ decode[51]
+ decode[52]
+ decode[53]
+ decode[54]
+ decode[55]
+ decode[56]
+ decode[57]
+ decode[58]
+ decode[59]
+ decode[60]
+ decode[61]
+ decode[62]
+ decode[63]
+ decode[64]
+ decode[65]
+ decode[66]
+ decode[67]
+ decode[68]
+ decode[69]
+ decode[70]
+ decode[71]
+ decode[72]
+ decode[73]
+ decode[74]
+ decode[75]
+ decode[76]
+ decode[77]
+ decode[78]
+ decode[79]
+ decode[80]
+ decode[81]
+ decode[82]
+ decode[83]
+ decode[84]
+ decode[85]
+ decode[86]
+ decode[87]
+ decode[88]
+ decode[89]
+ decode[90]
+ decode[91]
+ decode[92]
+ decode[93]
+ decode[94]
+ decode[95]
+ decode[96]
+ decode[97]
+ decode[98]
+ decode[99]
+ decode[100]
+ decode[101]
+ decode[102]
+ decode[103]
+ decode[104]
+ decode[105]
+ decode[106]
+ decode[107]
+ decode[108]
+ decode[109]
+ decode[110]
+ decode[111]
+ decode[112]
+ decode[113]
+ decode[114]
+ decode[115]
+ decode[116]
+ decode[117]
+ decode[118]
+ decode[119]
+ decode[120]
+ decode[121]
+ decode[122]
+ decode[123]
+ decode[124]
+ decode[125]
+ decode[126]
+ decode[127]
+ decode[128]
+ decode[129]
+ decode[130]
+ decode[131]
+ decode[132]
+ decode[133]
+ decode[134]
+ decode[135]
+ decode[136]
+ decode[137]
+ decode[138]
+ decode[139]
+ decode[140]
+ decode[141]
+ decode[142]
+ decode[143]
+ decode[144]
+ decode[145]
+ decode[146]
+ decode[147]
+ decode[148]
+ decode[149]
+ decode[150]
+ decode[151]
+ decode[152]
+ decode[153]
+ decode[154]
+ decode[155]
+ decode[156]
+ decode[157]
+ decode[158]
+ decode[159]
+ decode[160]
+ decode[161]
+ decode[162]
+ decode[163]
+ decode[164]
+ decode[165]
+ decode[166]
+ decode[167]
+ decode[168]
+ decode[169]
+ decode[170]
+ decode[171]
+ decode[172]
+ decode[173]
+ decode[174]
+ decode[175]
+ decode[176]
+ decode[177]
+ decode[178]
+ decode[179]
+ decode[180]
+ decode[181]
+ decode[182]
+ decode[183]
+ decode[184]
+ decode[185]
+ decode[186]
+ decode[187]
+ decode[188]
+ decode[189]
+ decode[190]
+ decode[191]
+ decode[192]
+ decode[193]
+ decode[194]
+ decode[195]
+ decode[196]
+ decode[197]
+ decode[198]
+ decode[199]
+ decode[200]
+ decode[201]
+ decode[202]
+ decode[203]
+ decode[204]
+ decode[205]
+ decode[206]
+ decode[207]
+ decode[208]
+ decode[209]
+ decode[210]
+ decode[211]
+ decode[212]
+ decode[213]
+ decode[214]
+ decode[215]
+ decode[216]
+ decode[217]
+ decode[218]
+ decode[219]
+ decode[220]
+ decode[221]
+ decode[222]
+ decode[223]
+ decode[224]
+ decode[225]
+ decode[226]
+ decode[227]
+ decode[228]
+ decode[229]
+ decode[230]
+ decode[231]
+ decode[232]
+ decode[233]
+ decode[234]
+ decode[235]
+ decode[236]
+ decode[237]
+ decode[238]
+ decode[239]
+ decode[240]
+ decode[241]
+ decode[242]
+ decode[243]
+ decode[244]
+ decode[245]
+ decode[246]
+ decode[247]
+ decode[248]
+ decode[249]
+ decode[250]
+ decode[251]
+ decode[252]
+ decode[253]
+ decode[254]
+ decode[255]
+ decode[256]
+ decode[257]
+ decode[258]
+ decode[259]
+ decode[260]
+ decode[261]
+ decode[262]
+ decode[263]
+ decode[264]
+ decode[265]
+ decode[266]
+ decode[267]
+ decode[268]
+ decode[269]
+ decode[270]
+ decode[271]
+ decode[272]
+ decode[273]
+ decode[274]
+ decode[275]
+ decode[276]
+ decode[277]
+ decode[278]
+ decode[279]
+ decode[280]
+ decode[281]
+ decode[282]
+ decode[283]
+ decode[284]
+ decode[285]
+ decode[286]
+ decode[287]
+ decode[288]
+ decode[289]
+ decode[290]
+ decode[291]
+ decode[292]
+ decode[293]
+ decode[294]
+ decode[295]
+ decode[296]
+ decode[297]
+ decode[298]
+ decode[299]
+ decode[300]
+ decode[301]
+ decode[302]
+ decode[303]
+ decode[304]
+ decode[305]
+ decode[306]
+ decode[307]
+ decode[308]
+ decode[309]
+ decode[310]
+ decode[311]
+ decode[312]
+ decode[313]
+ decode[314]
+ decode[315]
+ decode[316]
+ decode[317]
+ decode[318]
+ decode[319]
+ decode[320]
+ decode[321]
+ decode[322]
+ decode[323]
+ decode[324]
+ decode[325]
+ decode[326]
+ decode[327]
+ decode[328]
+ decode[329]
+ decode[330]
+ decode[331]
+ decode[332]
+ decode[333]
+ decode[334]
+ decode[335]
+ decode[336]
+ decode[337]
+ decode[338]
+ decode[339]
+ decode[340]
+ decode[341]
+ decode[342]
+ decode[343]
+ decode[344]
+ decode[345]
+ decode[346]
+ decode[347]
+ decode[348]
+ decode[349]
+ decode[350]
+ decode[351]
+ decode[352]
+ decode[353]
+ decode[354]
+ decode[355]
+ decode[356]
+ decode[357]
+ decode[358]
+ decode[359]
+ decode[360]
+ decode[361]
+ decode[362]
+ decode[363]
+ decode[364]
+ decode[365]
+ decode[366]
+ decode[367]
+ decode[368]
+ decode[369]
+ decode[370]
+ decode[371]
+ decode[372]
+ decode[373]
+ decode[374]
+ decode[375]
+ decode[376]
+ decode[377]
+ decode[378]
+ decode[379]
+ decode[380]
+ decode[381]
+ decode[382]
+ decode[383]
+ decode[384]
+ decode[385]
+ decode[386]
+ decode[387]
+ decode[388]
+ decode[389]
+ decode[390]
+ decode[391]
+ decode[392]
+ decode[393]
+ decode[394]
+ decode[395]
+ decode[396]
+ decode[397]
+ decode[398]
+ decode[399]
+ decode[400]
+ decode[401]
+ decode[402]
+ decode[403]
+ decode[404]
+ decode[405]
+ decode[406]
+ decode[407]
+ decode[408]
+ decode[409]
+ decode[410]
+ decode[411]
+ decode[412]
+ decode[413]
+ decode[414]
+ decode[415]
+ decode[416]
+ decode[417]
+ decode[418]
+ decode[419]
+ decode[420]
+ decode[421]
+ decode[422]
+ decode[423]
+ decode[424]
+ decode[425]
+ decode[426]
+ decode[427]
+ decode[428]
+ decode[429]
+ decode[430]
+ decode[431]
+ decode[432]
+ decode[433]
+ decode[434]
+ decode[435]
+ decode[436]
+ decode[437]
+ decode[438]
+ decode[439]
+ decode[440]
+ decode[441]
+ decode[442]
+ decode[443]
+ decode[444]
+ decode[445]
+ decode[446]
+ decode[447]
+ decode[448]
+ decode[449]
+ decode[450]
+ decode[451]
+ decode[452]
+ decode[453]
+ decode[454]
+ decode[455]
+ decode[456]
+ decode[457]
+ decode[458]
+ decode[459]
+ decode[460]
+ decode[461]
+ decode[462]
+ decode[463]
+ decode[464]
+ decode[465]
+ decode[466]
+ decode[467]
+ decode[468]
+ decode[469]
+ decode[470]
+ decode[471]
+ decode[472]
+ decode[473]
+ decode[474]
+ decode[475]
+ decode[476]
+ decode[477]
+ decode[478]
+ decode[479]
+ decode[480]
+ decode[481]
+ decode[482]
+ decode[483]
+ decode[484]
+ decode[485]
+ decode[486]
+ decode[487]
+ decode[488]
+ decode[489]
+ decode[490]
+ decode[491]
+ decode[492]
+ decode[493]
+ decode[494]
+ decode[495]
+ decode[496]
+ decode[497]
+ decode[498]
+ decode[499]
+ decode[500]
+ decode[501]
+ decode[502]
+ decode[503]
+ decode[504]
+ decode[505]
+ decode[506]
+ decode[507]
+ decode[508]
+ decode[509]
+ decode[510]
+ decode[511]
+ decode_b[0]
+ decode_b[1]
+ decode_b[2]
+ decode_b[3]
+ decode_b[4]
+ decode_b[5]
+ decode_b[6]
+ decode_b[7]
+ decode_b[8]
+ decode_b[9]
+ decode_b[10]
+ decode_b[11]
+ decode_b[12]
+ decode_b[13]
+ decode_b[14]
+ decode_b[15]
+ decode_b[16]
+ decode_b[17]
+ decode_b[18]
+ decode_b[19]
+ decode_b[20]
+ decode_b[21]
+ decode_b[22]
+ decode_b[23]
+ decode_b[24]
+ decode_b[25]
+ decode_b[26]
+ decode_b[27]
+ decode_b[28]
+ decode_b[29]
+ decode_b[30]
+ decode_b[31]
+ decode_b[32]
+ decode_b[33]
+ decode_b[34]
+ decode_b[35]
+ decode_b[36]
+ decode_b[37]
+ decode_b[38]
+ decode_b[39]
+ decode_b[40]
+ decode_b[41]
+ decode_b[42]
+ decode_b[43]
+ decode_b[44]
+ decode_b[45]
+ decode_b[46]
+ decode_b[47]
+ decode_b[48]
+ decode_b[49]
+ decode_b[50]
+ decode_b[51]
+ decode_b[52]
+ decode_b[53]
+ decode_b[54]
+ decode_b[55]
+ decode_b[56]
+ decode_b[57]
+ decode_b[58]
+ decode_b[59]
+ decode_b[60]
+ decode_b[61]
+ decode_b[62]
+ decode_b[63]
+ decode_b[64]
+ decode_b[65]
+ decode_b[66]
+ decode_b[67]
+ decode_b[68]
+ decode_b[69]
+ decode_b[70]
+ decode_b[71]
+ decode_b[72]
+ decode_b[73]
+ decode_b[74]
+ decode_b[75]
+ decode_b[76]
+ decode_b[77]
+ decode_b[78]
+ decode_b[79]
+ decode_b[80]
+ decode_b[81]
+ decode_b[82]
+ decode_b[83]
+ decode_b[84]
+ decode_b[85]
+ decode_b[86]
+ decode_b[87]
+ decode_b[88]
+ decode_b[89]
+ decode_b[90]
+ decode_b[91]
+ decode_b[92]
+ decode_b[93]
+ decode_b[94]
+ decode_b[95]
+ decode_b[96]
+ decode_b[97]
+ decode_b[98]
+ decode_b[99]
+ decode_b[100]
+ decode_b[101]
+ decode_b[102]
+ decode_b[103]
+ decode_b[104]
+ decode_b[105]
+ decode_b[106]
+ decode_b[107]
+ decode_b[108]
+ decode_b[109]
+ decode_b[110]
+ decode_b[111]
+ decode_b[112]
+ decode_b[113]
+ decode_b[114]
+ decode_b[115]
+ decode_b[116]
+ decode_b[117]
+ decode_b[118]
+ decode_b[119]
+ decode_b[120]
+ decode_b[121]
+ decode_b[122]
+ decode_b[123]
+ decode_b[124]
+ decode_b[125]
+ decode_b[126]
+ decode_b[127]
+ decode_b[128]
+ decode_b[129]
+ decode_b[130]
+ decode_b[131]
+ decode_b[132]
+ decode_b[133]
+ decode_b[134]
+ decode_b[135]
+ decode_b[136]
+ decode_b[137]
+ decode_b[138]
+ decode_b[139]
+ decode_b[140]
+ decode_b[141]
+ decode_b[142]
+ decode_b[143]
+ decode_b[144]
+ decode_b[145]
+ decode_b[146]
+ decode_b[147]
+ decode_b[148]
+ decode_b[149]
+ decode_b[150]
+ decode_b[151]
+ decode_b[152]
+ decode_b[153]
+ decode_b[154]
+ decode_b[155]
+ decode_b[156]
+ decode_b[157]
+ decode_b[158]
+ decode_b[159]
+ decode_b[160]
+ decode_b[161]
+ decode_b[162]
+ decode_b[163]
+ decode_b[164]
+ decode_b[165]
+ decode_b[166]
+ decode_b[167]
+ decode_b[168]
+ decode_b[169]
+ decode_b[170]
+ decode_b[171]
+ decode_b[172]
+ decode_b[173]
+ decode_b[174]
+ decode_b[175]
+ decode_b[176]
+ decode_b[177]
+ decode_b[178]
+ decode_b[179]
+ decode_b[180]
+ decode_b[181]
+ decode_b[182]
+ decode_b[183]
+ decode_b[184]
+ decode_b[185]
+ decode_b[186]
+ decode_b[187]
+ decode_b[188]
+ decode_b[189]
+ decode_b[190]
+ decode_b[191]
+ decode_b[192]
+ decode_b[193]
+ decode_b[194]
+ decode_b[195]
+ decode_b[196]
+ decode_b[197]
+ decode_b[198]
+ decode_b[199]
+ decode_b[200]
+ decode_b[201]
+ decode_b[202]
+ decode_b[203]
+ decode_b[204]
+ decode_b[205]
+ decode_b[206]
+ decode_b[207]
+ decode_b[208]
+ decode_b[209]
+ decode_b[210]
+ decode_b[211]
+ decode_b[212]
+ decode_b[213]
+ decode_b[214]
+ decode_b[215]
+ decode_b[216]
+ decode_b[217]
+ decode_b[218]
+ decode_b[219]
+ decode_b[220]
+ decode_b[221]
+ decode_b[222]
+ decode_b[223]
+ decode_b[224]
+ decode_b[225]
+ decode_b[226]
+ decode_b[227]
+ decode_b[228]
+ decode_b[229]
+ decode_b[230]
+ decode_b[231]
+ decode_b[232]
+ decode_b[233]
+ decode_b[234]
+ decode_b[235]
+ decode_b[236]
+ decode_b[237]
+ decode_b[238]
+ decode_b[239]
+ decode_b[240]
+ decode_b[241]
+ decode_b[242]
+ decode_b[243]
+ decode_b[244]
+ decode_b[245]
+ decode_b[246]
+ decode_b[247]
+ decode_b[248]
+ decode_b[249]
+ decode_b[250]
+ decode_b[251]
+ decode_b[252]
+ decode_b[253]
+ decode_b[254]
+ decode_b[255]
+ decode_b[256]
+ decode_b[257]
+ decode_b[258]
+ decode_b[259]
+ decode_b[260]
+ decode_b[261]
+ decode_b[262]
+ decode_b[263]
+ decode_b[264]
+ decode_b[265]
+ decode_b[266]
+ decode_b[267]
+ decode_b[268]
+ decode_b[269]
+ decode_b[270]
+ decode_b[271]
+ decode_b[272]
+ decode_b[273]
+ decode_b[274]
+ decode_b[275]
+ decode_b[276]
+ decode_b[277]
+ decode_b[278]
+ decode_b[279]
+ decode_b[280]
+ decode_b[281]
+ decode_b[282]
+ decode_b[283]
+ decode_b[284]
+ decode_b[285]
+ decode_b[286]
+ decode_b[287]
+ decode_b[288]
+ decode_b[289]
+ decode_b[290]
+ decode_b[291]
+ decode_b[292]
+ decode_b[293]
+ decode_b[294]
+ decode_b[295]
+ decode_b[296]
+ decode_b[297]
+ decode_b[298]
+ decode_b[299]
+ decode_b[300]
+ decode_b[301]
+ decode_b[302]
+ decode_b[303]
+ decode_b[304]
+ decode_b[305]
+ decode_b[306]
+ decode_b[307]
+ decode_b[308]
+ decode_b[309]
+ decode_b[310]
+ decode_b[311]
+ decode_b[312]
+ decode_b[313]
+ decode_b[314]
+ decode_b[315]
+ decode_b[316]
+ decode_b[317]
+ decode_b[318]
+ decode_b[319]
+ decode_b[320]
+ decode_b[321]
+ decode_b[322]
+ decode_b[323]
+ decode_b[324]
+ decode_b[325]
+ decode_b[326]
+ decode_b[327]
+ decode_b[328]
+ decode_b[329]
+ decode_b[330]
+ decode_b[331]
+ decode_b[332]
+ decode_b[333]
+ decode_b[334]
+ decode_b[335]
+ decode_b[336]
+ decode_b[337]
+ decode_b[338]
+ decode_b[339]
+ decode_b[340]
+ decode_b[341]
+ decode_b[342]
+ decode_b[343]
+ decode_b[344]
+ decode_b[345]
+ decode_b[346]
+ decode_b[347]
+ decode_b[348]
+ decode_b[349]
+ decode_b[350]
+ decode_b[351]
+ decode_b[352]
+ decode_b[353]
+ decode_b[354]
+ decode_b[355]
+ decode_b[356]
+ decode_b[357]
+ decode_b[358]
+ decode_b[359]
+ decode_b[360]
+ decode_b[361]
+ decode_b[362]
+ decode_b[363]
+ decode_b[364]
+ decode_b[365]
+ decode_b[366]
+ decode_b[367]
+ decode_b[368]
+ decode_b[369]
+ decode_b[370]
+ decode_b[371]
+ decode_b[372]
+ decode_b[373]
+ decode_b[374]
+ decode_b[375]
+ decode_b[376]
+ decode_b[377]
+ decode_b[378]
+ decode_b[379]
+ decode_b[380]
+ decode_b[381]
+ decode_b[382]
+ decode_b[383]
+ decode_b[384]
+ decode_b[385]
+ decode_b[386]
+ decode_b[387]
+ decode_b[388]
+ decode_b[389]
+ decode_b[390]
+ decode_b[391]
+ decode_b[392]
+ decode_b[393]
+ decode_b[394]
+ decode_b[395]
+ decode_b[396]
+ decode_b[397]
+ decode_b[398]
+ decode_b[399]
+ decode_b[400]
+ decode_b[401]
+ decode_b[402]
+ decode_b[403]
+ decode_b[404]
+ decode_b[405]
+ decode_b[406]
+ decode_b[407]
+ decode_b[408]
+ decode_b[409]
+ decode_b[410]
+ decode_b[411]
+ decode_b[412]
+ decode_b[413]
+ decode_b[414]
+ decode_b[415]
+ decode_b[416]
+ decode_b[417]
+ decode_b[418]
+ decode_b[419]
+ decode_b[420]
+ decode_b[421]
+ decode_b[422]
+ decode_b[423]
+ decode_b[424]
+ decode_b[425]
+ decode_b[426]
+ decode_b[427]
+ decode_b[428]
+ decode_b[429]
+ decode_b[430]
+ decode_b[431]
+ decode_b[432]
+ decode_b[433]
+ decode_b[434]
+ decode_b[435]
+ decode_b[436]
+ decode_b[437]
+ decode_b[438]
+ decode_b[439]
+ decode_b[440]
+ decode_b[441]
+ decode_b[442]
+ decode_b[443]
+ decode_b[444]
+ decode_b[445]
+ decode_b[446]
+ decode_b[447]
+ decode_b[448]
+ decode_b[449]
+ decode_b[450]
+ decode_b[451]
+ decode_b[452]
+ decode_b[453]
+ decode_b[454]
+ decode_b[455]
+ decode_b[456]
+ decode_b[457]
+ decode_b[458]
+ decode_b[459]
+ decode_b[460]
+ decode_b[461]
+ decode_b[462]
+ decode_b[463]
+ decode_b[464]
+ decode_b[465]
+ decode_b[466]
+ decode_b[467]
+ decode_b[468]
+ decode_b[469]
+ decode_b[470]
+ decode_b[471]
+ decode_b[472]
+ decode_b[473]
+ decode_b[474]
+ decode_b[475]
+ decode_b[476]
+ decode_b[477]
+ decode_b[478]
+ decode_b[479]
+ decode_b[480]
+ decode_b[481]
+ decode_b[482]
+ decode_b[483]
+ decode_b[484]
+ decode_b[485]
+ decode_b[486]
+ decode_b[487]
+ decode_b[488]
+ decode_b[489]
+ decode_b[490]
+ decode_b[491]
+ decode_b[492]
+ decode_b[493]
+ decode_b[494]
+ decode_b[495]
+ decode_b[496]
+ decode_b[497]
+ decode_b[498]
+ decode_b[499]
+ decode_b[500]
+ decode_b[501]
+ decode_b[502]
+ decode_b[503]
+ decode_b[504]
+ decode_b[505]
+ decode_b[506]
+ decode_b[507]
+ decode_b[508]
+ decode_b[509]
+ decode_b[510]
+ decode_b[511]

X0
+ vdd
+ vss
+ decode[0]
+ decode[1]
+ decode[2]
+ decode[3]
+ decode[4]
+ decode[5]
+ decode[6]
+ decode[7]
+ decode[8]
+ decode[9]
+ decode[10]
+ decode[11]
+ decode[12]
+ decode[13]
+ decode[14]
+ decode[15]
+ decode[16]
+ decode[17]
+ decode[18]
+ decode[19]
+ decode[20]
+ decode[21]
+ decode[22]
+ decode[23]
+ decode[24]
+ decode[25]
+ decode[26]
+ decode[27]
+ decode[28]
+ decode[29]
+ decode[30]
+ decode[31]
+ decode[32]
+ decode[33]
+ decode[34]
+ decode[35]
+ decode[36]
+ decode[37]
+ decode[38]
+ decode[39]
+ decode[40]
+ decode[41]
+ decode[42]
+ decode[43]
+ decode[44]
+ decode[45]
+ decode[46]
+ decode[47]
+ decode[48]
+ decode[49]
+ decode[50]
+ decode[51]
+ decode[52]
+ decode[53]
+ decode[54]
+ decode[55]
+ decode[56]
+ decode[57]
+ decode[58]
+ decode[59]
+ decode[60]
+ decode[61]
+ decode[62]
+ decode[63]
+ decode[64]
+ decode[65]
+ decode[66]
+ decode[67]
+ decode[68]
+ decode[69]
+ decode[70]
+ decode[71]
+ decode[72]
+ decode[73]
+ decode[74]
+ decode[75]
+ decode[76]
+ decode[77]
+ decode[78]
+ decode[79]
+ decode[80]
+ decode[81]
+ decode[82]
+ decode[83]
+ decode[84]
+ decode[85]
+ decode[86]
+ decode[87]
+ decode[88]
+ decode[89]
+ decode[90]
+ decode[91]
+ decode[92]
+ decode[93]
+ decode[94]
+ decode[95]
+ decode[96]
+ decode[97]
+ decode[98]
+ decode[99]
+ decode[100]
+ decode[101]
+ decode[102]
+ decode[103]
+ decode[104]
+ decode[105]
+ decode[106]
+ decode[107]
+ decode[108]
+ decode[109]
+ decode[110]
+ decode[111]
+ decode[112]
+ decode[113]
+ decode[114]
+ decode[115]
+ decode[116]
+ decode[117]
+ decode[118]
+ decode[119]
+ decode[120]
+ decode[121]
+ decode[122]
+ decode[123]
+ decode[124]
+ decode[125]
+ decode[126]
+ decode[127]
+ decode[128]
+ decode[129]
+ decode[130]
+ decode[131]
+ decode[132]
+ decode[133]
+ decode[134]
+ decode[135]
+ decode[136]
+ decode[137]
+ decode[138]
+ decode[139]
+ decode[140]
+ decode[141]
+ decode[142]
+ decode[143]
+ decode[144]
+ decode[145]
+ decode[146]
+ decode[147]
+ decode[148]
+ decode[149]
+ decode[150]
+ decode[151]
+ decode[152]
+ decode[153]
+ decode[154]
+ decode[155]
+ decode[156]
+ decode[157]
+ decode[158]
+ decode[159]
+ decode[160]
+ decode[161]
+ decode[162]
+ decode[163]
+ decode[164]
+ decode[165]
+ decode[166]
+ decode[167]
+ decode[168]
+ decode[169]
+ decode[170]
+ decode[171]
+ decode[172]
+ decode[173]
+ decode[174]
+ decode[175]
+ decode[176]
+ decode[177]
+ decode[178]
+ decode[179]
+ decode[180]
+ decode[181]
+ decode[182]
+ decode[183]
+ decode[184]
+ decode[185]
+ decode[186]
+ decode[187]
+ decode[188]
+ decode[189]
+ decode[190]
+ decode[191]
+ decode[192]
+ decode[193]
+ decode[194]
+ decode[195]
+ decode[196]
+ decode[197]
+ decode[198]
+ decode[199]
+ decode[200]
+ decode[201]
+ decode[202]
+ decode[203]
+ decode[204]
+ decode[205]
+ decode[206]
+ decode[207]
+ decode[208]
+ decode[209]
+ decode[210]
+ decode[211]
+ decode[212]
+ decode[213]
+ decode[214]
+ decode[215]
+ decode[216]
+ decode[217]
+ decode[218]
+ decode[219]
+ decode[220]
+ decode[221]
+ decode[222]
+ decode[223]
+ decode[224]
+ decode[225]
+ decode[226]
+ decode[227]
+ decode[228]
+ decode[229]
+ decode[230]
+ decode[231]
+ decode[232]
+ decode[233]
+ decode[234]
+ decode[235]
+ decode[236]
+ decode[237]
+ decode[238]
+ decode[239]
+ decode[240]
+ decode[241]
+ decode[242]
+ decode[243]
+ decode[244]
+ decode[245]
+ decode[246]
+ decode[247]
+ decode[248]
+ decode[249]
+ decode[250]
+ decode[251]
+ decode[252]
+ decode[253]
+ decode[254]
+ decode[255]
+ decode[256]
+ decode[257]
+ decode[258]
+ decode[259]
+ decode[260]
+ decode[261]
+ decode[262]
+ decode[263]
+ decode[264]
+ decode[265]
+ decode[266]
+ decode[267]
+ decode[268]
+ decode[269]
+ decode[270]
+ decode[271]
+ decode[272]
+ decode[273]
+ decode[274]
+ decode[275]
+ decode[276]
+ decode[277]
+ decode[278]
+ decode[279]
+ decode[280]
+ decode[281]
+ decode[282]
+ decode[283]
+ decode[284]
+ decode[285]
+ decode[286]
+ decode[287]
+ decode[288]
+ decode[289]
+ decode[290]
+ decode[291]
+ decode[292]
+ decode[293]
+ decode[294]
+ decode[295]
+ decode[296]
+ decode[297]
+ decode[298]
+ decode[299]
+ decode[300]
+ decode[301]
+ decode[302]
+ decode[303]
+ decode[304]
+ decode[305]
+ decode[306]
+ decode[307]
+ decode[308]
+ decode[309]
+ decode[310]
+ decode[311]
+ decode[312]
+ decode[313]
+ decode[314]
+ decode[315]
+ decode[316]
+ decode[317]
+ decode[318]
+ decode[319]
+ decode[320]
+ decode[321]
+ decode[322]
+ decode[323]
+ decode[324]
+ decode[325]
+ decode[326]
+ decode[327]
+ decode[328]
+ decode[329]
+ decode[330]
+ decode[331]
+ decode[332]
+ decode[333]
+ decode[334]
+ decode[335]
+ decode[336]
+ decode[337]
+ decode[338]
+ decode[339]
+ decode[340]
+ decode[341]
+ decode[342]
+ decode[343]
+ decode[344]
+ decode[345]
+ decode[346]
+ decode[347]
+ decode[348]
+ decode[349]
+ decode[350]
+ decode[351]
+ decode[352]
+ decode[353]
+ decode[354]
+ decode[355]
+ decode[356]
+ decode[357]
+ decode[358]
+ decode[359]
+ decode[360]
+ decode[361]
+ decode[362]
+ decode[363]
+ decode[364]
+ decode[365]
+ decode[366]
+ decode[367]
+ decode[368]
+ decode[369]
+ decode[370]
+ decode[371]
+ decode[372]
+ decode[373]
+ decode[374]
+ decode[375]
+ decode[376]
+ decode[377]
+ decode[378]
+ decode[379]
+ decode[380]
+ decode[381]
+ decode[382]
+ decode[383]
+ decode[384]
+ decode[385]
+ decode[386]
+ decode[387]
+ decode[388]
+ decode[389]
+ decode[390]
+ decode[391]
+ decode[392]
+ decode[393]
+ decode[394]
+ decode[395]
+ decode[396]
+ decode[397]
+ decode[398]
+ decode[399]
+ decode[400]
+ decode[401]
+ decode[402]
+ decode[403]
+ decode[404]
+ decode[405]
+ decode[406]
+ decode[407]
+ decode[408]
+ decode[409]
+ decode[410]
+ decode[411]
+ decode[412]
+ decode[413]
+ decode[414]
+ decode[415]
+ decode[416]
+ decode[417]
+ decode[418]
+ decode[419]
+ decode[420]
+ decode[421]
+ decode[422]
+ decode[423]
+ decode[424]
+ decode[425]
+ decode[426]
+ decode[427]
+ decode[428]
+ decode[429]
+ decode[430]
+ decode[431]
+ decode[432]
+ decode[433]
+ decode[434]
+ decode[435]
+ decode[436]
+ decode[437]
+ decode[438]
+ decode[439]
+ decode[440]
+ decode[441]
+ decode[442]
+ decode[443]
+ decode[444]
+ decode[445]
+ decode[446]
+ decode[447]
+ decode[448]
+ decode[449]
+ decode[450]
+ decode[451]
+ decode[452]
+ decode[453]
+ decode[454]
+ decode[455]
+ decode[456]
+ decode[457]
+ decode[458]
+ decode[459]
+ decode[460]
+ decode[461]
+ decode[462]
+ decode[463]
+ decode[464]
+ decode[465]
+ decode[466]
+ decode[467]
+ decode[468]
+ decode[469]
+ decode[470]
+ decode[471]
+ decode[472]
+ decode[473]
+ decode[474]
+ decode[475]
+ decode[476]
+ decode[477]
+ decode[478]
+ decode[479]
+ decode[480]
+ decode[481]
+ decode[482]
+ decode[483]
+ decode[484]
+ decode[485]
+ decode[486]
+ decode[487]
+ decode[488]
+ decode[489]
+ decode[490]
+ decode[491]
+ decode[492]
+ decode[493]
+ decode[494]
+ decode[495]
+ decode[496]
+ decode[497]
+ decode[498]
+ decode[499]
+ decode[500]
+ decode[501]
+ decode[502]
+ decode[503]
+ decode[504]
+ decode[505]
+ decode[506]
+ decode[507]
+ decode[508]
+ decode[509]
+ decode[510]
+ decode[511]
+ decode_b[0]
+ decode_b[1]
+ decode_b[2]
+ decode_b[3]
+ decode_b[4]
+ decode_b[5]
+ decode_b[6]
+ decode_b[7]
+ decode_b[8]
+ decode_b[9]
+ decode_b[10]
+ decode_b[11]
+ decode_b[12]
+ decode_b[13]
+ decode_b[14]
+ decode_b[15]
+ decode_b[16]
+ decode_b[17]
+ decode_b[18]
+ decode_b[19]
+ decode_b[20]
+ decode_b[21]
+ decode_b[22]
+ decode_b[23]
+ decode_b[24]
+ decode_b[25]
+ decode_b[26]
+ decode_b[27]
+ decode_b[28]
+ decode_b[29]
+ decode_b[30]
+ decode_b[31]
+ decode_b[32]
+ decode_b[33]
+ decode_b[34]
+ decode_b[35]
+ decode_b[36]
+ decode_b[37]
+ decode_b[38]
+ decode_b[39]
+ decode_b[40]
+ decode_b[41]
+ decode_b[42]
+ decode_b[43]
+ decode_b[44]
+ decode_b[45]
+ decode_b[46]
+ decode_b[47]
+ decode_b[48]
+ decode_b[49]
+ decode_b[50]
+ decode_b[51]
+ decode_b[52]
+ decode_b[53]
+ decode_b[54]
+ decode_b[55]
+ decode_b[56]
+ decode_b[57]
+ decode_b[58]
+ decode_b[59]
+ decode_b[60]
+ decode_b[61]
+ decode_b[62]
+ decode_b[63]
+ decode_b[64]
+ decode_b[65]
+ decode_b[66]
+ decode_b[67]
+ decode_b[68]
+ decode_b[69]
+ decode_b[70]
+ decode_b[71]
+ decode_b[72]
+ decode_b[73]
+ decode_b[74]
+ decode_b[75]
+ decode_b[76]
+ decode_b[77]
+ decode_b[78]
+ decode_b[79]
+ decode_b[80]
+ decode_b[81]
+ decode_b[82]
+ decode_b[83]
+ decode_b[84]
+ decode_b[85]
+ decode_b[86]
+ decode_b[87]
+ decode_b[88]
+ decode_b[89]
+ decode_b[90]
+ decode_b[91]
+ decode_b[92]
+ decode_b[93]
+ decode_b[94]
+ decode_b[95]
+ decode_b[96]
+ decode_b[97]
+ decode_b[98]
+ decode_b[99]
+ decode_b[100]
+ decode_b[101]
+ decode_b[102]
+ decode_b[103]
+ decode_b[104]
+ decode_b[105]
+ decode_b[106]
+ decode_b[107]
+ decode_b[108]
+ decode_b[109]
+ decode_b[110]
+ decode_b[111]
+ decode_b[112]
+ decode_b[113]
+ decode_b[114]
+ decode_b[115]
+ decode_b[116]
+ decode_b[117]
+ decode_b[118]
+ decode_b[119]
+ decode_b[120]
+ decode_b[121]
+ decode_b[122]
+ decode_b[123]
+ decode_b[124]
+ decode_b[125]
+ decode_b[126]
+ decode_b[127]
+ decode_b[128]
+ decode_b[129]
+ decode_b[130]
+ decode_b[131]
+ decode_b[132]
+ decode_b[133]
+ decode_b[134]
+ decode_b[135]
+ decode_b[136]
+ decode_b[137]
+ decode_b[138]
+ decode_b[139]
+ decode_b[140]
+ decode_b[141]
+ decode_b[142]
+ decode_b[143]
+ decode_b[144]
+ decode_b[145]
+ decode_b[146]
+ decode_b[147]
+ decode_b[148]
+ decode_b[149]
+ decode_b[150]
+ decode_b[151]
+ decode_b[152]
+ decode_b[153]
+ decode_b[154]
+ decode_b[155]
+ decode_b[156]
+ decode_b[157]
+ decode_b[158]
+ decode_b[159]
+ decode_b[160]
+ decode_b[161]
+ decode_b[162]
+ decode_b[163]
+ decode_b[164]
+ decode_b[165]
+ decode_b[166]
+ decode_b[167]
+ decode_b[168]
+ decode_b[169]
+ decode_b[170]
+ decode_b[171]
+ decode_b[172]
+ decode_b[173]
+ decode_b[174]
+ decode_b[175]
+ decode_b[176]
+ decode_b[177]
+ decode_b[178]
+ decode_b[179]
+ decode_b[180]
+ decode_b[181]
+ decode_b[182]
+ decode_b[183]
+ decode_b[184]
+ decode_b[185]
+ decode_b[186]
+ decode_b[187]
+ decode_b[188]
+ decode_b[189]
+ decode_b[190]
+ decode_b[191]
+ decode_b[192]
+ decode_b[193]
+ decode_b[194]
+ decode_b[195]
+ decode_b[196]
+ decode_b[197]
+ decode_b[198]
+ decode_b[199]
+ decode_b[200]
+ decode_b[201]
+ decode_b[202]
+ decode_b[203]
+ decode_b[204]
+ decode_b[205]
+ decode_b[206]
+ decode_b[207]
+ decode_b[208]
+ decode_b[209]
+ decode_b[210]
+ decode_b[211]
+ decode_b[212]
+ decode_b[213]
+ decode_b[214]
+ decode_b[215]
+ decode_b[216]
+ decode_b[217]
+ decode_b[218]
+ decode_b[219]
+ decode_b[220]
+ decode_b[221]
+ decode_b[222]
+ decode_b[223]
+ decode_b[224]
+ decode_b[225]
+ decode_b[226]
+ decode_b[227]
+ decode_b[228]
+ decode_b[229]
+ decode_b[230]
+ decode_b[231]
+ decode_b[232]
+ decode_b[233]
+ decode_b[234]
+ decode_b[235]
+ decode_b[236]
+ decode_b[237]
+ decode_b[238]
+ decode_b[239]
+ decode_b[240]
+ decode_b[241]
+ decode_b[242]
+ decode_b[243]
+ decode_b[244]
+ decode_b[245]
+ decode_b[246]
+ decode_b[247]
+ decode_b[248]
+ decode_b[249]
+ decode_b[250]
+ decode_b[251]
+ decode_b[252]
+ decode_b[253]
+ decode_b[254]
+ decode_b[255]
+ decode_b[256]
+ decode_b[257]
+ decode_b[258]
+ decode_b[259]
+ decode_b[260]
+ decode_b[261]
+ decode_b[262]
+ decode_b[263]
+ decode_b[264]
+ decode_b[265]
+ decode_b[266]
+ decode_b[267]
+ decode_b[268]
+ decode_b[269]
+ decode_b[270]
+ decode_b[271]
+ decode_b[272]
+ decode_b[273]
+ decode_b[274]
+ decode_b[275]
+ decode_b[276]
+ decode_b[277]
+ decode_b[278]
+ decode_b[279]
+ decode_b[280]
+ decode_b[281]
+ decode_b[282]
+ decode_b[283]
+ decode_b[284]
+ decode_b[285]
+ decode_b[286]
+ decode_b[287]
+ decode_b[288]
+ decode_b[289]
+ decode_b[290]
+ decode_b[291]
+ decode_b[292]
+ decode_b[293]
+ decode_b[294]
+ decode_b[295]
+ decode_b[296]
+ decode_b[297]
+ decode_b[298]
+ decode_b[299]
+ decode_b[300]
+ decode_b[301]
+ decode_b[302]
+ decode_b[303]
+ decode_b[304]
+ decode_b[305]
+ decode_b[306]
+ decode_b[307]
+ decode_b[308]
+ decode_b[309]
+ decode_b[310]
+ decode_b[311]
+ decode_b[312]
+ decode_b[313]
+ decode_b[314]
+ decode_b[315]
+ decode_b[316]
+ decode_b[317]
+ decode_b[318]
+ decode_b[319]
+ decode_b[320]
+ decode_b[321]
+ decode_b[322]
+ decode_b[323]
+ decode_b[324]
+ decode_b[325]
+ decode_b[326]
+ decode_b[327]
+ decode_b[328]
+ decode_b[329]
+ decode_b[330]
+ decode_b[331]
+ decode_b[332]
+ decode_b[333]
+ decode_b[334]
+ decode_b[335]
+ decode_b[336]
+ decode_b[337]
+ decode_b[338]
+ decode_b[339]
+ decode_b[340]
+ decode_b[341]
+ decode_b[342]
+ decode_b[343]
+ decode_b[344]
+ decode_b[345]
+ decode_b[346]
+ decode_b[347]
+ decode_b[348]
+ decode_b[349]
+ decode_b[350]
+ decode_b[351]
+ decode_b[352]
+ decode_b[353]
+ decode_b[354]
+ decode_b[355]
+ decode_b[356]
+ decode_b[357]
+ decode_b[358]
+ decode_b[359]
+ decode_b[360]
+ decode_b[361]
+ decode_b[362]
+ decode_b[363]
+ decode_b[364]
+ decode_b[365]
+ decode_b[366]
+ decode_b[367]
+ decode_b[368]
+ decode_b[369]
+ decode_b[370]
+ decode_b[371]
+ decode_b[372]
+ decode_b[373]
+ decode_b[374]
+ decode_b[375]
+ decode_b[376]
+ decode_b[377]
+ decode_b[378]
+ decode_b[379]
+ decode_b[380]
+ decode_b[381]
+ decode_b[382]
+ decode_b[383]
+ decode_b[384]
+ decode_b[385]
+ decode_b[386]
+ decode_b[387]
+ decode_b[388]
+ decode_b[389]
+ decode_b[390]
+ decode_b[391]
+ decode_b[392]
+ decode_b[393]
+ decode_b[394]
+ decode_b[395]
+ decode_b[396]
+ decode_b[397]
+ decode_b[398]
+ decode_b[399]
+ decode_b[400]
+ decode_b[401]
+ decode_b[402]
+ decode_b[403]
+ decode_b[404]
+ decode_b[405]
+ decode_b[406]
+ decode_b[407]
+ decode_b[408]
+ decode_b[409]
+ decode_b[410]
+ decode_b[411]
+ decode_b[412]
+ decode_b[413]
+ decode_b[414]
+ decode_b[415]
+ decode_b[416]
+ decode_b[417]
+ decode_b[418]
+ decode_b[419]
+ decode_b[420]
+ decode_b[421]
+ decode_b[422]
+ decode_b[423]
+ decode_b[424]
+ decode_b[425]
+ decode_b[426]
+ decode_b[427]
+ decode_b[428]
+ decode_b[429]
+ decode_b[430]
+ decode_b[431]
+ decode_b[432]
+ decode_b[433]
+ decode_b[434]
+ decode_b[435]
+ decode_b[436]
+ decode_b[437]
+ decode_b[438]
+ decode_b[439]
+ decode_b[440]
+ decode_b[441]
+ decode_b[442]
+ decode_b[443]
+ decode_b[444]
+ decode_b[445]
+ decode_b[446]
+ decode_b[447]
+ decode_b[448]
+ decode_b[449]
+ decode_b[450]
+ decode_b[451]
+ decode_b[452]
+ decode_b[453]
+ decode_b[454]
+ decode_b[455]
+ decode_b[456]
+ decode_b[457]
+ decode_b[458]
+ decode_b[459]
+ decode_b[460]
+ decode_b[461]
+ decode_b[462]
+ decode_b[463]
+ decode_b[464]
+ decode_b[465]
+ decode_b[466]
+ decode_b[467]
+ decode_b[468]
+ decode_b[469]
+ decode_b[470]
+ decode_b[471]
+ decode_b[472]
+ decode_b[473]
+ decode_b[474]
+ decode_b[475]
+ decode_b[476]
+ decode_b[477]
+ decode_b[478]
+ decode_b[479]
+ decode_b[480]
+ decode_b[481]
+ decode_b[482]
+ decode_b[483]
+ decode_b[484]
+ decode_b[485]
+ decode_b[486]
+ decode_b[487]
+ decode_b[488]
+ decode_b[489]
+ decode_b[490]
+ decode_b[491]
+ decode_b[492]
+ decode_b[493]
+ decode_b[494]
+ decode_b[495]
+ decode_b[496]
+ decode_b[497]
+ decode_b[498]
+ decode_b[499]
+ decode_b[500]
+ decode_b[501]
+ decode_b[502]
+ decode_b[503]
+ decode_b[504]
+ decode_b[505]
+ decode_b[506]
+ decode_b[507]
+ decode_b[508]
+ decode_b[509]
+ decode_b[510]
+ decode_b[511]
+ a_1[0]
+ a_1[1]
+ a_1[2]
+ a_1[3]
+ a_1[4]
+ a_1[5]
+ a_1[6]
+ a_1[7]
+ a_1[8]
+ a_1[9]
+ a_1[10]
+ a_1[11]
+ a_1[12]
+ a_1[13]
+ a_1[14]
+ a_1[15]
+ b_1[0]
+ b_1[1]
+ b_1[2]
+ b_1[3]
+ b_1[4]
+ b_1[5]
+ b_1[6]
+ b_1[7]
+ b_1[8]
+ b_1[9]
+ b_1[10]
+ b_1[11]
+ b_1[12]
+ b_1[13]
+ b_1[14]
+ b_1[15]
+ b_1[16]
+ b_1[17]
+ b_1[18]
+ b_1[19]
+ b_1[20]
+ b_1[21]
+ b_1[22]
+ b_1[23]
+ b_1[24]
+ b_1[25]
+ b_1[26]
+ b_1[27]
+ b_1[28]
+ b_1[29]
+ b_1[30]
+ b_1[31]
+ decoder_stage
X0_1
+ vdd
+ vss
+ a_1[0]
+ a_1[1]
+ a_1[2]
+ a_1[3]
+ a_1[4]
+ a_1[5]
+ a_1[6]
+ a_1[7]
+ a_1[8]
+ a_1[9]
+ a_1[10]
+ a_1[11]
+ a_1[12]
+ a_1[13]
+ a_1[14]
+ a_1[15]
+ unused_2[0]
+ unused_2[1]
+ unused_2[2]
+ unused_2[3]
+ unused_2[4]
+ unused_2[5]
+ unused_2[6]
+ unused_2[7]
+ unused_2[8]
+ unused_2[9]
+ unused_2[10]
+ unused_2[11]
+ unused_2[12]
+ unused_2[13]
+ unused_2[14]
+ unused_2[15]
+ a_2[0]
+ a_2[1]
+ a_2[2]
+ a_2[3]
+ b_2[0]
+ b_2[1]
+ b_2[2]
+ b_2[3]
+ decoder_stage_1
X0_2
+ vdd
+ vss
+ b_1[0]
+ b_1[1]
+ b_1[2]
+ b_1[3]
+ b_1[4]
+ b_1[5]
+ b_1[6]
+ b_1[7]
+ b_1[8]
+ b_1[9]
+ b_1[10]
+ b_1[11]
+ b_1[12]
+ b_1[13]
+ b_1[14]
+ b_1[15]
+ b_1[16]
+ b_1[17]
+ b_1[18]
+ b_1[19]
+ b_1[20]
+ b_1[21]
+ b_1[22]
+ b_1[23]
+ b_1[24]
+ b_1[25]
+ b_1[26]
+ b_1[27]
+ b_1[28]
+ b_1[29]
+ b_1[30]
+ b_1[31]
+ unused_3[0]
+ unused_3[1]
+ unused_3[2]
+ unused_3[3]
+ unused_3[4]
+ unused_3[5]
+ unused_3[6]
+ unused_3[7]
+ unused_3[8]
+ unused_3[9]
+ unused_3[10]
+ unused_3[11]
+ unused_3[12]
+ unused_3[13]
+ unused_3[14]
+ unused_3[15]
+ unused_3[16]
+ unused_3[17]
+ unused_3[18]
+ unused_3[19]
+ unused_3[20]
+ unused_3[21]
+ unused_3[22]
+ unused_3[23]
+ unused_3[24]
+ unused_3[25]
+ unused_3[26]
+ unused_3[27]
+ unused_3[28]
+ unused_3[29]
+ unused_3[30]
+ unused_3[31]
+ a_3[0]
+ a_3[1]
+ a_3[2]
+ a_3[3]
+ b_3[0]
+ b_3[1]
+ b_3[2]
+ b_3[3]
+ b_3[4]
+ b_3[5]
+ b_3[6]
+ b_3[7]
+ decoder_stage_2
X0_3
+ vdd
+ vss
+ a_2[0]
+ a_2[1]
+ a_2[2]
+ a_2[3]
+ unused_4[0]
+ unused_4[1]
+ unused_4[2]
+ unused_4[3]
+ addr_b[8]
+ addr[8]
+ addr_b[7]
+ addr[7]
+ decoder_stage_3
X0_4
+ vdd
+ vss
+ b_2[0]
+ b_2[1]
+ b_2[2]
+ b_2[3]
+ unused_5[0]
+ unused_5[1]
+ unused_5[2]
+ unused_5[3]
+ addr_b[6]
+ addr[6]
+ addr_b[5]
+ addr[5]
+ decoder_stage_3
X0_5
+ vdd
+ vss
+ a_3[0]
+ a_3[1]
+ a_3[2]
+ a_3[3]
+ unused_6[0]
+ unused_6[1]
+ unused_6[2]
+ unused_6[3]
+ addr_b[4]
+ addr[4]
+ addr_b[3]
+ addr[3]
+ decoder_stage_3
X0_6
+ vdd
+ vss
+ b_3[0]
+ b_3[1]
+ b_3[2]
+ b_3[3]
+ b_3[4]
+ b_3[5]
+ b_3[6]
+ b_3[7]
+ unused_7[0]
+ unused_7[1]
+ unused_7[2]
+ unused_7[3]
+ unused_7[4]
+ unused_7[5]
+ unused_7[6]
+ unused_7[7]
+ addr_b[2]
+ addr[2]
+ addr_b[1]
+ addr[1]
+ addr_b[0]
+ addr[0]
+ decoder_stage_4
.ends decoder


.subckt decoder_1
+ vdd
+ vss
+ addr[0]
+ addr[1]
+ addr[2]
+ addr_b[0]
+ addr_b[1]
+ addr_b[2]
+ decode[0]
+ decode[1]
+ decode[2]
+ decode[3]
+ decode[4]
+ decode[5]
+ decode[6]
+ decode[7]
+ decode_b[0]
+ decode_b[1]
+ decode_b[2]
+ decode_b[3]
+ decode_b[4]
+ decode_b[5]
+ decode_b[6]
+ decode_b[7]

X0
+ vdd
+ vss
+ decode[0]
+ decode[1]
+ decode[2]
+ decode[3]
+ decode[4]
+ decode[5]
+ decode[6]
+ decode[7]
+ decode_b[0]
+ decode_b[1]
+ decode_b[2]
+ decode_b[3]
+ decode_b[4]
+ decode_b[5]
+ decode_b[6]
+ decode_b[7]
+ addr_b[2]
+ addr[2]
+ addr_b[1]
+ addr[1]
+ addr_b[0]
+ addr[0]
+ decoder_stage_5
.ends decoder_1


.subckt wmux_driver
+ vdd
+ in[0]
+ in[1]
+ in[2]
+ in[3]
+ in[4]
+ in[5]
+ in[6]
+ in[7]
+ en
+ decode[0]
+ decode[1]
+ decode[2]
+ decode[3]
+ decode[4]
+ decode[5]
+ decode[6]
+ decode[7]
+ decode_b[0]
+ decode_b[1]
+ decode_b[2]
+ decode_b[3]
+ decode_b[4]
+ decode_b[5]
+ decode_b[6]
+ decode_b[7]
+ vss

Xgate_0
+ vdd
+ in[0]
+ en
+ decode[0]
+ decode_b[0]
+ vss
+ and2_1
Xgate_1
+ vdd
+ in[1]
+ en
+ decode[1]
+ decode_b[1]
+ vss
+ and2_1
Xgate_2
+ vdd
+ in[2]
+ en
+ decode[2]
+ decode_b[2]
+ vss
+ and2_1
Xgate_3
+ vdd
+ in[3]
+ en
+ decode[3]
+ decode_b[3]
+ vss
+ and2_1
Xgate_4
+ vdd
+ in[4]
+ en
+ decode[4]
+ decode_b[4]
+ vss
+ and2_1
Xgate_5
+ vdd
+ in[5]
+ en
+ decode[5]
+ decode_b[5]
+ vss
+ and2_1
Xgate_6
+ vdd
+ in[6]
+ en
+ decode[6]
+ decode_b[6]
+ vss
+ and2_1
Xgate_7
+ vdd
+ in[7]
+ en
+ decode[7]
+ decode_b[7]
+ vss
+ and2_1
.ends wmux_driver


.subckt control_logic_replica_v2
+ clk
+ we
+ pc_b
+ wl_en0
+ wl_en
+ write_driver_en
+ sense_en
+ rbl
+ dummy_bl
+ vdd
+ vss

Xinv_clk
+ clk
+ vss
+ vss
+ vdd
+ vdd
+ clk_b
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv_clk_b
+ clk_b
+ vss
+ vss
+ vdd
+ vdd
+ clk_buf
+ sky130_fd_sc_hd__inv_2_wrapper
Xclk_pulse
+ clk_buf
+ clkp
+ vdd
+ vss
+ edge_detector
Xdecoder_replica
+ clkp
+ wl_en_set
+ vdd
+ vss
+ inv_chain_4
Xinv_we
+ we
+ vss
+ vss
+ vdd
+ vdd
+ we_b
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv_rbl
+ rbl
+ vss
+ vss
+ vdd
+ vdd
+ rbl_b
+ sky130_fd_sc_hd__inv_2_wrapper
Xpc_read_set_buf
+ rbl_b
+ pc_read_set
+ vdd
+ vss
+ inv_chain_48
Xand_sense_en
+ we_b
+ rbl_b
+ vss
+ vss
+ vdd
+ vdd
+ sense_en_set0
+ sky130_fd_sc_hd__and2_2_wrapper
Xsense_en_delay
+ sense_en_set0
+ sense_en_set
+ vdd
+ vss
+ inv_chain_48
Xwl_ctl
+ wl_en_set
+ wl_en_rst
+ wl_en0
+ wl_en0_b
+ vdd
+ vss
+ sr_latch
Xsae_ctl
+ sense_en_set
+ clkp
+ sae_int
+ sense_en_b
+ vdd
+ vss
+ sr_latch
Xpc_ctl
+ pc_set
+ clkp
+ pc
+ pc_b0
+ vdd
+ vss
+ sr_latch
Xwr_drv_ctl
+ wr_drv_set
+ wl_en_write_rst
+ write_driver_en0
+ write_driver_en_b
+ vdd
+ vss
+ sr_latch
Xmux_wl_en_rst
+ rbl_b
+ wl_en_write_rst
+ we
+ vss
+ vss
+ vdd
+ vdd
+ wl_en_rst
+ sky130_fd_sc_hd__mux2_2_wrapper
Xmux_pc_set
+ pc_read_set
+ pc_write_set
+ we
+ vss
+ vss
+ vdd
+ vdd
+ pc_set
+ sky130_fd_sc_hd__mux2_2_wrapper
Xsae_set
+ we_b
+ rbl_b
+ vss
+ vss
+ vdd
+ vdd
+ sae_set
+ sky130_fd_sc_hd__and2_2_wrapper
Xwr_drv_set
+ clkp
+ we
+ vss
+ vss
+ vdd
+ vdd
+ wr_drv_set_undelayed
+ sky130_fd_sc_hd__and2_2_wrapper
Xwr_drv_set_decoder_delay_replica
+ wr_drv_set_undelayed
+ wr_drv_set
+ vdd
+ vss
+ inv_chain_8
Xinv_dummy_bl
+ dummy_bl
+ vss
+ vss
+ vdd
+ vdd
+ dummy_bl_b
+ sky130_fd_sc_hd__inv_2_wrapper
Xwl_en_write_rst_buf
+ dummy_bl_b
+ wl_en_write_rst
+ vdd
+ vss
+ inv_chain_4
Xpc_write_set_buf
+ wl_en_write_rst
+ pc_write_set
+ vdd
+ vss
+ inv_chain_16
Xwl_en_buf
+ wl_en0
+ vss
+ vss
+ vdd
+ vdd
+ wl_en
+ sky130_fd_sc_hd__bufbuf_16_wrapper
Xsae_buf
+ sae_int
+ vss
+ vss
+ vdd
+ vdd
+ sense_en
+ sky130_fd_sc_hd__bufbuf_16_wrapper
Xsae_buf2
+ sae_int
+ vss
+ vss
+ vdd
+ vdd
+ sense_en
+ sky130_fd_sc_hd__bufbuf_16_wrapper
Xpc_b_buf
+ pc_b0
+ vss
+ vss
+ vdd
+ vdd
+ pc_b
+ sky130_fd_sc_hd__bufbuf_16_wrapper
Xpc_b_buf2
+ pc_b0
+ vss
+ vss
+ vdd
+ vdd
+ pc_b
+ sky130_fd_sc_hd__bufbuf_16_wrapper
Xwr_drv_buf
+ write_driver_en0
+ vss
+ vss
+ vdd
+ vdd
+ write_driver_en
+ sky130_fd_sc_hd__bufbuf_16_wrapper
Xwbl_pulldown_en
+ wl_en
+ write_driver_en
+ vss
+ vss
+ vdd
+ vdd
+ wbl_pulldown_en
+ sky130_fd_sc_hd__and2_2_wrapper
Xdummy_bl_pulldown
+ dummy_bl
+ wbl_pulldown_en
+ vss
+ vss
+ mos_w420_l150_m1_nf1_id0
.ends control_logic_replica_v2


.subckt dff_array_13
+ vdd
+ vss
+ clk
+ d[0]
+ d[1]
+ d[2]
+ d[3]
+ d[4]
+ d[5]
+ d[6]
+ d[7]
+ d[8]
+ d[9]
+ d[10]
+ d[11]
+ d[12]
+ q[0]
+ q[1]
+ q[2]
+ q[3]
+ q[4]
+ q[5]
+ q[6]
+ q[7]
+ q[8]
+ q[9]
+ q[10]
+ q[11]
+ q[12]
+ qn[0]
+ qn[1]
+ qn[2]
+ qn[3]
+ qn[4]
+ qn[5]
+ qn[6]
+ qn[7]
+ qn[8]
+ qn[9]
+ qn[10]
+ qn[11]
+ qn[12]

Xdff_0
+ vdd
+ vss
+ clk
+ d[0]
+ q[0]
+ qn[0]
+ openram_dff_wrapper
Xdff_1
+ vdd
+ vss
+ clk
+ d[1]
+ q[1]
+ qn[1]
+ openram_dff_wrapper
Xdff_2
+ vdd
+ vss
+ clk
+ d[2]
+ q[2]
+ qn[2]
+ openram_dff_wrapper
Xdff_3
+ vdd
+ vss
+ clk
+ d[3]
+ q[3]
+ qn[3]
+ openram_dff_wrapper
Xdff_4
+ vdd
+ vss
+ clk
+ d[4]
+ q[4]
+ qn[4]
+ openram_dff_wrapper
Xdff_5
+ vdd
+ vss
+ clk
+ d[5]
+ q[5]
+ qn[5]
+ openram_dff_wrapper
Xdff_6
+ vdd
+ vss
+ clk
+ d[6]
+ q[6]
+ qn[6]
+ openram_dff_wrapper
Xdff_7
+ vdd
+ vss
+ clk
+ d[7]
+ q[7]
+ qn[7]
+ openram_dff_wrapper
Xdff_8
+ vdd
+ vss
+ clk
+ d[8]
+ q[8]
+ qn[8]
+ openram_dff_wrapper
Xdff_9
+ vdd
+ vss
+ clk
+ d[9]
+ q[9]
+ qn[9]
+ openram_dff_wrapper
Xdff_10
+ vdd
+ vss
+ clk
+ d[10]
+ q[10]
+ qn[10]
+ openram_dff_wrapper
Xdff_11
+ vdd
+ vss
+ clk
+ d[11]
+ q[11]
+ qn[11]
+ openram_dff_wrapper
Xdff_12
+ vdd
+ vss
+ clk
+ d[12]
+ q[12]
+ qn[12]
+ openram_dff_wrapper
.ends dff_array_13


.subckt sp_cell_array
+ vdd
+ vss
+ dummy_bl
+ dummy_br
+ bl[0]
+ bl[1]
+ bl[2]
+ bl[3]
+ bl[4]
+ bl[5]
+ bl[6]
+ bl[7]
+ bl[8]
+ bl[9]
+ bl[10]
+ bl[11]
+ bl[12]
+ bl[13]
+ bl[14]
+ bl[15]
+ bl[16]
+ bl[17]
+ bl[18]
+ bl[19]
+ bl[20]
+ bl[21]
+ bl[22]
+ bl[23]
+ bl[24]
+ bl[25]
+ bl[26]
+ bl[27]
+ bl[28]
+ bl[29]
+ bl[30]
+ bl[31]
+ bl[32]
+ bl[33]
+ bl[34]
+ bl[35]
+ bl[36]
+ bl[37]
+ bl[38]
+ bl[39]
+ bl[40]
+ bl[41]
+ bl[42]
+ bl[43]
+ bl[44]
+ bl[45]
+ bl[46]
+ bl[47]
+ bl[48]
+ bl[49]
+ bl[50]
+ bl[51]
+ bl[52]
+ bl[53]
+ bl[54]
+ bl[55]
+ bl[56]
+ bl[57]
+ bl[58]
+ bl[59]
+ bl[60]
+ bl[61]
+ bl[62]
+ bl[63]
+ br[0]
+ br[1]
+ br[2]
+ br[3]
+ br[4]
+ br[5]
+ br[6]
+ br[7]
+ br[8]
+ br[9]
+ br[10]
+ br[11]
+ br[12]
+ br[13]
+ br[14]
+ br[15]
+ br[16]
+ br[17]
+ br[18]
+ br[19]
+ br[20]
+ br[21]
+ br[22]
+ br[23]
+ br[24]
+ br[25]
+ br[26]
+ br[27]
+ br[28]
+ br[29]
+ br[30]
+ br[31]
+ br[32]
+ br[33]
+ br[34]
+ br[35]
+ br[36]
+ br[37]
+ br[38]
+ br[39]
+ br[40]
+ br[41]
+ br[42]
+ br[43]
+ br[44]
+ br[45]
+ br[46]
+ br[47]
+ br[48]
+ br[49]
+ br[50]
+ br[51]
+ br[52]
+ br[53]
+ br[54]
+ br[55]
+ br[56]
+ br[57]
+ br[58]
+ br[59]
+ br[60]
+ br[61]
+ br[62]
+ br[63]
+ wl[0]
+ wl[1]
+ wl[2]
+ wl[3]
+ wl[4]
+ wl[5]
+ wl[6]
+ wl[7]
+ wl[8]
+ wl[9]
+ wl[10]
+ wl[11]
+ wl[12]
+ wl[13]
+ wl[14]
+ wl[15]
+ wl[16]
+ wl[17]
+ wl[18]
+ wl[19]
+ wl[20]
+ wl[21]
+ wl[22]
+ wl[23]
+ wl[24]
+ wl[25]
+ wl[26]
+ wl[27]
+ wl[28]
+ wl[29]
+ wl[30]
+ wl[31]
+ wl[32]
+ wl[33]
+ wl[34]
+ wl[35]
+ wl[36]
+ wl[37]
+ wl[38]
+ wl[39]
+ wl[40]
+ wl[41]
+ wl[42]
+ wl[43]
+ wl[44]
+ wl[45]
+ wl[46]
+ wl[47]
+ wl[48]
+ wl[49]
+ wl[50]
+ wl[51]
+ wl[52]
+ wl[53]
+ wl[54]
+ wl[55]
+ wl[56]
+ wl[57]
+ wl[58]
+ wl[59]
+ wl[60]
+ wl[61]
+ wl[62]
+ wl[63]
+ wl[64]
+ wl[65]
+ wl[66]
+ wl[67]
+ wl[68]
+ wl[69]
+ wl[70]
+ wl[71]
+ wl[72]
+ wl[73]
+ wl[74]
+ wl[75]
+ wl[76]
+ wl[77]
+ wl[78]
+ wl[79]
+ wl[80]
+ wl[81]
+ wl[82]
+ wl[83]
+ wl[84]
+ wl[85]
+ wl[86]
+ wl[87]
+ wl[88]
+ wl[89]
+ wl[90]
+ wl[91]
+ wl[92]
+ wl[93]
+ wl[94]
+ wl[95]
+ wl[96]
+ wl[97]
+ wl[98]
+ wl[99]
+ wl[100]
+ wl[101]
+ wl[102]
+ wl[103]
+ wl[104]
+ wl[105]
+ wl[106]
+ wl[107]
+ wl[108]
+ wl[109]
+ wl[110]
+ wl[111]
+ wl[112]
+ wl[113]
+ wl[114]
+ wl[115]
+ wl[116]
+ wl[117]
+ wl[118]
+ wl[119]
+ wl[120]
+ wl[121]
+ wl[122]
+ wl[123]
+ wl[124]
+ wl[125]
+ wl[126]
+ wl[127]
+ wl[128]
+ wl[129]
+ wl[130]
+ wl[131]
+ wl[132]
+ wl[133]
+ wl[134]
+ wl[135]
+ wl[136]
+ wl[137]
+ wl[138]
+ wl[139]
+ wl[140]
+ wl[141]
+ wl[142]
+ wl[143]
+ wl[144]
+ wl[145]
+ wl[146]
+ wl[147]
+ wl[148]
+ wl[149]
+ wl[150]
+ wl[151]
+ wl[152]
+ wl[153]
+ wl[154]
+ wl[155]
+ wl[156]
+ wl[157]
+ wl[158]
+ wl[159]
+ wl[160]
+ wl[161]
+ wl[162]
+ wl[163]
+ wl[164]
+ wl[165]
+ wl[166]
+ wl[167]
+ wl[168]
+ wl[169]
+ wl[170]
+ wl[171]
+ wl[172]
+ wl[173]
+ wl[174]
+ wl[175]
+ wl[176]
+ wl[177]
+ wl[178]
+ wl[179]
+ wl[180]
+ wl[181]
+ wl[182]
+ wl[183]
+ wl[184]
+ wl[185]
+ wl[186]
+ wl[187]
+ wl[188]
+ wl[189]
+ wl[190]
+ wl[191]
+ wl[192]
+ wl[193]
+ wl[194]
+ wl[195]
+ wl[196]
+ wl[197]
+ wl[198]
+ wl[199]
+ wl[200]
+ wl[201]
+ wl[202]
+ wl[203]
+ wl[204]
+ wl[205]
+ wl[206]
+ wl[207]
+ wl[208]
+ wl[209]
+ wl[210]
+ wl[211]
+ wl[212]
+ wl[213]
+ wl[214]
+ wl[215]
+ wl[216]
+ wl[217]
+ wl[218]
+ wl[219]
+ wl[220]
+ wl[221]
+ wl[222]
+ wl[223]
+ wl[224]
+ wl[225]
+ wl[226]
+ wl[227]
+ wl[228]
+ wl[229]
+ wl[230]
+ wl[231]
+ wl[232]
+ wl[233]
+ wl[234]
+ wl[235]
+ wl[236]
+ wl[237]
+ wl[238]
+ wl[239]
+ wl[240]
+ wl[241]
+ wl[242]
+ wl[243]
+ wl[244]
+ wl[245]
+ wl[246]
+ wl[247]
+ wl[248]
+ wl[249]
+ wl[250]
+ wl[251]
+ wl[252]
+ wl[253]
+ wl[254]
+ wl[255]
+ wl[256]
+ wl[257]
+ wl[258]
+ wl[259]
+ wl[260]
+ wl[261]
+ wl[262]
+ wl[263]
+ wl[264]
+ wl[265]
+ wl[266]
+ wl[267]
+ wl[268]
+ wl[269]
+ wl[270]
+ wl[271]
+ wl[272]
+ wl[273]
+ wl[274]
+ wl[275]
+ wl[276]
+ wl[277]
+ wl[278]
+ wl[279]
+ wl[280]
+ wl[281]
+ wl[282]
+ wl[283]
+ wl[284]
+ wl[285]
+ wl[286]
+ wl[287]
+ wl[288]
+ wl[289]
+ wl[290]
+ wl[291]
+ wl[292]
+ wl[293]
+ wl[294]
+ wl[295]
+ wl[296]
+ wl[297]
+ wl[298]
+ wl[299]
+ wl[300]
+ wl[301]
+ wl[302]
+ wl[303]
+ wl[304]
+ wl[305]
+ wl[306]
+ wl[307]
+ wl[308]
+ wl[309]
+ wl[310]
+ wl[311]
+ wl[312]
+ wl[313]
+ wl[314]
+ wl[315]
+ wl[316]
+ wl[317]
+ wl[318]
+ wl[319]
+ wl[320]
+ wl[321]
+ wl[322]
+ wl[323]
+ wl[324]
+ wl[325]
+ wl[326]
+ wl[327]
+ wl[328]
+ wl[329]
+ wl[330]
+ wl[331]
+ wl[332]
+ wl[333]
+ wl[334]
+ wl[335]
+ wl[336]
+ wl[337]
+ wl[338]
+ wl[339]
+ wl[340]
+ wl[341]
+ wl[342]
+ wl[343]
+ wl[344]
+ wl[345]
+ wl[346]
+ wl[347]
+ wl[348]
+ wl[349]
+ wl[350]
+ wl[351]
+ wl[352]
+ wl[353]
+ wl[354]
+ wl[355]
+ wl[356]
+ wl[357]
+ wl[358]
+ wl[359]
+ wl[360]
+ wl[361]
+ wl[362]
+ wl[363]
+ wl[364]
+ wl[365]
+ wl[366]
+ wl[367]
+ wl[368]
+ wl[369]
+ wl[370]
+ wl[371]
+ wl[372]
+ wl[373]
+ wl[374]
+ wl[375]
+ wl[376]
+ wl[377]
+ wl[378]
+ wl[379]
+ wl[380]
+ wl[381]
+ wl[382]
+ wl[383]
+ wl[384]
+ wl[385]
+ wl[386]
+ wl[387]
+ wl[388]
+ wl[389]
+ wl[390]
+ wl[391]
+ wl[392]
+ wl[393]
+ wl[394]
+ wl[395]
+ wl[396]
+ wl[397]
+ wl[398]
+ wl[399]
+ wl[400]
+ wl[401]
+ wl[402]
+ wl[403]
+ wl[404]
+ wl[405]
+ wl[406]
+ wl[407]
+ wl[408]
+ wl[409]
+ wl[410]
+ wl[411]
+ wl[412]
+ wl[413]
+ wl[414]
+ wl[415]
+ wl[416]
+ wl[417]
+ wl[418]
+ wl[419]
+ wl[420]
+ wl[421]
+ wl[422]
+ wl[423]
+ wl[424]
+ wl[425]
+ wl[426]
+ wl[427]
+ wl[428]
+ wl[429]
+ wl[430]
+ wl[431]
+ wl[432]
+ wl[433]
+ wl[434]
+ wl[435]
+ wl[436]
+ wl[437]
+ wl[438]
+ wl[439]
+ wl[440]
+ wl[441]
+ wl[442]
+ wl[443]
+ wl[444]
+ wl[445]
+ wl[446]
+ wl[447]
+ wl[448]
+ wl[449]
+ wl[450]
+ wl[451]
+ wl[452]
+ wl[453]
+ wl[454]
+ wl[455]
+ wl[456]
+ wl[457]
+ wl[458]
+ wl[459]
+ wl[460]
+ wl[461]
+ wl[462]
+ wl[463]
+ wl[464]
+ wl[465]
+ wl[466]
+ wl[467]
+ wl[468]
+ wl[469]
+ wl[470]
+ wl[471]
+ wl[472]
+ wl[473]
+ wl[474]
+ wl[475]
+ wl[476]
+ wl[477]
+ wl[478]
+ wl[479]
+ wl[480]
+ wl[481]
+ wl[482]
+ wl[483]
+ wl[484]
+ wl[485]
+ wl[486]
+ wl[487]
+ wl[488]
+ wl[489]
+ wl[490]
+ wl[491]
+ wl[492]
+ wl[493]
+ wl[494]
+ wl[495]
+ wl[496]
+ wl[497]
+ wl[498]
+ wl[499]
+ wl[500]
+ wl[501]
+ wl[502]
+ wl[503]
+ wl[504]
+ wl[505]
+ wl[506]
+ wl[507]
+ wl[508]
+ wl[509]
+ wl[510]
+ wl[511]

Xcell_0_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_0_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_1_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_2_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_3_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_4_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_5_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_6_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_7_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_8_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_9_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_10_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_11_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_12_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_13_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_14_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_15_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_16_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_17_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_18_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_19_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_20_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_21_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_22_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_23_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_24_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_25_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_26_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_27_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_28_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_29_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_30_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_31_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_32_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_33_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_34_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_35_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_36_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_37_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_38_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_39_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_40_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_41_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_42_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_43_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_44_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_45_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_46_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_47_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_48_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_49_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_50_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_51_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_52_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_53_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_54_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_55_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_56_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_57_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_58_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_59_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_60_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_61_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_62_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_63_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_64_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_65_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_66_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_67_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_68_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_69_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_70_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_71_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_72_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_73_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_74_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_75_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_76_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_77_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_78_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_79_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_80_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_81_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_82_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_83_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_84_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_85_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_86_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_87_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_88_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_89_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_90_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_91_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_92_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_93_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_94_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_95_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_96_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_97_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_98_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_99_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_100_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_101_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_102_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_103_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_104_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_105_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_106_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_107_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_108_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_109_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_110_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_111_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_112_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_113_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_114_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_115_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_116_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_117_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_118_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_119_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_120_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_121_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_122_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_123_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_124_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_125_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_126_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_127_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_128_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_129_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_130_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_131_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_132_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_133_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_134_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_135_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_136_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_137_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_138_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_139_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_140_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_141_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_142_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_143_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_144_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_145_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_146_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_147_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_148_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_149_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_150_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_151_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_152_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_153_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_154_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_155_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_156_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_157_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_158_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_159_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_160_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_161_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_162_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_163_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_164_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_165_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_166_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_167_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_168_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_169_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_170_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_171_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_172_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_173_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_174_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_175_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_176_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_177_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_178_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_179_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_180_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_181_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_182_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_183_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_184_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_185_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_186_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_187_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_188_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_189_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_190_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_191_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_192_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_193_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_194_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_195_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_196_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_197_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_198_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_199_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_200_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_201_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_202_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_203_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_204_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_205_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_206_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_207_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_208_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_209_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_210_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_211_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_212_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_213_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_214_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_215_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_216_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_217_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_218_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_219_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_220_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_221_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_222_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_223_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_224_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_225_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_226_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_227_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_228_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_229_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_230_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_231_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_232_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_233_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_234_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_235_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_236_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_237_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_238_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_239_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_240_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_241_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_242_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_243_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_244_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_245_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_246_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_247_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_248_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_249_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_250_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_251_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_252_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_253_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_254_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_255_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_256_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_257_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_258_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_259_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_260_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_261_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_262_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_263_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_264_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_265_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_266_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_267_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_268_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_269_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_270_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_271_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_272_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_273_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_274_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_275_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_276_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_277_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_278_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_279_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_280_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_281_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_282_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_283_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_284_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_285_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_286_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_287_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_288_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_289_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_290_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_291_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_292_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_293_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_294_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_295_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_296_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_297_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_298_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_299_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_300_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_301_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_302_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_303_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_304_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_305_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_306_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_307_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_308_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_309_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_310_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_311_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_312_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_313_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_314_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_315_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_316_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_317_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_318_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_319_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_320_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_321_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_322_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_323_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_324_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_325_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_326_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_327_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_328_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_329_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_330_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_331_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_332_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_333_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_334_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_335_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_336_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_337_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_338_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_339_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_340_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_341_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_342_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_343_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_344_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_345_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_346_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_347_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_348_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_349_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_350_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_351_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_352_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_353_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_354_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_355_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_356_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_357_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_358_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_359_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_360_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_361_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_362_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_363_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_364_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_365_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_366_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_367_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_368_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_369_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_370_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_371_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_372_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_373_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_374_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_375_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_376_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_377_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_378_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_379_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_380_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_381_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_382_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_383_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_384_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_385_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_386_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_387_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_388_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_389_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_390_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_391_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_392_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_393_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_394_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_395_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_396_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_397_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_398_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_399_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_400_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_401_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_402_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_403_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_404_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_405_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_406_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_407_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_408_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_409_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_410_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_411_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_412_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_413_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_414_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_415_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_416_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_417_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_418_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_419_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_420_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_421_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_422_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_423_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_424_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_425_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_426_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_427_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_428_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_429_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_430_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_431_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_432_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_433_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_434_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_435_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_436_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_437_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_438_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_439_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_440_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_441_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_442_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_443_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_444_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_445_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_446_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_447_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_448_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_449_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_450_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_451_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_452_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_453_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_454_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_455_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_456_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_457_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_458_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_459_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_460_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_461_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_462_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_463_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_464_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_465_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_466_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_467_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_468_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_469_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_470_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_471_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_472_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_473_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_474_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_475_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_476_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_477_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_478_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_479_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_480_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_481_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_482_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_483_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_484_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_485_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_486_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_487_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_488_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_489_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_490_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_491_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_492_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_493_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_494_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_495_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_496_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_497_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_498_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_499_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_500_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_501_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_502_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_503_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_504_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_505_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_506_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_507_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_508_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_509_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_510_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcell_511_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_0
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_0
+ vdd
+ vdd
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_1
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_1
+ vdd
+ vdd
+ vdd
+ vss
+ wl[0]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_2
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_2
+ vdd
+ vdd
+ vdd
+ vss
+ wl[1]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_3
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_3
+ vdd
+ vdd
+ vdd
+ vss
+ wl[2]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_4
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_4
+ vdd
+ vdd
+ vdd
+ vss
+ wl[3]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_5
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_5
+ vdd
+ vdd
+ vdd
+ vss
+ wl[4]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_6
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_6
+ vdd
+ vdd
+ vdd
+ vss
+ wl[5]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_7
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_7
+ vdd
+ vdd
+ vdd
+ vss
+ wl[6]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_8
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_8
+ vdd
+ vdd
+ vdd
+ vss
+ wl[7]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_9
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_9
+ vdd
+ vdd
+ vdd
+ vss
+ wl[8]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_10
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_10
+ vdd
+ vdd
+ vdd
+ vss
+ wl[9]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_11
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_11
+ vdd
+ vdd
+ vdd
+ vss
+ wl[10]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_12
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_12
+ vdd
+ vdd
+ vdd
+ vss
+ wl[11]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_13
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_13
+ vdd
+ vdd
+ vdd
+ vss
+ wl[12]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_14
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_14
+ vdd
+ vdd
+ vdd
+ vss
+ wl[13]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_15
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_15
+ vdd
+ vdd
+ vdd
+ vss
+ wl[14]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_16
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_16
+ vdd
+ vdd
+ vdd
+ vss
+ wl[15]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_17
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_17
+ vdd
+ vdd
+ vdd
+ vss
+ wl[16]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_18
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_18
+ vdd
+ vdd
+ vdd
+ vss
+ wl[17]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_19
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_19
+ vdd
+ vdd
+ vdd
+ vss
+ wl[18]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_20
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_20
+ vdd
+ vdd
+ vdd
+ vss
+ wl[19]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_21
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_21
+ vdd
+ vdd
+ vdd
+ vss
+ wl[20]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_22
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_22
+ vdd
+ vdd
+ vdd
+ vss
+ wl[21]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_23
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_23
+ vdd
+ vdd
+ vdd
+ vss
+ wl[22]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_24
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_24
+ vdd
+ vdd
+ vdd
+ vss
+ wl[23]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_25
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_25
+ vdd
+ vdd
+ vdd
+ vss
+ wl[24]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_26
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_26
+ vdd
+ vdd
+ vdd
+ vss
+ wl[25]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_27
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_27
+ vdd
+ vdd
+ vdd
+ vss
+ wl[26]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_28
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_28
+ vdd
+ vdd
+ vdd
+ vss
+ wl[27]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_29
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_29
+ vdd
+ vdd
+ vdd
+ vss
+ wl[28]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_30
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_30
+ vdd
+ vdd
+ vdd
+ vss
+ wl[29]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_31
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_31
+ vdd
+ vdd
+ vdd
+ vss
+ wl[30]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_32
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_32
+ vdd
+ vdd
+ vdd
+ vss
+ wl[31]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_33
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_33
+ vdd
+ vdd
+ vdd
+ vss
+ wl[32]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_34
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_34
+ vdd
+ vdd
+ vdd
+ vss
+ wl[33]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_35
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_35
+ vdd
+ vdd
+ vdd
+ vss
+ wl[34]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_36
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_36
+ vdd
+ vdd
+ vdd
+ vss
+ wl[35]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_37
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_37
+ vdd
+ vdd
+ vdd
+ vss
+ wl[36]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_38
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_38
+ vdd
+ vdd
+ vdd
+ vss
+ wl[37]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_39
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_39
+ vdd
+ vdd
+ vdd
+ vss
+ wl[38]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_40
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_40
+ vdd
+ vdd
+ vdd
+ vss
+ wl[39]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_41
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_41
+ vdd
+ vdd
+ vdd
+ vss
+ wl[40]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_42
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_42
+ vdd
+ vdd
+ vdd
+ vss
+ wl[41]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_43
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_43
+ vdd
+ vdd
+ vdd
+ vss
+ wl[42]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_44
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_44
+ vdd
+ vdd
+ vdd
+ vss
+ wl[43]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_45
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_45
+ vdd
+ vdd
+ vdd
+ vss
+ wl[44]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_46
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_46
+ vdd
+ vdd
+ vdd
+ vss
+ wl[45]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_47
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_47
+ vdd
+ vdd
+ vdd
+ vss
+ wl[46]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_48
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_48
+ vdd
+ vdd
+ vdd
+ vss
+ wl[47]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_49
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_49
+ vdd
+ vdd
+ vdd
+ vss
+ wl[48]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_50
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_50
+ vdd
+ vdd
+ vdd
+ vss
+ wl[49]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_51
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_51
+ vdd
+ vdd
+ vdd
+ vss
+ wl[50]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_52
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_52
+ vdd
+ vdd
+ vdd
+ vss
+ wl[51]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_53
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_53
+ vdd
+ vdd
+ vdd
+ vss
+ wl[52]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_54
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_54
+ vdd
+ vdd
+ vdd
+ vss
+ wl[53]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_55
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_55
+ vdd
+ vdd
+ vdd
+ vss
+ wl[54]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_56
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_56
+ vdd
+ vdd
+ vdd
+ vss
+ wl[55]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_57
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_57
+ vdd
+ vdd
+ vdd
+ vss
+ wl[56]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_58
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_58
+ vdd
+ vdd
+ vdd
+ vss
+ wl[57]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_59
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_59
+ vdd
+ vdd
+ vdd
+ vss
+ wl[58]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_60
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_60
+ vdd
+ vdd
+ vdd
+ vss
+ wl[59]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_61
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_61
+ vdd
+ vdd
+ vdd
+ vss
+ wl[60]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_62
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_62
+ vdd
+ vdd
+ vdd
+ vss
+ wl[61]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_63
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_63
+ vdd
+ vdd
+ vdd
+ vss
+ wl[62]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_64
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_64
+ vdd
+ vdd
+ vdd
+ vss
+ wl[63]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_65
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_65
+ vdd
+ vdd
+ vdd
+ vss
+ wl[64]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_66
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_66
+ vdd
+ vdd
+ vdd
+ vss
+ wl[65]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_67
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_67
+ vdd
+ vdd
+ vdd
+ vss
+ wl[66]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_68
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_68
+ vdd
+ vdd
+ vdd
+ vss
+ wl[67]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_69
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_69
+ vdd
+ vdd
+ vdd
+ vss
+ wl[68]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_70
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_70
+ vdd
+ vdd
+ vdd
+ vss
+ wl[69]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_71
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_71
+ vdd
+ vdd
+ vdd
+ vss
+ wl[70]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_72
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_72
+ vdd
+ vdd
+ vdd
+ vss
+ wl[71]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_73
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_73
+ vdd
+ vdd
+ vdd
+ vss
+ wl[72]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_74
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_74
+ vdd
+ vdd
+ vdd
+ vss
+ wl[73]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_75
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_75
+ vdd
+ vdd
+ vdd
+ vss
+ wl[74]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_76
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_76
+ vdd
+ vdd
+ vdd
+ vss
+ wl[75]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_77
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_77
+ vdd
+ vdd
+ vdd
+ vss
+ wl[76]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_78
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_78
+ vdd
+ vdd
+ vdd
+ vss
+ wl[77]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_79
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_79
+ vdd
+ vdd
+ vdd
+ vss
+ wl[78]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_80
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_80
+ vdd
+ vdd
+ vdd
+ vss
+ wl[79]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_81
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_81
+ vdd
+ vdd
+ vdd
+ vss
+ wl[80]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_82
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_82
+ vdd
+ vdd
+ vdd
+ vss
+ wl[81]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_83
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_83
+ vdd
+ vdd
+ vdd
+ vss
+ wl[82]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_84
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_84
+ vdd
+ vdd
+ vdd
+ vss
+ wl[83]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_85
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_85
+ vdd
+ vdd
+ vdd
+ vss
+ wl[84]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_86
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_86
+ vdd
+ vdd
+ vdd
+ vss
+ wl[85]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_87
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_87
+ vdd
+ vdd
+ vdd
+ vss
+ wl[86]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_88
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_88
+ vdd
+ vdd
+ vdd
+ vss
+ wl[87]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_89
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_89
+ vdd
+ vdd
+ vdd
+ vss
+ wl[88]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_90
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_90
+ vdd
+ vdd
+ vdd
+ vss
+ wl[89]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_91
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_91
+ vdd
+ vdd
+ vdd
+ vss
+ wl[90]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_92
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_92
+ vdd
+ vdd
+ vdd
+ vss
+ wl[91]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_93
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_93
+ vdd
+ vdd
+ vdd
+ vss
+ wl[92]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_94
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_94
+ vdd
+ vdd
+ vdd
+ vss
+ wl[93]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_95
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_95
+ vdd
+ vdd
+ vdd
+ vss
+ wl[94]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_96
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_96
+ vdd
+ vdd
+ vdd
+ vss
+ wl[95]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_97
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_97
+ vdd
+ vdd
+ vdd
+ vss
+ wl[96]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_98
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_98
+ vdd
+ vdd
+ vdd
+ vss
+ wl[97]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_99
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_99
+ vdd
+ vdd
+ vdd
+ vss
+ wl[98]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_100
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_100
+ vdd
+ vdd
+ vdd
+ vss
+ wl[99]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_101
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_101
+ vdd
+ vdd
+ vdd
+ vss
+ wl[100]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_102
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_102
+ vdd
+ vdd
+ vdd
+ vss
+ wl[101]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_103
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_103
+ vdd
+ vdd
+ vdd
+ vss
+ wl[102]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_104
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_104
+ vdd
+ vdd
+ vdd
+ vss
+ wl[103]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_105
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_105
+ vdd
+ vdd
+ vdd
+ vss
+ wl[104]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_106
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_106
+ vdd
+ vdd
+ vdd
+ vss
+ wl[105]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_107
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_107
+ vdd
+ vdd
+ vdd
+ vss
+ wl[106]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_108
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_108
+ vdd
+ vdd
+ vdd
+ vss
+ wl[107]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_109
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_109
+ vdd
+ vdd
+ vdd
+ vss
+ wl[108]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_110
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_110
+ vdd
+ vdd
+ vdd
+ vss
+ wl[109]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_111
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_111
+ vdd
+ vdd
+ vdd
+ vss
+ wl[110]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_112
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_112
+ vdd
+ vdd
+ vdd
+ vss
+ wl[111]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_113
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_113
+ vdd
+ vdd
+ vdd
+ vss
+ wl[112]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_114
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_114
+ vdd
+ vdd
+ vdd
+ vss
+ wl[113]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_115
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_115
+ vdd
+ vdd
+ vdd
+ vss
+ wl[114]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_116
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_116
+ vdd
+ vdd
+ vdd
+ vss
+ wl[115]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_117
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_117
+ vdd
+ vdd
+ vdd
+ vss
+ wl[116]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_118
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_118
+ vdd
+ vdd
+ vdd
+ vss
+ wl[117]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_119
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_119
+ vdd
+ vdd
+ vdd
+ vss
+ wl[118]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_120
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_120
+ vdd
+ vdd
+ vdd
+ vss
+ wl[119]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_121
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_121
+ vdd
+ vdd
+ vdd
+ vss
+ wl[120]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_122
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_122
+ vdd
+ vdd
+ vdd
+ vss
+ wl[121]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_123
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_123
+ vdd
+ vdd
+ vdd
+ vss
+ wl[122]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_124
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_124
+ vdd
+ vdd
+ vdd
+ vss
+ wl[123]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_125
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_125
+ vdd
+ vdd
+ vdd
+ vss
+ wl[124]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_126
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_126
+ vdd
+ vdd
+ vdd
+ vss
+ wl[125]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_127
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_127
+ vdd
+ vdd
+ vdd
+ vss
+ wl[126]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_128
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_128
+ vdd
+ vdd
+ vdd
+ vss
+ wl[127]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_129
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_129
+ vdd
+ vdd
+ vdd
+ vss
+ wl[128]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_130
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_130
+ vdd
+ vdd
+ vdd
+ vss
+ wl[129]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_131
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_131
+ vdd
+ vdd
+ vdd
+ vss
+ wl[130]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_132
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_132
+ vdd
+ vdd
+ vdd
+ vss
+ wl[131]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_133
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_133
+ vdd
+ vdd
+ vdd
+ vss
+ wl[132]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_134
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_134
+ vdd
+ vdd
+ vdd
+ vss
+ wl[133]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_135
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_135
+ vdd
+ vdd
+ vdd
+ vss
+ wl[134]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_136
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_136
+ vdd
+ vdd
+ vdd
+ vss
+ wl[135]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_137
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_137
+ vdd
+ vdd
+ vdd
+ vss
+ wl[136]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_138
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_138
+ vdd
+ vdd
+ vdd
+ vss
+ wl[137]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_139
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_139
+ vdd
+ vdd
+ vdd
+ vss
+ wl[138]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_140
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_140
+ vdd
+ vdd
+ vdd
+ vss
+ wl[139]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_141
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_141
+ vdd
+ vdd
+ vdd
+ vss
+ wl[140]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_142
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_142
+ vdd
+ vdd
+ vdd
+ vss
+ wl[141]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_143
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_143
+ vdd
+ vdd
+ vdd
+ vss
+ wl[142]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_144
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_144
+ vdd
+ vdd
+ vdd
+ vss
+ wl[143]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_145
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_145
+ vdd
+ vdd
+ vdd
+ vss
+ wl[144]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_146
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_146
+ vdd
+ vdd
+ vdd
+ vss
+ wl[145]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_147
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_147
+ vdd
+ vdd
+ vdd
+ vss
+ wl[146]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_148
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_148
+ vdd
+ vdd
+ vdd
+ vss
+ wl[147]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_149
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_149
+ vdd
+ vdd
+ vdd
+ vss
+ wl[148]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_150
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_150
+ vdd
+ vdd
+ vdd
+ vss
+ wl[149]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_151
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_151
+ vdd
+ vdd
+ vdd
+ vss
+ wl[150]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_152
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_152
+ vdd
+ vdd
+ vdd
+ vss
+ wl[151]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_153
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_153
+ vdd
+ vdd
+ vdd
+ vss
+ wl[152]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_154
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_154
+ vdd
+ vdd
+ vdd
+ vss
+ wl[153]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_155
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_155
+ vdd
+ vdd
+ vdd
+ vss
+ wl[154]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_156
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_156
+ vdd
+ vdd
+ vdd
+ vss
+ wl[155]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_157
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_157
+ vdd
+ vdd
+ vdd
+ vss
+ wl[156]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_158
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_158
+ vdd
+ vdd
+ vdd
+ vss
+ wl[157]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_159
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_159
+ vdd
+ vdd
+ vdd
+ vss
+ wl[158]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_160
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_160
+ vdd
+ vdd
+ vdd
+ vss
+ wl[159]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_161
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_161
+ vdd
+ vdd
+ vdd
+ vss
+ wl[160]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_162
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_162
+ vdd
+ vdd
+ vdd
+ vss
+ wl[161]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_163
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_163
+ vdd
+ vdd
+ vdd
+ vss
+ wl[162]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_164
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_164
+ vdd
+ vdd
+ vdd
+ vss
+ wl[163]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_165
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_165
+ vdd
+ vdd
+ vdd
+ vss
+ wl[164]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_166
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_166
+ vdd
+ vdd
+ vdd
+ vss
+ wl[165]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_167
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_167
+ vdd
+ vdd
+ vdd
+ vss
+ wl[166]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_168
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_168
+ vdd
+ vdd
+ vdd
+ vss
+ wl[167]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_169
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_169
+ vdd
+ vdd
+ vdd
+ vss
+ wl[168]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_170
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_170
+ vdd
+ vdd
+ vdd
+ vss
+ wl[169]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_171
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_171
+ vdd
+ vdd
+ vdd
+ vss
+ wl[170]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_172
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_172
+ vdd
+ vdd
+ vdd
+ vss
+ wl[171]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_173
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_173
+ vdd
+ vdd
+ vdd
+ vss
+ wl[172]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_174
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_174
+ vdd
+ vdd
+ vdd
+ vss
+ wl[173]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_175
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_175
+ vdd
+ vdd
+ vdd
+ vss
+ wl[174]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_176
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_176
+ vdd
+ vdd
+ vdd
+ vss
+ wl[175]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_177
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_177
+ vdd
+ vdd
+ vdd
+ vss
+ wl[176]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_178
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_178
+ vdd
+ vdd
+ vdd
+ vss
+ wl[177]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_179
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_179
+ vdd
+ vdd
+ vdd
+ vss
+ wl[178]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_180
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_180
+ vdd
+ vdd
+ vdd
+ vss
+ wl[179]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_181
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_181
+ vdd
+ vdd
+ vdd
+ vss
+ wl[180]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_182
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_182
+ vdd
+ vdd
+ vdd
+ vss
+ wl[181]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_183
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_183
+ vdd
+ vdd
+ vdd
+ vss
+ wl[182]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_184
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_184
+ vdd
+ vdd
+ vdd
+ vss
+ wl[183]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_185
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_185
+ vdd
+ vdd
+ vdd
+ vss
+ wl[184]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_186
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_186
+ vdd
+ vdd
+ vdd
+ vss
+ wl[185]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_187
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_187
+ vdd
+ vdd
+ vdd
+ vss
+ wl[186]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_188
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_188
+ vdd
+ vdd
+ vdd
+ vss
+ wl[187]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_189
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_189
+ vdd
+ vdd
+ vdd
+ vss
+ wl[188]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_190
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_190
+ vdd
+ vdd
+ vdd
+ vss
+ wl[189]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_191
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_191
+ vdd
+ vdd
+ vdd
+ vss
+ wl[190]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_192
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_192
+ vdd
+ vdd
+ vdd
+ vss
+ wl[191]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_193
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_193
+ vdd
+ vdd
+ vdd
+ vss
+ wl[192]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_194
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_194
+ vdd
+ vdd
+ vdd
+ vss
+ wl[193]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_195
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_195
+ vdd
+ vdd
+ vdd
+ vss
+ wl[194]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_196
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_196
+ vdd
+ vdd
+ vdd
+ vss
+ wl[195]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_197
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_197
+ vdd
+ vdd
+ vdd
+ vss
+ wl[196]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_198
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_198
+ vdd
+ vdd
+ vdd
+ vss
+ wl[197]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_199
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_199
+ vdd
+ vdd
+ vdd
+ vss
+ wl[198]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_200
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_200
+ vdd
+ vdd
+ vdd
+ vss
+ wl[199]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_201
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_201
+ vdd
+ vdd
+ vdd
+ vss
+ wl[200]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_202
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_202
+ vdd
+ vdd
+ vdd
+ vss
+ wl[201]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_203
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_203
+ vdd
+ vdd
+ vdd
+ vss
+ wl[202]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_204
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_204
+ vdd
+ vdd
+ vdd
+ vss
+ wl[203]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_205
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_205
+ vdd
+ vdd
+ vdd
+ vss
+ wl[204]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_206
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_206
+ vdd
+ vdd
+ vdd
+ vss
+ wl[205]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_207
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_207
+ vdd
+ vdd
+ vdd
+ vss
+ wl[206]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_208
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_208
+ vdd
+ vdd
+ vdd
+ vss
+ wl[207]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_209
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_209
+ vdd
+ vdd
+ vdd
+ vss
+ wl[208]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_210
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_210
+ vdd
+ vdd
+ vdd
+ vss
+ wl[209]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_211
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_211
+ vdd
+ vdd
+ vdd
+ vss
+ wl[210]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_212
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_212
+ vdd
+ vdd
+ vdd
+ vss
+ wl[211]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_213
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_213
+ vdd
+ vdd
+ vdd
+ vss
+ wl[212]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_214
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_214
+ vdd
+ vdd
+ vdd
+ vss
+ wl[213]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_215
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_215
+ vdd
+ vdd
+ vdd
+ vss
+ wl[214]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_216
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_216
+ vdd
+ vdd
+ vdd
+ vss
+ wl[215]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_217
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_217
+ vdd
+ vdd
+ vdd
+ vss
+ wl[216]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_218
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_218
+ vdd
+ vdd
+ vdd
+ vss
+ wl[217]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_219
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_219
+ vdd
+ vdd
+ vdd
+ vss
+ wl[218]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_220
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_220
+ vdd
+ vdd
+ vdd
+ vss
+ wl[219]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_221
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_221
+ vdd
+ vdd
+ vdd
+ vss
+ wl[220]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_222
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_222
+ vdd
+ vdd
+ vdd
+ vss
+ wl[221]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_223
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_223
+ vdd
+ vdd
+ vdd
+ vss
+ wl[222]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_224
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_224
+ vdd
+ vdd
+ vdd
+ vss
+ wl[223]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_225
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_225
+ vdd
+ vdd
+ vdd
+ vss
+ wl[224]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_226
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_226
+ vdd
+ vdd
+ vdd
+ vss
+ wl[225]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_227
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_227
+ vdd
+ vdd
+ vdd
+ vss
+ wl[226]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_228
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_228
+ vdd
+ vdd
+ vdd
+ vss
+ wl[227]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_229
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_229
+ vdd
+ vdd
+ vdd
+ vss
+ wl[228]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_230
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_230
+ vdd
+ vdd
+ vdd
+ vss
+ wl[229]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_231
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_231
+ vdd
+ vdd
+ vdd
+ vss
+ wl[230]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_232
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_232
+ vdd
+ vdd
+ vdd
+ vss
+ wl[231]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_233
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_233
+ vdd
+ vdd
+ vdd
+ vss
+ wl[232]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_234
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_234
+ vdd
+ vdd
+ vdd
+ vss
+ wl[233]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_235
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_235
+ vdd
+ vdd
+ vdd
+ vss
+ wl[234]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_236
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_236
+ vdd
+ vdd
+ vdd
+ vss
+ wl[235]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_237
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_237
+ vdd
+ vdd
+ vdd
+ vss
+ wl[236]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_238
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_238
+ vdd
+ vdd
+ vdd
+ vss
+ wl[237]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_239
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_239
+ vdd
+ vdd
+ vdd
+ vss
+ wl[238]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_240
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_240
+ vdd
+ vdd
+ vdd
+ vss
+ wl[239]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_241
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_241
+ vdd
+ vdd
+ vdd
+ vss
+ wl[240]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_242
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_242
+ vdd
+ vdd
+ vdd
+ vss
+ wl[241]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_243
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_243
+ vdd
+ vdd
+ vdd
+ vss
+ wl[242]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_244
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_244
+ vdd
+ vdd
+ vdd
+ vss
+ wl[243]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_245
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_245
+ vdd
+ vdd
+ vdd
+ vss
+ wl[244]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_246
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_246
+ vdd
+ vdd
+ vdd
+ vss
+ wl[245]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_247
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_247
+ vdd
+ vdd
+ vdd
+ vss
+ wl[246]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_248
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_248
+ vdd
+ vdd
+ vdd
+ vss
+ wl[247]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_249
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_249
+ vdd
+ vdd
+ vdd
+ vss
+ wl[248]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_250
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_250
+ vdd
+ vdd
+ vdd
+ vss
+ wl[249]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_251
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_251
+ vdd
+ vdd
+ vdd
+ vss
+ wl[250]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_252
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_252
+ vdd
+ vdd
+ vdd
+ vss
+ wl[251]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_253
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_253
+ vdd
+ vdd
+ vdd
+ vss
+ wl[252]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_254
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_254
+ vdd
+ vdd
+ vdd
+ vss
+ wl[253]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_255
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_255
+ vdd
+ vdd
+ vdd
+ vss
+ wl[254]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_256
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_256
+ vdd
+ vdd
+ vdd
+ vss
+ wl[255]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_257
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_257
+ vdd
+ vdd
+ vdd
+ vss
+ wl[256]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_258
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_258
+ vdd
+ vdd
+ vdd
+ vss
+ wl[257]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_259
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_259
+ vdd
+ vdd
+ vdd
+ vss
+ wl[258]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_260
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_260
+ vdd
+ vdd
+ vdd
+ vss
+ wl[259]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_261
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_261
+ vdd
+ vdd
+ vdd
+ vss
+ wl[260]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_262
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_262
+ vdd
+ vdd
+ vdd
+ vss
+ wl[261]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_263
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_263
+ vdd
+ vdd
+ vdd
+ vss
+ wl[262]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_264
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_264
+ vdd
+ vdd
+ vdd
+ vss
+ wl[263]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_265
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_265
+ vdd
+ vdd
+ vdd
+ vss
+ wl[264]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_266
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_266
+ vdd
+ vdd
+ vdd
+ vss
+ wl[265]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_267
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_267
+ vdd
+ vdd
+ vdd
+ vss
+ wl[266]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_268
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_268
+ vdd
+ vdd
+ vdd
+ vss
+ wl[267]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_269
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_269
+ vdd
+ vdd
+ vdd
+ vss
+ wl[268]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_270
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_270
+ vdd
+ vdd
+ vdd
+ vss
+ wl[269]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_271
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_271
+ vdd
+ vdd
+ vdd
+ vss
+ wl[270]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_272
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_272
+ vdd
+ vdd
+ vdd
+ vss
+ wl[271]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_273
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_273
+ vdd
+ vdd
+ vdd
+ vss
+ wl[272]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_274
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_274
+ vdd
+ vdd
+ vdd
+ vss
+ wl[273]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_275
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_275
+ vdd
+ vdd
+ vdd
+ vss
+ wl[274]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_276
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_276
+ vdd
+ vdd
+ vdd
+ vss
+ wl[275]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_277
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_277
+ vdd
+ vdd
+ vdd
+ vss
+ wl[276]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_278
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_278
+ vdd
+ vdd
+ vdd
+ vss
+ wl[277]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_279
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_279
+ vdd
+ vdd
+ vdd
+ vss
+ wl[278]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_280
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_280
+ vdd
+ vdd
+ vdd
+ vss
+ wl[279]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_281
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_281
+ vdd
+ vdd
+ vdd
+ vss
+ wl[280]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_282
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_282
+ vdd
+ vdd
+ vdd
+ vss
+ wl[281]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_283
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_283
+ vdd
+ vdd
+ vdd
+ vss
+ wl[282]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_284
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_284
+ vdd
+ vdd
+ vdd
+ vss
+ wl[283]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_285
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_285
+ vdd
+ vdd
+ vdd
+ vss
+ wl[284]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_286
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_286
+ vdd
+ vdd
+ vdd
+ vss
+ wl[285]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_287
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_287
+ vdd
+ vdd
+ vdd
+ vss
+ wl[286]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_288
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_288
+ vdd
+ vdd
+ vdd
+ vss
+ wl[287]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_289
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_289
+ vdd
+ vdd
+ vdd
+ vss
+ wl[288]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_290
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_290
+ vdd
+ vdd
+ vdd
+ vss
+ wl[289]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_291
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_291
+ vdd
+ vdd
+ vdd
+ vss
+ wl[290]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_292
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_292
+ vdd
+ vdd
+ vdd
+ vss
+ wl[291]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_293
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_293
+ vdd
+ vdd
+ vdd
+ vss
+ wl[292]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_294
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_294
+ vdd
+ vdd
+ vdd
+ vss
+ wl[293]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_295
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_295
+ vdd
+ vdd
+ vdd
+ vss
+ wl[294]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_296
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_296
+ vdd
+ vdd
+ vdd
+ vss
+ wl[295]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_297
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_297
+ vdd
+ vdd
+ vdd
+ vss
+ wl[296]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_298
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_298
+ vdd
+ vdd
+ vdd
+ vss
+ wl[297]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_299
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_299
+ vdd
+ vdd
+ vdd
+ vss
+ wl[298]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_300
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_300
+ vdd
+ vdd
+ vdd
+ vss
+ wl[299]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_301
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_301
+ vdd
+ vdd
+ vdd
+ vss
+ wl[300]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_302
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_302
+ vdd
+ vdd
+ vdd
+ vss
+ wl[301]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_303
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_303
+ vdd
+ vdd
+ vdd
+ vss
+ wl[302]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_304
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_304
+ vdd
+ vdd
+ vdd
+ vss
+ wl[303]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_305
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_305
+ vdd
+ vdd
+ vdd
+ vss
+ wl[304]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_306
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_306
+ vdd
+ vdd
+ vdd
+ vss
+ wl[305]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_307
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_307
+ vdd
+ vdd
+ vdd
+ vss
+ wl[306]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_308
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_308
+ vdd
+ vdd
+ vdd
+ vss
+ wl[307]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_309
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_309
+ vdd
+ vdd
+ vdd
+ vss
+ wl[308]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_310
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_310
+ vdd
+ vdd
+ vdd
+ vss
+ wl[309]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_311
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_311
+ vdd
+ vdd
+ vdd
+ vss
+ wl[310]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_312
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_312
+ vdd
+ vdd
+ vdd
+ vss
+ wl[311]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_313
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_313
+ vdd
+ vdd
+ vdd
+ vss
+ wl[312]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_314
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_314
+ vdd
+ vdd
+ vdd
+ vss
+ wl[313]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_315
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_315
+ vdd
+ vdd
+ vdd
+ vss
+ wl[314]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_316
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_316
+ vdd
+ vdd
+ vdd
+ vss
+ wl[315]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_317
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_317
+ vdd
+ vdd
+ vdd
+ vss
+ wl[316]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_318
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_318
+ vdd
+ vdd
+ vdd
+ vss
+ wl[317]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_319
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_319
+ vdd
+ vdd
+ vdd
+ vss
+ wl[318]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_320
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_320
+ vdd
+ vdd
+ vdd
+ vss
+ wl[319]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_321
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_321
+ vdd
+ vdd
+ vdd
+ vss
+ wl[320]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_322
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_322
+ vdd
+ vdd
+ vdd
+ vss
+ wl[321]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_323
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_323
+ vdd
+ vdd
+ vdd
+ vss
+ wl[322]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_324
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_324
+ vdd
+ vdd
+ vdd
+ vss
+ wl[323]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_325
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_325
+ vdd
+ vdd
+ vdd
+ vss
+ wl[324]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_326
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_326
+ vdd
+ vdd
+ vdd
+ vss
+ wl[325]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_327
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_327
+ vdd
+ vdd
+ vdd
+ vss
+ wl[326]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_328
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_328
+ vdd
+ vdd
+ vdd
+ vss
+ wl[327]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_329
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_329
+ vdd
+ vdd
+ vdd
+ vss
+ wl[328]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_330
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_330
+ vdd
+ vdd
+ vdd
+ vss
+ wl[329]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_331
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_331
+ vdd
+ vdd
+ vdd
+ vss
+ wl[330]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_332
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_332
+ vdd
+ vdd
+ vdd
+ vss
+ wl[331]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_333
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_333
+ vdd
+ vdd
+ vdd
+ vss
+ wl[332]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_334
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_334
+ vdd
+ vdd
+ vdd
+ vss
+ wl[333]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_335
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_335
+ vdd
+ vdd
+ vdd
+ vss
+ wl[334]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_336
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_336
+ vdd
+ vdd
+ vdd
+ vss
+ wl[335]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_337
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_337
+ vdd
+ vdd
+ vdd
+ vss
+ wl[336]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_338
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_338
+ vdd
+ vdd
+ vdd
+ vss
+ wl[337]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_339
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_339
+ vdd
+ vdd
+ vdd
+ vss
+ wl[338]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_340
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_340
+ vdd
+ vdd
+ vdd
+ vss
+ wl[339]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_341
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_341
+ vdd
+ vdd
+ vdd
+ vss
+ wl[340]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_342
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_342
+ vdd
+ vdd
+ vdd
+ vss
+ wl[341]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_343
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_343
+ vdd
+ vdd
+ vdd
+ vss
+ wl[342]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_344
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_344
+ vdd
+ vdd
+ vdd
+ vss
+ wl[343]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_345
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_345
+ vdd
+ vdd
+ vdd
+ vss
+ wl[344]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_346
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_346
+ vdd
+ vdd
+ vdd
+ vss
+ wl[345]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_347
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_347
+ vdd
+ vdd
+ vdd
+ vss
+ wl[346]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_348
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_348
+ vdd
+ vdd
+ vdd
+ vss
+ wl[347]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_349
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_349
+ vdd
+ vdd
+ vdd
+ vss
+ wl[348]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_350
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_350
+ vdd
+ vdd
+ vdd
+ vss
+ wl[349]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_351
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_351
+ vdd
+ vdd
+ vdd
+ vss
+ wl[350]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_352
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_352
+ vdd
+ vdd
+ vdd
+ vss
+ wl[351]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_353
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_353
+ vdd
+ vdd
+ vdd
+ vss
+ wl[352]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_354
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_354
+ vdd
+ vdd
+ vdd
+ vss
+ wl[353]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_355
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_355
+ vdd
+ vdd
+ vdd
+ vss
+ wl[354]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_356
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_356
+ vdd
+ vdd
+ vdd
+ vss
+ wl[355]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_357
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_357
+ vdd
+ vdd
+ vdd
+ vss
+ wl[356]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_358
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_358
+ vdd
+ vdd
+ vdd
+ vss
+ wl[357]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_359
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_359
+ vdd
+ vdd
+ vdd
+ vss
+ wl[358]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_360
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_360
+ vdd
+ vdd
+ vdd
+ vss
+ wl[359]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_361
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_361
+ vdd
+ vdd
+ vdd
+ vss
+ wl[360]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_362
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_362
+ vdd
+ vdd
+ vdd
+ vss
+ wl[361]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_363
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_363
+ vdd
+ vdd
+ vdd
+ vss
+ wl[362]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_364
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_364
+ vdd
+ vdd
+ vdd
+ vss
+ wl[363]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_365
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_365
+ vdd
+ vdd
+ vdd
+ vss
+ wl[364]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_366
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_366
+ vdd
+ vdd
+ vdd
+ vss
+ wl[365]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_367
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_367
+ vdd
+ vdd
+ vdd
+ vss
+ wl[366]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_368
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_368
+ vdd
+ vdd
+ vdd
+ vss
+ wl[367]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_369
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_369
+ vdd
+ vdd
+ vdd
+ vss
+ wl[368]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_370
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_370
+ vdd
+ vdd
+ vdd
+ vss
+ wl[369]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_371
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_371
+ vdd
+ vdd
+ vdd
+ vss
+ wl[370]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_372
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_372
+ vdd
+ vdd
+ vdd
+ vss
+ wl[371]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_373
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_373
+ vdd
+ vdd
+ vdd
+ vss
+ wl[372]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_374
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_374
+ vdd
+ vdd
+ vdd
+ vss
+ wl[373]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_375
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_375
+ vdd
+ vdd
+ vdd
+ vss
+ wl[374]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_376
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_376
+ vdd
+ vdd
+ vdd
+ vss
+ wl[375]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_377
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_377
+ vdd
+ vdd
+ vdd
+ vss
+ wl[376]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_378
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_378
+ vdd
+ vdd
+ vdd
+ vss
+ wl[377]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_379
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_379
+ vdd
+ vdd
+ vdd
+ vss
+ wl[378]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_380
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_380
+ vdd
+ vdd
+ vdd
+ vss
+ wl[379]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_381
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_381
+ vdd
+ vdd
+ vdd
+ vss
+ wl[380]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_382
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_382
+ vdd
+ vdd
+ vdd
+ vss
+ wl[381]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_383
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_383
+ vdd
+ vdd
+ vdd
+ vss
+ wl[382]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_384
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_384
+ vdd
+ vdd
+ vdd
+ vss
+ wl[383]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_385
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_385
+ vdd
+ vdd
+ vdd
+ vss
+ wl[384]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_386
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_386
+ vdd
+ vdd
+ vdd
+ vss
+ wl[385]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_387
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_387
+ vdd
+ vdd
+ vdd
+ vss
+ wl[386]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_388
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_388
+ vdd
+ vdd
+ vdd
+ vss
+ wl[387]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_389
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_389
+ vdd
+ vdd
+ vdd
+ vss
+ wl[388]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_390
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_390
+ vdd
+ vdd
+ vdd
+ vss
+ wl[389]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_391
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_391
+ vdd
+ vdd
+ vdd
+ vss
+ wl[390]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_392
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_392
+ vdd
+ vdd
+ vdd
+ vss
+ wl[391]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_393
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_393
+ vdd
+ vdd
+ vdd
+ vss
+ wl[392]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_394
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_394
+ vdd
+ vdd
+ vdd
+ vss
+ wl[393]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_395
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_395
+ vdd
+ vdd
+ vdd
+ vss
+ wl[394]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_396
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_396
+ vdd
+ vdd
+ vdd
+ vss
+ wl[395]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_397
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_397
+ vdd
+ vdd
+ vdd
+ vss
+ wl[396]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_398
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_398
+ vdd
+ vdd
+ vdd
+ vss
+ wl[397]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_399
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_399
+ vdd
+ vdd
+ vdd
+ vss
+ wl[398]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_400
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_400
+ vdd
+ vdd
+ vdd
+ vss
+ wl[399]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_401
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_401
+ vdd
+ vdd
+ vdd
+ vss
+ wl[400]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_402
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_402
+ vdd
+ vdd
+ vdd
+ vss
+ wl[401]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_403
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_403
+ vdd
+ vdd
+ vdd
+ vss
+ wl[402]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_404
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_404
+ vdd
+ vdd
+ vdd
+ vss
+ wl[403]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_405
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_405
+ vdd
+ vdd
+ vdd
+ vss
+ wl[404]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_406
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_406
+ vdd
+ vdd
+ vdd
+ vss
+ wl[405]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_407
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_407
+ vdd
+ vdd
+ vdd
+ vss
+ wl[406]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_408
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_408
+ vdd
+ vdd
+ vdd
+ vss
+ wl[407]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_409
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_409
+ vdd
+ vdd
+ vdd
+ vss
+ wl[408]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_410
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_410
+ vdd
+ vdd
+ vdd
+ vss
+ wl[409]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_411
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_411
+ vdd
+ vdd
+ vdd
+ vss
+ wl[410]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_412
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_412
+ vdd
+ vdd
+ vdd
+ vss
+ wl[411]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_413
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_413
+ vdd
+ vdd
+ vdd
+ vss
+ wl[412]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_414
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_414
+ vdd
+ vdd
+ vdd
+ vss
+ wl[413]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_415
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_415
+ vdd
+ vdd
+ vdd
+ vss
+ wl[414]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_416
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_416
+ vdd
+ vdd
+ vdd
+ vss
+ wl[415]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_417
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_417
+ vdd
+ vdd
+ vdd
+ vss
+ wl[416]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_418
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_418
+ vdd
+ vdd
+ vdd
+ vss
+ wl[417]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_419
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_419
+ vdd
+ vdd
+ vdd
+ vss
+ wl[418]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_420
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_420
+ vdd
+ vdd
+ vdd
+ vss
+ wl[419]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_421
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_421
+ vdd
+ vdd
+ vdd
+ vss
+ wl[420]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_422
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_422
+ vdd
+ vdd
+ vdd
+ vss
+ wl[421]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_423
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_423
+ vdd
+ vdd
+ vdd
+ vss
+ wl[422]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_424
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_424
+ vdd
+ vdd
+ vdd
+ vss
+ wl[423]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_425
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_425
+ vdd
+ vdd
+ vdd
+ vss
+ wl[424]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_426
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_426
+ vdd
+ vdd
+ vdd
+ vss
+ wl[425]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_427
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_427
+ vdd
+ vdd
+ vdd
+ vss
+ wl[426]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_428
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_428
+ vdd
+ vdd
+ vdd
+ vss
+ wl[427]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_429
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_429
+ vdd
+ vdd
+ vdd
+ vss
+ wl[428]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_430
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_430
+ vdd
+ vdd
+ vdd
+ vss
+ wl[429]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_431
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_431
+ vdd
+ vdd
+ vdd
+ vss
+ wl[430]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_432
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_432
+ vdd
+ vdd
+ vdd
+ vss
+ wl[431]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_433
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_433
+ vdd
+ vdd
+ vdd
+ vss
+ wl[432]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_434
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_434
+ vdd
+ vdd
+ vdd
+ vss
+ wl[433]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_435
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_435
+ vdd
+ vdd
+ vdd
+ vss
+ wl[434]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_436
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_436
+ vdd
+ vdd
+ vdd
+ vss
+ wl[435]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_437
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_437
+ vdd
+ vdd
+ vdd
+ vss
+ wl[436]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_438
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_438
+ vdd
+ vdd
+ vdd
+ vss
+ wl[437]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_439
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_439
+ vdd
+ vdd
+ vdd
+ vss
+ wl[438]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_440
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_440
+ vdd
+ vdd
+ vdd
+ vss
+ wl[439]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_441
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_441
+ vdd
+ vdd
+ vdd
+ vss
+ wl[440]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_442
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_442
+ vdd
+ vdd
+ vdd
+ vss
+ wl[441]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_443
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_443
+ vdd
+ vdd
+ vdd
+ vss
+ wl[442]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_444
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_444
+ vdd
+ vdd
+ vdd
+ vss
+ wl[443]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_445
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_445
+ vdd
+ vdd
+ vdd
+ vss
+ wl[444]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_446
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_446
+ vdd
+ vdd
+ vdd
+ vss
+ wl[445]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_447
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_447
+ vdd
+ vdd
+ vdd
+ vss
+ wl[446]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_448
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_448
+ vdd
+ vdd
+ vdd
+ vss
+ wl[447]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_449
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_449
+ vdd
+ vdd
+ vdd
+ vss
+ wl[448]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_450
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_450
+ vdd
+ vdd
+ vdd
+ vss
+ wl[449]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_451
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_451
+ vdd
+ vdd
+ vdd
+ vss
+ wl[450]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_452
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_452
+ vdd
+ vdd
+ vdd
+ vss
+ wl[451]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_453
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_453
+ vdd
+ vdd
+ vdd
+ vss
+ wl[452]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_454
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_454
+ vdd
+ vdd
+ vdd
+ vss
+ wl[453]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_455
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_455
+ vdd
+ vdd
+ vdd
+ vss
+ wl[454]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_456
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_456
+ vdd
+ vdd
+ vdd
+ vss
+ wl[455]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_457
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_457
+ vdd
+ vdd
+ vdd
+ vss
+ wl[456]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_458
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_458
+ vdd
+ vdd
+ vdd
+ vss
+ wl[457]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_459
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_459
+ vdd
+ vdd
+ vdd
+ vss
+ wl[458]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_460
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_460
+ vdd
+ vdd
+ vdd
+ vss
+ wl[459]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_461
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_461
+ vdd
+ vdd
+ vdd
+ vss
+ wl[460]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_462
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_462
+ vdd
+ vdd
+ vdd
+ vss
+ wl[461]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_463
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_463
+ vdd
+ vdd
+ vdd
+ vss
+ wl[462]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_464
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_464
+ vdd
+ vdd
+ vdd
+ vss
+ wl[463]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_465
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_465
+ vdd
+ vdd
+ vdd
+ vss
+ wl[464]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_466
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_466
+ vdd
+ vdd
+ vdd
+ vss
+ wl[465]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_467
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_467
+ vdd
+ vdd
+ vdd
+ vss
+ wl[466]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_468
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_468
+ vdd
+ vdd
+ vdd
+ vss
+ wl[467]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_469
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_469
+ vdd
+ vdd
+ vdd
+ vss
+ wl[468]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_470
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_470
+ vdd
+ vdd
+ vdd
+ vss
+ wl[469]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_471
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_471
+ vdd
+ vdd
+ vdd
+ vss
+ wl[470]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_472
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_472
+ vdd
+ vdd
+ vdd
+ vss
+ wl[471]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_473
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_473
+ vdd
+ vdd
+ vdd
+ vss
+ wl[472]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_474
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_474
+ vdd
+ vdd
+ vdd
+ vss
+ wl[473]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_475
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_475
+ vdd
+ vdd
+ vdd
+ vss
+ wl[474]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_476
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_476
+ vdd
+ vdd
+ vdd
+ vss
+ wl[475]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_477
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_477
+ vdd
+ vdd
+ vdd
+ vss
+ wl[476]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_478
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_478
+ vdd
+ vdd
+ vdd
+ vss
+ wl[477]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_479
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_479
+ vdd
+ vdd
+ vdd
+ vss
+ wl[478]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_480
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_480
+ vdd
+ vdd
+ vdd
+ vss
+ wl[479]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_481
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_481
+ vdd
+ vdd
+ vdd
+ vss
+ wl[480]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_482
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_482
+ vdd
+ vdd
+ vdd
+ vss
+ wl[481]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_483
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_483
+ vdd
+ vdd
+ vdd
+ vss
+ wl[482]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_484
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_484
+ vdd
+ vdd
+ vdd
+ vss
+ wl[483]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_485
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_485
+ vdd
+ vdd
+ vdd
+ vss
+ wl[484]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_486
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_486
+ vdd
+ vdd
+ vdd
+ vss
+ wl[485]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_487
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_487
+ vdd
+ vdd
+ vdd
+ vss
+ wl[486]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_488
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_488
+ vdd
+ vdd
+ vdd
+ vss
+ wl[487]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_489
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_489
+ vdd
+ vdd
+ vdd
+ vss
+ wl[488]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_490
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_490
+ vdd
+ vdd
+ vdd
+ vss
+ wl[489]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_491
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_491
+ vdd
+ vdd
+ vdd
+ vss
+ wl[490]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_492
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_492
+ vdd
+ vdd
+ vdd
+ vss
+ wl[491]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_493
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_493
+ vdd
+ vdd
+ vdd
+ vss
+ wl[492]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_494
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_494
+ vdd
+ vdd
+ vdd
+ vss
+ wl[493]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_495
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_495
+ vdd
+ vdd
+ vdd
+ vss
+ wl[494]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_496
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_496
+ vdd
+ vdd
+ vdd
+ vss
+ wl[495]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_497
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_497
+ vdd
+ vdd
+ vdd
+ vss
+ wl[496]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_498
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_498
+ vdd
+ vdd
+ vdd
+ vss
+ wl[497]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_499
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_499
+ vdd
+ vdd
+ vdd
+ vss
+ wl[498]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_500
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_500
+ vdd
+ vdd
+ vdd
+ vss
+ wl[499]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_501
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_501
+ vdd
+ vdd
+ vdd
+ vss
+ wl[500]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_502
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_502
+ vdd
+ vdd
+ vdd
+ vss
+ wl[501]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_503
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_503
+ vdd
+ vdd
+ vdd
+ vss
+ wl[502]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_504
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_504
+ vdd
+ vdd
+ vdd
+ vss
+ wl[503]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_505
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_505
+ vdd
+ vdd
+ vdd
+ vss
+ wl[504]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_506
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_506
+ vdd
+ vdd
+ vdd
+ vss
+ wl[505]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_507
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_507
+ vdd
+ vdd
+ vdd
+ vss
+ wl[506]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_508
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_508
+ vdd
+ vdd
+ vdd
+ vss
+ wl[507]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_509
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_509
+ vdd
+ vdd
+ vdd
+ vss
+ wl[508]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_510
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_510
+ vdd
+ vdd
+ vdd
+ vss
+ wl[509]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_511
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_511
+ vdd
+ vdd
+ vdd
+ vss
+ wl[510]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_512
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_512
+ vdd
+ vdd
+ vdd
+ vss
+ wl[511]
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_left_513
+ dummy_bl
+ dummy_br
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_col_right_513
+ vdd
+ vdd
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_0
+ bl[0]
+ br[0]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_1
+ bl[1]
+ br[1]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_2
+ bl[2]
+ br[2]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_3
+ bl[3]
+ br[3]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_4
+ bl[4]
+ br[4]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_5
+ bl[5]
+ br[5]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_6
+ bl[6]
+ br[6]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_7
+ bl[7]
+ br[7]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_8
+ bl[8]
+ br[8]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_9
+ bl[9]
+ br[9]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_10
+ bl[10]
+ br[10]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_11
+ bl[11]
+ br[11]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_12
+ bl[12]
+ br[12]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_13
+ bl[13]
+ br[13]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_14
+ bl[14]
+ br[14]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_15
+ bl[15]
+ br[15]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_16
+ bl[16]
+ br[16]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_17
+ bl[17]
+ br[17]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_18
+ bl[18]
+ br[18]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_19
+ bl[19]
+ br[19]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_20
+ bl[20]
+ br[20]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_21
+ bl[21]
+ br[21]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_22
+ bl[22]
+ br[22]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_23
+ bl[23]
+ br[23]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_24
+ bl[24]
+ br[24]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_25
+ bl[25]
+ br[25]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_26
+ bl[26]
+ br[26]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_27
+ bl[27]
+ br[27]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_28
+ bl[28]
+ br[28]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_29
+ bl[29]
+ br[29]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_30
+ bl[30]
+ br[30]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_31
+ bl[31]
+ br[31]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_32
+ bl[32]
+ br[32]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_33
+ bl[33]
+ br[33]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_34
+ bl[34]
+ br[34]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_35
+ bl[35]
+ br[35]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_36
+ bl[36]
+ br[36]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_37
+ bl[37]
+ br[37]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_38
+ bl[38]
+ br[38]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_39
+ bl[39]
+ br[39]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_40
+ bl[40]
+ br[40]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_41
+ bl[41]
+ br[41]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_42
+ bl[42]
+ br[42]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_43
+ bl[43]
+ br[43]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_44
+ bl[44]
+ br[44]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_45
+ bl[45]
+ br[45]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_46
+ bl[46]
+ br[46]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_47
+ bl[47]
+ br[47]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_48
+ bl[48]
+ br[48]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_49
+ bl[49]
+ br[49]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_50
+ bl[50]
+ br[50]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_51
+ bl[51]
+ br[51]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_52
+ bl[52]
+ br[52]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_53
+ bl[53]
+ br[53]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_54
+ bl[54]
+ br[54]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_55
+ bl[55]
+ br[55]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_56
+ bl[56]
+ br[56]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_57
+ bl[57]
+ br[57]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_58
+ bl[58]
+ br[58]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_59
+ bl[59]
+ br[59]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_60
+ bl[60]
+ br[60]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_61
+ bl[61]
+ br[61]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_62
+ bl[62]
+ br[62]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_top_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xdummy_row_bot_63
+ bl[63]
+ br[63]
+ vdd
+ vss
+ vss
+ vss
+ vdd
+ sram_sp_cell_wrapper
Xcolend_top_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_0
+ dummy_br
+ vdd
+ vss
+ dummy_bl
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_1
+ br[0]
+ vdd
+ vss
+ bl[0]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_2
+ br[1]
+ vdd
+ vss
+ bl[1]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_3
+ br[2]
+ vdd
+ vss
+ bl[2]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_4
+ br[3]
+ vdd
+ vss
+ bl[3]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_5
+ br[4]
+ vdd
+ vss
+ bl[4]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_6
+ br[5]
+ vdd
+ vss
+ bl[5]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_7
+ br[6]
+ vdd
+ vss
+ bl[6]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_8
+ br[7]
+ vdd
+ vss
+ bl[7]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_9
+ br[8]
+ vdd
+ vss
+ bl[8]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_10
+ br[9]
+ vdd
+ vss
+ bl[9]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_11
+ br[10]
+ vdd
+ vss
+ bl[10]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_12
+ br[11]
+ vdd
+ vss
+ bl[11]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_13
+ br[12]
+ vdd
+ vss
+ bl[12]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_14
+ br[13]
+ vdd
+ vss
+ bl[13]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_15
+ br[14]
+ vdd
+ vss
+ bl[14]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_16
+ br[15]
+ vdd
+ vss
+ bl[15]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_17
+ br[16]
+ vdd
+ vss
+ bl[16]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_18
+ br[17]
+ vdd
+ vss
+ bl[17]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_19
+ br[18]
+ vdd
+ vss
+ bl[18]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_20
+ br[19]
+ vdd
+ vss
+ bl[19]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_21
+ br[20]
+ vdd
+ vss
+ bl[20]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_22
+ br[21]
+ vdd
+ vss
+ bl[21]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_23
+ br[22]
+ vdd
+ vss
+ bl[22]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_24
+ br[23]
+ vdd
+ vss
+ bl[23]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_25
+ br[24]
+ vdd
+ vss
+ bl[24]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_26
+ br[25]
+ vdd
+ vss
+ bl[25]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_27
+ br[26]
+ vdd
+ vss
+ bl[26]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_28
+ br[27]
+ vdd
+ vss
+ bl[27]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_29
+ br[28]
+ vdd
+ vss
+ bl[28]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_30
+ br[29]
+ vdd
+ vss
+ bl[29]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_31
+ br[30]
+ vdd
+ vss
+ bl[30]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_32
+ br[31]
+ vdd
+ vss
+ bl[31]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_33
+ br[32]
+ vdd
+ vss
+ bl[32]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_34
+ br[33]
+ vdd
+ vss
+ bl[33]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_35
+ br[34]
+ vdd
+ vss
+ bl[34]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_36
+ br[35]
+ vdd
+ vss
+ bl[35]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_37
+ br[36]
+ vdd
+ vss
+ bl[36]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_38
+ br[37]
+ vdd
+ vss
+ bl[37]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_39
+ br[38]
+ vdd
+ vss
+ bl[38]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_40
+ br[39]
+ vdd
+ vss
+ bl[39]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_41
+ br[40]
+ vdd
+ vss
+ bl[40]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_42
+ br[41]
+ vdd
+ vss
+ bl[41]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_43
+ br[42]
+ vdd
+ vss
+ bl[42]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_44
+ br[43]
+ vdd
+ vss
+ bl[43]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_45
+ br[44]
+ vdd
+ vss
+ bl[44]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_46
+ br[45]
+ vdd
+ vss
+ bl[45]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_47
+ br[46]
+ vdd
+ vss
+ bl[46]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_48
+ br[47]
+ vdd
+ vss
+ bl[47]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_49
+ br[48]
+ vdd
+ vss
+ bl[48]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_50
+ br[49]
+ vdd
+ vss
+ bl[49]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_51
+ br[50]
+ vdd
+ vss
+ bl[50]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_52
+ br[51]
+ vdd
+ vss
+ bl[51]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_53
+ br[52]
+ vdd
+ vss
+ bl[52]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_54
+ br[53]
+ vdd
+ vss
+ bl[53]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_55
+ br[54]
+ vdd
+ vss
+ bl[54]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_56
+ br[55]
+ vdd
+ vss
+ bl[55]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_57
+ br[56]
+ vdd
+ vss
+ bl[56]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_58
+ br[57]
+ vdd
+ vss
+ bl[57]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_59
+ br[58]
+ vdd
+ vss
+ bl[58]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_60
+ br[59]
+ vdd
+ vss
+ bl[59]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_61
+ br[60]
+ vdd
+ vss
+ bl[60]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_62
+ br[61]
+ vdd
+ vss
+ bl[61]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_63
+ br[62]
+ vdd
+ vss
+ bl[62]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_64
+ br[63]
+ vdd
+ vss
+ bl[63]
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xcolend_top_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_bot_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xhstrap_0_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_1_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_2_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_3_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_4_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_5_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_6_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_7_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_8_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_9_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_10_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_11_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_12_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_13_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_14_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_15_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_16_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_17_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_18_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_19_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_20_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_21_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_22_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_23_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_24_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_25_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_26_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_27_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_28_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_29_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_30_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_31_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_32_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_33_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_34_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_35_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_36_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_37_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_38_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_39_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_40_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_41_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_42_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_43_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_44_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_45_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_46_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_47_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_48_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_49_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_50_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_51_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_52_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_53_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_54_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_55_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_56_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_57_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_58_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_59_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_60_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_61_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_62_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_63_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
Xhstrap_64_65
+ vdd
+ vdd
+ vss
+ vdd
+ vss
+ vdd
+ sram_sp_hstrap_wrapper
.ends sp_cell_array


.subckt replica_cell_array
+ vdd
+ vss
+ rbl
+ rbr
+ rwl

Xcell_0_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ rwl
+ sram_sp_cell_replica_wrapper
Xcell_0_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ rwl
+ sram_sp_cell_replica_wrapper
Xcell_1_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_1_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_2_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_2_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_3_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_3_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_4_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_4_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_5_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_5_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_6_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_6_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_7_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_7_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_8_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_8_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_9_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_9_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_10_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_10_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_11_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_11_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_12_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_12_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_13_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_13_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_14_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_14_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_15_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_15_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_16_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_16_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_17_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_17_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_18_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_18_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_19_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_19_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_20_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_20_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_21_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_21_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_22_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_22_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_23_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_23_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_24_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_24_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_25_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_25_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_26_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_26_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_27_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_27_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_28_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_28_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_29_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_29_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_30_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_30_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_31_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_31_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_32_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_32_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_33_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_33_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_34_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_34_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_35_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_35_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_36_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_36_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_37_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_37_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_38_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_38_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_39_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_39_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_40_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_40_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_41_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_41_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_42_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_42_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_43_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_43_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_44_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_44_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_45_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_45_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_46_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_46_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_47_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_47_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_48_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_48_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_49_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_49_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_50_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_50_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_51_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_51_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_52_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_52_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_53_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_53_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_54_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_54_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_55_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_55_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_56_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_56_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_57_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_57_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_58_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_58_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_59_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_59_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_60_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_60_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_61_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_61_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_62_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_62_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_63_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_63_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_64_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_64_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_65_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_65_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_66_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_66_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_67_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_67_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_68_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_68_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_69_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_69_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_70_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_70_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_71_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_71_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_72_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_72_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_73_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_73_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_74_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_74_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_75_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_75_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_76_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_76_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_77_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_77_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_78_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_78_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_79_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_79_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_80_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_80_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_81_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_81_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_82_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_82_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_83_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_83_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_84_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_84_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_85_0
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcell_85_1
+ rbl
+ rbr
+ vss
+ vdd
+ vdd
+ vss
+ vss
+ sram_sp_cell_replica_wrapper
Xcolend_0_0
+ rbr
+ vdd
+ vss
+ rbl
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_1_0
+ rbr
+ vdd
+ vss
+ rbl
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_0_1
+ rbr
+ vdd
+ vss
+ rbl
+ vss
+ vdd
+ sram_sp_colend_wrapper
Xcolend_1_1
+ rbr
+ vdd
+ vss
+ rbl
+ vss
+ vdd
+ sram_sp_colend_wrapper
.ends replica_cell_array


.subckt col_peripherals
+ clk
+ vdd
+ vss
+ sense_en
+ dummy_bl
+ dummy_br
+ bl[0]
+ bl[1]
+ bl[2]
+ bl[3]
+ bl[4]
+ bl[5]
+ bl[6]
+ bl[7]
+ bl[8]
+ bl[9]
+ bl[10]
+ bl[11]
+ bl[12]
+ bl[13]
+ bl[14]
+ bl[15]
+ bl[16]
+ bl[17]
+ bl[18]
+ bl[19]
+ bl[20]
+ bl[21]
+ bl[22]
+ bl[23]
+ bl[24]
+ bl[25]
+ bl[26]
+ bl[27]
+ bl[28]
+ bl[29]
+ bl[30]
+ bl[31]
+ bl[32]
+ bl[33]
+ bl[34]
+ bl[35]
+ bl[36]
+ bl[37]
+ bl[38]
+ bl[39]
+ bl[40]
+ bl[41]
+ bl[42]
+ bl[43]
+ bl[44]
+ bl[45]
+ bl[46]
+ bl[47]
+ bl[48]
+ bl[49]
+ bl[50]
+ bl[51]
+ bl[52]
+ bl[53]
+ bl[54]
+ bl[55]
+ bl[56]
+ bl[57]
+ bl[58]
+ bl[59]
+ bl[60]
+ bl[61]
+ bl[62]
+ bl[63]
+ br[0]
+ br[1]
+ br[2]
+ br[3]
+ br[4]
+ br[5]
+ br[6]
+ br[7]
+ br[8]
+ br[9]
+ br[10]
+ br[11]
+ br[12]
+ br[13]
+ br[14]
+ br[15]
+ br[16]
+ br[17]
+ br[18]
+ br[19]
+ br[20]
+ br[21]
+ br[22]
+ br[23]
+ br[24]
+ br[25]
+ br[26]
+ br[27]
+ br[28]
+ br[29]
+ br[30]
+ br[31]
+ br[32]
+ br[33]
+ br[34]
+ br[35]
+ br[36]
+ br[37]
+ br[38]
+ br[39]
+ br[40]
+ br[41]
+ br[42]
+ br[43]
+ br[44]
+ br[45]
+ br[46]
+ br[47]
+ br[48]
+ br[49]
+ br[50]
+ br[51]
+ br[52]
+ br[53]
+ br[54]
+ br[55]
+ br[56]
+ br[57]
+ br[58]
+ br[59]
+ br[60]
+ br[61]
+ br[62]
+ br[63]
+ pc_b
+ sel_b[0]
+ sel_b[1]
+ sel_b[2]
+ sel_b[3]
+ sel_b[4]
+ sel_b[5]
+ sel_b[6]
+ sel_b[7]
+ we[0]
+ we[1]
+ we[2]
+ we[3]
+ we[4]
+ we[5]
+ we[6]
+ we[7]
+ wmask
+ din[0]
+ din[1]
+ din[2]
+ din[3]
+ din[4]
+ din[5]
+ din[6]
+ din[7]
+ dout[0]
+ dout[1]
+ dout[2]
+ dout[3]
+ dout[4]
+ dout[5]
+ dout[6]
+ dout[7]

Xwmask_dffs
+ vdd
+ vss
+ clk
+ wmask
+ wmask_in
+ wmask_in_b
+ dff_array_1
Xcol_group_0
+ clk
+ vdd
+ vss
+ bl[0]
+ bl[1]
+ bl[2]
+ bl[3]
+ bl[4]
+ bl[5]
+ bl[6]
+ bl[7]
+ br[0]
+ br[1]
+ br[2]
+ br[3]
+ br[4]
+ br[5]
+ br[6]
+ br[7]
+ pc_b
+ sel_b[0]
+ sel_b[1]
+ sel_b[2]
+ sel_b[3]
+ sel_b[4]
+ sel_b[5]
+ sel_b[6]
+ sel_b[7]
+ we[0]
+ we[1]
+ we[2]
+ we[3]
+ we[4]
+ we[5]
+ we[6]
+ we[7]
+ wmask_in
+ din[0]
+ dout[0]
+ sense_en
+ column
Xcol_group_1
+ clk
+ vdd
+ vss
+ bl[8]
+ bl[9]
+ bl[10]
+ bl[11]
+ bl[12]
+ bl[13]
+ bl[14]
+ bl[15]
+ br[8]
+ br[9]
+ br[10]
+ br[11]
+ br[12]
+ br[13]
+ br[14]
+ br[15]
+ pc_b
+ sel_b[0]
+ sel_b[1]
+ sel_b[2]
+ sel_b[3]
+ sel_b[4]
+ sel_b[5]
+ sel_b[6]
+ sel_b[7]
+ we[0]
+ we[1]
+ we[2]
+ we[3]
+ we[4]
+ we[5]
+ we[6]
+ we[7]
+ wmask_in
+ din[1]
+ dout[1]
+ sense_en
+ column
Xcol_group_2
+ clk
+ vdd
+ vss
+ bl[16]
+ bl[17]
+ bl[18]
+ bl[19]
+ bl[20]
+ bl[21]
+ bl[22]
+ bl[23]
+ br[16]
+ br[17]
+ br[18]
+ br[19]
+ br[20]
+ br[21]
+ br[22]
+ br[23]
+ pc_b
+ sel_b[0]
+ sel_b[1]
+ sel_b[2]
+ sel_b[3]
+ sel_b[4]
+ sel_b[5]
+ sel_b[6]
+ sel_b[7]
+ we[0]
+ we[1]
+ we[2]
+ we[3]
+ we[4]
+ we[5]
+ we[6]
+ we[7]
+ wmask_in
+ din[2]
+ dout[2]
+ sense_en
+ column
Xcol_group_3
+ clk
+ vdd
+ vss
+ bl[24]
+ bl[25]
+ bl[26]
+ bl[27]
+ bl[28]
+ bl[29]
+ bl[30]
+ bl[31]
+ br[24]
+ br[25]
+ br[26]
+ br[27]
+ br[28]
+ br[29]
+ br[30]
+ br[31]
+ pc_b
+ sel_b[0]
+ sel_b[1]
+ sel_b[2]
+ sel_b[3]
+ sel_b[4]
+ sel_b[5]
+ sel_b[6]
+ sel_b[7]
+ we[0]
+ we[1]
+ we[2]
+ we[3]
+ we[4]
+ we[5]
+ we[6]
+ we[7]
+ wmask_in
+ din[3]
+ dout[3]
+ sense_en
+ column
Xcol_group_4
+ clk
+ vdd
+ vss
+ bl[32]
+ bl[33]
+ bl[34]
+ bl[35]
+ bl[36]
+ bl[37]
+ bl[38]
+ bl[39]
+ br[32]
+ br[33]
+ br[34]
+ br[35]
+ br[36]
+ br[37]
+ br[38]
+ br[39]
+ pc_b
+ sel_b[0]
+ sel_b[1]
+ sel_b[2]
+ sel_b[3]
+ sel_b[4]
+ sel_b[5]
+ sel_b[6]
+ sel_b[7]
+ we[0]
+ we[1]
+ we[2]
+ we[3]
+ we[4]
+ we[5]
+ we[6]
+ we[7]
+ wmask_in
+ din[4]
+ dout[4]
+ sense_en
+ column
Xcol_group_5
+ clk
+ vdd
+ vss
+ bl[40]
+ bl[41]
+ bl[42]
+ bl[43]
+ bl[44]
+ bl[45]
+ bl[46]
+ bl[47]
+ br[40]
+ br[41]
+ br[42]
+ br[43]
+ br[44]
+ br[45]
+ br[46]
+ br[47]
+ pc_b
+ sel_b[0]
+ sel_b[1]
+ sel_b[2]
+ sel_b[3]
+ sel_b[4]
+ sel_b[5]
+ sel_b[6]
+ sel_b[7]
+ we[0]
+ we[1]
+ we[2]
+ we[3]
+ we[4]
+ we[5]
+ we[6]
+ we[7]
+ wmask_in
+ din[5]
+ dout[5]
+ sense_en
+ column
Xcol_group_6
+ clk
+ vdd
+ vss
+ bl[48]
+ bl[49]
+ bl[50]
+ bl[51]
+ bl[52]
+ bl[53]
+ bl[54]
+ bl[55]
+ br[48]
+ br[49]
+ br[50]
+ br[51]
+ br[52]
+ br[53]
+ br[54]
+ br[55]
+ pc_b
+ sel_b[0]
+ sel_b[1]
+ sel_b[2]
+ sel_b[3]
+ sel_b[4]
+ sel_b[5]
+ sel_b[6]
+ sel_b[7]
+ we[0]
+ we[1]
+ we[2]
+ we[3]
+ we[4]
+ we[5]
+ we[6]
+ we[7]
+ wmask_in
+ din[6]
+ dout[6]
+ sense_en
+ column
Xcol_group_7
+ clk
+ vdd
+ vss
+ bl[56]
+ bl[57]
+ bl[58]
+ bl[59]
+ bl[60]
+ bl[61]
+ bl[62]
+ bl[63]
+ br[56]
+ br[57]
+ br[58]
+ br[59]
+ br[60]
+ br[61]
+ br[62]
+ br[63]
+ pc_b
+ sel_b[0]
+ sel_b[1]
+ sel_b[2]
+ sel_b[3]
+ sel_b[4]
+ sel_b[5]
+ sel_b[6]
+ sel_b[7]
+ we[0]
+ we[1]
+ we[2]
+ we[3]
+ we[4]
+ we[5]
+ we[6]
+ we[7]
+ wmask_in
+ din[7]
+ dout[7]
+ sense_en
+ column
Xdummy_precharge
+ vdd
+ dummy_bl
+ dummy_br
+ pc_b
+ precharge
Xdummy_precharge_noconn
+ vdd
+ dummy_bl_noconn
+ dummy_br_noconn
+ pc_b
+ precharge
.ends col_peripherals


.subckt precharge
+ vdd
+ bl
+ br
+ en_b

Xbl_pull_up
+ bl
+ en_b
+ vdd
+ vdd
+ mos_w2000_l150_m1_nf1_id1
Xbr_pull_up
+ br
+ en_b
+ vdd
+ vdd
+ mos_w2000_l150_m1_nf1_id1
Xequalizer
+ bl
+ en_b
+ br
+ vdd
+ mos_w1200_l150_m1_nf1_id1
.ends precharge


.subckt and2
+ vdd
+ a
+ b
+ y
+ yb
+ vss

X0
+ vdd
+ vss
+ a
+ b
+ yb
+ nand2
X0_1
+ vdd
+ vss
+ yb
+ y
+ inv
.ends and2


.subckt decoder_stage
+ vdd
+ vss
+ decode[0]
+ decode[1]
+ decode[2]
+ decode[3]
+ decode[4]
+ decode[5]
+ decode[6]
+ decode[7]
+ decode[8]
+ decode[9]
+ decode[10]
+ decode[11]
+ decode[12]
+ decode[13]
+ decode[14]
+ decode[15]
+ decode[16]
+ decode[17]
+ decode[18]
+ decode[19]
+ decode[20]
+ decode[21]
+ decode[22]
+ decode[23]
+ decode[24]
+ decode[25]
+ decode[26]
+ decode[27]
+ decode[28]
+ decode[29]
+ decode[30]
+ decode[31]
+ decode[32]
+ decode[33]
+ decode[34]
+ decode[35]
+ decode[36]
+ decode[37]
+ decode[38]
+ decode[39]
+ decode[40]
+ decode[41]
+ decode[42]
+ decode[43]
+ decode[44]
+ decode[45]
+ decode[46]
+ decode[47]
+ decode[48]
+ decode[49]
+ decode[50]
+ decode[51]
+ decode[52]
+ decode[53]
+ decode[54]
+ decode[55]
+ decode[56]
+ decode[57]
+ decode[58]
+ decode[59]
+ decode[60]
+ decode[61]
+ decode[62]
+ decode[63]
+ decode[64]
+ decode[65]
+ decode[66]
+ decode[67]
+ decode[68]
+ decode[69]
+ decode[70]
+ decode[71]
+ decode[72]
+ decode[73]
+ decode[74]
+ decode[75]
+ decode[76]
+ decode[77]
+ decode[78]
+ decode[79]
+ decode[80]
+ decode[81]
+ decode[82]
+ decode[83]
+ decode[84]
+ decode[85]
+ decode[86]
+ decode[87]
+ decode[88]
+ decode[89]
+ decode[90]
+ decode[91]
+ decode[92]
+ decode[93]
+ decode[94]
+ decode[95]
+ decode[96]
+ decode[97]
+ decode[98]
+ decode[99]
+ decode[100]
+ decode[101]
+ decode[102]
+ decode[103]
+ decode[104]
+ decode[105]
+ decode[106]
+ decode[107]
+ decode[108]
+ decode[109]
+ decode[110]
+ decode[111]
+ decode[112]
+ decode[113]
+ decode[114]
+ decode[115]
+ decode[116]
+ decode[117]
+ decode[118]
+ decode[119]
+ decode[120]
+ decode[121]
+ decode[122]
+ decode[123]
+ decode[124]
+ decode[125]
+ decode[126]
+ decode[127]
+ decode[128]
+ decode[129]
+ decode[130]
+ decode[131]
+ decode[132]
+ decode[133]
+ decode[134]
+ decode[135]
+ decode[136]
+ decode[137]
+ decode[138]
+ decode[139]
+ decode[140]
+ decode[141]
+ decode[142]
+ decode[143]
+ decode[144]
+ decode[145]
+ decode[146]
+ decode[147]
+ decode[148]
+ decode[149]
+ decode[150]
+ decode[151]
+ decode[152]
+ decode[153]
+ decode[154]
+ decode[155]
+ decode[156]
+ decode[157]
+ decode[158]
+ decode[159]
+ decode[160]
+ decode[161]
+ decode[162]
+ decode[163]
+ decode[164]
+ decode[165]
+ decode[166]
+ decode[167]
+ decode[168]
+ decode[169]
+ decode[170]
+ decode[171]
+ decode[172]
+ decode[173]
+ decode[174]
+ decode[175]
+ decode[176]
+ decode[177]
+ decode[178]
+ decode[179]
+ decode[180]
+ decode[181]
+ decode[182]
+ decode[183]
+ decode[184]
+ decode[185]
+ decode[186]
+ decode[187]
+ decode[188]
+ decode[189]
+ decode[190]
+ decode[191]
+ decode[192]
+ decode[193]
+ decode[194]
+ decode[195]
+ decode[196]
+ decode[197]
+ decode[198]
+ decode[199]
+ decode[200]
+ decode[201]
+ decode[202]
+ decode[203]
+ decode[204]
+ decode[205]
+ decode[206]
+ decode[207]
+ decode[208]
+ decode[209]
+ decode[210]
+ decode[211]
+ decode[212]
+ decode[213]
+ decode[214]
+ decode[215]
+ decode[216]
+ decode[217]
+ decode[218]
+ decode[219]
+ decode[220]
+ decode[221]
+ decode[222]
+ decode[223]
+ decode[224]
+ decode[225]
+ decode[226]
+ decode[227]
+ decode[228]
+ decode[229]
+ decode[230]
+ decode[231]
+ decode[232]
+ decode[233]
+ decode[234]
+ decode[235]
+ decode[236]
+ decode[237]
+ decode[238]
+ decode[239]
+ decode[240]
+ decode[241]
+ decode[242]
+ decode[243]
+ decode[244]
+ decode[245]
+ decode[246]
+ decode[247]
+ decode[248]
+ decode[249]
+ decode[250]
+ decode[251]
+ decode[252]
+ decode[253]
+ decode[254]
+ decode[255]
+ decode[256]
+ decode[257]
+ decode[258]
+ decode[259]
+ decode[260]
+ decode[261]
+ decode[262]
+ decode[263]
+ decode[264]
+ decode[265]
+ decode[266]
+ decode[267]
+ decode[268]
+ decode[269]
+ decode[270]
+ decode[271]
+ decode[272]
+ decode[273]
+ decode[274]
+ decode[275]
+ decode[276]
+ decode[277]
+ decode[278]
+ decode[279]
+ decode[280]
+ decode[281]
+ decode[282]
+ decode[283]
+ decode[284]
+ decode[285]
+ decode[286]
+ decode[287]
+ decode[288]
+ decode[289]
+ decode[290]
+ decode[291]
+ decode[292]
+ decode[293]
+ decode[294]
+ decode[295]
+ decode[296]
+ decode[297]
+ decode[298]
+ decode[299]
+ decode[300]
+ decode[301]
+ decode[302]
+ decode[303]
+ decode[304]
+ decode[305]
+ decode[306]
+ decode[307]
+ decode[308]
+ decode[309]
+ decode[310]
+ decode[311]
+ decode[312]
+ decode[313]
+ decode[314]
+ decode[315]
+ decode[316]
+ decode[317]
+ decode[318]
+ decode[319]
+ decode[320]
+ decode[321]
+ decode[322]
+ decode[323]
+ decode[324]
+ decode[325]
+ decode[326]
+ decode[327]
+ decode[328]
+ decode[329]
+ decode[330]
+ decode[331]
+ decode[332]
+ decode[333]
+ decode[334]
+ decode[335]
+ decode[336]
+ decode[337]
+ decode[338]
+ decode[339]
+ decode[340]
+ decode[341]
+ decode[342]
+ decode[343]
+ decode[344]
+ decode[345]
+ decode[346]
+ decode[347]
+ decode[348]
+ decode[349]
+ decode[350]
+ decode[351]
+ decode[352]
+ decode[353]
+ decode[354]
+ decode[355]
+ decode[356]
+ decode[357]
+ decode[358]
+ decode[359]
+ decode[360]
+ decode[361]
+ decode[362]
+ decode[363]
+ decode[364]
+ decode[365]
+ decode[366]
+ decode[367]
+ decode[368]
+ decode[369]
+ decode[370]
+ decode[371]
+ decode[372]
+ decode[373]
+ decode[374]
+ decode[375]
+ decode[376]
+ decode[377]
+ decode[378]
+ decode[379]
+ decode[380]
+ decode[381]
+ decode[382]
+ decode[383]
+ decode[384]
+ decode[385]
+ decode[386]
+ decode[387]
+ decode[388]
+ decode[389]
+ decode[390]
+ decode[391]
+ decode[392]
+ decode[393]
+ decode[394]
+ decode[395]
+ decode[396]
+ decode[397]
+ decode[398]
+ decode[399]
+ decode[400]
+ decode[401]
+ decode[402]
+ decode[403]
+ decode[404]
+ decode[405]
+ decode[406]
+ decode[407]
+ decode[408]
+ decode[409]
+ decode[410]
+ decode[411]
+ decode[412]
+ decode[413]
+ decode[414]
+ decode[415]
+ decode[416]
+ decode[417]
+ decode[418]
+ decode[419]
+ decode[420]
+ decode[421]
+ decode[422]
+ decode[423]
+ decode[424]
+ decode[425]
+ decode[426]
+ decode[427]
+ decode[428]
+ decode[429]
+ decode[430]
+ decode[431]
+ decode[432]
+ decode[433]
+ decode[434]
+ decode[435]
+ decode[436]
+ decode[437]
+ decode[438]
+ decode[439]
+ decode[440]
+ decode[441]
+ decode[442]
+ decode[443]
+ decode[444]
+ decode[445]
+ decode[446]
+ decode[447]
+ decode[448]
+ decode[449]
+ decode[450]
+ decode[451]
+ decode[452]
+ decode[453]
+ decode[454]
+ decode[455]
+ decode[456]
+ decode[457]
+ decode[458]
+ decode[459]
+ decode[460]
+ decode[461]
+ decode[462]
+ decode[463]
+ decode[464]
+ decode[465]
+ decode[466]
+ decode[467]
+ decode[468]
+ decode[469]
+ decode[470]
+ decode[471]
+ decode[472]
+ decode[473]
+ decode[474]
+ decode[475]
+ decode[476]
+ decode[477]
+ decode[478]
+ decode[479]
+ decode[480]
+ decode[481]
+ decode[482]
+ decode[483]
+ decode[484]
+ decode[485]
+ decode[486]
+ decode[487]
+ decode[488]
+ decode[489]
+ decode[490]
+ decode[491]
+ decode[492]
+ decode[493]
+ decode[494]
+ decode[495]
+ decode[496]
+ decode[497]
+ decode[498]
+ decode[499]
+ decode[500]
+ decode[501]
+ decode[502]
+ decode[503]
+ decode[504]
+ decode[505]
+ decode[506]
+ decode[507]
+ decode[508]
+ decode[509]
+ decode[510]
+ decode[511]
+ decode_b[0]
+ decode_b[1]
+ decode_b[2]
+ decode_b[3]
+ decode_b[4]
+ decode_b[5]
+ decode_b[6]
+ decode_b[7]
+ decode_b[8]
+ decode_b[9]
+ decode_b[10]
+ decode_b[11]
+ decode_b[12]
+ decode_b[13]
+ decode_b[14]
+ decode_b[15]
+ decode_b[16]
+ decode_b[17]
+ decode_b[18]
+ decode_b[19]
+ decode_b[20]
+ decode_b[21]
+ decode_b[22]
+ decode_b[23]
+ decode_b[24]
+ decode_b[25]
+ decode_b[26]
+ decode_b[27]
+ decode_b[28]
+ decode_b[29]
+ decode_b[30]
+ decode_b[31]
+ decode_b[32]
+ decode_b[33]
+ decode_b[34]
+ decode_b[35]
+ decode_b[36]
+ decode_b[37]
+ decode_b[38]
+ decode_b[39]
+ decode_b[40]
+ decode_b[41]
+ decode_b[42]
+ decode_b[43]
+ decode_b[44]
+ decode_b[45]
+ decode_b[46]
+ decode_b[47]
+ decode_b[48]
+ decode_b[49]
+ decode_b[50]
+ decode_b[51]
+ decode_b[52]
+ decode_b[53]
+ decode_b[54]
+ decode_b[55]
+ decode_b[56]
+ decode_b[57]
+ decode_b[58]
+ decode_b[59]
+ decode_b[60]
+ decode_b[61]
+ decode_b[62]
+ decode_b[63]
+ decode_b[64]
+ decode_b[65]
+ decode_b[66]
+ decode_b[67]
+ decode_b[68]
+ decode_b[69]
+ decode_b[70]
+ decode_b[71]
+ decode_b[72]
+ decode_b[73]
+ decode_b[74]
+ decode_b[75]
+ decode_b[76]
+ decode_b[77]
+ decode_b[78]
+ decode_b[79]
+ decode_b[80]
+ decode_b[81]
+ decode_b[82]
+ decode_b[83]
+ decode_b[84]
+ decode_b[85]
+ decode_b[86]
+ decode_b[87]
+ decode_b[88]
+ decode_b[89]
+ decode_b[90]
+ decode_b[91]
+ decode_b[92]
+ decode_b[93]
+ decode_b[94]
+ decode_b[95]
+ decode_b[96]
+ decode_b[97]
+ decode_b[98]
+ decode_b[99]
+ decode_b[100]
+ decode_b[101]
+ decode_b[102]
+ decode_b[103]
+ decode_b[104]
+ decode_b[105]
+ decode_b[106]
+ decode_b[107]
+ decode_b[108]
+ decode_b[109]
+ decode_b[110]
+ decode_b[111]
+ decode_b[112]
+ decode_b[113]
+ decode_b[114]
+ decode_b[115]
+ decode_b[116]
+ decode_b[117]
+ decode_b[118]
+ decode_b[119]
+ decode_b[120]
+ decode_b[121]
+ decode_b[122]
+ decode_b[123]
+ decode_b[124]
+ decode_b[125]
+ decode_b[126]
+ decode_b[127]
+ decode_b[128]
+ decode_b[129]
+ decode_b[130]
+ decode_b[131]
+ decode_b[132]
+ decode_b[133]
+ decode_b[134]
+ decode_b[135]
+ decode_b[136]
+ decode_b[137]
+ decode_b[138]
+ decode_b[139]
+ decode_b[140]
+ decode_b[141]
+ decode_b[142]
+ decode_b[143]
+ decode_b[144]
+ decode_b[145]
+ decode_b[146]
+ decode_b[147]
+ decode_b[148]
+ decode_b[149]
+ decode_b[150]
+ decode_b[151]
+ decode_b[152]
+ decode_b[153]
+ decode_b[154]
+ decode_b[155]
+ decode_b[156]
+ decode_b[157]
+ decode_b[158]
+ decode_b[159]
+ decode_b[160]
+ decode_b[161]
+ decode_b[162]
+ decode_b[163]
+ decode_b[164]
+ decode_b[165]
+ decode_b[166]
+ decode_b[167]
+ decode_b[168]
+ decode_b[169]
+ decode_b[170]
+ decode_b[171]
+ decode_b[172]
+ decode_b[173]
+ decode_b[174]
+ decode_b[175]
+ decode_b[176]
+ decode_b[177]
+ decode_b[178]
+ decode_b[179]
+ decode_b[180]
+ decode_b[181]
+ decode_b[182]
+ decode_b[183]
+ decode_b[184]
+ decode_b[185]
+ decode_b[186]
+ decode_b[187]
+ decode_b[188]
+ decode_b[189]
+ decode_b[190]
+ decode_b[191]
+ decode_b[192]
+ decode_b[193]
+ decode_b[194]
+ decode_b[195]
+ decode_b[196]
+ decode_b[197]
+ decode_b[198]
+ decode_b[199]
+ decode_b[200]
+ decode_b[201]
+ decode_b[202]
+ decode_b[203]
+ decode_b[204]
+ decode_b[205]
+ decode_b[206]
+ decode_b[207]
+ decode_b[208]
+ decode_b[209]
+ decode_b[210]
+ decode_b[211]
+ decode_b[212]
+ decode_b[213]
+ decode_b[214]
+ decode_b[215]
+ decode_b[216]
+ decode_b[217]
+ decode_b[218]
+ decode_b[219]
+ decode_b[220]
+ decode_b[221]
+ decode_b[222]
+ decode_b[223]
+ decode_b[224]
+ decode_b[225]
+ decode_b[226]
+ decode_b[227]
+ decode_b[228]
+ decode_b[229]
+ decode_b[230]
+ decode_b[231]
+ decode_b[232]
+ decode_b[233]
+ decode_b[234]
+ decode_b[235]
+ decode_b[236]
+ decode_b[237]
+ decode_b[238]
+ decode_b[239]
+ decode_b[240]
+ decode_b[241]
+ decode_b[242]
+ decode_b[243]
+ decode_b[244]
+ decode_b[245]
+ decode_b[246]
+ decode_b[247]
+ decode_b[248]
+ decode_b[249]
+ decode_b[250]
+ decode_b[251]
+ decode_b[252]
+ decode_b[253]
+ decode_b[254]
+ decode_b[255]
+ decode_b[256]
+ decode_b[257]
+ decode_b[258]
+ decode_b[259]
+ decode_b[260]
+ decode_b[261]
+ decode_b[262]
+ decode_b[263]
+ decode_b[264]
+ decode_b[265]
+ decode_b[266]
+ decode_b[267]
+ decode_b[268]
+ decode_b[269]
+ decode_b[270]
+ decode_b[271]
+ decode_b[272]
+ decode_b[273]
+ decode_b[274]
+ decode_b[275]
+ decode_b[276]
+ decode_b[277]
+ decode_b[278]
+ decode_b[279]
+ decode_b[280]
+ decode_b[281]
+ decode_b[282]
+ decode_b[283]
+ decode_b[284]
+ decode_b[285]
+ decode_b[286]
+ decode_b[287]
+ decode_b[288]
+ decode_b[289]
+ decode_b[290]
+ decode_b[291]
+ decode_b[292]
+ decode_b[293]
+ decode_b[294]
+ decode_b[295]
+ decode_b[296]
+ decode_b[297]
+ decode_b[298]
+ decode_b[299]
+ decode_b[300]
+ decode_b[301]
+ decode_b[302]
+ decode_b[303]
+ decode_b[304]
+ decode_b[305]
+ decode_b[306]
+ decode_b[307]
+ decode_b[308]
+ decode_b[309]
+ decode_b[310]
+ decode_b[311]
+ decode_b[312]
+ decode_b[313]
+ decode_b[314]
+ decode_b[315]
+ decode_b[316]
+ decode_b[317]
+ decode_b[318]
+ decode_b[319]
+ decode_b[320]
+ decode_b[321]
+ decode_b[322]
+ decode_b[323]
+ decode_b[324]
+ decode_b[325]
+ decode_b[326]
+ decode_b[327]
+ decode_b[328]
+ decode_b[329]
+ decode_b[330]
+ decode_b[331]
+ decode_b[332]
+ decode_b[333]
+ decode_b[334]
+ decode_b[335]
+ decode_b[336]
+ decode_b[337]
+ decode_b[338]
+ decode_b[339]
+ decode_b[340]
+ decode_b[341]
+ decode_b[342]
+ decode_b[343]
+ decode_b[344]
+ decode_b[345]
+ decode_b[346]
+ decode_b[347]
+ decode_b[348]
+ decode_b[349]
+ decode_b[350]
+ decode_b[351]
+ decode_b[352]
+ decode_b[353]
+ decode_b[354]
+ decode_b[355]
+ decode_b[356]
+ decode_b[357]
+ decode_b[358]
+ decode_b[359]
+ decode_b[360]
+ decode_b[361]
+ decode_b[362]
+ decode_b[363]
+ decode_b[364]
+ decode_b[365]
+ decode_b[366]
+ decode_b[367]
+ decode_b[368]
+ decode_b[369]
+ decode_b[370]
+ decode_b[371]
+ decode_b[372]
+ decode_b[373]
+ decode_b[374]
+ decode_b[375]
+ decode_b[376]
+ decode_b[377]
+ decode_b[378]
+ decode_b[379]
+ decode_b[380]
+ decode_b[381]
+ decode_b[382]
+ decode_b[383]
+ decode_b[384]
+ decode_b[385]
+ decode_b[386]
+ decode_b[387]
+ decode_b[388]
+ decode_b[389]
+ decode_b[390]
+ decode_b[391]
+ decode_b[392]
+ decode_b[393]
+ decode_b[394]
+ decode_b[395]
+ decode_b[396]
+ decode_b[397]
+ decode_b[398]
+ decode_b[399]
+ decode_b[400]
+ decode_b[401]
+ decode_b[402]
+ decode_b[403]
+ decode_b[404]
+ decode_b[405]
+ decode_b[406]
+ decode_b[407]
+ decode_b[408]
+ decode_b[409]
+ decode_b[410]
+ decode_b[411]
+ decode_b[412]
+ decode_b[413]
+ decode_b[414]
+ decode_b[415]
+ decode_b[416]
+ decode_b[417]
+ decode_b[418]
+ decode_b[419]
+ decode_b[420]
+ decode_b[421]
+ decode_b[422]
+ decode_b[423]
+ decode_b[424]
+ decode_b[425]
+ decode_b[426]
+ decode_b[427]
+ decode_b[428]
+ decode_b[429]
+ decode_b[430]
+ decode_b[431]
+ decode_b[432]
+ decode_b[433]
+ decode_b[434]
+ decode_b[435]
+ decode_b[436]
+ decode_b[437]
+ decode_b[438]
+ decode_b[439]
+ decode_b[440]
+ decode_b[441]
+ decode_b[442]
+ decode_b[443]
+ decode_b[444]
+ decode_b[445]
+ decode_b[446]
+ decode_b[447]
+ decode_b[448]
+ decode_b[449]
+ decode_b[450]
+ decode_b[451]
+ decode_b[452]
+ decode_b[453]
+ decode_b[454]
+ decode_b[455]
+ decode_b[456]
+ decode_b[457]
+ decode_b[458]
+ decode_b[459]
+ decode_b[460]
+ decode_b[461]
+ decode_b[462]
+ decode_b[463]
+ decode_b[464]
+ decode_b[465]
+ decode_b[466]
+ decode_b[467]
+ decode_b[468]
+ decode_b[469]
+ decode_b[470]
+ decode_b[471]
+ decode_b[472]
+ decode_b[473]
+ decode_b[474]
+ decode_b[475]
+ decode_b[476]
+ decode_b[477]
+ decode_b[478]
+ decode_b[479]
+ decode_b[480]
+ decode_b[481]
+ decode_b[482]
+ decode_b[483]
+ decode_b[484]
+ decode_b[485]
+ decode_b[486]
+ decode_b[487]
+ decode_b[488]
+ decode_b[489]
+ decode_b[490]
+ decode_b[491]
+ decode_b[492]
+ decode_b[493]
+ decode_b[494]
+ decode_b[495]
+ decode_b[496]
+ decode_b[497]
+ decode_b[498]
+ decode_b[499]
+ decode_b[500]
+ decode_b[501]
+ decode_b[502]
+ decode_b[503]
+ decode_b[504]
+ decode_b[505]
+ decode_b[506]
+ decode_b[507]
+ decode_b[508]
+ decode_b[509]
+ decode_b[510]
+ decode_b[511]
+ a[0]
+ a[1]
+ a[2]
+ a[3]
+ a[4]
+ a[5]
+ a[6]
+ a[7]
+ a[8]
+ a[9]
+ a[10]
+ a[11]
+ a[12]
+ a[13]
+ a[14]
+ a[15]
+ b[0]
+ b[1]
+ b[2]
+ b[3]
+ b[4]
+ b[5]
+ b[6]
+ b[7]
+ b[8]
+ b[9]
+ b[10]
+ b[11]
+ b[12]
+ b[13]
+ b[14]
+ b[15]
+ b[16]
+ b[17]
+ b[18]
+ b[19]
+ b[20]
+ b[21]
+ b[22]
+ b[23]
+ b[24]
+ b[25]
+ b[26]
+ b[27]
+ b[28]
+ b[29]
+ b[30]
+ b[31]

X0
+ vdd
+ a[0]
+ b[0]
+ decode[0]
+ decode_b[0]
+ vss
+ and2_2
X0_1
+ vdd
+ a[0]
+ b[1]
+ decode[1]
+ decode_b[1]
+ vss
+ and2_2
X0_2
+ vdd
+ a[0]
+ b[2]
+ decode[2]
+ decode_b[2]
+ vss
+ and2_2
X0_3
+ vdd
+ a[0]
+ b[3]
+ decode[3]
+ decode_b[3]
+ vss
+ and2_2
X0_4
+ vdd
+ a[0]
+ b[4]
+ decode[4]
+ decode_b[4]
+ vss
+ and2_2
X0_5
+ vdd
+ a[0]
+ b[5]
+ decode[5]
+ decode_b[5]
+ vss
+ and2_2
X0_6
+ vdd
+ a[0]
+ b[6]
+ decode[6]
+ decode_b[6]
+ vss
+ and2_2
X0_7
+ vdd
+ a[0]
+ b[7]
+ decode[7]
+ decode_b[7]
+ vss
+ and2_2
X0_8
+ vdd
+ a[0]
+ b[8]
+ decode[8]
+ decode_b[8]
+ vss
+ and2_2
X0_9
+ vdd
+ a[0]
+ b[9]
+ decode[9]
+ decode_b[9]
+ vss
+ and2_2
X0_10
+ vdd
+ a[0]
+ b[10]
+ decode[10]
+ decode_b[10]
+ vss
+ and2_2
X0_11
+ vdd
+ a[0]
+ b[11]
+ decode[11]
+ decode_b[11]
+ vss
+ and2_2
X0_12
+ vdd
+ a[0]
+ b[12]
+ decode[12]
+ decode_b[12]
+ vss
+ and2_2
X0_13
+ vdd
+ a[0]
+ b[13]
+ decode[13]
+ decode_b[13]
+ vss
+ and2_2
X0_14
+ vdd
+ a[0]
+ b[14]
+ decode[14]
+ decode_b[14]
+ vss
+ and2_2
X0_15
+ vdd
+ a[0]
+ b[15]
+ decode[15]
+ decode_b[15]
+ vss
+ and2_2
X0_16
+ vdd
+ a[0]
+ b[16]
+ decode[16]
+ decode_b[16]
+ vss
+ and2_2
X0_17
+ vdd
+ a[0]
+ b[17]
+ decode[17]
+ decode_b[17]
+ vss
+ and2_2
X0_18
+ vdd
+ a[0]
+ b[18]
+ decode[18]
+ decode_b[18]
+ vss
+ and2_2
X0_19
+ vdd
+ a[0]
+ b[19]
+ decode[19]
+ decode_b[19]
+ vss
+ and2_2
X0_20
+ vdd
+ a[0]
+ b[20]
+ decode[20]
+ decode_b[20]
+ vss
+ and2_2
X0_21
+ vdd
+ a[0]
+ b[21]
+ decode[21]
+ decode_b[21]
+ vss
+ and2_2
X0_22
+ vdd
+ a[0]
+ b[22]
+ decode[22]
+ decode_b[22]
+ vss
+ and2_2
X0_23
+ vdd
+ a[0]
+ b[23]
+ decode[23]
+ decode_b[23]
+ vss
+ and2_2
X0_24
+ vdd
+ a[0]
+ b[24]
+ decode[24]
+ decode_b[24]
+ vss
+ and2_2
X0_25
+ vdd
+ a[0]
+ b[25]
+ decode[25]
+ decode_b[25]
+ vss
+ and2_2
X0_26
+ vdd
+ a[0]
+ b[26]
+ decode[26]
+ decode_b[26]
+ vss
+ and2_2
X0_27
+ vdd
+ a[0]
+ b[27]
+ decode[27]
+ decode_b[27]
+ vss
+ and2_2
X0_28
+ vdd
+ a[0]
+ b[28]
+ decode[28]
+ decode_b[28]
+ vss
+ and2_2
X0_29
+ vdd
+ a[0]
+ b[29]
+ decode[29]
+ decode_b[29]
+ vss
+ and2_2
X0_30
+ vdd
+ a[0]
+ b[30]
+ decode[30]
+ decode_b[30]
+ vss
+ and2_2
X0_31
+ vdd
+ a[0]
+ b[31]
+ decode[31]
+ decode_b[31]
+ vss
+ and2_2
X0_32
+ vdd
+ a[1]
+ b[0]
+ decode[32]
+ decode_b[32]
+ vss
+ and2_2
X0_33
+ vdd
+ a[1]
+ b[1]
+ decode[33]
+ decode_b[33]
+ vss
+ and2_2
X0_34
+ vdd
+ a[1]
+ b[2]
+ decode[34]
+ decode_b[34]
+ vss
+ and2_2
X0_35
+ vdd
+ a[1]
+ b[3]
+ decode[35]
+ decode_b[35]
+ vss
+ and2_2
X0_36
+ vdd
+ a[1]
+ b[4]
+ decode[36]
+ decode_b[36]
+ vss
+ and2_2
X0_37
+ vdd
+ a[1]
+ b[5]
+ decode[37]
+ decode_b[37]
+ vss
+ and2_2
X0_38
+ vdd
+ a[1]
+ b[6]
+ decode[38]
+ decode_b[38]
+ vss
+ and2_2
X0_39
+ vdd
+ a[1]
+ b[7]
+ decode[39]
+ decode_b[39]
+ vss
+ and2_2
X0_40
+ vdd
+ a[1]
+ b[8]
+ decode[40]
+ decode_b[40]
+ vss
+ and2_2
X0_41
+ vdd
+ a[1]
+ b[9]
+ decode[41]
+ decode_b[41]
+ vss
+ and2_2
X0_42
+ vdd
+ a[1]
+ b[10]
+ decode[42]
+ decode_b[42]
+ vss
+ and2_2
X0_43
+ vdd
+ a[1]
+ b[11]
+ decode[43]
+ decode_b[43]
+ vss
+ and2_2
X0_44
+ vdd
+ a[1]
+ b[12]
+ decode[44]
+ decode_b[44]
+ vss
+ and2_2
X0_45
+ vdd
+ a[1]
+ b[13]
+ decode[45]
+ decode_b[45]
+ vss
+ and2_2
X0_46
+ vdd
+ a[1]
+ b[14]
+ decode[46]
+ decode_b[46]
+ vss
+ and2_2
X0_47
+ vdd
+ a[1]
+ b[15]
+ decode[47]
+ decode_b[47]
+ vss
+ and2_2
X0_48
+ vdd
+ a[1]
+ b[16]
+ decode[48]
+ decode_b[48]
+ vss
+ and2_2
X0_49
+ vdd
+ a[1]
+ b[17]
+ decode[49]
+ decode_b[49]
+ vss
+ and2_2
X0_50
+ vdd
+ a[1]
+ b[18]
+ decode[50]
+ decode_b[50]
+ vss
+ and2_2
X0_51
+ vdd
+ a[1]
+ b[19]
+ decode[51]
+ decode_b[51]
+ vss
+ and2_2
X0_52
+ vdd
+ a[1]
+ b[20]
+ decode[52]
+ decode_b[52]
+ vss
+ and2_2
X0_53
+ vdd
+ a[1]
+ b[21]
+ decode[53]
+ decode_b[53]
+ vss
+ and2_2
X0_54
+ vdd
+ a[1]
+ b[22]
+ decode[54]
+ decode_b[54]
+ vss
+ and2_2
X0_55
+ vdd
+ a[1]
+ b[23]
+ decode[55]
+ decode_b[55]
+ vss
+ and2_2
X0_56
+ vdd
+ a[1]
+ b[24]
+ decode[56]
+ decode_b[56]
+ vss
+ and2_2
X0_57
+ vdd
+ a[1]
+ b[25]
+ decode[57]
+ decode_b[57]
+ vss
+ and2_2
X0_58
+ vdd
+ a[1]
+ b[26]
+ decode[58]
+ decode_b[58]
+ vss
+ and2_2
X0_59
+ vdd
+ a[1]
+ b[27]
+ decode[59]
+ decode_b[59]
+ vss
+ and2_2
X0_60
+ vdd
+ a[1]
+ b[28]
+ decode[60]
+ decode_b[60]
+ vss
+ and2_2
X0_61
+ vdd
+ a[1]
+ b[29]
+ decode[61]
+ decode_b[61]
+ vss
+ and2_2
X0_62
+ vdd
+ a[1]
+ b[30]
+ decode[62]
+ decode_b[62]
+ vss
+ and2_2
X0_63
+ vdd
+ a[1]
+ b[31]
+ decode[63]
+ decode_b[63]
+ vss
+ and2_2
X0_64
+ vdd
+ a[2]
+ b[0]
+ decode[64]
+ decode_b[64]
+ vss
+ and2_2
X0_65
+ vdd
+ a[2]
+ b[1]
+ decode[65]
+ decode_b[65]
+ vss
+ and2_2
X0_66
+ vdd
+ a[2]
+ b[2]
+ decode[66]
+ decode_b[66]
+ vss
+ and2_2
X0_67
+ vdd
+ a[2]
+ b[3]
+ decode[67]
+ decode_b[67]
+ vss
+ and2_2
X0_68
+ vdd
+ a[2]
+ b[4]
+ decode[68]
+ decode_b[68]
+ vss
+ and2_2
X0_69
+ vdd
+ a[2]
+ b[5]
+ decode[69]
+ decode_b[69]
+ vss
+ and2_2
X0_70
+ vdd
+ a[2]
+ b[6]
+ decode[70]
+ decode_b[70]
+ vss
+ and2_2
X0_71
+ vdd
+ a[2]
+ b[7]
+ decode[71]
+ decode_b[71]
+ vss
+ and2_2
X0_72
+ vdd
+ a[2]
+ b[8]
+ decode[72]
+ decode_b[72]
+ vss
+ and2_2
X0_73
+ vdd
+ a[2]
+ b[9]
+ decode[73]
+ decode_b[73]
+ vss
+ and2_2
X0_74
+ vdd
+ a[2]
+ b[10]
+ decode[74]
+ decode_b[74]
+ vss
+ and2_2
X0_75
+ vdd
+ a[2]
+ b[11]
+ decode[75]
+ decode_b[75]
+ vss
+ and2_2
X0_76
+ vdd
+ a[2]
+ b[12]
+ decode[76]
+ decode_b[76]
+ vss
+ and2_2
X0_77
+ vdd
+ a[2]
+ b[13]
+ decode[77]
+ decode_b[77]
+ vss
+ and2_2
X0_78
+ vdd
+ a[2]
+ b[14]
+ decode[78]
+ decode_b[78]
+ vss
+ and2_2
X0_79
+ vdd
+ a[2]
+ b[15]
+ decode[79]
+ decode_b[79]
+ vss
+ and2_2
X0_80
+ vdd
+ a[2]
+ b[16]
+ decode[80]
+ decode_b[80]
+ vss
+ and2_2
X0_81
+ vdd
+ a[2]
+ b[17]
+ decode[81]
+ decode_b[81]
+ vss
+ and2_2
X0_82
+ vdd
+ a[2]
+ b[18]
+ decode[82]
+ decode_b[82]
+ vss
+ and2_2
X0_83
+ vdd
+ a[2]
+ b[19]
+ decode[83]
+ decode_b[83]
+ vss
+ and2_2
X0_84
+ vdd
+ a[2]
+ b[20]
+ decode[84]
+ decode_b[84]
+ vss
+ and2_2
X0_85
+ vdd
+ a[2]
+ b[21]
+ decode[85]
+ decode_b[85]
+ vss
+ and2_2
X0_86
+ vdd
+ a[2]
+ b[22]
+ decode[86]
+ decode_b[86]
+ vss
+ and2_2
X0_87
+ vdd
+ a[2]
+ b[23]
+ decode[87]
+ decode_b[87]
+ vss
+ and2_2
X0_88
+ vdd
+ a[2]
+ b[24]
+ decode[88]
+ decode_b[88]
+ vss
+ and2_2
X0_89
+ vdd
+ a[2]
+ b[25]
+ decode[89]
+ decode_b[89]
+ vss
+ and2_2
X0_90
+ vdd
+ a[2]
+ b[26]
+ decode[90]
+ decode_b[90]
+ vss
+ and2_2
X0_91
+ vdd
+ a[2]
+ b[27]
+ decode[91]
+ decode_b[91]
+ vss
+ and2_2
X0_92
+ vdd
+ a[2]
+ b[28]
+ decode[92]
+ decode_b[92]
+ vss
+ and2_2
X0_93
+ vdd
+ a[2]
+ b[29]
+ decode[93]
+ decode_b[93]
+ vss
+ and2_2
X0_94
+ vdd
+ a[2]
+ b[30]
+ decode[94]
+ decode_b[94]
+ vss
+ and2_2
X0_95
+ vdd
+ a[2]
+ b[31]
+ decode[95]
+ decode_b[95]
+ vss
+ and2_2
X0_96
+ vdd
+ a[3]
+ b[0]
+ decode[96]
+ decode_b[96]
+ vss
+ and2_2
X0_97
+ vdd
+ a[3]
+ b[1]
+ decode[97]
+ decode_b[97]
+ vss
+ and2_2
X0_98
+ vdd
+ a[3]
+ b[2]
+ decode[98]
+ decode_b[98]
+ vss
+ and2_2
X0_99
+ vdd
+ a[3]
+ b[3]
+ decode[99]
+ decode_b[99]
+ vss
+ and2_2
X0_100
+ vdd
+ a[3]
+ b[4]
+ decode[100]
+ decode_b[100]
+ vss
+ and2_2
X0_101
+ vdd
+ a[3]
+ b[5]
+ decode[101]
+ decode_b[101]
+ vss
+ and2_2
X0_102
+ vdd
+ a[3]
+ b[6]
+ decode[102]
+ decode_b[102]
+ vss
+ and2_2
X0_103
+ vdd
+ a[3]
+ b[7]
+ decode[103]
+ decode_b[103]
+ vss
+ and2_2
X0_104
+ vdd
+ a[3]
+ b[8]
+ decode[104]
+ decode_b[104]
+ vss
+ and2_2
X0_105
+ vdd
+ a[3]
+ b[9]
+ decode[105]
+ decode_b[105]
+ vss
+ and2_2
X0_106
+ vdd
+ a[3]
+ b[10]
+ decode[106]
+ decode_b[106]
+ vss
+ and2_2
X0_107
+ vdd
+ a[3]
+ b[11]
+ decode[107]
+ decode_b[107]
+ vss
+ and2_2
X0_108
+ vdd
+ a[3]
+ b[12]
+ decode[108]
+ decode_b[108]
+ vss
+ and2_2
X0_109
+ vdd
+ a[3]
+ b[13]
+ decode[109]
+ decode_b[109]
+ vss
+ and2_2
X0_110
+ vdd
+ a[3]
+ b[14]
+ decode[110]
+ decode_b[110]
+ vss
+ and2_2
X0_111
+ vdd
+ a[3]
+ b[15]
+ decode[111]
+ decode_b[111]
+ vss
+ and2_2
X0_112
+ vdd
+ a[3]
+ b[16]
+ decode[112]
+ decode_b[112]
+ vss
+ and2_2
X0_113
+ vdd
+ a[3]
+ b[17]
+ decode[113]
+ decode_b[113]
+ vss
+ and2_2
X0_114
+ vdd
+ a[3]
+ b[18]
+ decode[114]
+ decode_b[114]
+ vss
+ and2_2
X0_115
+ vdd
+ a[3]
+ b[19]
+ decode[115]
+ decode_b[115]
+ vss
+ and2_2
X0_116
+ vdd
+ a[3]
+ b[20]
+ decode[116]
+ decode_b[116]
+ vss
+ and2_2
X0_117
+ vdd
+ a[3]
+ b[21]
+ decode[117]
+ decode_b[117]
+ vss
+ and2_2
X0_118
+ vdd
+ a[3]
+ b[22]
+ decode[118]
+ decode_b[118]
+ vss
+ and2_2
X0_119
+ vdd
+ a[3]
+ b[23]
+ decode[119]
+ decode_b[119]
+ vss
+ and2_2
X0_120
+ vdd
+ a[3]
+ b[24]
+ decode[120]
+ decode_b[120]
+ vss
+ and2_2
X0_121
+ vdd
+ a[3]
+ b[25]
+ decode[121]
+ decode_b[121]
+ vss
+ and2_2
X0_122
+ vdd
+ a[3]
+ b[26]
+ decode[122]
+ decode_b[122]
+ vss
+ and2_2
X0_123
+ vdd
+ a[3]
+ b[27]
+ decode[123]
+ decode_b[123]
+ vss
+ and2_2
X0_124
+ vdd
+ a[3]
+ b[28]
+ decode[124]
+ decode_b[124]
+ vss
+ and2_2
X0_125
+ vdd
+ a[3]
+ b[29]
+ decode[125]
+ decode_b[125]
+ vss
+ and2_2
X0_126
+ vdd
+ a[3]
+ b[30]
+ decode[126]
+ decode_b[126]
+ vss
+ and2_2
X0_127
+ vdd
+ a[3]
+ b[31]
+ decode[127]
+ decode_b[127]
+ vss
+ and2_2
X0_128
+ vdd
+ a[4]
+ b[0]
+ decode[128]
+ decode_b[128]
+ vss
+ and2_2
X0_129
+ vdd
+ a[4]
+ b[1]
+ decode[129]
+ decode_b[129]
+ vss
+ and2_2
X0_130
+ vdd
+ a[4]
+ b[2]
+ decode[130]
+ decode_b[130]
+ vss
+ and2_2
X0_131
+ vdd
+ a[4]
+ b[3]
+ decode[131]
+ decode_b[131]
+ vss
+ and2_2
X0_132
+ vdd
+ a[4]
+ b[4]
+ decode[132]
+ decode_b[132]
+ vss
+ and2_2
X0_133
+ vdd
+ a[4]
+ b[5]
+ decode[133]
+ decode_b[133]
+ vss
+ and2_2
X0_134
+ vdd
+ a[4]
+ b[6]
+ decode[134]
+ decode_b[134]
+ vss
+ and2_2
X0_135
+ vdd
+ a[4]
+ b[7]
+ decode[135]
+ decode_b[135]
+ vss
+ and2_2
X0_136
+ vdd
+ a[4]
+ b[8]
+ decode[136]
+ decode_b[136]
+ vss
+ and2_2
X0_137
+ vdd
+ a[4]
+ b[9]
+ decode[137]
+ decode_b[137]
+ vss
+ and2_2
X0_138
+ vdd
+ a[4]
+ b[10]
+ decode[138]
+ decode_b[138]
+ vss
+ and2_2
X0_139
+ vdd
+ a[4]
+ b[11]
+ decode[139]
+ decode_b[139]
+ vss
+ and2_2
X0_140
+ vdd
+ a[4]
+ b[12]
+ decode[140]
+ decode_b[140]
+ vss
+ and2_2
X0_141
+ vdd
+ a[4]
+ b[13]
+ decode[141]
+ decode_b[141]
+ vss
+ and2_2
X0_142
+ vdd
+ a[4]
+ b[14]
+ decode[142]
+ decode_b[142]
+ vss
+ and2_2
X0_143
+ vdd
+ a[4]
+ b[15]
+ decode[143]
+ decode_b[143]
+ vss
+ and2_2
X0_144
+ vdd
+ a[4]
+ b[16]
+ decode[144]
+ decode_b[144]
+ vss
+ and2_2
X0_145
+ vdd
+ a[4]
+ b[17]
+ decode[145]
+ decode_b[145]
+ vss
+ and2_2
X0_146
+ vdd
+ a[4]
+ b[18]
+ decode[146]
+ decode_b[146]
+ vss
+ and2_2
X0_147
+ vdd
+ a[4]
+ b[19]
+ decode[147]
+ decode_b[147]
+ vss
+ and2_2
X0_148
+ vdd
+ a[4]
+ b[20]
+ decode[148]
+ decode_b[148]
+ vss
+ and2_2
X0_149
+ vdd
+ a[4]
+ b[21]
+ decode[149]
+ decode_b[149]
+ vss
+ and2_2
X0_150
+ vdd
+ a[4]
+ b[22]
+ decode[150]
+ decode_b[150]
+ vss
+ and2_2
X0_151
+ vdd
+ a[4]
+ b[23]
+ decode[151]
+ decode_b[151]
+ vss
+ and2_2
X0_152
+ vdd
+ a[4]
+ b[24]
+ decode[152]
+ decode_b[152]
+ vss
+ and2_2
X0_153
+ vdd
+ a[4]
+ b[25]
+ decode[153]
+ decode_b[153]
+ vss
+ and2_2
X0_154
+ vdd
+ a[4]
+ b[26]
+ decode[154]
+ decode_b[154]
+ vss
+ and2_2
X0_155
+ vdd
+ a[4]
+ b[27]
+ decode[155]
+ decode_b[155]
+ vss
+ and2_2
X0_156
+ vdd
+ a[4]
+ b[28]
+ decode[156]
+ decode_b[156]
+ vss
+ and2_2
X0_157
+ vdd
+ a[4]
+ b[29]
+ decode[157]
+ decode_b[157]
+ vss
+ and2_2
X0_158
+ vdd
+ a[4]
+ b[30]
+ decode[158]
+ decode_b[158]
+ vss
+ and2_2
X0_159
+ vdd
+ a[4]
+ b[31]
+ decode[159]
+ decode_b[159]
+ vss
+ and2_2
X0_160
+ vdd
+ a[5]
+ b[0]
+ decode[160]
+ decode_b[160]
+ vss
+ and2_2
X0_161
+ vdd
+ a[5]
+ b[1]
+ decode[161]
+ decode_b[161]
+ vss
+ and2_2
X0_162
+ vdd
+ a[5]
+ b[2]
+ decode[162]
+ decode_b[162]
+ vss
+ and2_2
X0_163
+ vdd
+ a[5]
+ b[3]
+ decode[163]
+ decode_b[163]
+ vss
+ and2_2
X0_164
+ vdd
+ a[5]
+ b[4]
+ decode[164]
+ decode_b[164]
+ vss
+ and2_2
X0_165
+ vdd
+ a[5]
+ b[5]
+ decode[165]
+ decode_b[165]
+ vss
+ and2_2
X0_166
+ vdd
+ a[5]
+ b[6]
+ decode[166]
+ decode_b[166]
+ vss
+ and2_2
X0_167
+ vdd
+ a[5]
+ b[7]
+ decode[167]
+ decode_b[167]
+ vss
+ and2_2
X0_168
+ vdd
+ a[5]
+ b[8]
+ decode[168]
+ decode_b[168]
+ vss
+ and2_2
X0_169
+ vdd
+ a[5]
+ b[9]
+ decode[169]
+ decode_b[169]
+ vss
+ and2_2
X0_170
+ vdd
+ a[5]
+ b[10]
+ decode[170]
+ decode_b[170]
+ vss
+ and2_2
X0_171
+ vdd
+ a[5]
+ b[11]
+ decode[171]
+ decode_b[171]
+ vss
+ and2_2
X0_172
+ vdd
+ a[5]
+ b[12]
+ decode[172]
+ decode_b[172]
+ vss
+ and2_2
X0_173
+ vdd
+ a[5]
+ b[13]
+ decode[173]
+ decode_b[173]
+ vss
+ and2_2
X0_174
+ vdd
+ a[5]
+ b[14]
+ decode[174]
+ decode_b[174]
+ vss
+ and2_2
X0_175
+ vdd
+ a[5]
+ b[15]
+ decode[175]
+ decode_b[175]
+ vss
+ and2_2
X0_176
+ vdd
+ a[5]
+ b[16]
+ decode[176]
+ decode_b[176]
+ vss
+ and2_2
X0_177
+ vdd
+ a[5]
+ b[17]
+ decode[177]
+ decode_b[177]
+ vss
+ and2_2
X0_178
+ vdd
+ a[5]
+ b[18]
+ decode[178]
+ decode_b[178]
+ vss
+ and2_2
X0_179
+ vdd
+ a[5]
+ b[19]
+ decode[179]
+ decode_b[179]
+ vss
+ and2_2
X0_180
+ vdd
+ a[5]
+ b[20]
+ decode[180]
+ decode_b[180]
+ vss
+ and2_2
X0_181
+ vdd
+ a[5]
+ b[21]
+ decode[181]
+ decode_b[181]
+ vss
+ and2_2
X0_182
+ vdd
+ a[5]
+ b[22]
+ decode[182]
+ decode_b[182]
+ vss
+ and2_2
X0_183
+ vdd
+ a[5]
+ b[23]
+ decode[183]
+ decode_b[183]
+ vss
+ and2_2
X0_184
+ vdd
+ a[5]
+ b[24]
+ decode[184]
+ decode_b[184]
+ vss
+ and2_2
X0_185
+ vdd
+ a[5]
+ b[25]
+ decode[185]
+ decode_b[185]
+ vss
+ and2_2
X0_186
+ vdd
+ a[5]
+ b[26]
+ decode[186]
+ decode_b[186]
+ vss
+ and2_2
X0_187
+ vdd
+ a[5]
+ b[27]
+ decode[187]
+ decode_b[187]
+ vss
+ and2_2
X0_188
+ vdd
+ a[5]
+ b[28]
+ decode[188]
+ decode_b[188]
+ vss
+ and2_2
X0_189
+ vdd
+ a[5]
+ b[29]
+ decode[189]
+ decode_b[189]
+ vss
+ and2_2
X0_190
+ vdd
+ a[5]
+ b[30]
+ decode[190]
+ decode_b[190]
+ vss
+ and2_2
X0_191
+ vdd
+ a[5]
+ b[31]
+ decode[191]
+ decode_b[191]
+ vss
+ and2_2
X0_192
+ vdd
+ a[6]
+ b[0]
+ decode[192]
+ decode_b[192]
+ vss
+ and2_2
X0_193
+ vdd
+ a[6]
+ b[1]
+ decode[193]
+ decode_b[193]
+ vss
+ and2_2
X0_194
+ vdd
+ a[6]
+ b[2]
+ decode[194]
+ decode_b[194]
+ vss
+ and2_2
X0_195
+ vdd
+ a[6]
+ b[3]
+ decode[195]
+ decode_b[195]
+ vss
+ and2_2
X0_196
+ vdd
+ a[6]
+ b[4]
+ decode[196]
+ decode_b[196]
+ vss
+ and2_2
X0_197
+ vdd
+ a[6]
+ b[5]
+ decode[197]
+ decode_b[197]
+ vss
+ and2_2
X0_198
+ vdd
+ a[6]
+ b[6]
+ decode[198]
+ decode_b[198]
+ vss
+ and2_2
X0_199
+ vdd
+ a[6]
+ b[7]
+ decode[199]
+ decode_b[199]
+ vss
+ and2_2
X0_200
+ vdd
+ a[6]
+ b[8]
+ decode[200]
+ decode_b[200]
+ vss
+ and2_2
X0_201
+ vdd
+ a[6]
+ b[9]
+ decode[201]
+ decode_b[201]
+ vss
+ and2_2
X0_202
+ vdd
+ a[6]
+ b[10]
+ decode[202]
+ decode_b[202]
+ vss
+ and2_2
X0_203
+ vdd
+ a[6]
+ b[11]
+ decode[203]
+ decode_b[203]
+ vss
+ and2_2
X0_204
+ vdd
+ a[6]
+ b[12]
+ decode[204]
+ decode_b[204]
+ vss
+ and2_2
X0_205
+ vdd
+ a[6]
+ b[13]
+ decode[205]
+ decode_b[205]
+ vss
+ and2_2
X0_206
+ vdd
+ a[6]
+ b[14]
+ decode[206]
+ decode_b[206]
+ vss
+ and2_2
X0_207
+ vdd
+ a[6]
+ b[15]
+ decode[207]
+ decode_b[207]
+ vss
+ and2_2
X0_208
+ vdd
+ a[6]
+ b[16]
+ decode[208]
+ decode_b[208]
+ vss
+ and2_2
X0_209
+ vdd
+ a[6]
+ b[17]
+ decode[209]
+ decode_b[209]
+ vss
+ and2_2
X0_210
+ vdd
+ a[6]
+ b[18]
+ decode[210]
+ decode_b[210]
+ vss
+ and2_2
X0_211
+ vdd
+ a[6]
+ b[19]
+ decode[211]
+ decode_b[211]
+ vss
+ and2_2
X0_212
+ vdd
+ a[6]
+ b[20]
+ decode[212]
+ decode_b[212]
+ vss
+ and2_2
X0_213
+ vdd
+ a[6]
+ b[21]
+ decode[213]
+ decode_b[213]
+ vss
+ and2_2
X0_214
+ vdd
+ a[6]
+ b[22]
+ decode[214]
+ decode_b[214]
+ vss
+ and2_2
X0_215
+ vdd
+ a[6]
+ b[23]
+ decode[215]
+ decode_b[215]
+ vss
+ and2_2
X0_216
+ vdd
+ a[6]
+ b[24]
+ decode[216]
+ decode_b[216]
+ vss
+ and2_2
X0_217
+ vdd
+ a[6]
+ b[25]
+ decode[217]
+ decode_b[217]
+ vss
+ and2_2
X0_218
+ vdd
+ a[6]
+ b[26]
+ decode[218]
+ decode_b[218]
+ vss
+ and2_2
X0_219
+ vdd
+ a[6]
+ b[27]
+ decode[219]
+ decode_b[219]
+ vss
+ and2_2
X0_220
+ vdd
+ a[6]
+ b[28]
+ decode[220]
+ decode_b[220]
+ vss
+ and2_2
X0_221
+ vdd
+ a[6]
+ b[29]
+ decode[221]
+ decode_b[221]
+ vss
+ and2_2
X0_222
+ vdd
+ a[6]
+ b[30]
+ decode[222]
+ decode_b[222]
+ vss
+ and2_2
X0_223
+ vdd
+ a[6]
+ b[31]
+ decode[223]
+ decode_b[223]
+ vss
+ and2_2
X0_224
+ vdd
+ a[7]
+ b[0]
+ decode[224]
+ decode_b[224]
+ vss
+ and2_2
X0_225
+ vdd
+ a[7]
+ b[1]
+ decode[225]
+ decode_b[225]
+ vss
+ and2_2
X0_226
+ vdd
+ a[7]
+ b[2]
+ decode[226]
+ decode_b[226]
+ vss
+ and2_2
X0_227
+ vdd
+ a[7]
+ b[3]
+ decode[227]
+ decode_b[227]
+ vss
+ and2_2
X0_228
+ vdd
+ a[7]
+ b[4]
+ decode[228]
+ decode_b[228]
+ vss
+ and2_2
X0_229
+ vdd
+ a[7]
+ b[5]
+ decode[229]
+ decode_b[229]
+ vss
+ and2_2
X0_230
+ vdd
+ a[7]
+ b[6]
+ decode[230]
+ decode_b[230]
+ vss
+ and2_2
X0_231
+ vdd
+ a[7]
+ b[7]
+ decode[231]
+ decode_b[231]
+ vss
+ and2_2
X0_232
+ vdd
+ a[7]
+ b[8]
+ decode[232]
+ decode_b[232]
+ vss
+ and2_2
X0_233
+ vdd
+ a[7]
+ b[9]
+ decode[233]
+ decode_b[233]
+ vss
+ and2_2
X0_234
+ vdd
+ a[7]
+ b[10]
+ decode[234]
+ decode_b[234]
+ vss
+ and2_2
X0_235
+ vdd
+ a[7]
+ b[11]
+ decode[235]
+ decode_b[235]
+ vss
+ and2_2
X0_236
+ vdd
+ a[7]
+ b[12]
+ decode[236]
+ decode_b[236]
+ vss
+ and2_2
X0_237
+ vdd
+ a[7]
+ b[13]
+ decode[237]
+ decode_b[237]
+ vss
+ and2_2
X0_238
+ vdd
+ a[7]
+ b[14]
+ decode[238]
+ decode_b[238]
+ vss
+ and2_2
X0_239
+ vdd
+ a[7]
+ b[15]
+ decode[239]
+ decode_b[239]
+ vss
+ and2_2
X0_240
+ vdd
+ a[7]
+ b[16]
+ decode[240]
+ decode_b[240]
+ vss
+ and2_2
X0_241
+ vdd
+ a[7]
+ b[17]
+ decode[241]
+ decode_b[241]
+ vss
+ and2_2
X0_242
+ vdd
+ a[7]
+ b[18]
+ decode[242]
+ decode_b[242]
+ vss
+ and2_2
X0_243
+ vdd
+ a[7]
+ b[19]
+ decode[243]
+ decode_b[243]
+ vss
+ and2_2
X0_244
+ vdd
+ a[7]
+ b[20]
+ decode[244]
+ decode_b[244]
+ vss
+ and2_2
X0_245
+ vdd
+ a[7]
+ b[21]
+ decode[245]
+ decode_b[245]
+ vss
+ and2_2
X0_246
+ vdd
+ a[7]
+ b[22]
+ decode[246]
+ decode_b[246]
+ vss
+ and2_2
X0_247
+ vdd
+ a[7]
+ b[23]
+ decode[247]
+ decode_b[247]
+ vss
+ and2_2
X0_248
+ vdd
+ a[7]
+ b[24]
+ decode[248]
+ decode_b[248]
+ vss
+ and2_2
X0_249
+ vdd
+ a[7]
+ b[25]
+ decode[249]
+ decode_b[249]
+ vss
+ and2_2
X0_250
+ vdd
+ a[7]
+ b[26]
+ decode[250]
+ decode_b[250]
+ vss
+ and2_2
X0_251
+ vdd
+ a[7]
+ b[27]
+ decode[251]
+ decode_b[251]
+ vss
+ and2_2
X0_252
+ vdd
+ a[7]
+ b[28]
+ decode[252]
+ decode_b[252]
+ vss
+ and2_2
X0_253
+ vdd
+ a[7]
+ b[29]
+ decode[253]
+ decode_b[253]
+ vss
+ and2_2
X0_254
+ vdd
+ a[7]
+ b[30]
+ decode[254]
+ decode_b[254]
+ vss
+ and2_2
X0_255
+ vdd
+ a[7]
+ b[31]
+ decode[255]
+ decode_b[255]
+ vss
+ and2_2
X0_256
+ vdd
+ a[8]
+ b[0]
+ decode[256]
+ decode_b[256]
+ vss
+ and2_2
X0_257
+ vdd
+ a[8]
+ b[1]
+ decode[257]
+ decode_b[257]
+ vss
+ and2_2
X0_258
+ vdd
+ a[8]
+ b[2]
+ decode[258]
+ decode_b[258]
+ vss
+ and2_2
X0_259
+ vdd
+ a[8]
+ b[3]
+ decode[259]
+ decode_b[259]
+ vss
+ and2_2
X0_260
+ vdd
+ a[8]
+ b[4]
+ decode[260]
+ decode_b[260]
+ vss
+ and2_2
X0_261
+ vdd
+ a[8]
+ b[5]
+ decode[261]
+ decode_b[261]
+ vss
+ and2_2
X0_262
+ vdd
+ a[8]
+ b[6]
+ decode[262]
+ decode_b[262]
+ vss
+ and2_2
X0_263
+ vdd
+ a[8]
+ b[7]
+ decode[263]
+ decode_b[263]
+ vss
+ and2_2
X0_264
+ vdd
+ a[8]
+ b[8]
+ decode[264]
+ decode_b[264]
+ vss
+ and2_2
X0_265
+ vdd
+ a[8]
+ b[9]
+ decode[265]
+ decode_b[265]
+ vss
+ and2_2
X0_266
+ vdd
+ a[8]
+ b[10]
+ decode[266]
+ decode_b[266]
+ vss
+ and2_2
X0_267
+ vdd
+ a[8]
+ b[11]
+ decode[267]
+ decode_b[267]
+ vss
+ and2_2
X0_268
+ vdd
+ a[8]
+ b[12]
+ decode[268]
+ decode_b[268]
+ vss
+ and2_2
X0_269
+ vdd
+ a[8]
+ b[13]
+ decode[269]
+ decode_b[269]
+ vss
+ and2_2
X0_270
+ vdd
+ a[8]
+ b[14]
+ decode[270]
+ decode_b[270]
+ vss
+ and2_2
X0_271
+ vdd
+ a[8]
+ b[15]
+ decode[271]
+ decode_b[271]
+ vss
+ and2_2
X0_272
+ vdd
+ a[8]
+ b[16]
+ decode[272]
+ decode_b[272]
+ vss
+ and2_2
X0_273
+ vdd
+ a[8]
+ b[17]
+ decode[273]
+ decode_b[273]
+ vss
+ and2_2
X0_274
+ vdd
+ a[8]
+ b[18]
+ decode[274]
+ decode_b[274]
+ vss
+ and2_2
X0_275
+ vdd
+ a[8]
+ b[19]
+ decode[275]
+ decode_b[275]
+ vss
+ and2_2
X0_276
+ vdd
+ a[8]
+ b[20]
+ decode[276]
+ decode_b[276]
+ vss
+ and2_2
X0_277
+ vdd
+ a[8]
+ b[21]
+ decode[277]
+ decode_b[277]
+ vss
+ and2_2
X0_278
+ vdd
+ a[8]
+ b[22]
+ decode[278]
+ decode_b[278]
+ vss
+ and2_2
X0_279
+ vdd
+ a[8]
+ b[23]
+ decode[279]
+ decode_b[279]
+ vss
+ and2_2
X0_280
+ vdd
+ a[8]
+ b[24]
+ decode[280]
+ decode_b[280]
+ vss
+ and2_2
X0_281
+ vdd
+ a[8]
+ b[25]
+ decode[281]
+ decode_b[281]
+ vss
+ and2_2
X0_282
+ vdd
+ a[8]
+ b[26]
+ decode[282]
+ decode_b[282]
+ vss
+ and2_2
X0_283
+ vdd
+ a[8]
+ b[27]
+ decode[283]
+ decode_b[283]
+ vss
+ and2_2
X0_284
+ vdd
+ a[8]
+ b[28]
+ decode[284]
+ decode_b[284]
+ vss
+ and2_2
X0_285
+ vdd
+ a[8]
+ b[29]
+ decode[285]
+ decode_b[285]
+ vss
+ and2_2
X0_286
+ vdd
+ a[8]
+ b[30]
+ decode[286]
+ decode_b[286]
+ vss
+ and2_2
X0_287
+ vdd
+ a[8]
+ b[31]
+ decode[287]
+ decode_b[287]
+ vss
+ and2_2
X0_288
+ vdd
+ a[9]
+ b[0]
+ decode[288]
+ decode_b[288]
+ vss
+ and2_2
X0_289
+ vdd
+ a[9]
+ b[1]
+ decode[289]
+ decode_b[289]
+ vss
+ and2_2
X0_290
+ vdd
+ a[9]
+ b[2]
+ decode[290]
+ decode_b[290]
+ vss
+ and2_2
X0_291
+ vdd
+ a[9]
+ b[3]
+ decode[291]
+ decode_b[291]
+ vss
+ and2_2
X0_292
+ vdd
+ a[9]
+ b[4]
+ decode[292]
+ decode_b[292]
+ vss
+ and2_2
X0_293
+ vdd
+ a[9]
+ b[5]
+ decode[293]
+ decode_b[293]
+ vss
+ and2_2
X0_294
+ vdd
+ a[9]
+ b[6]
+ decode[294]
+ decode_b[294]
+ vss
+ and2_2
X0_295
+ vdd
+ a[9]
+ b[7]
+ decode[295]
+ decode_b[295]
+ vss
+ and2_2
X0_296
+ vdd
+ a[9]
+ b[8]
+ decode[296]
+ decode_b[296]
+ vss
+ and2_2
X0_297
+ vdd
+ a[9]
+ b[9]
+ decode[297]
+ decode_b[297]
+ vss
+ and2_2
X0_298
+ vdd
+ a[9]
+ b[10]
+ decode[298]
+ decode_b[298]
+ vss
+ and2_2
X0_299
+ vdd
+ a[9]
+ b[11]
+ decode[299]
+ decode_b[299]
+ vss
+ and2_2
X0_300
+ vdd
+ a[9]
+ b[12]
+ decode[300]
+ decode_b[300]
+ vss
+ and2_2
X0_301
+ vdd
+ a[9]
+ b[13]
+ decode[301]
+ decode_b[301]
+ vss
+ and2_2
X0_302
+ vdd
+ a[9]
+ b[14]
+ decode[302]
+ decode_b[302]
+ vss
+ and2_2
X0_303
+ vdd
+ a[9]
+ b[15]
+ decode[303]
+ decode_b[303]
+ vss
+ and2_2
X0_304
+ vdd
+ a[9]
+ b[16]
+ decode[304]
+ decode_b[304]
+ vss
+ and2_2
X0_305
+ vdd
+ a[9]
+ b[17]
+ decode[305]
+ decode_b[305]
+ vss
+ and2_2
X0_306
+ vdd
+ a[9]
+ b[18]
+ decode[306]
+ decode_b[306]
+ vss
+ and2_2
X0_307
+ vdd
+ a[9]
+ b[19]
+ decode[307]
+ decode_b[307]
+ vss
+ and2_2
X0_308
+ vdd
+ a[9]
+ b[20]
+ decode[308]
+ decode_b[308]
+ vss
+ and2_2
X0_309
+ vdd
+ a[9]
+ b[21]
+ decode[309]
+ decode_b[309]
+ vss
+ and2_2
X0_310
+ vdd
+ a[9]
+ b[22]
+ decode[310]
+ decode_b[310]
+ vss
+ and2_2
X0_311
+ vdd
+ a[9]
+ b[23]
+ decode[311]
+ decode_b[311]
+ vss
+ and2_2
X0_312
+ vdd
+ a[9]
+ b[24]
+ decode[312]
+ decode_b[312]
+ vss
+ and2_2
X0_313
+ vdd
+ a[9]
+ b[25]
+ decode[313]
+ decode_b[313]
+ vss
+ and2_2
X0_314
+ vdd
+ a[9]
+ b[26]
+ decode[314]
+ decode_b[314]
+ vss
+ and2_2
X0_315
+ vdd
+ a[9]
+ b[27]
+ decode[315]
+ decode_b[315]
+ vss
+ and2_2
X0_316
+ vdd
+ a[9]
+ b[28]
+ decode[316]
+ decode_b[316]
+ vss
+ and2_2
X0_317
+ vdd
+ a[9]
+ b[29]
+ decode[317]
+ decode_b[317]
+ vss
+ and2_2
X0_318
+ vdd
+ a[9]
+ b[30]
+ decode[318]
+ decode_b[318]
+ vss
+ and2_2
X0_319
+ vdd
+ a[9]
+ b[31]
+ decode[319]
+ decode_b[319]
+ vss
+ and2_2
X0_320
+ vdd
+ a[10]
+ b[0]
+ decode[320]
+ decode_b[320]
+ vss
+ and2_2
X0_321
+ vdd
+ a[10]
+ b[1]
+ decode[321]
+ decode_b[321]
+ vss
+ and2_2
X0_322
+ vdd
+ a[10]
+ b[2]
+ decode[322]
+ decode_b[322]
+ vss
+ and2_2
X0_323
+ vdd
+ a[10]
+ b[3]
+ decode[323]
+ decode_b[323]
+ vss
+ and2_2
X0_324
+ vdd
+ a[10]
+ b[4]
+ decode[324]
+ decode_b[324]
+ vss
+ and2_2
X0_325
+ vdd
+ a[10]
+ b[5]
+ decode[325]
+ decode_b[325]
+ vss
+ and2_2
X0_326
+ vdd
+ a[10]
+ b[6]
+ decode[326]
+ decode_b[326]
+ vss
+ and2_2
X0_327
+ vdd
+ a[10]
+ b[7]
+ decode[327]
+ decode_b[327]
+ vss
+ and2_2
X0_328
+ vdd
+ a[10]
+ b[8]
+ decode[328]
+ decode_b[328]
+ vss
+ and2_2
X0_329
+ vdd
+ a[10]
+ b[9]
+ decode[329]
+ decode_b[329]
+ vss
+ and2_2
X0_330
+ vdd
+ a[10]
+ b[10]
+ decode[330]
+ decode_b[330]
+ vss
+ and2_2
X0_331
+ vdd
+ a[10]
+ b[11]
+ decode[331]
+ decode_b[331]
+ vss
+ and2_2
X0_332
+ vdd
+ a[10]
+ b[12]
+ decode[332]
+ decode_b[332]
+ vss
+ and2_2
X0_333
+ vdd
+ a[10]
+ b[13]
+ decode[333]
+ decode_b[333]
+ vss
+ and2_2
X0_334
+ vdd
+ a[10]
+ b[14]
+ decode[334]
+ decode_b[334]
+ vss
+ and2_2
X0_335
+ vdd
+ a[10]
+ b[15]
+ decode[335]
+ decode_b[335]
+ vss
+ and2_2
X0_336
+ vdd
+ a[10]
+ b[16]
+ decode[336]
+ decode_b[336]
+ vss
+ and2_2
X0_337
+ vdd
+ a[10]
+ b[17]
+ decode[337]
+ decode_b[337]
+ vss
+ and2_2
X0_338
+ vdd
+ a[10]
+ b[18]
+ decode[338]
+ decode_b[338]
+ vss
+ and2_2
X0_339
+ vdd
+ a[10]
+ b[19]
+ decode[339]
+ decode_b[339]
+ vss
+ and2_2
X0_340
+ vdd
+ a[10]
+ b[20]
+ decode[340]
+ decode_b[340]
+ vss
+ and2_2
X0_341
+ vdd
+ a[10]
+ b[21]
+ decode[341]
+ decode_b[341]
+ vss
+ and2_2
X0_342
+ vdd
+ a[10]
+ b[22]
+ decode[342]
+ decode_b[342]
+ vss
+ and2_2
X0_343
+ vdd
+ a[10]
+ b[23]
+ decode[343]
+ decode_b[343]
+ vss
+ and2_2
X0_344
+ vdd
+ a[10]
+ b[24]
+ decode[344]
+ decode_b[344]
+ vss
+ and2_2
X0_345
+ vdd
+ a[10]
+ b[25]
+ decode[345]
+ decode_b[345]
+ vss
+ and2_2
X0_346
+ vdd
+ a[10]
+ b[26]
+ decode[346]
+ decode_b[346]
+ vss
+ and2_2
X0_347
+ vdd
+ a[10]
+ b[27]
+ decode[347]
+ decode_b[347]
+ vss
+ and2_2
X0_348
+ vdd
+ a[10]
+ b[28]
+ decode[348]
+ decode_b[348]
+ vss
+ and2_2
X0_349
+ vdd
+ a[10]
+ b[29]
+ decode[349]
+ decode_b[349]
+ vss
+ and2_2
X0_350
+ vdd
+ a[10]
+ b[30]
+ decode[350]
+ decode_b[350]
+ vss
+ and2_2
X0_351
+ vdd
+ a[10]
+ b[31]
+ decode[351]
+ decode_b[351]
+ vss
+ and2_2
X0_352
+ vdd
+ a[11]
+ b[0]
+ decode[352]
+ decode_b[352]
+ vss
+ and2_2
X0_353
+ vdd
+ a[11]
+ b[1]
+ decode[353]
+ decode_b[353]
+ vss
+ and2_2
X0_354
+ vdd
+ a[11]
+ b[2]
+ decode[354]
+ decode_b[354]
+ vss
+ and2_2
X0_355
+ vdd
+ a[11]
+ b[3]
+ decode[355]
+ decode_b[355]
+ vss
+ and2_2
X0_356
+ vdd
+ a[11]
+ b[4]
+ decode[356]
+ decode_b[356]
+ vss
+ and2_2
X0_357
+ vdd
+ a[11]
+ b[5]
+ decode[357]
+ decode_b[357]
+ vss
+ and2_2
X0_358
+ vdd
+ a[11]
+ b[6]
+ decode[358]
+ decode_b[358]
+ vss
+ and2_2
X0_359
+ vdd
+ a[11]
+ b[7]
+ decode[359]
+ decode_b[359]
+ vss
+ and2_2
X0_360
+ vdd
+ a[11]
+ b[8]
+ decode[360]
+ decode_b[360]
+ vss
+ and2_2
X0_361
+ vdd
+ a[11]
+ b[9]
+ decode[361]
+ decode_b[361]
+ vss
+ and2_2
X0_362
+ vdd
+ a[11]
+ b[10]
+ decode[362]
+ decode_b[362]
+ vss
+ and2_2
X0_363
+ vdd
+ a[11]
+ b[11]
+ decode[363]
+ decode_b[363]
+ vss
+ and2_2
X0_364
+ vdd
+ a[11]
+ b[12]
+ decode[364]
+ decode_b[364]
+ vss
+ and2_2
X0_365
+ vdd
+ a[11]
+ b[13]
+ decode[365]
+ decode_b[365]
+ vss
+ and2_2
X0_366
+ vdd
+ a[11]
+ b[14]
+ decode[366]
+ decode_b[366]
+ vss
+ and2_2
X0_367
+ vdd
+ a[11]
+ b[15]
+ decode[367]
+ decode_b[367]
+ vss
+ and2_2
X0_368
+ vdd
+ a[11]
+ b[16]
+ decode[368]
+ decode_b[368]
+ vss
+ and2_2
X0_369
+ vdd
+ a[11]
+ b[17]
+ decode[369]
+ decode_b[369]
+ vss
+ and2_2
X0_370
+ vdd
+ a[11]
+ b[18]
+ decode[370]
+ decode_b[370]
+ vss
+ and2_2
X0_371
+ vdd
+ a[11]
+ b[19]
+ decode[371]
+ decode_b[371]
+ vss
+ and2_2
X0_372
+ vdd
+ a[11]
+ b[20]
+ decode[372]
+ decode_b[372]
+ vss
+ and2_2
X0_373
+ vdd
+ a[11]
+ b[21]
+ decode[373]
+ decode_b[373]
+ vss
+ and2_2
X0_374
+ vdd
+ a[11]
+ b[22]
+ decode[374]
+ decode_b[374]
+ vss
+ and2_2
X0_375
+ vdd
+ a[11]
+ b[23]
+ decode[375]
+ decode_b[375]
+ vss
+ and2_2
X0_376
+ vdd
+ a[11]
+ b[24]
+ decode[376]
+ decode_b[376]
+ vss
+ and2_2
X0_377
+ vdd
+ a[11]
+ b[25]
+ decode[377]
+ decode_b[377]
+ vss
+ and2_2
X0_378
+ vdd
+ a[11]
+ b[26]
+ decode[378]
+ decode_b[378]
+ vss
+ and2_2
X0_379
+ vdd
+ a[11]
+ b[27]
+ decode[379]
+ decode_b[379]
+ vss
+ and2_2
X0_380
+ vdd
+ a[11]
+ b[28]
+ decode[380]
+ decode_b[380]
+ vss
+ and2_2
X0_381
+ vdd
+ a[11]
+ b[29]
+ decode[381]
+ decode_b[381]
+ vss
+ and2_2
X0_382
+ vdd
+ a[11]
+ b[30]
+ decode[382]
+ decode_b[382]
+ vss
+ and2_2
X0_383
+ vdd
+ a[11]
+ b[31]
+ decode[383]
+ decode_b[383]
+ vss
+ and2_2
X0_384
+ vdd
+ a[12]
+ b[0]
+ decode[384]
+ decode_b[384]
+ vss
+ and2_2
X0_385
+ vdd
+ a[12]
+ b[1]
+ decode[385]
+ decode_b[385]
+ vss
+ and2_2
X0_386
+ vdd
+ a[12]
+ b[2]
+ decode[386]
+ decode_b[386]
+ vss
+ and2_2
X0_387
+ vdd
+ a[12]
+ b[3]
+ decode[387]
+ decode_b[387]
+ vss
+ and2_2
X0_388
+ vdd
+ a[12]
+ b[4]
+ decode[388]
+ decode_b[388]
+ vss
+ and2_2
X0_389
+ vdd
+ a[12]
+ b[5]
+ decode[389]
+ decode_b[389]
+ vss
+ and2_2
X0_390
+ vdd
+ a[12]
+ b[6]
+ decode[390]
+ decode_b[390]
+ vss
+ and2_2
X0_391
+ vdd
+ a[12]
+ b[7]
+ decode[391]
+ decode_b[391]
+ vss
+ and2_2
X0_392
+ vdd
+ a[12]
+ b[8]
+ decode[392]
+ decode_b[392]
+ vss
+ and2_2
X0_393
+ vdd
+ a[12]
+ b[9]
+ decode[393]
+ decode_b[393]
+ vss
+ and2_2
X0_394
+ vdd
+ a[12]
+ b[10]
+ decode[394]
+ decode_b[394]
+ vss
+ and2_2
X0_395
+ vdd
+ a[12]
+ b[11]
+ decode[395]
+ decode_b[395]
+ vss
+ and2_2
X0_396
+ vdd
+ a[12]
+ b[12]
+ decode[396]
+ decode_b[396]
+ vss
+ and2_2
X0_397
+ vdd
+ a[12]
+ b[13]
+ decode[397]
+ decode_b[397]
+ vss
+ and2_2
X0_398
+ vdd
+ a[12]
+ b[14]
+ decode[398]
+ decode_b[398]
+ vss
+ and2_2
X0_399
+ vdd
+ a[12]
+ b[15]
+ decode[399]
+ decode_b[399]
+ vss
+ and2_2
X0_400
+ vdd
+ a[12]
+ b[16]
+ decode[400]
+ decode_b[400]
+ vss
+ and2_2
X0_401
+ vdd
+ a[12]
+ b[17]
+ decode[401]
+ decode_b[401]
+ vss
+ and2_2
X0_402
+ vdd
+ a[12]
+ b[18]
+ decode[402]
+ decode_b[402]
+ vss
+ and2_2
X0_403
+ vdd
+ a[12]
+ b[19]
+ decode[403]
+ decode_b[403]
+ vss
+ and2_2
X0_404
+ vdd
+ a[12]
+ b[20]
+ decode[404]
+ decode_b[404]
+ vss
+ and2_2
X0_405
+ vdd
+ a[12]
+ b[21]
+ decode[405]
+ decode_b[405]
+ vss
+ and2_2
X0_406
+ vdd
+ a[12]
+ b[22]
+ decode[406]
+ decode_b[406]
+ vss
+ and2_2
X0_407
+ vdd
+ a[12]
+ b[23]
+ decode[407]
+ decode_b[407]
+ vss
+ and2_2
X0_408
+ vdd
+ a[12]
+ b[24]
+ decode[408]
+ decode_b[408]
+ vss
+ and2_2
X0_409
+ vdd
+ a[12]
+ b[25]
+ decode[409]
+ decode_b[409]
+ vss
+ and2_2
X0_410
+ vdd
+ a[12]
+ b[26]
+ decode[410]
+ decode_b[410]
+ vss
+ and2_2
X0_411
+ vdd
+ a[12]
+ b[27]
+ decode[411]
+ decode_b[411]
+ vss
+ and2_2
X0_412
+ vdd
+ a[12]
+ b[28]
+ decode[412]
+ decode_b[412]
+ vss
+ and2_2
X0_413
+ vdd
+ a[12]
+ b[29]
+ decode[413]
+ decode_b[413]
+ vss
+ and2_2
X0_414
+ vdd
+ a[12]
+ b[30]
+ decode[414]
+ decode_b[414]
+ vss
+ and2_2
X0_415
+ vdd
+ a[12]
+ b[31]
+ decode[415]
+ decode_b[415]
+ vss
+ and2_2
X0_416
+ vdd
+ a[13]
+ b[0]
+ decode[416]
+ decode_b[416]
+ vss
+ and2_2
X0_417
+ vdd
+ a[13]
+ b[1]
+ decode[417]
+ decode_b[417]
+ vss
+ and2_2
X0_418
+ vdd
+ a[13]
+ b[2]
+ decode[418]
+ decode_b[418]
+ vss
+ and2_2
X0_419
+ vdd
+ a[13]
+ b[3]
+ decode[419]
+ decode_b[419]
+ vss
+ and2_2
X0_420
+ vdd
+ a[13]
+ b[4]
+ decode[420]
+ decode_b[420]
+ vss
+ and2_2
X0_421
+ vdd
+ a[13]
+ b[5]
+ decode[421]
+ decode_b[421]
+ vss
+ and2_2
X0_422
+ vdd
+ a[13]
+ b[6]
+ decode[422]
+ decode_b[422]
+ vss
+ and2_2
X0_423
+ vdd
+ a[13]
+ b[7]
+ decode[423]
+ decode_b[423]
+ vss
+ and2_2
X0_424
+ vdd
+ a[13]
+ b[8]
+ decode[424]
+ decode_b[424]
+ vss
+ and2_2
X0_425
+ vdd
+ a[13]
+ b[9]
+ decode[425]
+ decode_b[425]
+ vss
+ and2_2
X0_426
+ vdd
+ a[13]
+ b[10]
+ decode[426]
+ decode_b[426]
+ vss
+ and2_2
X0_427
+ vdd
+ a[13]
+ b[11]
+ decode[427]
+ decode_b[427]
+ vss
+ and2_2
X0_428
+ vdd
+ a[13]
+ b[12]
+ decode[428]
+ decode_b[428]
+ vss
+ and2_2
X0_429
+ vdd
+ a[13]
+ b[13]
+ decode[429]
+ decode_b[429]
+ vss
+ and2_2
X0_430
+ vdd
+ a[13]
+ b[14]
+ decode[430]
+ decode_b[430]
+ vss
+ and2_2
X0_431
+ vdd
+ a[13]
+ b[15]
+ decode[431]
+ decode_b[431]
+ vss
+ and2_2
X0_432
+ vdd
+ a[13]
+ b[16]
+ decode[432]
+ decode_b[432]
+ vss
+ and2_2
X0_433
+ vdd
+ a[13]
+ b[17]
+ decode[433]
+ decode_b[433]
+ vss
+ and2_2
X0_434
+ vdd
+ a[13]
+ b[18]
+ decode[434]
+ decode_b[434]
+ vss
+ and2_2
X0_435
+ vdd
+ a[13]
+ b[19]
+ decode[435]
+ decode_b[435]
+ vss
+ and2_2
X0_436
+ vdd
+ a[13]
+ b[20]
+ decode[436]
+ decode_b[436]
+ vss
+ and2_2
X0_437
+ vdd
+ a[13]
+ b[21]
+ decode[437]
+ decode_b[437]
+ vss
+ and2_2
X0_438
+ vdd
+ a[13]
+ b[22]
+ decode[438]
+ decode_b[438]
+ vss
+ and2_2
X0_439
+ vdd
+ a[13]
+ b[23]
+ decode[439]
+ decode_b[439]
+ vss
+ and2_2
X0_440
+ vdd
+ a[13]
+ b[24]
+ decode[440]
+ decode_b[440]
+ vss
+ and2_2
X0_441
+ vdd
+ a[13]
+ b[25]
+ decode[441]
+ decode_b[441]
+ vss
+ and2_2
X0_442
+ vdd
+ a[13]
+ b[26]
+ decode[442]
+ decode_b[442]
+ vss
+ and2_2
X0_443
+ vdd
+ a[13]
+ b[27]
+ decode[443]
+ decode_b[443]
+ vss
+ and2_2
X0_444
+ vdd
+ a[13]
+ b[28]
+ decode[444]
+ decode_b[444]
+ vss
+ and2_2
X0_445
+ vdd
+ a[13]
+ b[29]
+ decode[445]
+ decode_b[445]
+ vss
+ and2_2
X0_446
+ vdd
+ a[13]
+ b[30]
+ decode[446]
+ decode_b[446]
+ vss
+ and2_2
X0_447
+ vdd
+ a[13]
+ b[31]
+ decode[447]
+ decode_b[447]
+ vss
+ and2_2
X0_448
+ vdd
+ a[14]
+ b[0]
+ decode[448]
+ decode_b[448]
+ vss
+ and2_2
X0_449
+ vdd
+ a[14]
+ b[1]
+ decode[449]
+ decode_b[449]
+ vss
+ and2_2
X0_450
+ vdd
+ a[14]
+ b[2]
+ decode[450]
+ decode_b[450]
+ vss
+ and2_2
X0_451
+ vdd
+ a[14]
+ b[3]
+ decode[451]
+ decode_b[451]
+ vss
+ and2_2
X0_452
+ vdd
+ a[14]
+ b[4]
+ decode[452]
+ decode_b[452]
+ vss
+ and2_2
X0_453
+ vdd
+ a[14]
+ b[5]
+ decode[453]
+ decode_b[453]
+ vss
+ and2_2
X0_454
+ vdd
+ a[14]
+ b[6]
+ decode[454]
+ decode_b[454]
+ vss
+ and2_2
X0_455
+ vdd
+ a[14]
+ b[7]
+ decode[455]
+ decode_b[455]
+ vss
+ and2_2
X0_456
+ vdd
+ a[14]
+ b[8]
+ decode[456]
+ decode_b[456]
+ vss
+ and2_2
X0_457
+ vdd
+ a[14]
+ b[9]
+ decode[457]
+ decode_b[457]
+ vss
+ and2_2
X0_458
+ vdd
+ a[14]
+ b[10]
+ decode[458]
+ decode_b[458]
+ vss
+ and2_2
X0_459
+ vdd
+ a[14]
+ b[11]
+ decode[459]
+ decode_b[459]
+ vss
+ and2_2
X0_460
+ vdd
+ a[14]
+ b[12]
+ decode[460]
+ decode_b[460]
+ vss
+ and2_2
X0_461
+ vdd
+ a[14]
+ b[13]
+ decode[461]
+ decode_b[461]
+ vss
+ and2_2
X0_462
+ vdd
+ a[14]
+ b[14]
+ decode[462]
+ decode_b[462]
+ vss
+ and2_2
X0_463
+ vdd
+ a[14]
+ b[15]
+ decode[463]
+ decode_b[463]
+ vss
+ and2_2
X0_464
+ vdd
+ a[14]
+ b[16]
+ decode[464]
+ decode_b[464]
+ vss
+ and2_2
X0_465
+ vdd
+ a[14]
+ b[17]
+ decode[465]
+ decode_b[465]
+ vss
+ and2_2
X0_466
+ vdd
+ a[14]
+ b[18]
+ decode[466]
+ decode_b[466]
+ vss
+ and2_2
X0_467
+ vdd
+ a[14]
+ b[19]
+ decode[467]
+ decode_b[467]
+ vss
+ and2_2
X0_468
+ vdd
+ a[14]
+ b[20]
+ decode[468]
+ decode_b[468]
+ vss
+ and2_2
X0_469
+ vdd
+ a[14]
+ b[21]
+ decode[469]
+ decode_b[469]
+ vss
+ and2_2
X0_470
+ vdd
+ a[14]
+ b[22]
+ decode[470]
+ decode_b[470]
+ vss
+ and2_2
X0_471
+ vdd
+ a[14]
+ b[23]
+ decode[471]
+ decode_b[471]
+ vss
+ and2_2
X0_472
+ vdd
+ a[14]
+ b[24]
+ decode[472]
+ decode_b[472]
+ vss
+ and2_2
X0_473
+ vdd
+ a[14]
+ b[25]
+ decode[473]
+ decode_b[473]
+ vss
+ and2_2
X0_474
+ vdd
+ a[14]
+ b[26]
+ decode[474]
+ decode_b[474]
+ vss
+ and2_2
X0_475
+ vdd
+ a[14]
+ b[27]
+ decode[475]
+ decode_b[475]
+ vss
+ and2_2
X0_476
+ vdd
+ a[14]
+ b[28]
+ decode[476]
+ decode_b[476]
+ vss
+ and2_2
X0_477
+ vdd
+ a[14]
+ b[29]
+ decode[477]
+ decode_b[477]
+ vss
+ and2_2
X0_478
+ vdd
+ a[14]
+ b[30]
+ decode[478]
+ decode_b[478]
+ vss
+ and2_2
X0_479
+ vdd
+ a[14]
+ b[31]
+ decode[479]
+ decode_b[479]
+ vss
+ and2_2
X0_480
+ vdd
+ a[15]
+ b[0]
+ decode[480]
+ decode_b[480]
+ vss
+ and2_2
X0_481
+ vdd
+ a[15]
+ b[1]
+ decode[481]
+ decode_b[481]
+ vss
+ and2_2
X0_482
+ vdd
+ a[15]
+ b[2]
+ decode[482]
+ decode_b[482]
+ vss
+ and2_2
X0_483
+ vdd
+ a[15]
+ b[3]
+ decode[483]
+ decode_b[483]
+ vss
+ and2_2
X0_484
+ vdd
+ a[15]
+ b[4]
+ decode[484]
+ decode_b[484]
+ vss
+ and2_2
X0_485
+ vdd
+ a[15]
+ b[5]
+ decode[485]
+ decode_b[485]
+ vss
+ and2_2
X0_486
+ vdd
+ a[15]
+ b[6]
+ decode[486]
+ decode_b[486]
+ vss
+ and2_2
X0_487
+ vdd
+ a[15]
+ b[7]
+ decode[487]
+ decode_b[487]
+ vss
+ and2_2
X0_488
+ vdd
+ a[15]
+ b[8]
+ decode[488]
+ decode_b[488]
+ vss
+ and2_2
X0_489
+ vdd
+ a[15]
+ b[9]
+ decode[489]
+ decode_b[489]
+ vss
+ and2_2
X0_490
+ vdd
+ a[15]
+ b[10]
+ decode[490]
+ decode_b[490]
+ vss
+ and2_2
X0_491
+ vdd
+ a[15]
+ b[11]
+ decode[491]
+ decode_b[491]
+ vss
+ and2_2
X0_492
+ vdd
+ a[15]
+ b[12]
+ decode[492]
+ decode_b[492]
+ vss
+ and2_2
X0_493
+ vdd
+ a[15]
+ b[13]
+ decode[493]
+ decode_b[493]
+ vss
+ and2_2
X0_494
+ vdd
+ a[15]
+ b[14]
+ decode[494]
+ decode_b[494]
+ vss
+ and2_2
X0_495
+ vdd
+ a[15]
+ b[15]
+ decode[495]
+ decode_b[495]
+ vss
+ and2_2
X0_496
+ vdd
+ a[15]
+ b[16]
+ decode[496]
+ decode_b[496]
+ vss
+ and2_2
X0_497
+ vdd
+ a[15]
+ b[17]
+ decode[497]
+ decode_b[497]
+ vss
+ and2_2
X0_498
+ vdd
+ a[15]
+ b[18]
+ decode[498]
+ decode_b[498]
+ vss
+ and2_2
X0_499
+ vdd
+ a[15]
+ b[19]
+ decode[499]
+ decode_b[499]
+ vss
+ and2_2
X0_500
+ vdd
+ a[15]
+ b[20]
+ decode[500]
+ decode_b[500]
+ vss
+ and2_2
X0_501
+ vdd
+ a[15]
+ b[21]
+ decode[501]
+ decode_b[501]
+ vss
+ and2_2
X0_502
+ vdd
+ a[15]
+ b[22]
+ decode[502]
+ decode_b[502]
+ vss
+ and2_2
X0_503
+ vdd
+ a[15]
+ b[23]
+ decode[503]
+ decode_b[503]
+ vss
+ and2_2
X0_504
+ vdd
+ a[15]
+ b[24]
+ decode[504]
+ decode_b[504]
+ vss
+ and2_2
X0_505
+ vdd
+ a[15]
+ b[25]
+ decode[505]
+ decode_b[505]
+ vss
+ and2_2
X0_506
+ vdd
+ a[15]
+ b[26]
+ decode[506]
+ decode_b[506]
+ vss
+ and2_2
X0_507
+ vdd
+ a[15]
+ b[27]
+ decode[507]
+ decode_b[507]
+ vss
+ and2_2
X0_508
+ vdd
+ a[15]
+ b[28]
+ decode[508]
+ decode_b[508]
+ vss
+ and2_2
X0_509
+ vdd
+ a[15]
+ b[29]
+ decode[509]
+ decode_b[509]
+ vss
+ and2_2
X0_510
+ vdd
+ a[15]
+ b[30]
+ decode[510]
+ decode_b[510]
+ vss
+ and2_2
X0_511
+ vdd
+ a[15]
+ b[31]
+ decode[511]
+ decode_b[511]
+ vss
+ and2_2
.ends decoder_stage


.subckt decoder_stage_1
+ vdd
+ vss
+ decode[0]
+ decode[1]
+ decode[2]
+ decode[3]
+ decode[4]
+ decode[5]
+ decode[6]
+ decode[7]
+ decode[8]
+ decode[9]
+ decode[10]
+ decode[11]
+ decode[12]
+ decode[13]
+ decode[14]
+ decode[15]
+ decode_b[0]
+ decode_b[1]
+ decode_b[2]
+ decode_b[3]
+ decode_b[4]
+ decode_b[5]
+ decode_b[6]
+ decode_b[7]
+ decode_b[8]
+ decode_b[9]
+ decode_b[10]
+ decode_b[11]
+ decode_b[12]
+ decode_b[13]
+ decode_b[14]
+ decode_b[15]
+ a[0]
+ a[1]
+ a[2]
+ a[3]
+ b[0]
+ b[1]
+ b[2]
+ b[3]

X0
+ vdd
+ a[0]
+ b[0]
+ decode[0]
+ decode_b[0]
+ vss
+ and2_3
X0_1
+ vdd
+ a[0]
+ b[1]
+ decode[1]
+ decode_b[1]
+ vss
+ and2_3
X0_2
+ vdd
+ a[0]
+ b[2]
+ decode[2]
+ decode_b[2]
+ vss
+ and2_3
X0_3
+ vdd
+ a[0]
+ b[3]
+ decode[3]
+ decode_b[3]
+ vss
+ and2_3
X0_4
+ vdd
+ a[1]
+ b[0]
+ decode[4]
+ decode_b[4]
+ vss
+ and2_3
X0_5
+ vdd
+ a[1]
+ b[1]
+ decode[5]
+ decode_b[5]
+ vss
+ and2_3
X0_6
+ vdd
+ a[1]
+ b[2]
+ decode[6]
+ decode_b[6]
+ vss
+ and2_3
X0_7
+ vdd
+ a[1]
+ b[3]
+ decode[7]
+ decode_b[7]
+ vss
+ and2_3
X0_8
+ vdd
+ a[2]
+ b[0]
+ decode[8]
+ decode_b[8]
+ vss
+ and2_3
X0_9
+ vdd
+ a[2]
+ b[1]
+ decode[9]
+ decode_b[9]
+ vss
+ and2_3
X0_10
+ vdd
+ a[2]
+ b[2]
+ decode[10]
+ decode_b[10]
+ vss
+ and2_3
X0_11
+ vdd
+ a[2]
+ b[3]
+ decode[11]
+ decode_b[11]
+ vss
+ and2_3
X0_12
+ vdd
+ a[3]
+ b[0]
+ decode[12]
+ decode_b[12]
+ vss
+ and2_3
X0_13
+ vdd
+ a[3]
+ b[1]
+ decode[13]
+ decode_b[13]
+ vss
+ and2_3
X0_14
+ vdd
+ a[3]
+ b[2]
+ decode[14]
+ decode_b[14]
+ vss
+ and2_3
X0_15
+ vdd
+ a[3]
+ b[3]
+ decode[15]
+ decode_b[15]
+ vss
+ and2_3
.ends decoder_stage_1


.subckt decoder_stage_2
+ vdd
+ vss
+ decode[0]
+ decode[1]
+ decode[2]
+ decode[3]
+ decode[4]
+ decode[5]
+ decode[6]
+ decode[7]
+ decode[8]
+ decode[9]
+ decode[10]
+ decode[11]
+ decode[12]
+ decode[13]
+ decode[14]
+ decode[15]
+ decode[16]
+ decode[17]
+ decode[18]
+ decode[19]
+ decode[20]
+ decode[21]
+ decode[22]
+ decode[23]
+ decode[24]
+ decode[25]
+ decode[26]
+ decode[27]
+ decode[28]
+ decode[29]
+ decode[30]
+ decode[31]
+ decode_b[0]
+ decode_b[1]
+ decode_b[2]
+ decode_b[3]
+ decode_b[4]
+ decode_b[5]
+ decode_b[6]
+ decode_b[7]
+ decode_b[8]
+ decode_b[9]
+ decode_b[10]
+ decode_b[11]
+ decode_b[12]
+ decode_b[13]
+ decode_b[14]
+ decode_b[15]
+ decode_b[16]
+ decode_b[17]
+ decode_b[18]
+ decode_b[19]
+ decode_b[20]
+ decode_b[21]
+ decode_b[22]
+ decode_b[23]
+ decode_b[24]
+ decode_b[25]
+ decode_b[26]
+ decode_b[27]
+ decode_b[28]
+ decode_b[29]
+ decode_b[30]
+ decode_b[31]
+ a[0]
+ a[1]
+ a[2]
+ a[3]
+ b[0]
+ b[1]
+ b[2]
+ b[3]
+ b[4]
+ b[5]
+ b[6]
+ b[7]

X0
+ vdd
+ a[0]
+ b[0]
+ decode[0]
+ decode_b[0]
+ vss
+ and2_3
X0_1
+ vdd
+ a[0]
+ b[1]
+ decode[1]
+ decode_b[1]
+ vss
+ and2_3
X0_2
+ vdd
+ a[0]
+ b[2]
+ decode[2]
+ decode_b[2]
+ vss
+ and2_3
X0_3
+ vdd
+ a[0]
+ b[3]
+ decode[3]
+ decode_b[3]
+ vss
+ and2_3
X0_4
+ vdd
+ a[0]
+ b[4]
+ decode[4]
+ decode_b[4]
+ vss
+ and2_3
X0_5
+ vdd
+ a[0]
+ b[5]
+ decode[5]
+ decode_b[5]
+ vss
+ and2_3
X0_6
+ vdd
+ a[0]
+ b[6]
+ decode[6]
+ decode_b[6]
+ vss
+ and2_3
X0_7
+ vdd
+ a[0]
+ b[7]
+ decode[7]
+ decode_b[7]
+ vss
+ and2_3
X0_8
+ vdd
+ a[1]
+ b[0]
+ decode[8]
+ decode_b[8]
+ vss
+ and2_3
X0_9
+ vdd
+ a[1]
+ b[1]
+ decode[9]
+ decode_b[9]
+ vss
+ and2_3
X0_10
+ vdd
+ a[1]
+ b[2]
+ decode[10]
+ decode_b[10]
+ vss
+ and2_3
X0_11
+ vdd
+ a[1]
+ b[3]
+ decode[11]
+ decode_b[11]
+ vss
+ and2_3
X0_12
+ vdd
+ a[1]
+ b[4]
+ decode[12]
+ decode_b[12]
+ vss
+ and2_3
X0_13
+ vdd
+ a[1]
+ b[5]
+ decode[13]
+ decode_b[13]
+ vss
+ and2_3
X0_14
+ vdd
+ a[1]
+ b[6]
+ decode[14]
+ decode_b[14]
+ vss
+ and2_3
X0_15
+ vdd
+ a[1]
+ b[7]
+ decode[15]
+ decode_b[15]
+ vss
+ and2_3
X0_16
+ vdd
+ a[2]
+ b[0]
+ decode[16]
+ decode_b[16]
+ vss
+ and2_3
X0_17
+ vdd
+ a[2]
+ b[1]
+ decode[17]
+ decode_b[17]
+ vss
+ and2_3
X0_18
+ vdd
+ a[2]
+ b[2]
+ decode[18]
+ decode_b[18]
+ vss
+ and2_3
X0_19
+ vdd
+ a[2]
+ b[3]
+ decode[19]
+ decode_b[19]
+ vss
+ and2_3
X0_20
+ vdd
+ a[2]
+ b[4]
+ decode[20]
+ decode_b[20]
+ vss
+ and2_3
X0_21
+ vdd
+ a[2]
+ b[5]
+ decode[21]
+ decode_b[21]
+ vss
+ and2_3
X0_22
+ vdd
+ a[2]
+ b[6]
+ decode[22]
+ decode_b[22]
+ vss
+ and2_3
X0_23
+ vdd
+ a[2]
+ b[7]
+ decode[23]
+ decode_b[23]
+ vss
+ and2_3
X0_24
+ vdd
+ a[3]
+ b[0]
+ decode[24]
+ decode_b[24]
+ vss
+ and2_3
X0_25
+ vdd
+ a[3]
+ b[1]
+ decode[25]
+ decode_b[25]
+ vss
+ and2_3
X0_26
+ vdd
+ a[3]
+ b[2]
+ decode[26]
+ decode_b[26]
+ vss
+ and2_3
X0_27
+ vdd
+ a[3]
+ b[3]
+ decode[27]
+ decode_b[27]
+ vss
+ and2_3
X0_28
+ vdd
+ a[3]
+ b[4]
+ decode[28]
+ decode_b[28]
+ vss
+ and2_3
X0_29
+ vdd
+ a[3]
+ b[5]
+ decode[29]
+ decode_b[29]
+ vss
+ and2_3
X0_30
+ vdd
+ a[3]
+ b[6]
+ decode[30]
+ decode_b[30]
+ vss
+ and2_3
X0_31
+ vdd
+ a[3]
+ b[7]
+ decode[31]
+ decode_b[31]
+ vss
+ and2_3
.ends decoder_stage_2


.subckt decoder_stage_3
+ vdd
+ vss
+ decode[0]
+ decode[1]
+ decode[2]
+ decode[3]
+ decode_b[0]
+ decode_b[1]
+ decode_b[2]
+ decode_b[3]
+ a[0]
+ a[1]
+ b[0]
+ b[1]

X0
+ vdd
+ a[0]
+ b[0]
+ decode[0]
+ decode_b[0]
+ vss
+ and2_3
X0_1
+ vdd
+ a[0]
+ b[1]
+ decode[1]
+ decode_b[1]
+ vss
+ and2_3
X0_2
+ vdd
+ a[1]
+ b[0]
+ decode[2]
+ decode_b[2]
+ vss
+ and2_3
X0_3
+ vdd
+ a[1]
+ b[1]
+ decode[3]
+ decode_b[3]
+ vss
+ and2_3
.ends decoder_stage_3


.subckt decoder_stage_4
+ vdd
+ vss
+ decode[0]
+ decode[1]
+ decode[2]
+ decode[3]
+ decode[4]
+ decode[5]
+ decode[6]
+ decode[7]
+ decode_b[0]
+ decode_b[1]
+ decode_b[2]
+ decode_b[3]
+ decode_b[4]
+ decode_b[5]
+ decode_b[6]
+ decode_b[7]
+ a[0]
+ a[1]
+ b[0]
+ b[1]
+ c[0]
+ c[1]

X0
+ vdd
+ a[0]
+ b[0]
+ c[0]
+ decode[0]
+ decode_b[0]
+ vss
+ and3
X0_1
+ vdd
+ a[0]
+ b[0]
+ c[1]
+ decode[1]
+ decode_b[1]
+ vss
+ and3
X0_2
+ vdd
+ a[0]
+ b[1]
+ c[0]
+ decode[2]
+ decode_b[2]
+ vss
+ and3
X0_3
+ vdd
+ a[0]
+ b[1]
+ c[1]
+ decode[3]
+ decode_b[3]
+ vss
+ and3
X0_4
+ vdd
+ a[1]
+ b[0]
+ c[0]
+ decode[4]
+ decode_b[4]
+ vss
+ and3
X0_5
+ vdd
+ a[1]
+ b[0]
+ c[1]
+ decode[5]
+ decode_b[5]
+ vss
+ and3
X0_6
+ vdd
+ a[1]
+ b[1]
+ c[0]
+ decode[6]
+ decode_b[6]
+ vss
+ and3
X0_7
+ vdd
+ a[1]
+ b[1]
+ c[1]
+ decode[7]
+ decode_b[7]
+ vss
+ and3
.ends decoder_stage_4


.subckt decoder_stage_5
+ vdd
+ vss
+ decode[0]
+ decode[1]
+ decode[2]
+ decode[3]
+ decode[4]
+ decode[5]
+ decode[6]
+ decode[7]
+ decode_b[0]
+ decode_b[1]
+ decode_b[2]
+ decode_b[3]
+ decode_b[4]
+ decode_b[5]
+ decode_b[6]
+ decode_b[7]
+ a[0]
+ a[1]
+ b[0]
+ b[1]
+ c[0]
+ c[1]

X0
+ vdd
+ a[0]
+ b[0]
+ c[0]
+ decode[0]
+ decode_b[0]
+ vss
+ and3_1
X0_1
+ vdd
+ a[0]
+ b[0]
+ c[1]
+ decode[1]
+ decode_b[1]
+ vss
+ and3_1
X0_2
+ vdd
+ a[0]
+ b[1]
+ c[0]
+ decode[2]
+ decode_b[2]
+ vss
+ and3_1
X0_3
+ vdd
+ a[0]
+ b[1]
+ c[1]
+ decode[3]
+ decode_b[3]
+ vss
+ and3_1
X0_4
+ vdd
+ a[1]
+ b[0]
+ c[0]
+ decode[4]
+ decode_b[4]
+ vss
+ and3_1
X0_5
+ vdd
+ a[1]
+ b[0]
+ c[1]
+ decode[5]
+ decode_b[5]
+ vss
+ and3_1
X0_6
+ vdd
+ a[1]
+ b[1]
+ c[0]
+ decode[6]
+ decode_b[6]
+ vss
+ and3_1
X0_7
+ vdd
+ a[1]
+ b[1]
+ c[1]
+ decode[7]
+ decode_b[7]
+ vss
+ and3_1
.ends decoder_stage_5


.subckt and2_1
+ vdd
+ a
+ b
+ y
+ yb
+ vss

X0
+ vdd
+ vss
+ a
+ b
+ yb
+ nand2_1
X0_1
+ vdd
+ vss
+ yb
+ y
+ inv_1
.ends and2_1


.subckt sky130_fd_sc_hd__inv_2_wrapper
+ A
+ VGND
+ VNB
+ VPB
+ VPWR
+ Y

X0
+ A
+ VGND
+ VNB
+ VPB
+ VPWR
+ Y
+ sky130_fd_sc_hd__inv_2
.ends sky130_fd_sc_hd__inv_2_wrapper


.subckt edge_detector
+ din
+ dout
+ vdd
+ vss

Xdelay_chain
+ din
+ delayed
+ vdd
+ vss
+ inv_chain_9
Xand
+ din
+ delayed
+ vss
+ vss
+ vdd
+ vdd
+ dout
+ sky130_fd_sc_hd__and2_4_wrapper
.ends edge_detector


.subckt inv_chain_4
+ din
+ dout
+ vdd
+ vss

Xinv0
+ din
+ vss
+ vss
+ vdd
+ vdd
+ x[0]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv1
+ x[0]
+ vss
+ vss
+ vdd
+ vdd
+ x[1]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv2
+ x[1]
+ vss
+ vss
+ vdd
+ vdd
+ x[2]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv3
+ x[2]
+ vss
+ vss
+ vdd
+ vdd
+ dout
+ sky130_fd_sc_hd__inv_2_wrapper
.ends inv_chain_4


.subckt inv_chain_48
+ din
+ dout
+ vdd
+ vss

Xinv0
+ din
+ vss
+ vss
+ vdd
+ vdd
+ x[0]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv1
+ x[0]
+ vss
+ vss
+ vdd
+ vdd
+ x[1]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv2
+ x[1]
+ vss
+ vss
+ vdd
+ vdd
+ x[2]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv3
+ x[2]
+ vss
+ vss
+ vdd
+ vdd
+ x[3]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv4
+ x[3]
+ vss
+ vss
+ vdd
+ vdd
+ x[4]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv5
+ x[4]
+ vss
+ vss
+ vdd
+ vdd
+ x[5]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv6
+ x[5]
+ vss
+ vss
+ vdd
+ vdd
+ x[6]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv7
+ x[6]
+ vss
+ vss
+ vdd
+ vdd
+ x[7]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv8
+ x[7]
+ vss
+ vss
+ vdd
+ vdd
+ x[8]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv9
+ x[8]
+ vss
+ vss
+ vdd
+ vdd
+ x[9]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv10
+ x[9]
+ vss
+ vss
+ vdd
+ vdd
+ x[10]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv11
+ x[10]
+ vss
+ vss
+ vdd
+ vdd
+ x[11]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv12
+ x[11]
+ vss
+ vss
+ vdd
+ vdd
+ x[12]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv13
+ x[12]
+ vss
+ vss
+ vdd
+ vdd
+ x[13]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv14
+ x[13]
+ vss
+ vss
+ vdd
+ vdd
+ x[14]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv15
+ x[14]
+ vss
+ vss
+ vdd
+ vdd
+ x[15]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv16
+ x[15]
+ vss
+ vss
+ vdd
+ vdd
+ x[16]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv17
+ x[16]
+ vss
+ vss
+ vdd
+ vdd
+ x[17]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv18
+ x[17]
+ vss
+ vss
+ vdd
+ vdd
+ x[18]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv19
+ x[18]
+ vss
+ vss
+ vdd
+ vdd
+ x[19]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv20
+ x[19]
+ vss
+ vss
+ vdd
+ vdd
+ x[20]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv21
+ x[20]
+ vss
+ vss
+ vdd
+ vdd
+ x[21]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv22
+ x[21]
+ vss
+ vss
+ vdd
+ vdd
+ x[22]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv23
+ x[22]
+ vss
+ vss
+ vdd
+ vdd
+ x[23]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv24
+ x[23]
+ vss
+ vss
+ vdd
+ vdd
+ x[24]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv25
+ x[24]
+ vss
+ vss
+ vdd
+ vdd
+ x[25]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv26
+ x[25]
+ vss
+ vss
+ vdd
+ vdd
+ x[26]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv27
+ x[26]
+ vss
+ vss
+ vdd
+ vdd
+ x[27]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv28
+ x[27]
+ vss
+ vss
+ vdd
+ vdd
+ x[28]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv29
+ x[28]
+ vss
+ vss
+ vdd
+ vdd
+ x[29]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv30
+ x[29]
+ vss
+ vss
+ vdd
+ vdd
+ x[30]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv31
+ x[30]
+ vss
+ vss
+ vdd
+ vdd
+ x[31]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv32
+ x[31]
+ vss
+ vss
+ vdd
+ vdd
+ x[32]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv33
+ x[32]
+ vss
+ vss
+ vdd
+ vdd
+ x[33]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv34
+ x[33]
+ vss
+ vss
+ vdd
+ vdd
+ x[34]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv35
+ x[34]
+ vss
+ vss
+ vdd
+ vdd
+ x[35]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv36
+ x[35]
+ vss
+ vss
+ vdd
+ vdd
+ x[36]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv37
+ x[36]
+ vss
+ vss
+ vdd
+ vdd
+ x[37]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv38
+ x[37]
+ vss
+ vss
+ vdd
+ vdd
+ x[38]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv39
+ x[38]
+ vss
+ vss
+ vdd
+ vdd
+ x[39]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv40
+ x[39]
+ vss
+ vss
+ vdd
+ vdd
+ x[40]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv41
+ x[40]
+ vss
+ vss
+ vdd
+ vdd
+ x[41]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv42
+ x[41]
+ vss
+ vss
+ vdd
+ vdd
+ x[42]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv43
+ x[42]
+ vss
+ vss
+ vdd
+ vdd
+ x[43]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv44
+ x[43]
+ vss
+ vss
+ vdd
+ vdd
+ x[44]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv45
+ x[44]
+ vss
+ vss
+ vdd
+ vdd
+ x[45]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv46
+ x[45]
+ vss
+ vss
+ vdd
+ vdd
+ x[46]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv47
+ x[46]
+ vss
+ vss
+ vdd
+ vdd
+ dout
+ sky130_fd_sc_hd__inv_2_wrapper
.ends inv_chain_48


.subckt sky130_fd_sc_hd__and2_2_wrapper
+ A
+ B
+ VGND
+ VNB
+ VPB
+ VPWR
+ X

X0
+ A
+ B
+ VGND
+ VNB
+ VPB
+ VPWR
+ X
+ sky130_fd_sc_hd__and2_2
.ends sky130_fd_sc_hd__and2_2_wrapper


.subckt sr_latch
+ s
+ r
+ q
+ qb
+ vdd
+ vss

Xnor_set
+ s
+ q
+ vss
+ vss
+ vdd
+ vdd
+ qb
+ sky130_fd_sc_hd__nor2_2_wrapper
Xnor_reset
+ r
+ qb
+ vss
+ vss
+ vdd
+ vdd
+ q
+ sky130_fd_sc_hd__nor2_2_wrapper
.ends sr_latch


.subckt sky130_fd_sc_hd__mux2_2_wrapper
+ A0
+ A1
+ S
+ VGND
+ VNB
+ VPB
+ VPWR
+ X

X0
+ A0
+ A1
+ S
+ VGND
+ VNB
+ VPB
+ VPWR
+ X
+ sky130_fd_sc_hd__mux2_2
.ends sky130_fd_sc_hd__mux2_2_wrapper


.subckt inv_chain_8
+ din
+ dout
+ vdd
+ vss

Xinv0
+ din
+ vss
+ vss
+ vdd
+ vdd
+ x[0]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv1
+ x[0]
+ vss
+ vss
+ vdd
+ vdd
+ x[1]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv2
+ x[1]
+ vss
+ vss
+ vdd
+ vdd
+ x[2]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv3
+ x[2]
+ vss
+ vss
+ vdd
+ vdd
+ x[3]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv4
+ x[3]
+ vss
+ vss
+ vdd
+ vdd
+ x[4]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv5
+ x[4]
+ vss
+ vss
+ vdd
+ vdd
+ x[5]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv6
+ x[5]
+ vss
+ vss
+ vdd
+ vdd
+ x[6]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv7
+ x[6]
+ vss
+ vss
+ vdd
+ vdd
+ dout
+ sky130_fd_sc_hd__inv_2_wrapper
.ends inv_chain_8


.subckt inv_chain_16
+ din
+ dout
+ vdd
+ vss

Xinv0
+ din
+ vss
+ vss
+ vdd
+ vdd
+ x[0]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv1
+ x[0]
+ vss
+ vss
+ vdd
+ vdd
+ x[1]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv2
+ x[1]
+ vss
+ vss
+ vdd
+ vdd
+ x[2]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv3
+ x[2]
+ vss
+ vss
+ vdd
+ vdd
+ x[3]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv4
+ x[3]
+ vss
+ vss
+ vdd
+ vdd
+ x[4]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv5
+ x[4]
+ vss
+ vss
+ vdd
+ vdd
+ x[5]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv6
+ x[5]
+ vss
+ vss
+ vdd
+ vdd
+ x[6]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv7
+ x[6]
+ vss
+ vss
+ vdd
+ vdd
+ x[7]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv8
+ x[7]
+ vss
+ vss
+ vdd
+ vdd
+ x[8]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv9
+ x[8]
+ vss
+ vss
+ vdd
+ vdd
+ x[9]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv10
+ x[9]
+ vss
+ vss
+ vdd
+ vdd
+ x[10]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv11
+ x[10]
+ vss
+ vss
+ vdd
+ vdd
+ x[11]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv12
+ x[11]
+ vss
+ vss
+ vdd
+ vdd
+ x[12]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv13
+ x[12]
+ vss
+ vss
+ vdd
+ vdd
+ x[13]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv14
+ x[13]
+ vss
+ vss
+ vdd
+ vdd
+ x[14]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv15
+ x[14]
+ vss
+ vss
+ vdd
+ vdd
+ dout
+ sky130_fd_sc_hd__inv_2_wrapper
.ends inv_chain_16


.subckt sky130_fd_sc_hd__bufbuf_16_wrapper
+ A
+ VGND
+ VNB
+ VPB
+ VPWR
+ X

X0
+ A
+ VGND
+ VNB
+ VPB
+ VPWR
+ X
+ sky130_fd_sc_hd__bufbuf_16
.ends sky130_fd_sc_hd__bufbuf_16_wrapper


.subckt mos_w420_l150_m1_nf1_id0
+ d
+ g
+ s
+ b

M0 d g s b nshort w=0.420 l=0.150 nf=1 mult=1
.ends mos_w420_l150_m1_nf1_id0


.subckt openram_dff_wrapper
+ VDD
+ GND
+ CLK
+ D
+ Q
+ Q_N

X0
+ VDD
+ GND
+ CLK
+ D
+ Q
+ Q_N
+ openram_dff
.ends openram_dff_wrapper


.subckt sram_sp_cell_wrapper
+ BL
+ BR
+ VDD
+ VSS
+ WL
+ VNB
+ VPB

X0
+ BL
+ BR
+ VDD
+ VSS
+ WL
+ VNB
+ VPB
+ sram_sp_cell
.ends sram_sp_cell_wrapper


.subckt sram_sp_colend_wrapper
+ BR
+ VDD
+ VSS
+ BL
+ VNB
+ VPB

X0
+ BR
+ VDD
+ VSS
+ BL
+ VNB
+ VPB
+ sram_sp_colend
.ends sram_sp_colend_wrapper


.subckt sram_sp_hstrap_wrapper
+ BR
+ VDD
+ VSS
+ BL
+ VNB
+ VPB

X0
+ BR
+ VDD
+ VSS
+ BL
+ VNB
+ VPB
+ sram_sp_hstrap
.ends sram_sp_hstrap_wrapper


.subckt sram_sp_cell_replica_wrapper
+ BL
+ BR
+ VSS
+ VDD
+ VPB
+ VNB
+ WL

X0
+ BL
+ BR
+ VSS
+ VDD
+ VPB
+ VNB
+ WL
+ sram_sp_cell_replica
.ends sram_sp_cell_replica_wrapper


.subckt dff_array_1
+ vdd
+ vss
+ clk
+ d
+ q
+ qn

Xdff_0
+ vdd
+ vss
+ clk
+ d
+ q
+ qn
+ openram_dff_wrapper
.ends dff_array_1


.subckt column
+ clk
+ vdd
+ vss
+ bl[0]
+ bl[1]
+ bl[2]
+ bl[3]
+ bl[4]
+ bl[5]
+ bl[6]
+ bl[7]
+ br[0]
+ br[1]
+ br[2]
+ br[3]
+ br[4]
+ br[5]
+ br[6]
+ br[7]
+ pc_b
+ sel_b[0]
+ sel_b[1]
+ sel_b[2]
+ sel_b[3]
+ sel_b[4]
+ sel_b[5]
+ sel_b[6]
+ sel_b[7]
+ we[0]
+ we[1]
+ we[2]
+ we[3]
+ we[4]
+ we[5]
+ we[6]
+ we[7]
+ wmask
+ din
+ dout
+ sense_en

Xprecharge_0
+ vdd
+ bl[0]
+ br[0]
+ pc_b
+ precharge
Xread_mux_0
+ sel_b[0]
+ bl[0]
+ br[0]
+ bl_out
+ br_out
+ vdd
+ read_mux
Xwrite_mux_0
+ we[0]
+ wmask
+ q
+ q_b
+ bl[0]
+ br[0]
+ vss
+ write_mux
Xprecharge_1
+ vdd
+ bl[1]
+ br[1]
+ pc_b
+ precharge
Xread_mux_1
+ sel_b[1]
+ bl[1]
+ br[1]
+ bl_out
+ br_out
+ vdd
+ read_mux_1
Xwrite_mux_1
+ we[1]
+ wmask
+ q
+ q_b
+ bl[1]
+ br[1]
+ vss
+ write_mux_1
Xprecharge_2
+ vdd
+ bl[2]
+ br[2]
+ pc_b
+ precharge
Xread_mux_2
+ sel_b[2]
+ bl[2]
+ br[2]
+ bl_out
+ br_out
+ vdd
+ read_mux_2
Xwrite_mux_2
+ we[2]
+ wmask
+ q
+ q_b
+ bl[2]
+ br[2]
+ vss
+ write_mux_2
Xprecharge_3
+ vdd
+ bl[3]
+ br[3]
+ pc_b
+ precharge
Xread_mux_3
+ sel_b[3]
+ bl[3]
+ br[3]
+ bl_out
+ br_out
+ vdd
+ read_mux_3
Xwrite_mux_3
+ we[3]
+ wmask
+ q
+ q_b
+ bl[3]
+ br[3]
+ vss
+ write_mux_3
Xprecharge_4
+ vdd
+ bl[4]
+ br[4]
+ pc_b
+ precharge
Xread_mux_4
+ sel_b[4]
+ bl[4]
+ br[4]
+ bl_out
+ br_out
+ vdd
+ read_mux_4
Xwrite_mux_4
+ we[4]
+ wmask
+ q
+ q_b
+ bl[4]
+ br[4]
+ vss
+ write_mux_4
Xprecharge_5
+ vdd
+ bl[5]
+ br[5]
+ pc_b
+ precharge
Xread_mux_5
+ sel_b[5]
+ bl[5]
+ br[5]
+ bl_out
+ br_out
+ vdd
+ read_mux_5
Xwrite_mux_5
+ we[5]
+ wmask
+ q
+ q_b
+ bl[5]
+ br[5]
+ vss
+ write_mux_5
Xprecharge_6
+ vdd
+ bl[6]
+ br[6]
+ pc_b
+ precharge
Xread_mux_6
+ sel_b[6]
+ bl[6]
+ br[6]
+ bl_out
+ br_out
+ vdd
+ read_mux_6
Xwrite_mux_6
+ we[6]
+ wmask
+ q
+ q_b
+ bl[6]
+ br[6]
+ vss
+ write_mux_6
Xprecharge_7
+ vdd
+ bl[7]
+ br[7]
+ pc_b
+ precharge
Xread_mux_7
+ sel_b[7]
+ bl[7]
+ br[7]
+ bl_out
+ br_out
+ vdd
+ read_mux_7
Xwrite_mux_7
+ we[7]
+ wmask
+ q
+ q_b
+ bl[7]
+ br[7]
+ vss
+ write_mux_7
Xsense_amp
+ sense_en
+ br_out
+ bl_out
+ sa_outn
+ sa_outp
+ vdd
+ vss
+ sramgen_sp_sense_amp_wrapper
Xbuf
+ vdd
+ vss
+ sa_outp
+ sa_outn
+ dout
+ diff_buf_outn
+ diff_buf
Xdff
+ vdd
+ vss
+ clk
+ din
+ q
+ q_b
+ openram_dff_wrapper
.ends column


.subckt mos_w2000_l150_m1_nf1_id1
+ d
+ g
+ s
+ b

M0 d g s b pshort w=2.000 l=0.150 nf=1 mult=1
.ends mos_w2000_l150_m1_nf1_id1


.subckt mos_w1200_l150_m1_nf1_id1
+ d
+ g
+ s
+ b

M0 d g s b pshort w=1.200 l=0.150 nf=1 mult=1
.ends mos_w1200_l150_m1_nf1_id1


.subckt nand2
+ vdd
+ vss
+ a
+ b
+ y

Xn1
+ x
+ a
+ vss
+ vss
+ mos_w8000_l150_m1_nf1_id0
Xn2
+ y
+ b
+ x
+ vss
+ mos_w8000_l150_m1_nf1_id0
Xp1
+ y
+ a
+ vdd
+ vdd
+ mos_w2000_l150_m1_nf1_id1
Xp2
+ y
+ b
+ vdd
+ vdd
+ mos_w2000_l150_m1_nf1_id1
.ends nand2


.subckt inv
+ vdd
+ vss
+ din
+ din_b

XMP0
+ din_b
+ din
+ vdd
+ vdd
+ mos_w13600_l150_m1_nf1_id1
XMN0
+ din_b
+ din
+ vss
+ vss
+ mos_w1200_l150_m1_nf1_id0
.ends inv


.subckt and2_2
+ vdd
+ a
+ b
+ y
+ yb
+ vss

X0
+ vdd
+ vss
+ a
+ b
+ yb
+ nand2
X0_1
+ vdd
+ vss
+ yb
+ y
+ inv
.ends and2_2


.subckt and2_3
+ vdd
+ a
+ b
+ y
+ yb
+ vss

X0
+ vdd
+ vss
+ a
+ b
+ yb
+ nand2_2
X0_1
+ vdd
+ vss
+ yb
+ y
+ inv_2
.ends and2_3


.subckt and3
+ vdd
+ a
+ b
+ c
+ y
+ yb
+ vss

X0
+ vdd
+ vss
+ a
+ b
+ c
+ yb
+ nand3
X0_1
+ vdd
+ vss
+ yb
+ y
+ inv_2
.ends and3


.subckt and3_1
+ vdd
+ a
+ b
+ c
+ y
+ yb
+ vss

X0
+ vdd
+ vss
+ a
+ b
+ c
+ yb
+ nand3_1
X0_1
+ vdd
+ vss
+ yb
+ y
+ inv_1
.ends and3_1


.subckt nand2_1
+ vdd
+ vss
+ a
+ b
+ y

Xn1
+ x
+ a
+ vss
+ vss
+ mos_w4000_l150_m1_nf1_id0
Xn2
+ y
+ b
+ x
+ vss
+ mos_w4000_l150_m1_nf1_id0
Xp1
+ y
+ a
+ vdd
+ vdd
+ mos_w4000_l150_m1_nf1_id1
Xp2
+ y
+ b
+ vdd
+ vdd
+ mos_w4000_l150_m1_nf1_id1
.ends nand2_1


.subckt inv_1
+ vdd
+ vss
+ din
+ din_b

XMP0
+ din_b
+ din
+ vdd
+ vdd
+ mos_w4000_l150_m1_nf1_id1
XMN0
+ din_b
+ din
+ vss
+ vss
+ mos_w2000_l150_m1_nf1_id0
.ends inv_1


.subckt inv_chain_9
+ din
+ dout
+ vdd
+ vss

Xinv0
+ din
+ vss
+ vss
+ vdd
+ vdd
+ x[0]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv1
+ x[0]
+ vss
+ vss
+ vdd
+ vdd
+ x[1]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv2
+ x[1]
+ vss
+ vss
+ vdd
+ vdd
+ x[2]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv3
+ x[2]
+ vss
+ vss
+ vdd
+ vdd
+ x[3]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv4
+ x[3]
+ vss
+ vss
+ vdd
+ vdd
+ x[4]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv5
+ x[4]
+ vss
+ vss
+ vdd
+ vdd
+ x[5]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv6
+ x[5]
+ vss
+ vss
+ vdd
+ vdd
+ x[6]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv7
+ x[6]
+ vss
+ vss
+ vdd
+ vdd
+ x[7]
+ sky130_fd_sc_hd__inv_2_wrapper
Xinv8
+ x[7]
+ vss
+ vss
+ vdd
+ vdd
+ dout
+ sky130_fd_sc_hd__inv_2_wrapper
.ends inv_chain_9


.subckt sky130_fd_sc_hd__and2_4_wrapper
+ A
+ B
+ VGND
+ VNB
+ VPB
+ VPWR
+ X

X0
+ A
+ B
+ VGND
+ VNB
+ VPB
+ VPWR
+ X
+ sky130_fd_sc_hd__and2_4
.ends sky130_fd_sc_hd__and2_4_wrapper


.subckt sky130_fd_sc_hd__nor2_2_wrapper
+ A
+ B
+ VGND
+ VNB
+ VPB
+ VPWR
+ Y

X0
+ A
+ B
+ VGND
+ VNB
+ VPB
+ VPWR
+ Y
+ sky130_fd_sc_hd__nor2_2
.ends sky130_fd_sc_hd__nor2_2_wrapper


.subckt read_mux
+ sel_b
+ bl
+ br
+ bl_out
+ br_out
+ vdd

XMBL
+ bl_out
+ sel_b
+ bl
+ vdd
+ mos_w3000_l150_m1_nf1_id1
XMBR
+ br_out
+ sel_b
+ br
+ vdd
+ mos_w3000_l150_m1_nf1_id1
.ends read_mux


.subckt write_mux
+ we
+ wmask
+ data
+ data_b
+ bl
+ br
+ vss

XMMUXBR
+ br
+ data
+ x
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMMUXBL
+ bl
+ data_b
+ x
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMWMASK
+ x
+ wmask
+ y
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMPD
+ y
+ we
+ vss
+ vss
+ mos_w2400_l150_m1_nf1_id0
.ends write_mux


.subckt read_mux_1
+ sel_b
+ bl
+ br
+ bl_out
+ br_out
+ vdd

XMBL
+ bl_out
+ sel_b
+ bl
+ vdd
+ mos_w3000_l150_m1_nf1_id1
XMBR
+ br_out
+ sel_b
+ br
+ vdd
+ mos_w3000_l150_m1_nf1_id1
.ends read_mux_1


.subckt write_mux_1
+ we
+ wmask
+ data
+ data_b
+ bl
+ br
+ vss

XMMUXBR
+ br
+ data
+ x
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMMUXBL
+ bl
+ data_b
+ x
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMWMASK
+ x
+ wmask
+ y
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMPD
+ y
+ we
+ vss
+ vss
+ mos_w2400_l150_m1_nf1_id0
.ends write_mux_1


.subckt read_mux_2
+ sel_b
+ bl
+ br
+ bl_out
+ br_out
+ vdd

XMBL
+ bl_out
+ sel_b
+ bl
+ vdd
+ mos_w3000_l150_m1_nf1_id1
XMBR
+ br_out
+ sel_b
+ br
+ vdd
+ mos_w3000_l150_m1_nf1_id1
.ends read_mux_2


.subckt write_mux_2
+ we
+ wmask
+ data
+ data_b
+ bl
+ br
+ vss

XMMUXBR
+ br
+ data
+ x
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMMUXBL
+ bl
+ data_b
+ x
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMWMASK
+ x
+ wmask
+ y
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMPD
+ y
+ we
+ vss
+ vss
+ mos_w2400_l150_m1_nf1_id0
.ends write_mux_2


.subckt read_mux_3
+ sel_b
+ bl
+ br
+ bl_out
+ br_out
+ vdd

XMBL
+ bl_out
+ sel_b
+ bl
+ vdd
+ mos_w3000_l150_m1_nf1_id1
XMBR
+ br_out
+ sel_b
+ br
+ vdd
+ mos_w3000_l150_m1_nf1_id1
.ends read_mux_3


.subckt write_mux_3
+ we
+ wmask
+ data
+ data_b
+ bl
+ br
+ vss

XMMUXBR
+ br
+ data
+ x
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMMUXBL
+ bl
+ data_b
+ x
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMWMASK
+ x
+ wmask
+ y
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMPD
+ y
+ we
+ vss
+ vss
+ mos_w2400_l150_m1_nf1_id0
.ends write_mux_3


.subckt read_mux_4
+ sel_b
+ bl
+ br
+ bl_out
+ br_out
+ vdd

XMBL
+ bl_out
+ sel_b
+ bl
+ vdd
+ mos_w3000_l150_m1_nf1_id1
XMBR
+ br_out
+ sel_b
+ br
+ vdd
+ mos_w3000_l150_m1_nf1_id1
.ends read_mux_4


.subckt write_mux_4
+ we
+ wmask
+ data
+ data_b
+ bl
+ br
+ vss

XMMUXBR
+ br
+ data
+ x
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMMUXBL
+ bl
+ data_b
+ x
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMWMASK
+ x
+ wmask
+ y
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMPD
+ y
+ we
+ vss
+ vss
+ mos_w2400_l150_m1_nf1_id0
.ends write_mux_4


.subckt read_mux_5
+ sel_b
+ bl
+ br
+ bl_out
+ br_out
+ vdd

XMBL
+ bl_out
+ sel_b
+ bl
+ vdd
+ mos_w3000_l150_m1_nf1_id1
XMBR
+ br_out
+ sel_b
+ br
+ vdd
+ mos_w3000_l150_m1_nf1_id1
.ends read_mux_5


.subckt write_mux_5
+ we
+ wmask
+ data
+ data_b
+ bl
+ br
+ vss

XMMUXBR
+ br
+ data
+ x
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMMUXBL
+ bl
+ data_b
+ x
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMWMASK
+ x
+ wmask
+ y
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMPD
+ y
+ we
+ vss
+ vss
+ mos_w2400_l150_m1_nf1_id0
.ends write_mux_5


.subckt read_mux_6
+ sel_b
+ bl
+ br
+ bl_out
+ br_out
+ vdd

XMBL
+ bl_out
+ sel_b
+ bl
+ vdd
+ mos_w3000_l150_m1_nf1_id1
XMBR
+ br_out
+ sel_b
+ br
+ vdd
+ mos_w3000_l150_m1_nf1_id1
.ends read_mux_6


.subckt write_mux_6
+ we
+ wmask
+ data
+ data_b
+ bl
+ br
+ vss

XMMUXBR
+ br
+ data
+ x
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMMUXBL
+ bl
+ data_b
+ x
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMWMASK
+ x
+ wmask
+ y
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMPD
+ y
+ we
+ vss
+ vss
+ mos_w2400_l150_m1_nf1_id0
.ends write_mux_6


.subckt read_mux_7
+ sel_b
+ bl
+ br
+ bl_out
+ br_out
+ vdd

XMBL
+ bl_out
+ sel_b
+ bl
+ vdd
+ mos_w3000_l150_m1_nf1_id1
XMBR
+ br_out
+ sel_b
+ br
+ vdd
+ mos_w3000_l150_m1_nf1_id1
.ends read_mux_7


.subckt write_mux_7
+ we
+ wmask
+ data
+ data_b
+ bl
+ br
+ vss

XMMUXBR
+ br
+ data
+ x
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMMUXBL
+ bl
+ data_b
+ x
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMWMASK
+ x
+ wmask
+ y
+ vss
+ mos_w2400_l150_m1_nf1_id0
XMPD
+ y
+ we
+ vss
+ vss
+ mos_w2400_l150_m1_nf1_id0
.ends write_mux_7


.subckt sramgen_sp_sense_amp_wrapper
+ clk
+ inn
+ inp
+ outn
+ outp
+ VDD
+ VSS

X0
+ clk
+ inn
+ inp
+ outn
+ outp
+ VDD
+ VSS
+ sramgen_sp_sense_amp
.ends sramgen_sp_sense_amp_wrapper


.subckt diff_buf
+ vdd
+ vss
+ din1
+ din2
+ dout1
+ dout2

Xbuf_1
+ vdd
+ vss
+ din1
+ dout1
+ buf
Xbuf_2
+ vdd
+ vss
+ din2
+ dout2
+ buf
.ends diff_buf


.subckt mos_w8000_l150_m1_nf1_id0
+ d
+ g
+ s
+ b

M0 d g s b nshort w=8.000 l=0.150 nf=1 mult=1
.ends mos_w8000_l150_m1_nf1_id0


.subckt mos_w13600_l150_m1_nf1_id1
+ d
+ g
+ s
+ b

M0 d g s b pshort w=13.600 l=0.150 nf=1 mult=1
.ends mos_w13600_l150_m1_nf1_id1


.subckt mos_w1200_l150_m1_nf1_id0
+ d
+ g
+ s
+ b

M0 d g s b nshort w=1.200 l=0.150 nf=1 mult=1
.ends mos_w1200_l150_m1_nf1_id0


.subckt nand2_2
+ vdd
+ vss
+ a
+ b
+ y

Xn1
+ x
+ a
+ vss
+ vss
+ mos_w4000_l150_m1_nf1_id0
Xn2
+ y
+ b
+ x
+ vss
+ mos_w4000_l150_m1_nf1_id0
Xp1
+ y
+ a
+ vdd
+ vdd
+ mos_w1000_l150_m1_nf1_id1
Xp2
+ y
+ b
+ vdd
+ vdd
+ mos_w1000_l150_m1_nf1_id1
.ends nand2_2


.subckt inv_2
+ vdd
+ vss
+ din
+ din_b

XMP0
+ din_b
+ din
+ vdd
+ vdd
+ mos_w6800_l150_m1_nf1_id1
XMN0
+ din_b
+ din
+ vss
+ vss
+ mos_w600_l150_m1_nf1_id0
.ends inv_2


.subckt nand3
+ vdd
+ vss
+ a
+ b
+ c
+ y

Xn1
+ x1
+ a
+ vss
+ vss
+ mos_w4000_l150_m1_nf1_id0
Xn2
+ x2
+ b
+ x1
+ vss
+ mos_w4000_l150_m1_nf1_id0
Xn3
+ y
+ c
+ x2
+ vss
+ mos_w4000_l150_m1_nf1_id0
Xp1
+ y
+ a
+ vdd
+ vdd
+ mos_w1000_l150_m1_nf1_id1
Xp2
+ y
+ b
+ vdd
+ vdd
+ mos_w1000_l150_m1_nf1_id1
Xp3
+ y
+ c
+ vdd
+ vdd
+ mos_w1000_l150_m1_nf1_id1
.ends nand3


.subckt nand3_1
+ vdd
+ vss
+ a
+ b
+ c
+ y

Xn1
+ x1
+ a
+ vss
+ vss
+ mos_w4000_l150_m1_nf1_id0
Xn2
+ x2
+ b
+ x1
+ vss
+ mos_w4000_l150_m1_nf1_id0
Xn3
+ y
+ c
+ x2
+ vss
+ mos_w4000_l150_m1_nf1_id0
Xp1
+ y
+ a
+ vdd
+ vdd
+ mos_w4000_l150_m1_nf1_id1
Xp2
+ y
+ b
+ vdd
+ vdd
+ mos_w4000_l150_m1_nf1_id1
Xp3
+ y
+ c
+ vdd
+ vdd
+ mos_w4000_l150_m1_nf1_id1
.ends nand3_1


.subckt mos_w4000_l150_m1_nf1_id0
+ d
+ g
+ s
+ b

M0 d g s b nshort w=4.000 l=0.150 nf=1 mult=1
.ends mos_w4000_l150_m1_nf1_id0


.subckt mos_w4000_l150_m1_nf1_id1
+ d
+ g
+ s
+ b

M0 d g s b pshort w=4.000 l=0.150 nf=1 mult=1
.ends mos_w4000_l150_m1_nf1_id1


.subckt mos_w2000_l150_m1_nf1_id0
+ d
+ g
+ s
+ b

M0 d g s b nshort w=2.000 l=0.150 nf=1 mult=1
.ends mos_w2000_l150_m1_nf1_id0


.subckt mos_w3000_l150_m1_nf1_id1
+ d
+ g
+ s
+ b

M0 d g s b pshort w=3.000 l=0.150 nf=1 mult=1
.ends mos_w3000_l150_m1_nf1_id1


.subckt mos_w2400_l150_m1_nf1_id0
+ d
+ g
+ s
+ b

M0 d g s b nshort w=2.400 l=0.150 nf=1 mult=1
.ends mos_w2400_l150_m1_nf1_id0


.subckt buf
+ vdd
+ vss
+ din
+ dout

Xinv_1
+ vdd
+ vss
+ din
+ x
+ inv_3
Xinv_2
+ vdd
+ vss
+ x
+ dout
+ inv_3
.ends buf


.subckt mos_w1000_l150_m1_nf1_id1
+ d
+ g
+ s
+ b

M0 d g s b pshort w=1.000 l=0.150 nf=1 mult=1
.ends mos_w1000_l150_m1_nf1_id1


.subckt mos_w6800_l150_m1_nf1_id1
+ d
+ g
+ s
+ b

M0 d g s b pshort w=6.800 l=0.150 nf=1 mult=1
.ends mos_w6800_l150_m1_nf1_id1


.subckt mos_w600_l150_m1_nf1_id0
+ d
+ g
+ s
+ b

M0 d g s b nshort w=0.600 l=0.150 nf=1 mult=1
.ends mos_w600_l150_m1_nf1_id0


.subckt inv_3
+ vdd
+ vss
+ din
+ din_b

XMP0
+ din_b
+ din
+ vdd
+ vdd
+ mos_w2000_l150_m1_nf1_id1
XMN0
+ din_b
+ din
+ vss
+ vss
+ mos_w1200_l150_m1_nf1_id0
.ends inv_3

.include "/bwrcq/C/rahulkumar/sky130/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/and2/sky130_fd_sc_hd__and2_2.spice"
.include "/bwrcq/C/rahulkumar/sky130/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/mux2/sky130_fd_sc_hd__mux2_2.spice"
.include "/bwrcq/C/rahulkumar/sky130/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/nor2/sky130_fd_sc_hd__nor2_2.spice"
.include "/bwrcq/C/rahulkumar/sky130/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/inv/sky130_fd_sc_hd__inv_2.spice"
.include "/bwrcq/C/rahulkumar/personal/sram223/tech/sky130/spice/openram_dff.spice"
.include "/bwrcq/C/rahulkumar/personal/sram223/tech/sky130/spice/sram_sp_cell.spice"
.include "/bwrcq/C/rahulkumar/personal/sram223/tech/sky130/spice/sram_sp_colend.spice"
.include "/bwrcq/C/rahulkumar/personal/sram223/tech/sky130/spice/sram_sp_hstrap.spice"
.include "/bwrcq/C/rahulkumar/sky130/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/and2/sky130_fd_sc_hd__and2_4.spice"
.include "/bwrcq/C/rahulkumar/sky130/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/bufbuf/sky130_fd_sc_hd__bufbuf_16.spice"
.include "/bwrcq/C/rahulkumar/personal/sram223/tech/sky130/spice/sram_sp_cell_replica.spice"
.include "/bwrcq/C/rahulkumar/personal/sram223/tech/sky130/spice/sramgen_sp_sense_amp.spice"
