# âš™ï¸ RISC-V Architecture and Physical Design Flow (Qflow)

<img width="2174" height="834" alt="image" src="https://github.com/user-attachments/assets/9390a880-f9a0-4f3f-8943-8c04ce342f9f" />

---

## ğŸ§  Overview

This figure demonstrates the **complete VLSI design flow** using **RISC-V architecture** â€” from writing a high-level C program to generating its **physical layout** ready for fabrication using open-source EDA tools.

It represents the link between **software (instruction-level)** and **hardware (circuit-level)** design.

---

## ğŸ§© Left Side â€” RISC-V Architecture (Software to Assembly)

### ğŸ”¹ Step 1: Writing the Source Code
A simple C program named `swap.c` is written:

```c
#include <stdio.h>

swap (size_t my[], size_t s)
{
    size_t temp;
    temp = my[s];
    my[s] = my[s+1];
    my[s+1] = temp;
}
```
**This program swaps two elements in an array.**

---
## ğŸ”¹ Step 2: Compilation and Disassembly

The program is compiled using the RISC-V GCC toolchain and disassembled using:
```
riscv64-unknown-elf-objdump -d swap.o
```

**This converts the compiled object file (swap.o) into RISC-V assembly instructions.**



## ğŸ”¹ Step 3: What It Represents

Each line corresponds to a RISC-V instruction.

**These instructions describe how the processor executes the swap function step-by-step.**

This is the Instruction Set Architecture (ISA) level, showing the bridge between high-level programming and hardware operation.

**Hence, the RISC-V Architecture defines how the processor interprets and executes each instruction.**

---

# ğŸ§± Right Side â€” Layout Generation (Qflow / Physical Design)
## ğŸ”¹ Step 4: RTL-to-GDSII Flow

After verification at the RTL (Register Transfer Level), the design is passed through a physical design flow using Qflow, which includes:

Synthesis â€“ Converts Verilog RTL code into a gate-level netlist (using Yosys).

Placement â€“ Determines the position of standard cells (using GrayWolf).

Routing â€“ Connects all logic gates with metal layers (using QRouter).

Layout View â€“ The final physical arrangement of cells and interconnects, visualized using Magic.

## ğŸ”¹ Step 5: What the Layout Shows

The right image shows the layout view:

Each colored block (e.g., OAI21X1, DFFPOSX1, INVX8) represents a standard cell such as:

**Logic gates (AND, OR, INV)**

**Flip-flops (DFF)**

**Buffers (BUF)**

**The pink and blue layers represent metal routing layers connecting these cells.**

**The â€œFILLâ€ cells are added to maintain uniform density for manufacturing.**

**This layout is generated automatically based on timing and area constraints.**

## This process demonstrates the complete open-source ASIC flow:
```
âœ” C code â†’ RISC-V ISA â†’ RTL â†’ Gates â†’ Layout â†’ Silicon
```
