$date
	Fri Sep 08 12:59:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module day2_tb $end
$var wire 1 ! q_sync_rst $end
$var wire 1 " q_no_rst $end
$var wire 1 # q_async_rst $end
$var reg 1 $ clk $end
$var reg 1 % d $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % d $end
$var wire 1 & rst $end
$var reg 1 # q_async_rst $end
$var reg 1 " q_no_rst $end
$var reg 1 ! q_sync_rst $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
0%
0$
0#
x"
x!
$end
#5
0"
0!
0&
1$
#10
0$
#15
1#
1%
1$
#20
0$
#25
1"
1!
1$
#30
0$
#35
1$
#40
0#
1&
0$
#45
0!
1$
#50
0$
#55
1#
0&
1$
#60
0$
#65
1!
1$
#70
0$
#75
1$
