Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 24 21:26:37 2024
| Host         : DESKTOP-CQD30JI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Adder_Design_wrapper_control_sets_placed.rpt
| Design       : Adder_Design_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    48 |
|    Minimum number of control sets                        |    48 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   140 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    48 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     3 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             126 |           40 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              98 |           33 |
| Yes          | No                    | No                     |             506 |          114 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             170 |           47 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                    |                                                                            Enable Signal                                                                            |                                                                       Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                                             |                1 |              2 |         2.00 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Adder_Design_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |         4.00 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Adder_Design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                            |                2 |              4 |         2.00 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                         | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                              | Adder_Design_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                1 |              4 |         4.00 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                            | Adder_Design_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                1 |              4 |         4.00 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0               | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0              | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/PS7_i_0[0]                                                                            | Adder_Design_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                         |                2 |              6 |         3.00 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                           | Adder_Design_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                         |                2 |              6 |         3.00 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg[0]                                                                      | Adder_Design_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                         |                2 |              6 |         3.00 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                     | Adder_Design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |              6 |         6.00 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                               | Adder_Design_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                         |                3 |              8 |         2.67 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1_n_0 |                                                                                                                                                             |                2 |              9 |         4.50 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                             |                5 |              9 |         1.80 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                    |                                                                                                                                                             |                2 |              9 |         4.50 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1[0]      |                                                                                                                                                             |                6 |              9 |         1.50 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Adder_Design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             10 |         2.50 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                          | Adder_Design_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                         |                4 |             12 |         3.00 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.s_axi_rvalid_i                                                                    | Adder_Design_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                         |                2 |             12 |         6.00 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                             |                4 |             13 |         3.25 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Adder_Design_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                         |                6 |             14 |         2.33 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                             |                                                                                                                                                             |                2 |             14 |         7.00 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                    |                                                                                                                                                             |                2 |             14 |         7.00 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Adder_Design_i/axi_gpio_a/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                    |                2 |             16 |         8.00 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                      | Adder_Design_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                4 |             16 |         4.00 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2         |                                                                                                                                                             |                3 |             16 |         5.33 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                       | Adder_Design_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                3 |             17 |         5.67 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | Adder_Design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             19 |         3.17 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                         |                                                                                                                                                             |                6 |             19 |         3.17 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                             |                9 |             22 |         2.44 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Adder_Design_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                8 |             32 |         4.00 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          | Adder_Design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0                                                    |                7 |             32 |         4.57 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                             |                9 |             34 |         3.78 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                                             |                9 |             35 |         3.89 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                  |                                                                                                                                                             |               10 |             45 |         4.50 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                      |                                                                                                                                                             |                7 |             45 |         6.43 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]      |                                                                                                                                                             |                8 |             45 |         5.62 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                  |                                                                                                                                                             |                9 |             45 |         5.00 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0                                                                   |                                                                                                                                                             |                7 |             46 |         6.57 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_inv_0                                                                   |                                                                                                                                                             |                9 |             46 |         5.11 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                    |                                                                                                                                                             |                9 |             47 |         5.22 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 | Adder_Design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                             |                                                                                                                                                             |               12 |             47 |         3.92 |
|  Adder_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     |                                                                                                                                                             |               41 |            127 |         3.10 |
+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


