#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2019.06
# platform  : Linux 3.10.0-1160.el7.x86_64
# version   : 2019.06p002 64 bits
# build date: 2019.08.30 18:14:52 PDT
#----------------------------------------
# started Mon Nov 11 17:29:43 CET 2024
# hostname  : ws7.lab003.kel.net
# pid       : 21998
# arguments : '-label' 'session_0' '-console' 'ws7.lab003.kel.net:45262' '-style' 'windows' '-data' 'AQAAADx/////AAAAAAAAA3oBAAAAEABMAE0AUgBFAE0ATwBWAEU=' '-proj' '/nethome/vajo.simic/Desktop/Formalna_verifikacija/kolokvium_1/jgproject/sessionLogs/session_0' '-init' '-hidden' '/nethome/vajo.simic/Desktop/Formalna_verifikacija/kolokvium_1/jgproject/.tmp/.initCmds.tcl' 'do.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2019 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /nethome/vajo.simic/Desktop/Formalna_verifikacija/kolokvium_1/jgproject/sessionLogs/session_0

/nethome/vajo.simic/Desktop/Formalna_verifikacija/kolokvium_1/jgproject/jg.log
INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/nethome/vajo.simic/.config/jasper/jaspergold.conf".
% analyze -vhdl2k black_box.vhd
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file 'black_box.vhd'
[INFO (VHDL-1012)] black_box.vhd(5): analyzing entity 'black_box'
[INFO (VHDL-1010)] black_box.vhd(31): analyzing architecture 'behavioral'
% analyze -sv09 top.sv
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2019-20/RHELx86/JASPER_2019.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top.sv'
% elaborate -top {top}
INFO (ISW003): Top module name is "top".
[INFO (VERI-1018)] top.sv(1): compiling module 'top'
[WARN (VERI-1060)] top.sv(55): 'initial' construct ignored
[INFO (VHDL-1067)] black_box.vhd(5): executing 'black_box(Behavioral)'
[WARN (VERI-1796)] top.sv(80): system function call isunknown with non-constant argument is not synthesizable
WARNING (WOBS002): top.sv(132): Weakly embedded unbounded sequence in a ASSERT directive.
INFO (IOBS001): top.sv(135): Liveness property has safety component.
INFO (IOBS001): top.sv(137): Liveness property has safety component.
INFO (IOBS001): top.sv(139): Liveness property has safety component.
INFO (IOBS001): top.sv(141): Liveness property has safety component.
top
[<embedded>] % clock clk
[<embedded>] % reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % prove -bg -all
Hpcustom1: Custom engine code is hT3NZbhPPfqY2AbBQnsjfOxn6c+6e6yL+/e8fYueaMCoQAEA
INFO (IPF036): Starting proof on task: "<embedded>", 22 properties to prove with 0 already proven/unreachable
background 0
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 6 of 6 design flops, 0 of 0 design latches, 109 of 109 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom2: Custom engine code is hT3N/LhP/2Dz3DrVSe2lNjiSpGmyu5Klv2ELvwL2WCQ+iY7rtAZ05ZC7TYTjerFjm57AUr54KxI2LGPAdQPc+eiMri1dI47yA50CRDdixbORmxz6cC+fZzChw2WXiQWUpM8rQS1DvRGCnsdRtkwXwn5/wC8U1oGSk2zvtl/p5mB+RV+nlTid0KCMqOgMR7nmW6XEAQA
Ncustom3: Custom engine code is hT3NR7hPByLp3DrFSTPhwoIgCxPsqvZp21H/ym7EyTra3ms6eTBVZwJJnDhKmpN3woHootcWDlvmP07qcJRE1mUlIYMcSXUf1ExUD+hh5xN33vG9+qWOknUTM64CUjZpIk7qvPS+5IOws79QOzn5IqFPWD8RgByBUKPsu4ZUa9AO97P6cus4/HdmN+iijpsbAG5PrODXEeit9bdDREds7k7Rd2Vug5lgs78jIAEA
Ncustom4: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom5: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "top._assert_1" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 19
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 22059@ws7.lab003.kel.net(local) jg_21998_ws7.lab003.kel.net_1
0.0.Hp: Proofgrid shell started at 22060@ws7.lab003.kel.net(local) jg_21998_ws7.lab003.kel.net_1
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "top._assert_1:precondition1"	[0.00 s].
0.0.N: Starting proof for property "top._assert_3:precondition1"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 32 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 32 was found for the property "top._assert_1:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 32 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 32 was found for the property "top._assert_3:precondition1" in 0.15 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "top._assert_1:precondition1" was covered in 4 cycles in 1.61 s.
INFO (IPF047): 0.0.N: The cover property "top._assert_2:precondition1" was covered in 4 cycles in 1.61 s by the incidental trace "top._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "top._assert_4:precondition1" was covered in 4 cycles in 1.61 s by the incidental trace "top._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "top._assert_5:precondition1" was covered in 3 cycles in 1.61 s by the incidental trace "top._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "top._assert_6:precondition1" was covered in 2 cycles in 1.61 s by the incidental trace "top._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "top._assert_8:precondition1" was covered in 3 cycles in 1.61 s by the incidental trace "top._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "top._assert_9:precondition1" was covered in 3 cycles in 1.61 s by the incidental trace "top._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "top._assert_11:precondition1" was covered in 4 cycles in 1.61 s by the incidental trace "top._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "top._assert_3:precondition1" was covered in 4 cycles in 1.61 s.
INFO (IPF047): 0.0.N: The cover property "top._assert_7:precondition1" was covered in 2 cycles in 1.61 s by the incidental trace "top._assert_1:precondition1".
0.0.N: Stopped processing property "top._assert_1:precondition1"	[1.61 s].
0.0.N: Stopped processing property "top._assert_3:precondition1"	[1.61 s].
0.0.N: Starting proof for property "top._assert_2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "top._assert_2" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "top._assert_2" was proven in 1.47 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "top._assert_10" was proven in 1.47 s.
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "top._assert_2"	[0.00 s].
0.0.N: Starting proof for property "top._assert_3"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 33554432 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 33554432 was found for the property "top._assert_3" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Lemmas used(4): ?2
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "top._assert_6" was proven in 1.47 s.
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.01 s]
0.0.Hp: A trace with 5 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "top._assert_10:precondition1" was covered in 5 cycles in 1.47 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Lemmas used(9): ?3
0.0.Hp: Trace Attempt  8	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top._assert_3" was proven in 1.47 s.
0.0.Hp: Trace Attempt  9	[0.01 s]
0.0.N: Stopped processing property "top._assert_3"	[0.00 s].
0.0.N: Starting proof for property "top._assert_4"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 65536 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 65536 was found for the property "top._assert_4" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Lemmas used(11): ?4
0.0.Hp: Trace Attempt 10	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "top._assert_4" was proven in 1.47 s.
0.0.Hp: Trace Attempt 11	[0.01 s]
0.0.N: Stopped processing property "top._assert_4"	[0.00 s].
0.0.N: Starting proof for property "top._assert_5"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Lemmas used(26): ?5
0.0.Hp: Trace Attempt 25	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "top._assert_8" was proven in 1.47 s.
0.0.Hp: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  4	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.Ht: Proofgrid shell started at 22074@ws7.lab003.kel.net(local) jg_21998_ws7.lab003.kel.net_1
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.B: Proofgrid shell started at 22075@ws7.lab003.kel.net(local) jg_21998_ws7.lab003.kel.net_1
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "top._assert_5"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 32	[0.19 s]
0.0.N: A proof was found: No trace exists. [0.20 s]
INFO (IPF057): 0.0.N: The property "top._assert_5" was proven in 0.00 s.
0.0.N: Stopped processing property "top._assert_5"	[0.00 s].
0.0.N: Starting proof for property "top._assert_7"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Stopped processing property "top._assert_5"	[0.00 s].
0.0.B: Starting proof for property "top._assert_7"	[0.00 s].
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Ht: Trace Attempt 50	[0.00 s]
0.0.Ht: A trace with 18+32 cycles was found (stem + loop). [0.00 s]
INFO (IPF069): 0.0.Ht: A counterexample (cex) with 18+32 cycles was found for the property "top._assert_7" in 0.00 s (stem + loop).
0.0.B: Stopped processing property "top._assert_7"	[0.00 s].
0.0.B: Starting proof for property "top._assert_9"	[0.00 s].
0.0.N: Stopped processing property "top._assert_7"	[0.00 s].
0.0.N: Starting proof for property "top._assert_9"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  4	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0: ProofGrid usable level: 2
0.0.N: Trace Attempt 33	[0.29 s]
0.0.N: A proof was found: No trace exists. [0.32 s]
INFO (IPF057): 0.0.N: The property "top._assert_9" was proven in 0.00 s.
0.0.N: Stopped processing property "top._assert_9"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "top._assert_11"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Stopped processing property "top._assert_9"	[0.00 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "top._assert_11"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.17 s]
0.0.N: Trace Attempt  2	[0.17 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.N: Trace Attempt  5	[0.18 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.85]
0.0.N: Trace Attempt 43	[0.29 s]
0.0.N: A proof was found: No trace exists. [0.31 s]
INFO (IPF057): 0.0.N: The property "top._assert_11" was proven in 0.00 s.
0.0.N: Stopped processing property "top._assert_11"	[0.00 s].
0.0.N: Interrupted. [0.83 s]
0.0.Ht: Trace Attempt 785	[0.31 s]
0.0.Ht: Interrupted. [0.67 s]
0.0.N: Exited with Success (@ 0.85 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 0.85 s)
0.0.Hp: Trace Attempt 108	[0.30 s]
0.0.Hp: Interrupted. [0.85 s]
0.0.B: Stopped processing property "top._assert_11"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.85 s)
0.0.B: Trace Attempt 464	[0.31 s]
0.0.B: Interrupted. [0.66 s]
0.0.B: Exited with Success (@ 0.85 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.74        0.85        0.00       53.40 %
     Hp        0.46        0.85        0.00       64.60 %
     Ht        0.17        0.68        0.00       79.72 %
      B        0.18        0.66        0.00       78.29 %
    all        0.39        0.76        0.00       66.05 %

    Data read    : 121.62 kiB
    Data written : 4.62 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 22
                 assertions                   : 11
                  - proven                    : 10 (90.9091%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (9.09091%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 11
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 11 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::top._assert_7 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::top._assert_7".
cex
[<embedded>] % visualize -property <embedded>::top._assert_1:precondition1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::top._assert_1:precondition1".
covered
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
