// Seed: 2713144257
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout tri1 id_2;
  output wire id_1;
  assign id_2 = -1;
endmodule
module module_0 (
    output wand  module_1,
    input  tri   id_1,
    output uwire id_2,
    output uwire id_3,
    output wor   id_4
    , id_6
);
  assign id_2 = -id_1 / -1;
  assign id_6 = id_1;
  assign id_3 = 1'b0 - id_6;
  logic [7:0] id_7;
  assign id_7[1] = 1 == 1 - -1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_2 = 0;
  wire id_8 = {-1'b0, 1 - 1};
endmodule
