Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 23:40:59 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_41/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.095        0.000                      0                 2129        0.006        0.000                      0                 2129        2.019        0.000                       0                  2130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.295}        4.589           217.912         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.095        0.000                      0                 2129        0.006        0.000                      0                 2129        2.019        0.000                       0                  2130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 demux/sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.295ns period=4.589ns})
  Destination:            demux/sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.295ns period=4.589ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.589ns  (vclock rise@4.589ns - vclock rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 1.869ns (42.526%)  route 2.526ns (57.474%))
  Logic Levels:           17  (CARRY8=9 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 6.799 - 4.589 ) 
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.854ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.777ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=2129, routed)        1.745     2.706    demux/CLK
    SLICE_X125Y516       FDRE                                         r  demux/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y516       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.782 r  demux/sel_reg[2]/Q
                         net (fo=65, routed)          0.223     3.005    demux/sel[2]
    SLICE_X125Y514       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.242 f  demux/sel_reg[8]_i_6/O[5]
                         net (fo=41, routed)          0.181     3.423    demux/sel_reg[0]_0[5]
    SLICE_X125Y513       LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.074     3.497 f  demux/sel[8]_i_226/O
                         net (fo=1, routed)           0.249     3.746    demux/sel[8]_i_226_n_0
    SLICE_X126Y511       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101     3.847 f  demux/sel_reg[8]_i_196/CO[7]
                         net (fo=1, routed)           0.026     3.873    demux/sel_reg[8]_i_196_n_0
    SLICE_X126Y512       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     3.950 f  demux/sel_reg[8]_i_171/CO[5]
                         net (fo=41, routed)          0.241     4.191    demux_n_10
    SLICE_X124Y513       LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.118     4.309 r  sel[8]_i_136/O
                         net (fo=2, routed)           0.209     4.518    sel[8]_i_136_n_0
    SLICE_X124Y513       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.607 r  sel[8]_i_143/O
                         net (fo=1, routed)           0.008     4.615    demux/sel[8]_i_73_0[5]
    SLICE_X124Y513       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.730 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.756    demux/sel_reg[8]_i_81_n_0
    SLICE_X124Y514       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.838 r  demux/sel_reg[8]_i_77/O[3]
                         net (fo=2, routed)           0.223     5.061    demux_n_87
    SLICE_X123Y512       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.112     5.173 r  sel[8]_i_30/O
                         net (fo=2, routed)           0.165     5.338    sel[8]_i_30_n_0
    SLICE_X123Y512       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     5.439 r  sel[8]_i_38/O
                         net (fo=1, routed)           0.015     5.454    demux/sel[8]_i_25_0[7]
    SLICE_X123Y512       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.571 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.597    demux/sel_reg[8]_i_19_n_0
    SLICE_X123Y513       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.653 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.366     6.019    demux_n_104
    SLICE_X122Y513       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     6.082 r  sel_reg[8]_i_18/O[0]
                         net (fo=1, routed)           0.167     6.249    sel_reg[8]_i_18_n_15
    SLICE_X122Y514       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     6.299 r  sel[8]_i_12/O
                         net (fo=1, routed)           0.009     6.308    demux/sel_reg[5]_0[2]
    SLICE_X122Y514       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.488 f  demux/sel_reg[8]_i_4/O[5]
                         net (fo=7, routed)           0.246     6.734    demux/sel_reg[8]_i_4_n_10
    SLICE_X123Y516       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     6.832 r  demux/sel[3]_i_3/O
                         net (fo=4, routed)           0.096     6.928    demux/sel[3]_i_3_n_0
    SLICE_X124Y516       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.123     7.051 r  demux/sel[0]_i_1/O
                         net (fo=1, routed)           0.050     7.101    demux/sel20_in[0]
    SLICE_X124Y516       FDRE                                         r  demux/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.589     4.589 r  
    AR14                                              0.000     4.589 r  clk (IN)
                         net (fo=0)                   0.000     4.589    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.948 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.948    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.948 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.235    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.259 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=2129, routed)        1.540     6.799    demux/CLK
    SLICE_X124Y516       FDRE                                         r  demux/sel_reg[0]/C
                         clock pessimism              0.407     7.206    
                         clock uncertainty           -0.035     7.171    
    SLICE_X124Y516       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.196    demux/sel_reg[0]
  -------------------------------------------------------------------
                         required time                          7.196    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  0.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 demux/genblk1[193].z_reg[193][7]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.295ns period=4.589ns})
  Destination:            genblk1[193].reg_in/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.295ns period=4.589ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.058ns (46.400%)  route 0.067ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      1.546ns (routing 0.777ns, distribution 0.769ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.854ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=2129, routed)        1.546     2.216    demux/CLK
    SLICE_X124Y507       FDRE                                         r  demux/genblk1[193].z_reg[193][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y507       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.274 r  demux/genblk1[193].z_reg[193][7]/Q
                         net (fo=1, routed)           0.067     2.341    genblk1[193].reg_in/D[7]
    SLICE_X124Y506       FDRE                                         r  genblk1[193].reg_in/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=2129, routed)        1.773     2.734    genblk1[193].reg_in/CLK
    SLICE_X124Y506       FDRE                                         r  genblk1[193].reg_in/reg_out_reg[7]/C
                         clock pessimism             -0.461     2.273    
    SLICE_X124Y506       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.335    genblk1[193].reg_in/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.006    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.295 }
Period(ns):         4.589
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.589       3.299      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.294       2.019      SLICE_X124Y482  demux/genblk1[299].z_reg[299][3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.294       2.019      SLICE_X117Y478  demux/genblk1[295].z_reg[295][4]/C



