{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 02:33:06 2015 " "Info: Processing started: Tue Apr 21 02:33:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Receive_Port -c Receive_Port " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Receive_Port -c Receive_Port" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gift nyikayaramba/documents/academic/ece 559/ece-559/mii_to_rcv_restored/cntr12bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/gift nyikayaramba/documents/academic/ece 559/ece-559/mii_to_rcv_restored/cntr12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cntr12bit-SYN " "Info: Found design unit 1: cntr12bit-SYN" {  } { { "../MII_to_RCV_restored/cntr12bit.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/MII_to_RCV_restored/cntr12bit.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cntr12bit " "Info: Found entity 1: cntr12bit" {  } { { "../MII_to_RCV_restored/cntr12bit.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/MII_to_RCV_restored/cntr12bit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gift nyikayaramba/documents/academic/ece 559/ece-559/mii_to_rcv_restored/framemem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/gift nyikayaramba/documents/academic/ece 559/ece-559/mii_to_rcv_restored/framemem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 framemem-SYN " "Info: Found design unit 1: framemem-SYN" {  } { { "../MII_to_RCV_restored/framemem.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/MII_to_RCV_restored/framemem.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 framemem " "Info: Found entity 1: framemem" {  } { { "../MII_to_RCV_restored/framemem.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/MII_to_RCV_restored/framemem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gift nyikayaramba/documents/academic/ece 559/ece-559/mii_to_rcv_restored/mii_to_rcv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/gift nyikayaramba/documents/academic/ece 559/ece-559/mii_to_rcv_restored/mii_to_rcv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MII_to_RCV-test_bench " "Info: Found design unit 1: MII_to_RCV-test_bench" {  } { { "../MII_to_RCV_restored/MII_to_RCV.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/MII_to_RCV_restored/MII_to_RCV.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MII_to_RCV " "Info: Found entity 1: MII_to_RCV" {  } { { "../MII_to_RCV_restored/MII_to_RCV.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/MII_to_RCV_restored/MII_to_RCV.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencenumbercounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sequencenumbercounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SequenceNumberCounter-SequenceNumberCounter_arch " "Info: Found design unit 1: SequenceNumberCounter-SequenceNumberCounter_arch" {  } { { "SequenceNumberCounter.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/SequenceNumberCounter.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SequenceNumberCounter " "Info: Found entity 1: SequenceNumberCounter" {  } { { "SequenceNumberCounter.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/SequenceNumberCounter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencenumbercounter9bitvhd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sequencenumbercounter9bitvhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequencenumbercounter9bitvhd-SYN " "Info: Found design unit 1: sequencenumbercounter9bitvhd-SYN" {  } { { "SequenceNumberCounter9BitVHD.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/SequenceNumberCounter9BitVHD.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SequenceNumberCounter9BitVHD " "Info: Found entity 1: SequenceNumberCounter9BitVHD" {  } { { "SequenceNumberCounter9BitVHD.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/SequenceNumberCounter9BitVHD.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter12.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter12-SYN " "Info: Found design unit 1: counter12-SYN" {  } { { "counter12.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/counter12.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter12 " "Info: Found entity 1: counter12" {  } { { "counter12.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/counter12.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc32x4r.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crc32x4r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc32x4r-rtlreg " "Info: Found design unit 1: crc32x4r-rtlreg" {  } { { "crc32x4r.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crc32x4r.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 crc32x4r " "Info: Found entity 1: crc32x4r" {  } { { "crc32x4r.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crc32x4r.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcfsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crcfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crcFSM-behavior " "Info: Found design unit 1: crcFSM-behavior" {  } { { "crcFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crcFSM.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 crcFSM " "Info: Found entity 1: crcFSM" {  } { { "crcFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crcFSM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcreg32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crcreg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crcreg32-SYN " "Info: Found design unit 1: crcreg32-SYN" {  } { { "crcreg32.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crcreg32.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 crcreg32 " "Info: Found entity 1: crcreg32" {  } { { "crcreg32.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crcreg32.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift2-SYN " "Info: Found design unit 1: shift2-SYN" {  } { { "shift2.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/shift2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift2 " "Info: Found entity 1: shift2" {  } { { "shift2.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/shift2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbrom4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tbrom4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tbrom4-SYN " "Info: Found design unit 1: tbrom4-SYN" {  } { { "tbrom4.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/tbrom4.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tbrom4 " "Info: Found entity 1: tbrom4" {  } { { "tbrom4.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/tbrom4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crc_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC_FSM-CRC_FSM_arch " "Info: Found design unit 1: CRC_FSM-CRC_FSM_arch" {  } { { "CRC_FSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/CRC_FSM.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CRC_FSM " "Info: Found entity 1: CRC_FSM" {  } { { "CRC_FSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/CRC_FSM.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_system.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crc_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC_System-combined " "Info: Found design unit 1: CRC_System-combined" {  } { { "CRC_System.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CRC_System " "Info: Found entity 1: CRC_System" {  } { { "CRC_System.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_dcff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data_dcff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_dcff-SYN " "Info: Found design unit 1: data_dcff-SYN" {  } { { "Data_DCFF.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Data_DCFF.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Data_DCFF " "Info: Found entity 1: Data_DCFF" {  } { { "Data_DCFF.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Data_DCFF.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "length_dcff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file length_dcff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 length_dcff-SYN " "Info: Found design unit 1: length_dcff-SYN" {  } { { "Length_DCFF.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Length_DCFF.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Length_DCFF " "Info: Found entity 1: Length_DCFF" {  } { { "Length_DCFF.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Length_DCFF.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_buffer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Buffer-Data_FSM_arch " "Info: Found design unit 1: Data_Buffer-Data_FSM_arch" {  } { { "Data_Buffer.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Data_Buffer.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Data_Buffer " "Info: Found entity 1: Data_Buffer" {  } { { "Data_Buffer.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Data_Buffer.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_bench1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_bench1-tb_arch " "Info: Found design unit 1: test_bench1-tb_arch" {  } { { "test_bench1.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test_bench1.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test_bench1 " "Info: Found entity 1: test_bench1" {  } { { "test_bench1.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test_bench1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receive_port.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file receive_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Receive_Port-test_arch " "Info: Found design unit 1: Receive_Port-test_arch" {  } { { "Receive_Port.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Receive_Port.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Receive_Port " "Info: Found entity 1: Receive_Port" {  } { { "Receive_Port.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Receive_Port.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_computer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crc_computer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_computer-test_arch " "Info: Found design unit 1: crc_computer-test_arch" {  } { { "crc_computer.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crc_computer.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 crc_computer " "Info: Found entity 1: crc_computer" {  } { { "crc_computer.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crc_computer.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_compute.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crc_compute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_compute-crc_arch " "Info: Found design unit 1: crc_compute-crc_arch" {  } { { "crc_compute.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crc_compute.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 crc_compute " "Info: Found entity 1: crc_compute" {  } { { "crc_compute.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crc_compute.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lengthcountersystem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lengthcountersystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LengthCounterSystem-combined " "Info: Found design unit 1: LengthCounterSystem-combined" {  } { { "lengthcountersystem.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/lengthcountersystem.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LengthCounterSystem " "Info: Found entity 1: LengthCounterSystem" {  } { { "lengthcountersystem.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/lengthcountersystem.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-test_arch " "Info: Found design unit 1: test-test_arch" {  } { { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfd_fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sfd_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SFD_FSM-behavior " "Info: Found design unit 1: SFD_FSM-behavior" {  } { { "SFD_FSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/SFD_FSM.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SFD_FSM " "Info: Found entity 1: SFD_FSM" {  } { { "SFD_FSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/SFD_FSM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift2bit-SYN " "Info: Found design unit 1: shift2bit-SYN" {  } { { "shift2bit.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/shift2bit.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift2bit " "Info: Found entity 1: shift2bit" {  } { { "shift2bit.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/shift2bit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_system_test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crc_system_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_system_test-crc_arch " "Info: Found design unit 1: crc_system_test-crc_arch" {  } { { "crc_system_test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crc_system_test.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 crc_system_test " "Info: Found entity 1: crc_system_test" {  } { { "crc_system_test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crc_system_test.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "test_shhift1_4bit.vhd " "Warning: Can't analyze file -- file test_shhift1_4bit.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift1_4bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift1_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift1_4bit-SYN " "Info: Found design unit 1: shift1_4bit-SYN" {  } { { "shift1_4bit.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/shift1_4bit.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift1_4bit " "Info: Found entity 1: shift1_4bit" {  } { { "shift1_4bit.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/shift1_4bit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift1_1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift1_1bit-SYN " "Info: Found design unit 1: shift1_1bit-SYN" {  } { { "shift1_1bit.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/shift1_1bit.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift1_1bit " "Info: Found entity 1: shift1_1bit" {  } { { "shift1_1bit.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/shift1_1bit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framevalidfsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file framevalidfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrameValidFSM-simple_arch " "Info: Found design unit 1: FrameValidFSM-simple_arch" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FrameValidFSM " "Info: Found entity 1: FrameValidFSM" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Info: Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_bench1 test_bench1:test_bench_inst " "Info: Elaborating entity \"test_bench1\" for hierarchy \"test_bench1:test_bench_inst\"" {  } { { "test.vhd" "test_bench_inst" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_buffer_full test_bench1.vhd(43) " "Warning (10036): Verilog HDL or VHDL warning at test_bench1.vhd(43): object \"data_buffer_full\" assigned a value but never read" {  } { { "test_bench1.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test_bench1.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "length_buffer_full test_bench1.vhd(48) " "Warning (10036): Verilog HDL or VHDL warning at test_bench1.vhd(48): object \"length_buffer_full\" assigned a value but never read" {  } { { "test_bench1.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test_bench1.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "length_buffer_empty test_bench1.vhd(49) " "Warning (10036): Verilog HDL or VHDL warning at test_bench1.vhd(49): object \"length_buffer_empty\" assigned a value but never read" {  } { { "test_bench1.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test_bench1.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SFD_FSM test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst " "Info: Elaborating entity \"SFD_FSM\" for hierarchy \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\"" {  } { { "test_bench1.vhd" "sfd_fsm_inst" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test_bench1.vhd" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_next SFD_FSM.vhd(46) " "Warning (10631): VHDL Process Statement warning at SFD_FSM.vhd(46): inferring latch(es) for signal or variable \"y_next\", which holds its previous value in one or more paths through the process" {  } { { "SFD_FSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/SFD_FSM.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.C SFD_FSM.vhd(46) " "Info (10041): Inferred latch for \"y_next.C\" at SFD_FSM.vhd(46)" {  } { { "SFD_FSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/SFD_FSM.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.B SFD_FSM.vhd(46) " "Info (10041): Inferred latch for \"y_next.B\" at SFD_FSM.vhd(46)" {  } { { "SFD_FSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/SFD_FSM.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.A SFD_FSM.vhd(46) " "Info (10041): Inferred latch for \"y_next.A\" at SFD_FSM.vhd(46)" {  } { { "SFD_FSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/SFD_FSM.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1_4bit test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst " "Info: Elaborating entity \"shift1_4bit\" for hierarchy \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\"" {  } { { "SFD_FSM.vhd" "shift4bit_inst" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/SFD_FSM.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "shift1_4bit.vhd" "lpm_shiftreg_component" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/shift1_4bit.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "shift1_4bit.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/shift1_4bit.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|shift1_4bit:shift4bit_inst\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Info: Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Info: Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "shift1_4bit.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/shift1_4bit.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_System test_bench1:test_bench_inst\|CRC_System:crc_system_inst " "Info: Elaborating entity \"CRC_System\" for hierarchy \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\"" {  } { { "test_bench1.vhd" "crc_system_inst" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test_bench1.vhd" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_FSM test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst " "Info: Elaborating entity \"CRC_FSM\" for hierarchy \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\"" {  } { { "CRC_System.vhd" "CRC_FSM_inst" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1_1bit test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result " "Info: Elaborating entity \"shift1_1bit\" for hierarchy \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\"" {  } { { "CRC_FSM.vhd" "shift_check_result" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/CRC_FSM.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "shift1_1bit.vhd" "lpm_shiftreg_component" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/shift1_1bit.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "shift1_1bit.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/shift1_1bit.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Info: Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Info: Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "shift1_1bit.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/shift1_1bit.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32x4r test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst " "Info: Elaborating entity \"crc32x4r\" for hierarchy \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\"" {  } { { "CRC_System.vhd" "crc32x4r_inst" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crcreg32 test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r " "Info: Elaborating entity \"crcreg32\" for hierarchy \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\"" {  } { { "crc32x4r.vhd" "crcreg32r" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crc32x4r.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "crcreg32.vhd" "lpm_shiftreg_component" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crcreg32.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "crcreg32.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crcreg32.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Info: Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Info: Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "crcreg32.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crcreg32.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Buffer test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst " "Info: Elaborating entity \"Data_Buffer\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\"" {  } { { "test_bench1.vhd" "data_buffer_inst" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test_bench1.vhd" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_DCFF test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst " "Info: Elaborating entity \"Data_DCFF\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\"" {  } { { "Data_Buffer.vhd" "DCFF_inst" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Data_Buffer.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Data_DCFF.vhd" "dcfifo_mixed_widths_component" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Data_DCFF.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Elaborated megafunction instantiation \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Data_DCFF.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Data_DCFF.vhd" 101 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Instantiated megafunction \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Info: Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Info: Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 11 " "Info: Parameter \"lpm_widthu_r\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Info: Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Data_DCFF.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Data_DCFF.vhd" 101 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_30i1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_30i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_30i1 " "Info: Found entity 1: dcfifo_30i1" {  } { { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_30i1 test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated " "Info: Elaborating entity \"dcfifo_30i1\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 73 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_q96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_q96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_q96 " "Info: Found entity 1: a_graycounter_q96" {  } { { "db/a_graycounter_q96.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/a_graycounter_q96.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_q96 test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|a_graycounter_q96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_q96\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|a_graycounter_q96:rdptr_g1p\"" {  } { { "db/dcfifo_30i1.tdf" "rdptr_g1p" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ggc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ggc " "Info: Found entity 1: a_graycounter_ggc" {  } { { "db/a_graycounter_ggc.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/a_graycounter_ggc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ggc test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|a_graycounter_ggc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_ggc\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|a_graycounter_ggc:wrptr_g1p\"" {  } { { "db/dcfifo_30i1.tdf" "wrptr_g1p" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qo61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qo61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qo61 " "Info: Found entity 1: altsyncram_qo61" {  } { { "db/altsyncram_qo61.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/altsyncram_qo61.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qo61 test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram " "Info: Elaborating entity \"altsyncram_qo61\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\"" {  } { { "db/dcfifo_30i1.tdf" "fifo_ram" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ve1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6ve1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ve1 " "Info: Found entity 1: altsyncram_6ve1" {  } { { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ve1 test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11 " "Info: Elaborating entity \"altsyncram_6ve1\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\"" {  } { { "db/altsyncram_qo61.tdf" "altsyncram11" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/altsyncram_qo61.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Info: Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|dffpipe_ngh:rdaclr " "Info: Elaborating entity \"dffpipe_ngh\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_30i1.tdf" "rdaclr" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tdb " "Info: Found entity 1: alt_synch_pipe_tdb" {  } { { "db/alt_synch_pipe_tdb.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/alt_synch_pipe_tdb.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tdb test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|alt_synch_pipe_tdb:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_tdb\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|alt_synch_pipe_tdb:rs_dgwp\"" {  } { { "db/dcfifo_30i1.tdf" "rs_dgwp" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Info: Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|alt_synch_pipe_tdb:rs_dgwp\|dffpipe_re9:dffpipe14 " "Info: Elaborating entity \"dffpipe_re9\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|alt_synch_pipe_tdb:rs_dgwp\|dffpipe_re9:dffpipe14\"" {  } { { "db/alt_synch_pipe_tdb.tdf" "dffpipe14" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/alt_synch_pipe_tdb.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Info: Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/alt_synch_pipe_1e8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\"" {  } { { "db/dcfifo_30i1.tdf" "ws_dgrp" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Info: Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe17 " "Info: Elaborating entity \"dffpipe_se9\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe17\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe17" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/alt_synch_pipe_1e8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_736.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_736.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_736 " "Info: Found entity 1: cmpr_736" {  } { { "db/cmpr_736.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/cmpr_736.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_736 test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_736\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\"" {  } { { "db/dcfifo_30i1.tdf" "rdempty_eq_comp" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jvd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_jvd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jvd " "Info: Found entity 1: cntr_jvd" {  } { { "db/cntr_jvd.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/cntr_jvd.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jvd test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cntr_jvd:cntr_b " "Info: Elaborating entity \"cntr_jvd\" for hierarchy \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cntr_jvd:cntr_b\"" {  } { { "db/dcfifo_30i1.tdf" "cntr_b" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 68 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Length_DCFF test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst " "Info: Elaborating entity \"Length_DCFF\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\"" {  } { { "test_bench1.vhd" "length_buffer_inst" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test_bench1.vhd" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\"" {  } { { "Length_DCFF.vhd" "dcfifo_component" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Length_DCFF.vhd" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\"" {  } { { "Length_DCFF.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Length_DCFF.vhd" 99 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Info: Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Info: Parameter \"lpm_width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Info: Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Length_DCFF.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Length_DCFF.vhd" 99 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ksh1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_ksh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ksh1 " "Info: Found entity 1: dcfifo_ksh1" {  } { { "db/dcfifo_ksh1.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_ksh1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ksh1 test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated " "Info: Elaborating entity \"dcfifo_ksh1\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_d86.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_d86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_d86 " "Info: Found entity 1: a_graycounter_d86" {  } { { "db/a_graycounter_d86.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/a_graycounter_d86.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_d86 test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|a_graycounter_d86:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_d86\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|a_graycounter_d86:rdptr_g1p\"" {  } { { "db/dcfifo_ksh1.tdf" "rdptr_g1p" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_ksh1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_4fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4fc " "Info: Found entity 1: a_graycounter_4fc" {  } { { "db/a_graycounter_4fc.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/a_graycounter_4fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4fc test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|a_graycounter_4fc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_4fc\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|a_graycounter_4fc:wrptr_g1p\"" {  } { { "db/dcfifo_ksh1.tdf" "wrptr_g1p" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_ksh1.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_3fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3fc " "Info: Found entity 1: a_graycounter_3fc" {  } { { "db/a_graycounter_3fc.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/a_graycounter_3fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3fc test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|a_graycounter_3fc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_3fc\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|a_graycounter_3fc:wrptr_gp\"" {  } { { "db/dcfifo_ksh1.tdf" "wrptr_gp" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_ksh1.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_po61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_po61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_po61 " "Info: Found entity 1: altsyncram_po61" {  } { { "db/altsyncram_po61.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/altsyncram_po61.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_po61 test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_po61:fifo_ram " "Info: Elaborating entity \"altsyncram_po61\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_po61:fifo_ram\"" {  } { { "db/dcfifo_ksh1.tdf" "fifo_ram" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_ksh1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gcb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gcb " "Info: Found entity 1: alt_synch_pipe_gcb" {  } { { "db/alt_synch_pipe_gcb.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/alt_synch_pipe_gcb.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gcb test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_gcb:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_gcb\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_gcb:rs_dgwp\"" {  } { { "db/dcfifo_ksh1.tdf" "rs_dgwp" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_ksh1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Info: Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_gcb:rs_dgwp\|dffpipe_ed9:dffpipe15 " "Info: Elaborating entity \"dffpipe_ed9\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_gcb:rs_dgwp\|dffpipe_ed9:dffpipe15\"" {  } { { "db/alt_synch_pipe_gcb.tdf" "dffpipe15" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/alt_synch_pipe_gcb.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kc8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kc8 " "Info: Found entity 1: alt_synch_pipe_kc8" {  } { { "db/alt_synch_pipe_kc8.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/alt_synch_pipe_kc8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kc8 test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_kc8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_kc8\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_kc8:ws_dgrp\"" {  } { { "db/dcfifo_ksh1.tdf" "ws_dgrp" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_ksh1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Info: Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_kc8:ws_dgrp\|dffpipe_fd9:dffpipe18 " "Info: Elaborating entity \"dffpipe_fd9\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|alt_synch_pipe_kc8:ws_dgrp\|dffpipe_fd9:dffpipe18\"" {  } { { "db/alt_synch_pipe_kc8.tdf" "dffpipe18" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/alt_synch_pipe_kc8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q16.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_q16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q16 " "Info: Found entity 1: cmpr_q16" {  } { { "db/cmpr_q16.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/cmpr_q16.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q16 test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|cmpr_q16:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_q16\" for hierarchy \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|cmpr_q16:rdempty_eq_comp\"" {  } { { "db/dcfifo_ksh1.tdf" "rdempty_eq_comp" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_ksh1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LengthCounterSystem test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst " "Info: Elaborating entity \"LengthCounterSystem\" for hierarchy \"test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\"" {  } { { "test_bench1.vhd" "length_counter_sys_inst" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test_bench1.vhd" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "odd_nibbles lengthcountersystem.vhd(67) " "Warning (10492): VHDL Process Statement warning at lengthcountersystem.vhd(67): signal \"odd_nibbles\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lengthcountersystem.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/lengthcountersystem.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lengthcounterfsm.vhd 2 1 " "Warning: Using design file lengthcounterfsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LengthCounterFSM-lengthCounterArch " "Info: Found design unit 1: LengthCounterFSM-lengthCounterArch" {  } { { "lengthcounterfsm.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/lengthcounterfsm.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LengthCounterFSM " "Info: Found entity 1: LengthCounterFSM" {  } { { "lengthcounterfsm.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/lengthcounterfsm.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LengthCounterFSM test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounterFSM:LengthCounterFSM_int " "Info: Elaborating entity \"LengthCounterFSM\" for hierarchy \"test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounterFSM:LengthCounterFSM_int\"" {  } { { "lengthcountersystem.vhd" "LengthCounterFSM_int" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/lengthcountersystem.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lengthcounter.vhd 2 1 " "Warning: Using design file lengthcounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lengthcounter-SYN " "Info: Found design unit 1: lengthcounter-SYN" {  } { { "lengthcounter.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/lengthcounter.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LengthCounter " "Info: Found entity 1: LengthCounter" {  } { { "lengthcounter.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/lengthcounter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LengthCounter test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst " "Info: Elaborating entity \"LengthCounter\" for hierarchy \"test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\"" {  } { { "lengthcountersystem.vhd" "LengthCounter_inst" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/lengthcountersystem.vhd" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\"" {  } { { "lengthcounter.vhd" "lpm_counter_component" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/lengthcounter.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\"" {  } { { "lengthcounter.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/lengthcounter.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Info: Parameter \"lpm_width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lengthcounter.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/lengthcounter.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k7j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_k7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k7j " "Info: Found entity 1: cntr_k7j" {  } { { "db/cntr_k7j.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/cntr_k7j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k7j test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated " "Info: Elaborating entity \"cntr_k7j\" for hierarchy \"test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fwdoutputcntrlr.vhd 2 1 " "Warning: Using design file fwdoutputcntrlr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FwdOutputCntrlr-RegCountArch " "Info: Found design unit 1: FwdOutputCntrlr-RegCountArch" {  } { { "fwdoutputcntrlr.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/fwdoutputcntrlr.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FwdOutputCntrlr " "Info: Found entity 1: FwdOutputCntrlr" {  } { { "fwdoutputcntrlr.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/fwdoutputcntrlr.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FwdOutputCntrlr test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst " "Info: Elaborating entity \"FwdOutputCntrlr\" for hierarchy \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\"" {  } { { "test_bench1.vhd" "FwdOutputCntrlr_inst" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test_bench1.vhd" 187 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lengthvalidreg.vhd 2 1 " "Warning: Using design file lengthvalidreg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lengthvalidreg-SYN " "Info: Found design unit 1: lengthvalidreg-SYN" {  } { { "lengthvalidreg.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/lengthvalidreg.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lengthValidReg " "Info: Found entity 1: lengthValidReg" {  } { { "lengthvalidreg.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/lengthvalidreg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lengthValidReg test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|lengthValidReg:lengthValidReg_inst " "Info: Elaborating entity \"lengthValidReg\" for hierarchy \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|lengthValidReg:lengthValidReg_inst\"" {  } { { "fwdoutputcntrlr.vhd" "lengthValidReg_inst" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/fwdoutputcntrlr.vhd" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|lengthValidReg:lengthValidReg_inst\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|lengthValidReg:lengthValidReg_inst\|lpm_ff:lpm_ff_component\"" {  } { { "lengthvalidreg.vhd" "lpm_ff_component" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/lengthvalidreg.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|lengthValidReg:lengthValidReg_inst\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|lengthValidReg:lengthValidReg_inst\|lpm_ff:lpm_ff_component\"" {  } { { "lengthvalidreg.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/lengthvalidreg.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|lengthValidReg:lengthValidReg_inst\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|lengthValidReg:lengthValidReg_inst\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Info: Parameter \"lpm_width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lengthvalidreg.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/lengthvalidreg.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "outframelengthcounter.vhd 2 1 " "Warning: Using design file outframelengthcounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outframelengthcounter-SYN " "Info: Found design unit 1: outframelengthcounter-SYN" {  } { { "outframelengthcounter.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/outframelengthcounter.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 outFrameLengthCounter " "Info: Found entity 1: outFrameLengthCounter" {  } { { "outframelengthcounter.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/outframelengthcounter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outFrameLengthCounter test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|outFrameLengthCounter:outFrameLengthCounter_inst " "Info: Elaborating entity \"outFrameLengthCounter\" for hierarchy \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|outFrameLengthCounter:outFrameLengthCounter_inst\"" {  } { { "fwdoutputcntrlr.vhd" "outFrameLengthCounter_inst" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/fwdoutputcntrlr.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|outFrameLengthCounter:outFrameLengthCounter_inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|outFrameLengthCounter:outFrameLengthCounter_inst\|lpm_counter:lpm_counter_component\"" {  } { { "outframelengthcounter.vhd" "lpm_counter_component" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/outframelengthcounter.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|outFrameLengthCounter:outFrameLengthCounter_inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|outFrameLengthCounter:outFrameLengthCounter_inst\|lpm_counter:lpm_counter_component\"" {  } { { "outframelengthcounter.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/outframelengthcounter.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|outFrameLengthCounter:outFrameLengthCounter_inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|outFrameLengthCounter:outFrameLengthCounter_inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Info: Parameter \"lpm_width\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "outframelengthcounter.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/outframelengthcounter.vhd" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q4i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_q4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q4i " "Info: Found entity 1: cntr_q4i" {  } { { "db/cntr_q4i.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/cntr_q4i.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q4i test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|outFrameLengthCounter:outFrameLengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_q4i:auto_generated " "Info: Elaborating entity \"cntr_q4i\" for hierarchy \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|outFrameLengthCounter:outFrameLengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_q4i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "framelengthvaluecomp.vhd 2 1 " "Warning: Using design file framelengthvaluecomp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 framelengthvaluecomp-SYN " "Info: Found design unit 1: framelengthvaluecomp-SYN" {  } { { "framelengthvaluecomp.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/framelengthvaluecomp.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 frameLengthValueComp " "Info: Found entity 1: frameLengthValueComp" {  } { { "framelengthvaluecomp.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/framelengthvaluecomp.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameLengthValueComp test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|frameLengthValueComp:frameLengthValueComp_inst " "Info: Elaborating entity \"frameLengthValueComp\" for hierarchy \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|frameLengthValueComp:frameLengthValueComp_inst\"" {  } { { "fwdoutputcntrlr.vhd" "frameLengthValueComp_inst" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/fwdoutputcntrlr.vhd" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|frameLengthValueComp:frameLengthValueComp_inst\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|frameLengthValueComp:frameLengthValueComp_inst\|lpm_compare:lpm_compare_component\"" {  } { { "framelengthvaluecomp.vhd" "lpm_compare_component" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/framelengthvaluecomp.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|frameLengthValueComp:frameLengthValueComp_inst\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|frameLengthValueComp:frameLengthValueComp_inst\|lpm_compare:lpm_compare_component\"" {  } { { "framelengthvaluecomp.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/framelengthvaluecomp.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|frameLengthValueComp:frameLengthValueComp_inst\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|frameLengthValueComp:frameLengthValueComp_inst\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Info: Parameter \"lpm_width\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "framelengthvaluecomp.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/framelengthvaluecomp.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nig.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_nig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nig " "Info: Found entity 1: cmpr_nig" {  } { { "db/cmpr_nig.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/cmpr_nig.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_nig test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|frameLengthValueComp:frameLengthValueComp_inst\|lpm_compare:lpm_compare_component\|cmpr_nig:auto_generated " "Info: Elaborating entity \"cmpr_nig\" for hierarchy \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|frameLengthValueComp:frameLengthValueComp_inst\|lpm_compare:lpm_compare_component\|cmpr_nig:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequenceNumberCounter test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst " "Info: Elaborating entity \"SequenceNumberCounter\" for hierarchy \"test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\"" {  } { { "test_bench1.vhd" "seq_counter_inst" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test_bench1.vhd" 197 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequenceNumberCounter9BitVHD test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst " "Info: Elaborating entity \"SequenceNumberCounter9BitVHD\" for hierarchy \"test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\"" {  } { { "SequenceNumberCounter.vhd" "SequenceNumberCounterNineBit_inst" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/SequenceNumberCounter.vhd" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\"" {  } { { "SequenceNumberCounter9BitVHD.vhd" "lpm_counter_component" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/SequenceNumberCounter9BitVHD.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\"" {  } { { "SequenceNumberCounter9BitVHD.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/SequenceNumberCounter9BitVHD.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info: Parameter \"lpm_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SequenceNumberCounter9BitVHD.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/SequenceNumberCounter9BitVHD.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mni.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_mni.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mni " "Info: Found entity 1: cntr_mni" {  } { { "db/cntr_mni.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/cntr_mni.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mni test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated " "Info: Elaborating entity \"cntr_mni\" for hierarchy \"test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameValidFSM test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst " "Info: Elaborating entity \"FrameValidFSM\" for hierarchy \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\"" {  } { { "test_bench1.vhd" "FrameValidFSM_inst" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test_bench1.vhd" 206 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_next FrameValidFSM.vhd(27) " "Warning (10631): VHDL Process Statement warning at FrameValidFSM.vhd(27): inferring latch(es) for signal or variable \"state_next\", which holds its previous value in one or more paths through the process" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.FRAME_IS_VALID FrameValidFSM.vhd(27) " "Info (10041): Inferred latch for \"state_next.FRAME_IS_VALID\" at FrameValidFSM.vhd(27)" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.LENGTH_IS_VALID FrameValidFSM.vhd(27) " "Info (10041): Inferred latch for \"state_next.LENGTH_IS_VALID\" at FrameValidFSM.vhd(27)" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.WAITING FrameValidFSM.vhd(27) " "Info (10041): Inferred latch for \"state_next.WAITING\" at FrameValidFSM.vhd(27)" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MII_to_RCV MII_to_RCV:phy_inst " "Info: Elaborating entity \"MII_to_RCV\" for hierarchy \"MII_to_RCV:phy_inst\"" {  } { { "test.vhd" "phy_inst" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framemem MII_to_RCV:phy_inst\|framemem:frame_test_mem " "Info: Elaborating entity \"framemem\" for hierarchy \"MII_to_RCV:phy_inst\|framemem:frame_test_mem\"" {  } { { "../MII_to_RCV_restored/MII_to_RCV.vhd" "frame_test_mem" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/MII_to_RCV_restored/MII_to_RCV.vhd" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\"" {  } { { "../MII_to_RCV_restored/framemem.vhd" "altsyncram_component" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/MII_to_RCV_restored/framemem.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\"" {  } { { "../MII_to_RCV_restored/framemem.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/MII_to_RCV_restored/framemem.vhd" 86 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file myframemem.mif " "Info: Parameter \"init_file\" = \"myframemem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Info: Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../MII_to_RCV_restored/framemem.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/MII_to_RCV_restored/framemem.vhd" 86 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e781.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e781.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e781 " "Info: Found entity 1: altsyncram_e781" {  } { { "db/altsyncram_e781.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/altsyncram_e781.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e781 MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_e781:auto_generated " "Info: Elaborating entity \"altsyncram_e781\" for hierarchy \"MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_e781:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr12bit MII_to_RCV:phy_inst\|cntr12bit:cntrx " "Info: Elaborating entity \"cntr12bit\" for hierarchy \"MII_to_RCV:phy_inst\|cntr12bit:cntrx\"" {  } { { "../MII_to_RCV_restored/MII_to_RCV.vhd" "cntrx" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/MII_to_RCV_restored/MII_to_RCV.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86 " "Warning: Latch test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "fwdoutputcntrlr.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/fwdoutputcntrlr.vhd" 74 -1 0 } } { "db/a_graycounter_q96.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/a_graycounter_q96.tdf" 37 2 0 } } { "db/a_graycounter_3fc.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/a_graycounter_3fc.tdf" 37 2 0 } } { "db/a_graycounter_d86.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/a_graycounter_d86.tdf" 37 2 0 } } { "db/a_graycounter_ggc.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/a_graycounter_ggc.tdf" 37 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "frame_to_monitoring\[10\] GND " "Warning (13410): Pin \"frame_to_monitoring\[10\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "frame_to_monitoring\[11\] GND " "Warning (13410): Pin \"frame_to_monitoring\[11\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|y_current High " "Critical Warning (18010): Register test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|y_current will power up to High" {  } { { "fwdoutputcntrlr.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/fwdoutputcntrlr.vhd" 74 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MII_to_RCV:phy_inst\|y_current.done " "Info: Register \"MII_to_RCV:phy_inst\|y_current.done\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounterFSM:LengthCounterFSM_int\|state_reg.WAITING " "Info: Register \"test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounterFSM:LengthCounterFSM_int\|state_reg.WAITING\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "493 " "Info: Implemented 493 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Info: Implemented 64 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "406 " "Info: Implemented 406 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Info: Implemented 20 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 02:33:12 2015 " "Info: Processing ended: Tue Apr 21 02:33:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 02:33:12 2015 " "Info: Processing started: Tue Apr 21 02:33:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Receive_Port EP2C15AF256C7 " "Info: Selected device EP2C15AF256C7 for design \"Receive_Port\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256C7 " "Info: Device EP2C8F256C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C7 " "Info: Device EP2C20F256C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Info: Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 1302 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Info: Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 1303 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ N14 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location N14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 1304 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "67 67 " "Critical Warning: No exact pin location assignment(s) for 67 pins of 67 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[0\] " "Info: Pin length_buffer_out_11bit\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[0] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 625 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[1\] " "Info: Pin length_buffer_out_11bit\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[1] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 626 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[2\] " "Info: Pin length_buffer_out_11bit\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[2] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 627 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[3\] " "Info: Pin length_buffer_out_11bit\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[3] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 628 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[4\] " "Info: Pin length_buffer_out_11bit\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[4] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 629 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[5\] " "Info: Pin length_buffer_out_11bit\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[5] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 630 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[6\] " "Info: Pin length_buffer_out_11bit\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[6] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 631 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[7\] " "Info: Pin length_buffer_out_11bit\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[7] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 632 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[8\] " "Info: Pin length_buffer_out_11bit\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[8] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 633 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[9\] " "Info: Pin length_buffer_out_11bit\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[9] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 634 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[10\] " "Info: Pin length_buffer_out_11bit\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[10] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 635 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_valid_out " "Info: Pin frame_valid_out not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_valid_out } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_valid_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 683 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[0\] " "Info: Pin data_buffer_out_8bit\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[0] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 636 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[1\] " "Info: Pin data_buffer_out_8bit\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[1] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 637 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[2\] " "Info: Pin data_buffer_out_8bit\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[2] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 638 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[3\] " "Info: Pin data_buffer_out_8bit\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[3] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 639 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[4\] " "Info: Pin data_buffer_out_8bit\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[4] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 640 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[5\] " "Info: Pin data_buffer_out_8bit\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[5] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 641 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[6\] " "Info: Pin data_buffer_out_8bit\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[6] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 642 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[7\] " "Info: Pin data_buffer_out_8bit\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[7] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 643 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[0\] " "Info: Pin frame_to_monitoring\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[0] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 644 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[1\] " "Info: Pin frame_to_monitoring\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[1] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 645 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[2\] " "Info: Pin frame_to_monitoring\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[2] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 646 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[3\] " "Info: Pin frame_to_monitoring\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[3] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 647 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[4\] " "Info: Pin frame_to_monitoring\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[4] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 648 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[5\] " "Info: Pin frame_to_monitoring\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[5] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 649 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[6\] " "Info: Pin frame_to_monitoring\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[6] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 650 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[7\] " "Info: Pin frame_to_monitoring\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[7] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 651 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[8\] " "Info: Pin frame_to_monitoring\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[8] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 652 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[9\] " "Info: Pin frame_to_monitoring\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[9] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 653 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[10\] " "Info: Pin frame_to_monitoring\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[10] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 654 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_to_monitoring\[11\] " "Info: Pin frame_to_monitoring\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_to_monitoring[11] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_to_monitoring[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 655 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "frame_available_monitoring " "Info: Pin frame_available_monitoring not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { frame_available_monitoring } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_available_monitoring } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 684 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_crc_rdv " "Info: Pin test_crc_rdv not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_crc_rdv } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_crc_rdv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 685 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[0\] " "Info: Pin test_length_value\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[0] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 656 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[1\] " "Info: Pin test_length_value\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[1] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 657 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[2\] " "Info: Pin test_length_value\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[2] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 658 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[3\] " "Info: Pin test_length_value\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[3] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 659 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[4\] " "Info: Pin test_length_value\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[4] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 660 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[5\] " "Info: Pin test_length_value\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[5] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 661 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[6\] " "Info: Pin test_length_value\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[6] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 662 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[7\] " "Info: Pin test_length_value\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[7] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 663 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[8\] " "Info: Pin test_length_value\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[8] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 664 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[9\] " "Info: Pin test_length_value\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[9] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 665 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_value\[10\] " "Info: Pin test_length_value\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_value[10] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_value[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 666 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_valid " "Info: Pin test_length_valid not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_valid } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 686 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_length_we " "Info: Pin test_length_we not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_length_we } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_length_we } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 687 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_crc_crv " "Info: Pin test_crc_crv not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_crc_crv } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_crc_crv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 688 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_crc_cr " "Info: Pin test_crc_cr not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_crc_cr } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_crc_cr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 689 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_frame_valid " "Info: Pin test_frame_valid not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_frame_valid } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_frame_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 690 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_input4bit\[0\] " "Info: Pin test_input4bit\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_input4bit[0] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_input4bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 667 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_input4bit\[1\] " "Info: Pin test_input4bit\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_input4bit[1] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_input4bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 668 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_input4bit\[2\] " "Info: Pin test_input4bit\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_input4bit[2] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_input4bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 669 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_input4bit\[3\] " "Info: Pin test_input4bit\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_input4bit[3] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_input4bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 670 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter\[0\] " "Info: Pin test_sequence_counter\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter[0] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 671 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter\[1\] " "Info: Pin test_sequence_counter\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter[1] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 672 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter\[2\] " "Info: Pin test_sequence_counter\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter[2] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 673 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter\[3\] " "Info: Pin test_sequence_counter\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter[3] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 674 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter\[4\] " "Info: Pin test_sequence_counter\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter[4] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 675 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter\[5\] " "Info: Pin test_sequence_counter\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter[5] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 676 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter\[6\] " "Info: Pin test_sequence_counter\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter[6] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 677 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter\[7\] " "Info: Pin test_sequence_counter\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter[7] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 678 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_counter\[8\] " "Info: Pin test_sequence_counter\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_counter[8] } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_counter[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 679 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_sequence_invalidBit " "Info: Pin test_sequence_invalidBit not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_sequence_invalidBit } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence_invalidBit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 691 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock50 " "Info: Pin clock50 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock50 } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 681 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reset } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 682 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock25 " "Info: Pin clock25 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock25 } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 680 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock25 (placed in PIN J2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock25 (placed in PIN J2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] " "Info: Destination node test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|shift1_1bit:shift_check_result|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 593 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|state_reg.CHECK " "Info: Destination node test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|state_reg.CHECK" {  } { { "CRC_FSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/CRC_FSM.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|state_reg.CHECK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 602 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID " "Info: Destination node test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock25 } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 680 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock50 (placed in PIN J1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node clock50 (placed in PIN J1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock50 } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 681 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1  " "Info: Automatically promoted node test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 926 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node reset (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reset } } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 682 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|dffpipe_ngh:rdaclr\|dffe13a\[0\]  " "Info: Automatically promoted node test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|dffpipe_ngh:rdaclr\|dffe13a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dffpipe_ngh.tdf" 32 9 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|dffpipe_ngh:rdaclr|dffe13a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 443 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|dffpipe_ngh:rdaclr\|dffe13a\[0\]  " "Info: Automatically promoted node test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|dffpipe_ngh:rdaclr\|dffe13a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dffpipe_ngh.tdf" 32 9 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|dffpipe_ngh:rdaclr|dffe13a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 746 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 3.3V 0 64 0 " "Info: Number of I/O pins in group: 64 (unused VREF, 3.3V VCCIO, 0 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 20 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 13 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 18 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 24 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 17 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 16 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 20 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.684 ns register register " "Info: Estimated most critical path is register to register delay of 0.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86 1 REG LAB_X24_Y21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y21; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.457 ns) 0.588 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING~0 2 COMB LAB_X24_Y21 1 " "Info: 2: + IC(0.131 ns) + CELL(0.457 ns) = 0.588 ns; Loc. = LAB_X24_Y21; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.684 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING 3 REG LAB_X24_Y21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.684 ns; Loc. = LAB_X24_Y21; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.553 ns ( 80.85 % ) " "Info: Total cell delay = 0.553 ns ( 80.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.131 ns ( 19.15 % ) " "Info: Total interconnect delay = 0.131 ns ( 19.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X38_Y14 X50_Y27 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Warning: Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[0\] 0 " "Info: Pin \"length_buffer_out_11bit\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[1\] 0 " "Info: Pin \"length_buffer_out_11bit\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[2\] 0 " "Info: Pin \"length_buffer_out_11bit\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[3\] 0 " "Info: Pin \"length_buffer_out_11bit\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[4\] 0 " "Info: Pin \"length_buffer_out_11bit\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[5\] 0 " "Info: Pin \"length_buffer_out_11bit\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[6\] 0 " "Info: Pin \"length_buffer_out_11bit\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[7\] 0 " "Info: Pin \"length_buffer_out_11bit\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[8\] 0 " "Info: Pin \"length_buffer_out_11bit\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[9\] 0 " "Info: Pin \"length_buffer_out_11bit\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[10\] 0 " "Info: Pin \"length_buffer_out_11bit\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_valid_out 0 " "Info: Pin \"frame_valid_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[0\] 0 " "Info: Pin \"data_buffer_out_8bit\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[1\] 0 " "Info: Pin \"data_buffer_out_8bit\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[2\] 0 " "Info: Pin \"data_buffer_out_8bit\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[3\] 0 " "Info: Pin \"data_buffer_out_8bit\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[4\] 0 " "Info: Pin \"data_buffer_out_8bit\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[5\] 0 " "Info: Pin \"data_buffer_out_8bit\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[6\] 0 " "Info: Pin \"data_buffer_out_8bit\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[7\] 0 " "Info: Pin \"data_buffer_out_8bit\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[0\] 0 " "Info: Pin \"frame_to_monitoring\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[1\] 0 " "Info: Pin \"frame_to_monitoring\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[2\] 0 " "Info: Pin \"frame_to_monitoring\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[3\] 0 " "Info: Pin \"frame_to_monitoring\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[4\] 0 " "Info: Pin \"frame_to_monitoring\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[5\] 0 " "Info: Pin \"frame_to_monitoring\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[6\] 0 " "Info: Pin \"frame_to_monitoring\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[7\] 0 " "Info: Pin \"frame_to_monitoring\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[8\] 0 " "Info: Pin \"frame_to_monitoring\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[9\] 0 " "Info: Pin \"frame_to_monitoring\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[10\] 0 " "Info: Pin \"frame_to_monitoring\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_to_monitoring\[11\] 0 " "Info: Pin \"frame_to_monitoring\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "frame_available_monitoring 0 " "Info: Pin \"frame_available_monitoring\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_crc_rdv 0 " "Info: Pin \"test_crc_rdv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[0\] 0 " "Info: Pin \"test_length_value\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[1\] 0 " "Info: Pin \"test_length_value\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[2\] 0 " "Info: Pin \"test_length_value\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[3\] 0 " "Info: Pin \"test_length_value\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[4\] 0 " "Info: Pin \"test_length_value\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[5\] 0 " "Info: Pin \"test_length_value\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[6\] 0 " "Info: Pin \"test_length_value\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[7\] 0 " "Info: Pin \"test_length_value\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[8\] 0 " "Info: Pin \"test_length_value\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[9\] 0 " "Info: Pin \"test_length_value\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_value\[10\] 0 " "Info: Pin \"test_length_value\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_valid 0 " "Info: Pin \"test_length_valid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_length_we 0 " "Info: Pin \"test_length_we\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_crc_crv 0 " "Info: Pin \"test_crc_crv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_crc_cr 0 " "Info: Pin \"test_crc_cr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_frame_valid 0 " "Info: Pin \"test_frame_valid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_input4bit\[0\] 0 " "Info: Pin \"test_input4bit\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_input4bit\[1\] 0 " "Info: Pin \"test_input4bit\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_input4bit\[2\] 0 " "Info: Pin \"test_input4bit\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_input4bit\[3\] 0 " "Info: Pin \"test_input4bit\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter\[0\] 0 " "Info: Pin \"test_sequence_counter\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter\[1\] 0 " "Info: Pin \"test_sequence_counter\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter\[2\] 0 " "Info: Pin \"test_sequence_counter\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter\[3\] 0 " "Info: Pin \"test_sequence_counter\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter\[4\] 0 " "Info: Pin \"test_sequence_counter\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter\[5\] 0 " "Info: Pin \"test_sequence_counter\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter\[6\] 0 " "Info: Pin \"test_sequence_counter\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter\[7\] 0 " "Info: Pin \"test_sequence_counter\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_counter\[8\] 0 " "Info: Pin \"test_sequence_counter\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_sequence_invalidBit 0 " "Info: Pin \"test_sequence_invalidBit\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 02:33:18 2015 " "Info: Processing ended: Tue Apr 21 02:33:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 02:33:19 2015 " "Info: Processing started: Tue Apr 21 02:33:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 02:33:22 2015 " "Info: Processing ended: Tue Apr 21 02:33:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 02:33:23 2015 " "Info: Processing started: Tue Apr 21 02:33:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.FRAME_IS_VALID_62 " "Warning: Node \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.FRAME_IS_VALID_62\" is a latch" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.LENGTH_IS_VALID_74 " "Warning: Node \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.LENGTH_IS_VALID_74\" is a latch" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86 " "Warning: Node \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86\" is a latch" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock50 " "Info: Assuming node \"clock50\" is an undefined clock" {  } { { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clock25 " "Info: Assuming node \"clock25\" is an undefined clock" {  } { { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock25" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1 " "Info: Detected gated clock \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1\" as buffer" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID " "Info: Detected ripple clock \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID\" as buffer" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] " "Info: Detected ripple clock \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|shift1_1bit:shift_check_result\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|state_reg.CHECK " "Info: Detected ripple clock \"test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|state_reg.CHECK\" as buffer" {  } { { "CRC_FSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/CRC_FSM.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_bench1:test_bench_inst\|CRC_System:crc_system_inst\|CRC_FSM:CRC_FSM_inst\|state_reg.CHECK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock50 register test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[7\] memory test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[1\] 191.02 MHz 5.235 ns Internal " "Info: Clock \"clock50\" has Internal fmax of 191.02 MHz between source register \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[7\]\" and destination memory \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[1\]\" (period= 5.235 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.963 ns + Longest register memory " "Info: + Longest register to memory delay is 4.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[7\] 1 REG LCFF_X35_Y25_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y25_N13; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 61 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.544 ns) 0.933 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\]~2 2 COMB LCCOMB_X35_Y25_N22 1 " "Info: 2: + IC(0.389 ns) + CELL(0.544 ns) = 0.933 ns; Loc. = LCCOMB_X35_Y25_N22; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_736.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/cmpr_736.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.545 ns) 2.289 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\]~4 3 COMB LCCOMB_X36_Y25_N14 2 " "Info: 3: + IC(0.811 ns) + CELL(0.545 ns) = 2.289 ns; Loc. = LCCOMB_X36_Y25_N14; Fanout = 2; COMB Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_736.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/cmpr_736.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.178 ns) 2.936 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|valid_rdreq 4 COMB LCCOMB_X37_Y25_N22 20 " "Info: 4: + IC(0.469 ns) + CELL(0.178 ns) = 2.936 ns; Loc. = LCCOMB_X37_Y25_N22; Fanout = 20; COMB Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|valid_rdreq'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~4 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq } "NODE_NAME" } } { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.684 ns) 4.963 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[1\] 5 MEM M4K_X41_Y22 1 " "Info: 5: + IC(1.343 ns) + CELL(0.684 ns) = 4.963 ns; Loc. = M4K_X41_Y22; Fanout = 1; MEM Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.027 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] } "NODE_NAME" } } { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.951 ns ( 39.31 % ) " "Info: Total cell delay = 1.951 ns ( 39.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.012 ns ( 60.69 % ) " "Info: Total interconnect delay = 3.012 ns ( 60.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.963 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~4 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.963 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~4 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] {} } { 0.000ns 0.389ns 0.811ns 0.469ns 1.343ns } { 0.000ns 0.544ns 0.545ns 0.178ns 0.684ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.045 ns - Smallest " "Info: - Smallest clock skew is 0.045 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock50 destination 2.885 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock50\" to destination memory is 2.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clock50 1 CLK PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'clock50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock50 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.238 ns clock50~clkctrl 2 COMB CLKCTRL_G1 176 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 176; COMB Node = 'clock50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock50 clock50~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.724 ns) 2.885 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[1\] 3 MEM M4K_X41_Y22 1 " "Info: 3: + IC(0.923 ns) + CELL(0.724 ns) = 2.885 ns; Loc. = M4K_X41_Y22; Fanout = 1; MEM Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] } "NODE_NAME" } } { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.730 ns ( 59.97 % ) " "Info: Total cell delay = 1.730 ns ( 59.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 40.03 % ) " "Info: Total interconnect delay = 1.155 ns ( 40.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] {} } { 0.000ns 0.000ns 0.232ns 0.923ns } { 0.000ns 1.006ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock50 source 2.840 ns - Longest register " "Info: - Longest clock path from clock \"clock50\" to source register is 2.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clock50 1 CLK PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'clock50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock50 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.238 ns clock50~clkctrl 2 COMB CLKCTRL_G1 176 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 176; COMB Node = 'clock50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock50 clock50~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.602 ns) 2.840 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[7\] 3 REG LCFF_X35_Y25_N13 2 " "Info: 3: + IC(1.000 ns) + CELL(0.602 ns) = 2.840 ns; Loc. = LCFF_X35_Y25_N13; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 61 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.62 % ) " "Info: Total cell delay = 1.608 ns ( 56.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.38 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] {} } { 0.000ns 0.000ns 0.232ns 1.000ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] {} } { 0.000ns 0.000ns 0.232ns 0.923ns } { 0.000ns 1.006ns 0.000ns 0.724ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] {} } { 0.000ns 0.000ns 0.232ns 1.000ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 61 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.963 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~4 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.963 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~4 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] {} } { 0.000ns 0.389ns 0.811ns 0.469ns 1.343ns } { 0.000ns 0.544ns 0.545ns 0.178ns 0.684ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] {} } { 0.000ns 0.000ns 0.232ns 0.923ns } { 0.000ns 1.006ns 0.000ns 0.724ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7] {} } { 0.000ns 0.000ns 0.232ns 1.000ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock25 register test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86 register test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING 101.65 MHz 9.838 ns Internal " "Info: Clock \"clock25\" has Internal fmax of 101.65 MHz between source register \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86\" and destination register \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING\" (period= 9.838 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.572 ns + Longest register register " "Info: + Longest register to register delay is 0.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86 1 REG LCCOMB_X24_Y21_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y21_N10; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.177 ns) 0.476 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING~0 2 COMB LCCOMB_X24_Y21_N26 1 " "Info: 2: + IC(0.299 ns) + CELL(0.177 ns) = 0.476 ns; Loc. = LCCOMB_X24_Y21_N26; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.572 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING 3 REG LCFF_X24_Y21_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.572 ns; Loc. = LCFF_X24_Y21_N27; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.273 ns ( 47.73 % ) " "Info: Total cell delay = 0.273 ns ( 47.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.299 ns ( 52.27 % ) " "Info: Total interconnect delay = 0.299 ns ( 52.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.572 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} } { 0.000ns 0.299ns 0.000ns } { 0.000ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.385 ns - Smallest " "Info: - Smallest clock skew is -4.385 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 destination 2.815 ns + Shortest register " "Info: + Shortest clock path from clock \"clock25\" to destination register is 2.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock25~clkctrl 2 COMB CLKCTRL_G3 292 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 292; COMB Node = 'clock25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock25 clock25~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.815 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING 3 REG LCFF_X24_Y21_N27 2 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.815 ns; Loc. = LCFF_X24_Y21_N27; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clock25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.77 % ) " "Info: Total cell delay = 1.598 ns ( 56.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 43.23 % ) " "Info: Total interconnect delay = 1.217 ns ( 43.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 source 7.200 ns - Longest register " "Info: - Longest clock path from clock \"clock25\" to source register is 7.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.704 ns) + CELL(0.879 ns) 3.579 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID 2 REG LCFF_X24_Y21_N15 2 " "Info: 2: + IC(1.704 ns) + CELL(0.879 ns) = 3.579 ns; Loc. = LCFF_X24_Y21_N15; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { clock25 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.521 ns) 4.478 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1 3 COMB LCCOMB_X24_Y21_N28 1 " "Info: 3: + IC(0.378 ns) + CELL(0.521 ns) = 4.478 ns; Loc. = LCCOMB_X24_Y21_N28; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.000 ns) 5.649 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1clkctrl 4 COMB CLKCTRL_G8 2 " "Info: 4: + IC(1.171 ns) + CELL(0.000 ns) = 5.649 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.178 ns) 7.200 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86 5 REG LCCOMB_X24_Y21_N10 1 " "Info: 5: + IC(1.373 ns) + CELL(0.178 ns) = 7.200 ns; Loc. = LCCOMB_X24_Y21_N10; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.WAITING_86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.574 ns ( 35.75 % ) " "Info: Total cell delay = 2.574 ns ( 35.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.626 ns ( 64.25 % ) " "Info: Total interconnect delay = 4.626 ns ( 64.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { clock25 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { clock25 {} clock25~combout {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 {} } { 0.000ns 0.000ns 1.704ns 0.378ns 1.171ns 1.373ns } { 0.000ns 0.996ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { clock25 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { clock25 {} clock25~combout {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 {} } { 0.000ns 0.000ns 1.704ns 0.378ns 1.171ns 1.373ns } { 0.000ns 0.996ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.572 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING~0 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} } { 0.000ns 0.299ns 0.000ns } { 0.000ns 0.177ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { clock25 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { clock25 {} clock25~combout {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.WAITING_86 {} } { 0.000ns 0.000ns 1.704ns 0.378ns 1.171ns 1.373ns } { 0.000ns 0.996ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock25 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"clock25\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.LENGTH_IS_VALID_74 clock25 2.586 ns " "Info: Found hold time violation between source  pin or register \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING\" and destination pin or register \"test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.LENGTH_IS_VALID_74\" for clock \"clock25\" (Hold time is 2.586 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.385 ns + Largest " "Info: + Largest clock skew is 4.385 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 destination 7.200 ns + Longest register " "Info: + Longest clock path from clock \"clock25\" to destination register is 7.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.704 ns) + CELL(0.879 ns) 3.579 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID 2 REG LCFF_X24_Y21_N15 2 " "Info: 2: + IC(1.704 ns) + CELL(0.879 ns) = 3.579 ns; Loc. = LCFF_X24_Y21_N15; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.LENGTH_IS_VALID'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { clock25 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.521 ns) 4.478 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1 3 COMB LCCOMB_X24_Y21_N28 1 " "Info: 3: + IC(0.378 ns) + CELL(0.521 ns) = 4.478 ns; Loc. = LCCOMB_X24_Y21_N28; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.000 ns) 5.649 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1clkctrl 4 COMB CLKCTRL_G8 2 " "Info: 4: + IC(1.171 ns) + CELL(0.000 ns) = 5.649 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector1~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.178 ns) 7.200 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.LENGTH_IS_VALID_74 5 REG LCCOMB_X24_Y21_N20 1 " "Info: 5: + IC(1.373 ns) + CELL(0.178 ns) = 7.200 ns; Loc. = LCCOMB_X24_Y21_N20; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.LENGTH_IS_VALID_74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.574 ns ( 35.75 % ) " "Info: Total cell delay = 2.574 ns ( 35.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.626 ns ( 64.25 % ) " "Info: Total interconnect delay = 4.626 ns ( 64.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { clock25 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { clock25 {} clock25~combout {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 {} } { 0.000ns 0.000ns 1.704ns 0.378ns 1.171ns 1.373ns } { 0.000ns 0.996ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 source 2.815 ns - Shortest register " "Info: - Shortest clock path from clock \"clock25\" to source register is 2.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock25~clkctrl 2 COMB CLKCTRL_G3 292 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 292; COMB Node = 'clock25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock25 clock25~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.815 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING 3 REG LCFF_X24_Y21_N27 2 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.815 ns; Loc. = LCFF_X24_Y21_N27; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clock25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.77 % ) " "Info: Total cell delay = 1.598 ns ( 56.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 43.23 % ) " "Info: Total interconnect delay = 1.217 ns ( 43.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { clock25 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { clock25 {} clock25~combout {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 {} } { 0.000ns 0.000ns 1.704ns 0.378ns 1.171ns 1.373ns } { 0.000ns 0.996ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.522 ns - Shortest register register " "Info: - Shortest register to register delay is 1.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING 1 REG LCFF_X24_Y21_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y21_N27; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_reg.WAITING'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.521 ns) 0.895 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector0~0 2 COMB LCCOMB_X24_Y21_N16 1 " "Info: 2: + IC(0.374 ns) + CELL(0.521 ns) = 0.895 ns; Loc. = LCCOMB_X24_Y21_N16; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|Selector0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector0~0 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 1.522 ns test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.LENGTH_IS_VALID_74 3 REG LCCOMB_X24_Y21_N20 1 " "Info: 3: + IC(0.305 ns) + CELL(0.322 ns) = 1.522 ns; Loc. = LCCOMB_X24_Y21_N20; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|FrameValidFSM:FrameValidFSM_inst\|state_next.LENGTH_IS_VALID_74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector0~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 } "NODE_NAME" } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.843 ns ( 55.39 % ) " "Info: Total cell delay = 0.843 ns ( 55.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.679 ns ( 44.61 % ) " "Info: Total interconnect delay = 0.679 ns ( 44.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector0~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.522 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector0~0 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 {} } { 0.000ns 0.374ns 0.305ns } { 0.000ns 0.521ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 16 -1 0 } } { "FrameValidFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/FrameValidFSM.vhd" 27 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { clock25 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.200 ns" { clock25 {} clock25~combout {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.LENGTH_IS_VALID {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector1~1clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 {} } { 0.000ns 0.000ns 1.704ns 0.378ns 1.171ns 1.373ns } { 0.000ns 0.996ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector0~0 test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.522 ns" { test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg.WAITING {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|Selector0~0 {} test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_next.LENGTH_IS_VALID_74 {} } { 0.000ns 0.374ns 0.305ns } { 0.000ns 0.521ns 0.322ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock25 test_length_valid test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[9\] 12.106 ns register " "Info: tco from clock \"clock25\" to destination pin \"test_length_valid\" through register \"test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[9\]\" is 12.106 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 source 2.819 ns + Longest register " "Info: + Longest clock path from clock \"clock25\" to source register is 2.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock25~clkctrl 2 COMB CLKCTRL_G3 292 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 292; COMB Node = 'clock25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock25 clock25~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.819 ns test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[9\] 3 REG LCFF_X36_Y21_N19 6 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.819 ns; Loc. = LCFF_X36_Y21_N19; Fanout = 6; REG Node = 'test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clock25~clkctrl test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_k7j.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/cntr_k7j.tdf" 103 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.69 % ) " "Info: Total cell delay = 1.598 ns ( 56.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 43.31 % ) " "Info: Total interconnect delay = 1.221 ns ( 43.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_k7j.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/cntr_k7j.tdf" 103 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.010 ns + Longest register pin " "Info: + Longest register to pin delay is 9.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[9\] 1 REG LCFF_X36_Y21_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y21_N19; Fanout = 6; REG Node = 'test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_k7j.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/cntr_k7j.tdf" 103 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.545 ns) 2.029 ns test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|process_0~3 2 COMB LCCOMB_X24_Y21_N14 1 " "Info: 2: + IC(1.484 ns) + CELL(0.545 ns) = 2.029 ns; Loc. = LCCOMB_X24_Y21_N14; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|process_0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.029 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.178 ns) 3.049 ns test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|process_0~4 3 COMB LCCOMB_X24_Y21_N30 3 " "Info: 3: + IC(0.842 ns) + CELL(0.178 ns) = 3.049 ns; Loc. = LCCOMB_X24_Y21_N30; Fanout = 3; COMB Node = 'test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|process_0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~3 test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.178 ns) 3.536 ns test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|process_0~5 4 COMB LCCOMB_X24_Y21_N6 1 " "Info: 4: + IC(0.309 ns) + CELL(0.178 ns) = 3.536 ns; Loc. = LCCOMB_X24_Y21_N6; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|LengthCounterSystem:length_counter_sys_inst\|process_0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~4 test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.498 ns) + CELL(2.976 ns) 9.010 ns test_length_valid 5 PIN PIN_T8 0 " "Info: 5: + IC(2.498 ns) + CELL(2.976 ns) = 9.010 ns; Loc. = PIN_T8; Fanout = 0; PIN Node = 'test_length_valid'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~5 test_length_valid } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.877 ns ( 43.03 % ) " "Info: Total cell delay = 3.877 ns ( 43.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.133 ns ( 56.97 % ) " "Info: Total interconnect delay = 5.133 ns ( 56.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.010 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~3 test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~4 test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~5 test_length_valid } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.010 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~3 {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~4 {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~5 {} test_length_valid {} } { 0.000ns 1.484ns 0.842ns 0.309ns 2.498ns } { 0.000ns 0.545ns 0.178ns 0.178ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.010 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~3 test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~4 test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~5 test_length_valid } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.010 ns" { test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~3 {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~4 {} test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|process_0~5 {} test_length_valid {} } { 0.000ns 1.484ns 0.842ns 0.309ns 2.498ns } { 0.000ns 0.545ns 0.178ns 0.178ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 02:33:24 2015 " "Info: Processing ended: Tue Apr 21 02:33:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Info: Quartus II Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
