TimeQuest Timing Analyzer report for pip_top
Tue May 24 22:09:11 2016
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Setup: 'pipeemreg:em_reg|malu[3]'
 13. Slow Model Hold: 'clock'
 14. Slow Model Hold: 'pipeemreg:em_reg|malu[3]'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'pipeemreg:em_reg|malu[3]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clock'
 27. Fast Model Setup: 'pipeemreg:em_reg|malu[3]'
 28. Fast Model Hold: 'clock'
 29. Fast Model Hold: 'pipeemreg:em_reg|malu[3]'
 30. Fast Model Minimum Pulse Width: 'clock'
 31. Fast Model Minimum Pulse Width: 'pipeemreg:em_reg|malu[3]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; pip_top                                            ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                             ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; Clock Name               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                      ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; clock                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                    ;
; pipeemreg:em_reg|malu[3] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pipeemreg:em_reg|malu[3] } ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+


+-----------------------------------------------+
; Slow Model Fmax Summary                       ;
+---------+-----------------+------------+------+
; Fmax    ; Restricted Fmax ; Clock Name ; Note ;
+---------+-----------------+------------+------+
; 7.5 MHz ; 7.5 MHz         ; clock      ;      ;
+---------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------+
; Slow Model Setup Summary                           ;
+--------------------------+---------+---------------+
; Clock                    ; Slack   ; End Point TNS ;
+--------------------------+---------+---------------+
; clock                    ; -66.194 ; -9160.215     ;
; pipeemreg:em_reg|malu[3] ; 0.166   ; 0.000         ;
+--------------------------+---------+---------------+


+---------------------------------------------------+
; Slow Model Hold Summary                           ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clock                    ; -1.888 ; -16.889       ;
; pipeemreg:em_reg|malu[3] ; -0.922 ; -3.987        ;
+--------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------+
; Slow Model Minimum Pulse Width Summary            ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clock                    ; -2.000 ; -1888.528     ;
; pipeemreg:em_reg|malu[3] ; 0.500  ; 0.000         ;
+--------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                       ;
+---------+---------------------------------------------------------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                     ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------+-----------------+--------------+-------------+--------------+------------+------------+
; -66.194 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex4|hex[3] ; clock        ; clock       ; 0.500        ; -0.005     ; 66.725     ;
; -66.194 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex4|hex[6] ; clock        ; clock       ; 0.500        ; -0.005     ; 66.725     ;
; -66.191 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex4|hex[0] ; clock        ; clock       ; 0.500        ; -0.005     ; 66.722     ;
; -66.187 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex4|hex[4] ; clock        ; clock       ; 0.500        ; -0.005     ; 66.718     ;
; -66.185 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex4|hex[1] ; clock        ; clock       ; 0.500        ; -0.005     ; 66.716     ;
; -66.181 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex4|hex[5] ; clock        ; clock       ; 0.500        ; -0.005     ; 66.712     ;
; -66.140 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex4|hex[2] ; clock        ; clock       ; 0.500        ; -0.005     ; 66.671     ;
; -66.077 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex4|hex[3] ; clock        ; clock       ; 0.500        ; -0.005     ; 66.608     ;
; -66.077 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex4|hex[6] ; clock        ; clock       ; 0.500        ; -0.005     ; 66.608     ;
; -66.074 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex4|hex[0] ; clock        ; clock       ; 0.500        ; -0.005     ; 66.605     ;
; -66.070 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex4|hex[4] ; clock        ; clock       ; 0.500        ; -0.005     ; 66.601     ;
; -66.068 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex4|hex[1] ; clock        ; clock       ; 0.500        ; -0.005     ; 66.599     ;
; -66.064 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex4|hex[5] ; clock        ; clock       ; 0.500        ; -0.005     ; 66.595     ;
; -66.051 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex4|hex[3] ; clock        ; clock       ; 0.500        ; -0.005     ; 66.582     ;
; -66.051 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex4|hex[6] ; clock        ; clock       ; 0.500        ; -0.005     ; 66.582     ;
; -66.048 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex4|hex[0] ; clock        ; clock       ; 0.500        ; -0.005     ; 66.579     ;
; -66.044 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex4|hex[4] ; clock        ; clock       ; 0.500        ; -0.005     ; 66.575     ;
; -66.042 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex4|hex[1] ; clock        ; clock       ; 0.500        ; -0.005     ; 66.573     ;
; -66.038 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex4|hex[5] ; clock        ; clock       ; 0.500        ; -0.005     ; 66.569     ;
; -66.023 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex4|hex[2] ; clock        ; clock       ; 0.500        ; -0.005     ; 66.554     ;
; -65.997 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex4|hex[2] ; clock        ; clock       ; 0.500        ; -0.005     ; 66.528     ;
; -65.023 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[28] ; led:hex4|hex[3] ; clock        ; clock       ; 0.500        ; -0.005     ; 65.554     ;
; -65.023 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[28] ; led:hex4|hex[6] ; clock        ; clock       ; 0.500        ; -0.005     ; 65.554     ;
; -65.020 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[28] ; led:hex4|hex[0] ; clock        ; clock       ; 0.500        ; -0.005     ; 65.551     ;
; -65.016 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[28] ; led:hex4|hex[4] ; clock        ; clock       ; 0.500        ; -0.005     ; 65.547     ;
; -65.014 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[28] ; led:hex4|hex[1] ; clock        ; clock       ; 0.500        ; -0.005     ; 65.545     ;
; -65.010 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[28] ; led:hex4|hex[5] ; clock        ; clock       ; 0.500        ; -0.005     ; 65.541     ;
; -64.969 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[28] ; led:hex4|hex[2] ; clock        ; clock       ; 0.500        ; -0.005     ; 65.500     ;
; -64.255 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[29] ; led:hex2|hex[5] ; clock        ; clock       ; 0.500        ; -0.012     ; 64.779     ;
; -64.250 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[29] ; led:hex2|hex[1] ; clock        ; clock       ; 0.500        ; -0.012     ; 64.774     ;
; -64.197 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[29] ; led:hex2|hex[4] ; clock        ; clock       ; 0.500        ; -0.012     ; 64.721     ;
; -64.195 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[29] ; led:hex2|hex[3] ; clock        ; clock       ; 0.500        ; -0.012     ; 64.719     ;
; -64.193 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[29] ; led:hex2|hex[0] ; clock        ; clock       ; 0.500        ; -0.012     ; 64.717     ;
; -64.188 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[29] ; led:hex2|hex[6] ; clock        ; clock       ; 0.500        ; -0.012     ; 64.712     ;
; -64.187 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex5|hex[0] ; clock        ; clock       ; 0.500        ; -0.009     ; 64.714     ;
; -64.187 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex5|hex[1] ; clock        ; clock       ; 0.500        ; -0.009     ; 64.714     ;
; -64.187 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex5|hex[3] ; clock        ; clock       ; 0.500        ; -0.009     ; 64.714     ;
; -64.187 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex5|hex[6] ; clock        ; clock       ; 0.500        ; -0.009     ; 64.714     ;
; -64.185 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex5|hex[2] ; clock        ; clock       ; 0.500        ; -0.009     ; 64.712     ;
; -64.182 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex5|hex[5] ; clock        ; clock       ; 0.500        ; -0.009     ; 64.709     ;
; -64.181 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex5|hex[4] ; clock        ; clock       ; 0.500        ; -0.009     ; 64.708     ;
; -64.151 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[30] ; led:hex2|hex[5] ; clock        ; clock       ; 0.500        ; -0.012     ; 64.675     ;
; -64.146 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[30] ; led:hex2|hex[1] ; clock        ; clock       ; 0.500        ; -0.012     ; 64.670     ;
; -64.145 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[29] ; led:hex2|hex[2] ; clock        ; clock       ; 0.500        ; -0.012     ; 64.669     ;
; -64.093 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[30] ; led:hex2|hex[4] ; clock        ; clock       ; 0.500        ; -0.012     ; 64.617     ;
; -64.091 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[30] ; led:hex2|hex[3] ; clock        ; clock       ; 0.500        ; -0.012     ; 64.615     ;
; -64.090 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[31] ; led:hex2|hex[5] ; clock        ; clock       ; 0.500        ; -0.012     ; 64.614     ;
; -64.089 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[30] ; led:hex2|hex[0] ; clock        ; clock       ; 0.500        ; -0.012     ; 64.613     ;
; -64.085 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[31] ; led:hex2|hex[1] ; clock        ; clock       ; 0.500        ; -0.012     ; 64.609     ;
; -64.084 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[30] ; led:hex2|hex[6] ; clock        ; clock       ; 0.500        ; -0.012     ; 64.608     ;
; -64.070 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex5|hex[0] ; clock        ; clock       ; 0.500        ; -0.009     ; 64.597     ;
; -64.070 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex5|hex[1] ; clock        ; clock       ; 0.500        ; -0.009     ; 64.597     ;
; -64.070 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex5|hex[3] ; clock        ; clock       ; 0.500        ; -0.009     ; 64.597     ;
; -64.070 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex5|hex[6] ; clock        ; clock       ; 0.500        ; -0.009     ; 64.597     ;
; -64.068 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex5|hex[2] ; clock        ; clock       ; 0.500        ; -0.009     ; 64.595     ;
; -64.065 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex5|hex[5] ; clock        ; clock       ; 0.500        ; -0.009     ; 64.592     ;
; -64.064 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex5|hex[4] ; clock        ; clock       ; 0.500        ; -0.009     ; 64.591     ;
; -64.046 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex5|hex[0] ; clock        ; clock       ; 0.500        ; -0.009     ; 64.573     ;
; -64.046 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex5|hex[1] ; clock        ; clock       ; 0.500        ; -0.009     ; 64.573     ;
; -64.046 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex5|hex[3] ; clock        ; clock       ; 0.500        ; -0.009     ; 64.573     ;
; -64.046 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex5|hex[6] ; clock        ; clock       ; 0.500        ; -0.009     ; 64.573     ;
; -64.044 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex5|hex[2] ; clock        ; clock       ; 0.500        ; -0.009     ; 64.571     ;
; -64.041 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex5|hex[5] ; clock        ; clock       ; 0.500        ; -0.009     ; 64.568     ;
; -64.041 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[30] ; led:hex2|hex[2] ; clock        ; clock       ; 0.500        ; -0.012     ; 64.565     ;
; -64.040 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex5|hex[4] ; clock        ; clock       ; 0.500        ; -0.009     ; 64.567     ;
; -64.032 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[31] ; led:hex2|hex[4] ; clock        ; clock       ; 0.500        ; -0.012     ; 64.556     ;
; -64.030 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[31] ; led:hex2|hex[3] ; clock        ; clock       ; 0.500        ; -0.012     ; 64.554     ;
; -64.028 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[31] ; led:hex2|hex[0] ; clock        ; clock       ; 0.500        ; -0.012     ; 64.552     ;
; -64.023 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[31] ; led:hex2|hex[6] ; clock        ; clock       ; 0.500        ; -0.012     ; 64.547     ;
; -63.980 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[31] ; led:hex2|hex[2] ; clock        ; clock       ; 0.500        ; -0.012     ; 64.504     ;
; -63.620 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[29] ; led:hex7|hex[5] ; clock        ; clock       ; 0.500        ; -0.010     ; 64.146     ;
; -63.619 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[29] ; led:hex7|hex[0] ; clock        ; clock       ; 0.500        ; -0.010     ; 64.145     ;
; -63.619 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[29] ; led:hex7|hex[4] ; clock        ; clock       ; 0.500        ; -0.010     ; 64.145     ;
; -63.617 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[29] ; led:hex7|hex[6] ; clock        ; clock       ; 0.500        ; -0.010     ; 64.143     ;
; -63.614 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[29] ; led:hex7|hex[1] ; clock        ; clock       ; 0.500        ; -0.010     ; 64.140     ;
; -63.614 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[29] ; led:hex7|hex[2] ; clock        ; clock       ; 0.500        ; -0.010     ; 64.140     ;
; -63.613 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[29] ; led:hex7|hex[3] ; clock        ; clock       ; 0.500        ; -0.010     ; 64.139     ;
; -63.585 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[30] ; led:hex7|hex[5] ; clock        ; clock       ; 0.500        ; -0.010     ; 64.111     ;
; -63.584 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[30] ; led:hex7|hex[0] ; clock        ; clock       ; 0.500        ; -0.010     ; 64.110     ;
; -63.584 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[30] ; led:hex7|hex[4] ; clock        ; clock       ; 0.500        ; -0.010     ; 64.110     ;
; -63.582 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[30] ; led:hex7|hex[6] ; clock        ; clock       ; 0.500        ; -0.010     ; 64.108     ;
; -63.579 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[30] ; led:hex7|hex[1] ; clock        ; clock       ; 0.500        ; -0.010     ; 64.105     ;
; -63.579 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[30] ; led:hex7|hex[2] ; clock        ; clock       ; 0.500        ; -0.010     ; 64.105     ;
; -63.578 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[30] ; led:hex7|hex[3] ; clock        ; clock       ; 0.500        ; -0.010     ; 64.104     ;
; -63.510 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[31] ; led:hex7|hex[5] ; clock        ; clock       ; 0.500        ; -0.010     ; 64.036     ;
; -63.509 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[31] ; led:hex7|hex[0] ; clock        ; clock       ; 0.500        ; -0.010     ; 64.035     ;
; -63.509 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[31] ; led:hex7|hex[4] ; clock        ; clock       ; 0.500        ; -0.010     ; 64.035     ;
; -63.507 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[31] ; led:hex7|hex[6] ; clock        ; clock       ; 0.500        ; -0.010     ; 64.033     ;
; -63.504 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[31] ; led:hex7|hex[1] ; clock        ; clock       ; 0.500        ; -0.010     ; 64.030     ;
; -63.504 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[31] ; led:hex7|hex[2] ; clock        ; clock       ; 0.500        ; -0.010     ; 64.030     ;
; -63.503 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[31] ; led:hex7|hex[3] ; clock        ; clock       ; 0.500        ; -0.010     ; 64.029     ;
; -63.052 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[28] ; led:hex2|hex[5] ; clock        ; clock       ; 0.500        ; -0.010     ; 63.578     ;
; -63.047 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[28] ; led:hex2|hex[1] ; clock        ; clock       ; 0.500        ; -0.010     ; 63.573     ;
; -63.011 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[29] ; led:hex6|hex[3] ; clock        ; clock       ; 0.500        ; -0.011     ; 63.536     ;
; -63.009 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[29] ; led:hex6|hex[5] ; clock        ; clock       ; 0.500        ; -0.011     ; 63.534     ;
; -62.994 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[28] ; led:hex2|hex[4] ; clock        ; clock       ; 0.500        ; -0.010     ; 63.520     ;
; -62.992 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[28] ; led:hex2|hex[3] ; clock        ; clock       ; 0.500        ; -0.010     ; 63.518     ;
; -62.990 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[28] ; led:hex2|hex[0] ; clock        ; clock       ; 0.500        ; -0.010     ; 63.516     ;
; -62.985 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[28] ; led:hex2|hex[6] ; clock        ; clock       ; 0.500        ; -0.010     ; 63.511     ;
; -62.982 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[29] ; led:hex6|hex[0] ; clock        ; clock       ; 0.500        ; -0.011     ; 63.507     ;
+---------+---------------------------------------------------------------+-----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pipeemreg:em_reg|malu[3]'                                                                                                                                                                                           ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                          ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; 0.166 ; pipeemreg:em_reg|malu[2]                                 ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] ; clock        ; pipeemreg:em_reg|malu[3] ; 1.000        ; 2.263      ; 1.802      ;
; 0.326 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[4] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.500        ; 2.151      ; 1.366      ;
; 0.364 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[1] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.500        ; 2.263      ; 1.104      ;
; 0.493 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[1] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.500        ; 2.263      ; 0.975      ;
; 0.543 ; pipeemreg:em_reg|malu[2]                                 ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] ; clock        ; pipeemreg:em_reg|malu[3] ; 1.000        ; 2.158      ; 1.656      ;
; 0.580 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[2] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.500        ; 2.291      ; 1.107      ;
; 0.610 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[0] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.500        ; 2.166      ; 1.107      ;
; 0.613 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[3] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.500        ; 2.166      ; 1.099      ;
; 0.720 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[2] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.500        ; 2.291      ; 0.967      ;
; 0.729 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[4] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.500        ; 2.151      ; 0.963      ;
; 0.743 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[3] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.500        ; 2.166      ; 0.969      ;
; 0.744 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[0] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.500        ; 2.166      ; 0.973      ;
; 0.818 ; pipeemreg:em_reg|malu[2]                                 ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] ; clock        ; pipeemreg:em_reg|malu[3] ; 1.000        ; 2.291      ; 1.369      ;
; 0.842 ; pipeemreg:em_reg|malu[2]                                 ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] ; clock        ; pipeemreg:em_reg|malu[3] ; 1.000        ; 2.166      ; 1.375      ;
; 0.844 ; pipeemreg:em_reg|malu[2]                                 ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] ; clock        ; pipeemreg:em_reg|malu[3] ; 1.000        ; 2.166      ; 1.368      ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                    ;
+--------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                                               ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.888 ; pipeemreg:em_reg|malu[3] ; pipedereg:de_reg|ea[3]                                                                                                                ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.686      ; 1.314      ;
; -1.687 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a8~porta_address_reg1 ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.750      ; 1.547      ;
; -1.687 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg1 ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.750      ; 1.547      ;
; -1.388 ; pipeemreg:em_reg|malu[3] ; pipedereg:de_reg|ea[3]                                                                                                                ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.686      ; 1.314      ;
; -1.187 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a8~porta_address_reg1 ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.750      ; 1.547      ;
; -1.187 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg1 ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.750      ; 1.547      ;
; -1.051 ; pipeemreg:em_reg|malu[3] ; pipedereg:de_reg|eb[3]                                                                                                                ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.686      ; 2.151      ;
; -0.773 ; pipeemreg:em_reg|malu[3] ; pipemwreg:mw_reg|walu[3]                                                                                                              ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.665      ; 2.408      ;
; -0.599 ; pipeemreg:em_reg|malu[3] ; pipepc:prog_cnt|q[3]                                                                                                                  ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.696      ; 2.613      ;
; -0.551 ; pipeemreg:em_reg|malu[3] ; pipedereg:de_reg|eb[3]                                                                                                                ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.686      ; 2.151      ;
; -0.379 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[15]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.681      ; 2.818      ;
; -0.379 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[14]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.681      ; 2.818      ;
; -0.379 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[13]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.681      ; 2.818      ;
; -0.379 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[7]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.681      ; 2.818      ;
; -0.379 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[6]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.681      ; 2.818      ;
; -0.379 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[4]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.681      ; 2.818      ;
; -0.379 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.681      ; 2.818      ;
; -0.379 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[1]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.681      ; 2.818      ;
; -0.346 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[19]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.693      ; 2.863      ;
; -0.289 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[13]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.695      ; 2.922      ;
; -0.289 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[12]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.695      ; 2.922      ;
; -0.289 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[7]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.695      ; 2.922      ;
; -0.289 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[5]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.695      ; 2.922      ;
; -0.273 ; pipeemreg:em_reg|malu[3] ; pipemwreg:mw_reg|walu[3]                                                                                                              ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.665      ; 2.408      ;
; -0.212 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[15]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.697      ; 3.001      ;
; -0.212 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[11]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.697      ; 3.001      ;
; -0.212 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[10]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.697      ; 3.001      ;
; -0.212 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[9]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.697      ; 3.001      ;
; -0.212 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[8]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.697      ; 3.001      ;
; -0.212 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[6]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.697      ; 3.001      ;
; -0.212 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[3]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.697      ; 3.001      ;
; -0.212 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[1]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.697      ; 3.001      ;
; -0.189 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[7]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.681      ; 3.008      ;
; -0.189 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[6]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.681      ; 3.008      ;
; -0.189 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[5]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.681      ; 3.008      ;
; -0.189 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[4]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.681      ; 3.008      ;
; -0.189 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[3]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.681      ; 3.008      ;
; -0.189 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[1]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.681      ; 3.008      ;
; -0.189 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[0]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.681      ; 3.008      ;
; -0.188 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[12]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.681      ; 3.009      ;
; -0.188 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[9]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.681      ; 3.009      ;
; -0.172 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[12]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.680      ; 3.024      ;
; -0.172 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[11]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.680      ; 3.024      ;
; -0.172 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[5]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.680      ; 3.024      ;
; -0.143 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[11]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.674      ; 3.047      ;
; -0.143 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[8]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.674      ; 3.047      ;
; -0.099 ; pipeemreg:em_reg|malu[3] ; pipepc:prog_cnt|q[3]                                                                                                                  ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.696      ; 2.613      ;
; -0.091 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[16]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.685      ; 3.110      ;
; -0.091 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.685      ; 3.110      ;
; -0.071 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[8]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.695      ; 3.140      ;
; -0.054 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[10]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.690      ; 3.152      ;
; -0.054 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[9]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.690      ; 3.152      ;
; -0.054 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.690      ; 3.152      ;
; -0.024 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[21]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.695      ; 3.187      ;
; -0.024 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[20]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.695      ; 3.187      ;
; -0.002 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[17]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.697      ; 3.211      ;
; -0.002 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[14]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.697      ; 3.211      ;
; -0.002 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[4]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.697      ; 3.211      ;
; -0.002 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[2]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.697      ; 3.211      ;
; -0.002 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[0]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.697      ; 3.211      ;
; 0.011  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[13]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.687      ; 3.214      ;
; 0.031  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[15]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.687      ; 3.234      ;
; 0.055  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[16]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.692      ; 3.263      ;
; 0.060  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[14]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.687      ; 3.263      ;
; 0.079  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[10]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.675      ; 3.270      ;
; 0.095  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[16]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.676      ; 3.287      ;
; 0.113  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[2]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.676      ; 3.305      ;
; 0.121  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[15]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.681      ; 2.818      ;
; 0.121  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[14]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.681      ; 2.818      ;
; 0.121  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[13]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.681      ; 2.818      ;
; 0.121  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[7]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.681      ; 2.818      ;
; 0.121  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[6]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.681      ; 2.818      ;
; 0.121  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[4]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.681      ; 2.818      ;
; 0.121  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.681      ; 2.818      ;
; 0.121  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[1]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.681      ; 2.818      ;
; 0.154  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[19]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.693      ; 2.863      ;
; 0.170  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[29]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.694      ; 3.380      ;
; 0.170  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[30]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.694      ; 3.380      ;
; 0.170  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[31]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.694      ; 3.380      ;
; 0.170  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[28]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.694      ; 3.380      ;
; 0.211  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[13]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.695      ; 2.922      ;
; 0.211  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[12]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.695      ; 2.922      ;
; 0.211  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[7]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.695      ; 2.922      ;
; 0.211  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[5]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.695      ; 2.922      ;
; 0.215  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[18]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.693      ; 3.424      ;
; 0.215  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[17]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.693      ; 3.424      ;
; 0.217  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[27]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.693      ; 3.426      ;
; 0.257  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[26]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.693      ; 3.466      ;
; 0.270  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[25]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.689      ; 3.475      ;
; 0.270  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[24]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.689      ; 3.475      ;
; 0.275  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[23]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.482      ;
; 0.275  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[22]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.691      ; 3.482      ;
; 0.278  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[29]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.687      ; 3.481      ;
; 0.278  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[30]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.687      ; 3.481      ;
; 0.278  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[31]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.687      ; 3.481      ;
; 0.279  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[28]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.685      ; 3.480      ;
; 0.279  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[27]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.685      ; 3.480      ;
; 0.279  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[26]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 2.685      ; 3.480      ;
; 0.288  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[15]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.697      ; 3.001      ;
; 0.288  ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[11]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 2.697      ; 3.001      ;
+--------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pipeemreg:em_reg|malu[3]'                                                                                                                                                                                             ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                                          ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; -0.922 ; pipeemreg:em_reg|malu[2]                                 ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.000        ; 2.291      ; 1.369      ;
; -0.824 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[2] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] ; clock        ; pipeemreg:em_reg|malu[3] ; -0.500       ; 2.291      ; 0.967      ;
; -0.798 ; pipeemreg:em_reg|malu[2]                                 ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.000        ; 2.166      ; 1.368      ;
; -0.791 ; pipeemreg:em_reg|malu[2]                                 ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.000        ; 2.166      ; 1.375      ;
; -0.788 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[1] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] ; clock        ; pipeemreg:em_reg|malu[3] ; -0.500       ; 2.263      ; 0.975      ;
; -0.697 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[3] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] ; clock        ; pipeemreg:em_reg|malu[3] ; -0.500       ; 2.166      ; 0.969      ;
; -0.693 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[0] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] ; clock        ; pipeemreg:em_reg|malu[3] ; -0.500       ; 2.166      ; 0.973      ;
; -0.688 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[4] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] ; clock        ; pipeemreg:em_reg|malu[3] ; -0.500       ; 2.151      ; 0.963      ;
; -0.684 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[2] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] ; clock        ; pipeemreg:em_reg|malu[3] ; -0.500       ; 2.291      ; 1.107      ;
; -0.659 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[1] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] ; clock        ; pipeemreg:em_reg|malu[3] ; -0.500       ; 2.263      ; 1.104      ;
; -0.567 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[3] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] ; clock        ; pipeemreg:em_reg|malu[3] ; -0.500       ; 2.166      ; 1.099      ;
; -0.559 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[0] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] ; clock        ; pipeemreg:em_reg|malu[3] ; -0.500       ; 2.166      ; 1.107      ;
; -0.502 ; pipeemreg:em_reg|malu[2]                                 ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.000        ; 2.158      ; 1.656      ;
; -0.461 ; pipeemreg:em_reg|malu[2]                                 ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.000        ; 2.263      ; 1.802      ;
; -0.285 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[4] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] ; clock        ; pipeemreg:em_reg|malu[3] ; -0.500       ; 2.151      ; 1.366      ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pipeemreg:em_reg|malu[3]'                                                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                           ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Rise       ; em_reg|malu[3]|regout                                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Rise       ; em_reg|malu[3]|regout                                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~0|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~0|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Rise       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~0|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Rise       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~0|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~1clkctrl|inclk[0]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~1clkctrl|inclk[0]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~1clkctrl|outclk                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~1clkctrl|outclk                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~1|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~1|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~1|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~1|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|y[0]|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|y[0]|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|y[1]|datab                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|y[1]|datab                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|y[2]|datab                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|y[2]|datab                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|y[3]|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|y[3]|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|y[4]|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|y[4]|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Rise       ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Rise       ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Rise       ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Rise       ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Rise       ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Rise       ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Rise       ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Rise       ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Rise       ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Rise       ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; btn       ; clock      ; 4.935  ; 4.935  ; Rise       ; clock           ;
; sw_a[*]   ; clock      ; 4.490  ; 4.490  ; Fall       ; clock           ;
;  sw_a[0]  ; clock      ; 4.136  ; 4.136  ; Fall       ; clock           ;
;  sw_a[1]  ; clock      ; 4.355  ; 4.355  ; Fall       ; clock           ;
;  sw_a[2]  ; clock      ; 4.088  ; 4.088  ; Fall       ; clock           ;
;  sw_a[3]  ; clock      ; 4.343  ; 4.343  ; Fall       ; clock           ;
;  sw_a[4]  ; clock      ; 4.490  ; 4.490  ; Fall       ; clock           ;
; sw_b[*]   ; clock      ; 0.229  ; 0.229  ; Fall       ; clock           ;
;  sw_b[0]  ; clock      ; 0.014  ; 0.014  ; Fall       ; clock           ;
;  sw_b[1]  ; clock      ; 0.229  ; 0.229  ; Fall       ; clock           ;
;  sw_b[2]  ; clock      ; 0.101  ; 0.101  ; Fall       ; clock           ;
;  sw_b[3]  ; clock      ; 0.172  ; 0.172  ; Fall       ; clock           ;
;  sw_b[4]  ; clock      ; -0.089 ; -0.089 ; Fall       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; btn       ; clock      ; -4.103 ; -4.103 ; Rise       ; clock           ;
; sw_a[*]   ; clock      ; -3.858 ; -3.858 ; Fall       ; clock           ;
;  sw_a[0]  ; clock      ; -3.906 ; -3.906 ; Fall       ; clock           ;
;  sw_a[1]  ; clock      ; -4.125 ; -4.125 ; Fall       ; clock           ;
;  sw_a[2]  ; clock      ; -3.858 ; -3.858 ; Fall       ; clock           ;
;  sw_a[3]  ; clock      ; -4.113 ; -4.113 ; Fall       ; clock           ;
;  sw_a[4]  ; clock      ; -4.260 ; -4.260 ; Fall       ; clock           ;
; sw_b[*]   ; clock      ; 0.319  ; 0.319  ; Fall       ; clock           ;
;  sw_b[0]  ; clock      ; 0.216  ; 0.216  ; Fall       ; clock           ;
;  sw_b[1]  ; clock      ; 0.001  ; 0.001  ; Fall       ; clock           ;
;  sw_b[2]  ; clock      ; 0.129  ; 0.129  ; Fall       ; clock           ;
;  sw_b[3]  ; clock      ; 0.058  ; 0.058  ; Fall       ; clock           ;
;  sw_b[4]  ; clock      ; 0.319  ; 0.319  ; Fall       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; hex_2[*]  ; clock      ; 8.692 ; 8.692 ; Rise       ; clock           ;
;  hex_2[0] ; clock      ; 8.465 ; 8.465 ; Rise       ; clock           ;
;  hex_2[1] ; clock      ; 8.686 ; 8.686 ; Rise       ; clock           ;
;  hex_2[2] ; clock      ; 8.453 ; 8.453 ; Rise       ; clock           ;
;  hex_2[3] ; clock      ; 7.952 ; 7.952 ; Rise       ; clock           ;
;  hex_2[4] ; clock      ; 8.107 ; 8.107 ; Rise       ; clock           ;
;  hex_2[5] ; clock      ; 8.291 ; 8.291 ; Rise       ; clock           ;
;  hex_2[6] ; clock      ; 8.692 ; 8.692 ; Rise       ; clock           ;
; hex_3[*]  ; clock      ; 8.912 ; 8.912 ; Rise       ; clock           ;
;  hex_3[0] ; clock      ; 8.200 ; 8.200 ; Rise       ; clock           ;
;  hex_3[1] ; clock      ; 8.663 ; 8.663 ; Rise       ; clock           ;
;  hex_3[2] ; clock      ; 8.912 ; 8.912 ; Rise       ; clock           ;
;  hex_3[3] ; clock      ; 8.107 ; 8.107 ; Rise       ; clock           ;
;  hex_3[4] ; clock      ; 8.312 ; 8.312 ; Rise       ; clock           ;
;  hex_3[5] ; clock      ; 8.703 ; 8.703 ; Rise       ; clock           ;
;  hex_3[6] ; clock      ; 8.563 ; 8.563 ; Rise       ; clock           ;
; hex_4[*]  ; clock      ; 7.490 ; 7.490 ; Rise       ; clock           ;
;  hex_4[0] ; clock      ; 7.187 ; 7.187 ; Rise       ; clock           ;
;  hex_4[1] ; clock      ; 7.228 ; 7.228 ; Rise       ; clock           ;
;  hex_4[2] ; clock      ; 7.221 ; 7.221 ; Rise       ; clock           ;
;  hex_4[3] ; clock      ; 7.490 ; 7.490 ; Rise       ; clock           ;
;  hex_4[4] ; clock      ; 7.485 ; 7.485 ; Rise       ; clock           ;
;  hex_4[5] ; clock      ; 7.414 ; 7.414 ; Rise       ; clock           ;
;  hex_4[6] ; clock      ; 7.238 ; 7.238 ; Rise       ; clock           ;
; hex_5[*]  ; clock      ; 7.690 ; 7.690 ; Rise       ; clock           ;
;  hex_5[0] ; clock      ; 7.254 ; 7.254 ; Rise       ; clock           ;
;  hex_5[1] ; clock      ; 7.690 ; 7.690 ; Rise       ; clock           ;
;  hex_5[2] ; clock      ; 7.007 ; 7.007 ; Rise       ; clock           ;
;  hex_5[3] ; clock      ; 7.446 ; 7.446 ; Rise       ; clock           ;
;  hex_5[4] ; clock      ; 7.498 ; 7.498 ; Rise       ; clock           ;
;  hex_5[5] ; clock      ; 7.241 ; 7.241 ; Rise       ; clock           ;
;  hex_5[6] ; clock      ; 7.242 ; 7.242 ; Rise       ; clock           ;
; hex_6[*]  ; clock      ; 8.302 ; 8.302 ; Rise       ; clock           ;
;  hex_6[0] ; clock      ; 7.718 ; 7.718 ; Rise       ; clock           ;
;  hex_6[1] ; clock      ; 7.262 ; 7.262 ; Rise       ; clock           ;
;  hex_6[2] ; clock      ; 7.618 ; 7.618 ; Rise       ; clock           ;
;  hex_6[3] ; clock      ; 7.991 ; 7.991 ; Rise       ; clock           ;
;  hex_6[4] ; clock      ; 8.302 ; 8.302 ; Rise       ; clock           ;
;  hex_6[5] ; clock      ; 8.008 ; 8.008 ; Rise       ; clock           ;
;  hex_6[6] ; clock      ; 7.869 ; 7.869 ; Rise       ; clock           ;
; hex_7[*]  ; clock      ; 7.352 ; 7.352 ; Rise       ; clock           ;
;  hex_7[0] ; clock      ; 7.352 ; 7.352 ; Rise       ; clock           ;
;  hex_7[1] ; clock      ; 7.331 ; 7.331 ; Rise       ; clock           ;
;  hex_7[2] ; clock      ; 7.326 ; 7.326 ; Rise       ; clock           ;
;  hex_7[3] ; clock      ; 7.238 ; 7.238 ; Rise       ; clock           ;
;  hex_7[4] ; clock      ; 7.349 ; 7.349 ; Rise       ; clock           ;
;  hex_7[5] ; clock      ; 7.350 ; 7.350 ; Rise       ; clock           ;
;  hex_7[6] ; clock      ; 7.345 ; 7.345 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; hex_2[*]  ; clock      ; 7.952 ; 7.952 ; Rise       ; clock           ;
;  hex_2[0] ; clock      ; 8.465 ; 8.465 ; Rise       ; clock           ;
;  hex_2[1] ; clock      ; 8.686 ; 8.686 ; Rise       ; clock           ;
;  hex_2[2] ; clock      ; 8.453 ; 8.453 ; Rise       ; clock           ;
;  hex_2[3] ; clock      ; 7.952 ; 7.952 ; Rise       ; clock           ;
;  hex_2[4] ; clock      ; 8.107 ; 8.107 ; Rise       ; clock           ;
;  hex_2[5] ; clock      ; 8.291 ; 8.291 ; Rise       ; clock           ;
;  hex_2[6] ; clock      ; 8.692 ; 8.692 ; Rise       ; clock           ;
; hex_3[*]  ; clock      ; 8.107 ; 8.107 ; Rise       ; clock           ;
;  hex_3[0] ; clock      ; 8.200 ; 8.200 ; Rise       ; clock           ;
;  hex_3[1] ; clock      ; 8.663 ; 8.663 ; Rise       ; clock           ;
;  hex_3[2] ; clock      ; 8.912 ; 8.912 ; Rise       ; clock           ;
;  hex_3[3] ; clock      ; 8.107 ; 8.107 ; Rise       ; clock           ;
;  hex_3[4] ; clock      ; 8.312 ; 8.312 ; Rise       ; clock           ;
;  hex_3[5] ; clock      ; 8.703 ; 8.703 ; Rise       ; clock           ;
;  hex_3[6] ; clock      ; 8.563 ; 8.563 ; Rise       ; clock           ;
; hex_4[*]  ; clock      ; 7.187 ; 7.187 ; Rise       ; clock           ;
;  hex_4[0] ; clock      ; 7.187 ; 7.187 ; Rise       ; clock           ;
;  hex_4[1] ; clock      ; 7.228 ; 7.228 ; Rise       ; clock           ;
;  hex_4[2] ; clock      ; 7.221 ; 7.221 ; Rise       ; clock           ;
;  hex_4[3] ; clock      ; 7.490 ; 7.490 ; Rise       ; clock           ;
;  hex_4[4] ; clock      ; 7.485 ; 7.485 ; Rise       ; clock           ;
;  hex_4[5] ; clock      ; 7.414 ; 7.414 ; Rise       ; clock           ;
;  hex_4[6] ; clock      ; 7.238 ; 7.238 ; Rise       ; clock           ;
; hex_5[*]  ; clock      ; 7.007 ; 7.007 ; Rise       ; clock           ;
;  hex_5[0] ; clock      ; 7.254 ; 7.254 ; Rise       ; clock           ;
;  hex_5[1] ; clock      ; 7.690 ; 7.690 ; Rise       ; clock           ;
;  hex_5[2] ; clock      ; 7.007 ; 7.007 ; Rise       ; clock           ;
;  hex_5[3] ; clock      ; 7.446 ; 7.446 ; Rise       ; clock           ;
;  hex_5[4] ; clock      ; 7.498 ; 7.498 ; Rise       ; clock           ;
;  hex_5[5] ; clock      ; 7.241 ; 7.241 ; Rise       ; clock           ;
;  hex_5[6] ; clock      ; 7.242 ; 7.242 ; Rise       ; clock           ;
; hex_6[*]  ; clock      ; 7.262 ; 7.262 ; Rise       ; clock           ;
;  hex_6[0] ; clock      ; 7.718 ; 7.718 ; Rise       ; clock           ;
;  hex_6[1] ; clock      ; 7.262 ; 7.262 ; Rise       ; clock           ;
;  hex_6[2] ; clock      ; 7.618 ; 7.618 ; Rise       ; clock           ;
;  hex_6[3] ; clock      ; 7.991 ; 7.991 ; Rise       ; clock           ;
;  hex_6[4] ; clock      ; 8.302 ; 8.302 ; Rise       ; clock           ;
;  hex_6[5] ; clock      ; 8.008 ; 8.008 ; Rise       ; clock           ;
;  hex_6[6] ; clock      ; 7.869 ; 7.869 ; Rise       ; clock           ;
; hex_7[*]  ; clock      ; 7.238 ; 7.238 ; Rise       ; clock           ;
;  hex_7[0] ; clock      ; 7.352 ; 7.352 ; Rise       ; clock           ;
;  hex_7[1] ; clock      ; 7.331 ; 7.331 ; Rise       ; clock           ;
;  hex_7[2] ; clock      ; 7.326 ; 7.326 ; Rise       ; clock           ;
;  hex_7[3] ; clock      ; 7.238 ; 7.238 ; Rise       ; clock           ;
;  hex_7[4] ; clock      ; 7.349 ; 7.349 ; Rise       ; clock           ;
;  hex_7[5] ; clock      ; 7.350 ; 7.350 ; Rise       ; clock           ;
;  hex_7[6] ; clock      ; 7.345 ; 7.345 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Fast Model Setup Summary                           ;
+--------------------------+---------+---------------+
; Clock                    ; Slack   ; End Point TNS ;
+--------------------------+---------+---------------+
; clock                    ; -28.196 ; -3770.014     ;
; pipeemreg:em_reg|malu[3] ; 0.334   ; 0.000         ;
+--------------------------+---------+---------------+


+---------------------------------------------------+
; Fast Model Hold Summary                           ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clock                    ; -1.335 ; -41.830       ;
; pipeemreg:em_reg|malu[3] ; -0.302 ; -0.937        ;
+--------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------+
; Fast Model Minimum Pulse Width Summary            ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clock                    ; -2.000 ; -1888.528     ;
; pipeemreg:em_reg|malu[3] ; 0.500  ; 0.000         ;
+--------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                       ;
+---------+---------------------------------------------------------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                     ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------+-----------------+--------------+-------------+--------------+------------+------------+
; -28.196 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex4|hex[6] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.721     ;
; -28.195 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex4|hex[3] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.720     ;
; -28.190 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex4|hex[0] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.715     ;
; -28.189 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex4|hex[2] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.714     ;
; -28.185 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex4|hex[1] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.710     ;
; -28.185 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex4|hex[4] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.710     ;
; -28.185 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex4|hex[5] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.710     ;
; -28.141 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex4|hex[6] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.666     ;
; -28.140 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex4|hex[3] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.665     ;
; -28.135 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex4|hex[0] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.660     ;
; -28.134 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex4|hex[2] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.659     ;
; -28.130 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex4|hex[1] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.655     ;
; -28.130 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex4|hex[4] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.655     ;
; -28.130 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex4|hex[5] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.655     ;
; -28.126 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex4|hex[6] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.651     ;
; -28.125 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex4|hex[3] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.650     ;
; -28.120 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex4|hex[0] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.645     ;
; -28.119 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex4|hex[2] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.644     ;
; -28.115 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex4|hex[1] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.640     ;
; -28.115 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex4|hex[4] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.640     ;
; -28.115 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex4|hex[5] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.640     ;
; -27.737 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[28] ; led:hex4|hex[6] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.262     ;
; -27.736 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[28] ; led:hex4|hex[3] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.261     ;
; -27.731 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[28] ; led:hex4|hex[0] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.256     ;
; -27.730 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[28] ; led:hex4|hex[2] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.255     ;
; -27.726 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[28] ; led:hex4|hex[1] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.251     ;
; -27.726 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[28] ; led:hex4|hex[4] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.251     ;
; -27.726 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[28] ; led:hex4|hex[5] ; clock        ; clock       ; 0.500        ; -0.007     ; 28.251     ;
; -27.411 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex5|hex[0] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.931     ;
; -27.411 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex5|hex[1] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.931     ;
; -27.411 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex5|hex[3] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.931     ;
; -27.411 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex5|hex[6] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.931     ;
; -27.410 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex5|hex[2] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.930     ;
; -27.406 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex5|hex[5] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.926     ;
; -27.405 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29] ; led:hex5|hex[4] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.925     ;
; -27.356 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex5|hex[0] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.876     ;
; -27.356 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex5|hex[1] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.876     ;
; -27.356 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex5|hex[3] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.876     ;
; -27.356 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex5|hex[6] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.876     ;
; -27.355 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex5|hex[2] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.875     ;
; -27.351 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex5|hex[5] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.871     ;
; -27.350 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30] ; led:hex5|hex[4] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.870     ;
; -27.335 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex5|hex[0] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.855     ;
; -27.335 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex5|hex[1] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.855     ;
; -27.335 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex5|hex[3] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.855     ;
; -27.335 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex5|hex[6] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.855     ;
; -27.334 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex5|hex[2] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.854     ;
; -27.330 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex5|hex[5] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.850     ;
; -27.329 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31] ; led:hex5|hex[4] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.849     ;
; -27.316 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[29] ; led:hex2|hex[5] ; clock        ; clock       ; 0.500        ; -0.009     ; 27.839     ;
; -27.315 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[29] ; led:hex2|hex[1] ; clock        ; clock       ; 0.500        ; -0.009     ; 27.838     ;
; -27.289 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[29] ; led:hex2|hex[3] ; clock        ; clock       ; 0.500        ; -0.009     ; 27.812     ;
; -27.288 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[29] ; led:hex2|hex[4] ; clock        ; clock       ; 0.500        ; -0.009     ; 27.811     ;
; -27.287 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[29] ; led:hex2|hex[2] ; clock        ; clock       ; 0.500        ; -0.009     ; 27.810     ;
; -27.285 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[29] ; led:hex2|hex[0] ; clock        ; clock       ; 0.500        ; -0.009     ; 27.808     ;
; -27.284 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[29] ; led:hex2|hex[6] ; clock        ; clock       ; 0.500        ; -0.009     ; 27.807     ;
; -27.264 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[30] ; led:hex2|hex[5] ; clock        ; clock       ; 0.500        ; -0.009     ; 27.787     ;
; -27.263 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[30] ; led:hex2|hex[1] ; clock        ; clock       ; 0.500        ; -0.009     ; 27.786     ;
; -27.237 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[31] ; led:hex2|hex[5] ; clock        ; clock       ; 0.500        ; -0.009     ; 27.760     ;
; -27.237 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[30] ; led:hex2|hex[3] ; clock        ; clock       ; 0.500        ; -0.009     ; 27.760     ;
; -27.236 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[31] ; led:hex2|hex[1] ; clock        ; clock       ; 0.500        ; -0.009     ; 27.759     ;
; -27.236 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[30] ; led:hex2|hex[4] ; clock        ; clock       ; 0.500        ; -0.009     ; 27.759     ;
; -27.235 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[30] ; led:hex2|hex[2] ; clock        ; clock       ; 0.500        ; -0.009     ; 27.758     ;
; -27.233 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[30] ; led:hex2|hex[0] ; clock        ; clock       ; 0.500        ; -0.009     ; 27.756     ;
; -27.232 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[30] ; led:hex2|hex[6] ; clock        ; clock       ; 0.500        ; -0.009     ; 27.755     ;
; -27.210 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[31] ; led:hex2|hex[3] ; clock        ; clock       ; 0.500        ; -0.009     ; 27.733     ;
; -27.209 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[31] ; led:hex2|hex[4] ; clock        ; clock       ; 0.500        ; -0.009     ; 27.732     ;
; -27.208 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[31] ; led:hex2|hex[2] ; clock        ; clock       ; 0.500        ; -0.009     ; 27.731     ;
; -27.206 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[31] ; led:hex2|hex[0] ; clock        ; clock       ; 0.500        ; -0.009     ; 27.729     ;
; -27.205 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[31] ; led:hex2|hex[6] ; clock        ; clock       ; 0.500        ; -0.009     ; 27.728     ;
; -27.069 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[29] ; led:hex7|hex[0] ; clock        ; clock       ; 0.500        ; -0.008     ; 27.593     ;
; -27.069 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[29] ; led:hex7|hex[4] ; clock        ; clock       ; 0.500        ; -0.008     ; 27.593     ;
; -27.069 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[29] ; led:hex7|hex[5] ; clock        ; clock       ; 0.500        ; -0.008     ; 27.593     ;
; -27.068 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[29] ; led:hex7|hex[6] ; clock        ; clock       ; 0.500        ; -0.008     ; 27.592     ;
; -27.064 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[29] ; led:hex7|hex[1] ; clock        ; clock       ; 0.500        ; -0.008     ; 27.588     ;
; -27.064 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[29] ; led:hex7|hex[2] ; clock        ; clock       ; 0.500        ; -0.008     ; 27.588     ;
; -27.063 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[29] ; led:hex7|hex[3] ; clock        ; clock       ; 0.500        ; -0.008     ; 27.587     ;
; -27.055 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[30] ; led:hex7|hex[0] ; clock        ; clock       ; 0.500        ; -0.008     ; 27.579     ;
; -27.055 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[30] ; led:hex7|hex[4] ; clock        ; clock       ; 0.500        ; -0.008     ; 27.579     ;
; -27.055 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[30] ; led:hex7|hex[5] ; clock        ; clock       ; 0.500        ; -0.008     ; 27.579     ;
; -27.054 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[30] ; led:hex7|hex[6] ; clock        ; clock       ; 0.500        ; -0.008     ; 27.578     ;
; -27.050 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[30] ; led:hex7|hex[1] ; clock        ; clock       ; 0.500        ; -0.008     ; 27.574     ;
; -27.050 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[30] ; led:hex7|hex[2] ; clock        ; clock       ; 0.500        ; -0.008     ; 27.574     ;
; -27.049 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[30] ; led:hex7|hex[3] ; clock        ; clock       ; 0.500        ; -0.008     ; 27.573     ;
; -27.006 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[31] ; led:hex7|hex[0] ; clock        ; clock       ; 0.500        ; -0.008     ; 27.530     ;
; -27.006 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[31] ; led:hex7|hex[4] ; clock        ; clock       ; 0.500        ; -0.008     ; 27.530     ;
; -27.006 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[31] ; led:hex7|hex[5] ; clock        ; clock       ; 0.500        ; -0.008     ; 27.530     ;
; -27.005 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[31] ; led:hex7|hex[6] ; clock        ; clock       ; 0.500        ; -0.008     ; 27.529     ;
; -27.001 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[31] ; led:hex7|hex[1] ; clock        ; clock       ; 0.500        ; -0.008     ; 27.525     ;
; -27.001 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[31] ; led:hex7|hex[2] ; clock        ; clock       ; 0.500        ; -0.008     ; 27.525     ;
; -27.000 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[31] ; led:hex7|hex[3] ; clock        ; clock       ; 0.500        ; -0.008     ; 27.524     ;
; -26.818 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[28] ; led:hex2|hex[5] ; clock        ; clock       ; 0.500        ; -0.007     ; 27.343     ;
; -26.817 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[28] ; led:hex2|hex[1] ; clock        ; clock       ; 0.500        ; -0.007     ; 27.342     ;
; -26.791 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[28] ; led:hex2|hex[3] ; clock        ; clock       ; 0.500        ; -0.007     ; 27.316     ;
; -26.790 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[28] ; led:hex2|hex[4] ; clock        ; clock       ; 0.500        ; -0.007     ; 27.315     ;
; -26.789 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[28] ; led:hex2|hex[2] ; clock        ; clock       ; 0.500        ; -0.007     ; 27.314     ;
; -26.787 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[28] ; led:hex2|hex[0] ; clock        ; clock       ; 0.500        ; -0.007     ; 27.312     ;
; -26.786 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[28] ; led:hex2|hex[6] ; clock        ; clock       ; 0.500        ; -0.007     ; 27.311     ;
; -26.764 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[28] ; led:hex5|hex[0] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.284     ;
; -26.764 ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[28] ; led:hex5|hex[1] ; clock        ; clock       ; 0.500        ; -0.012     ; 27.284     ;
+---------+---------------------------------------------------------------+-----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pipeemreg:em_reg|malu[3]'                                                                                                                                                                                           ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                          ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; 0.334 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[4] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.500        ; 0.865      ; 0.632      ;
; 0.351 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[1] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.500        ; 0.929      ; 0.519      ;
; 0.376 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[1] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.500        ; 0.929      ; 0.494      ;
; 0.452 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[2] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.500        ; 0.946      ; 0.521      ;
; 0.462 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[0] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.500        ; 0.875      ; 0.520      ;
; 0.466 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[3] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.500        ; 0.874      ; 0.514      ;
; 0.480 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[4] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.500        ; 0.865      ; 0.486      ;
; 0.484 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[2] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.500        ; 0.946      ; 0.489      ;
; 0.489 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[0] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.500        ; 0.875      ; 0.493      ;
; 0.490 ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[3] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.500        ; 0.874      ; 0.490      ;
; 0.529 ; pipeemreg:em_reg|malu[2]                                 ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] ; clock        ; pipeemreg:em_reg|malu[3] ; 1.000        ; 0.929      ; 0.841      ;
; 0.690 ; pipeemreg:em_reg|malu[2]                                 ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] ; clock        ; pipeemreg:em_reg|malu[3] ; 1.000        ; 0.871      ; 0.782      ;
; 0.829 ; pipeemreg:em_reg|malu[2]                                 ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] ; clock        ; pipeemreg:em_reg|malu[3] ; 1.000        ; 0.946      ; 0.644      ;
; 0.833 ; pipeemreg:em_reg|malu[2]                                 ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] ; clock        ; pipeemreg:em_reg|malu[3] ; 1.000        ; 0.875      ; 0.649      ;
; 0.838 ; pipeemreg:em_reg|malu[2]                                 ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] ; clock        ; pipeemreg:em_reg|malu[3] ; 1.000        ; 0.874      ; 0.642      ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                    ;
+--------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                                               ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.335 ; pipeemreg:em_reg|malu[3] ; pipedereg:de_reg|ea[3]                                                                                                                ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.661      ; 0.619      ;
; -1.258 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a8~porta_address_reg1 ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.729      ; 0.750      ;
; -1.258 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg1 ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.729      ; 0.750      ;
; -0.978 ; pipeemreg:em_reg|malu[3] ; pipedereg:de_reg|eb[3]                                                                                                                ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.661      ; 0.976      ;
; -0.835 ; pipeemreg:em_reg|malu[3] ; pipedereg:de_reg|ea[3]                                                                                                                ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 1.661      ; 0.619      ;
; -0.779 ; pipeemreg:em_reg|malu[3] ; pipemwreg:mw_reg|walu[3]                                                                                                              ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.644      ; 1.158      ;
; -0.776 ; pipeemreg:em_reg|malu[3] ; pipepc:prog_cnt|q[3]                                                                                                                  ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.670      ; 1.187      ;
; -0.758 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a8~porta_address_reg1 ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 1.729      ; 0.750      ;
; -0.758 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg1 ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 1.729      ; 0.750      ;
; -0.590 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[15]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.656      ; 1.359      ;
; -0.590 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[14]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.656      ; 1.359      ;
; -0.590 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[13]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.656      ; 1.359      ;
; -0.590 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[7]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.656      ; 1.359      ;
; -0.590 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[6]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.656      ; 1.359      ;
; -0.590 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[4]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.656      ; 1.359      ;
; -0.590 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[3]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.656      ; 1.359      ;
; -0.590 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[1]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.656      ; 1.359      ;
; -0.578 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[19]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.668      ; 1.383      ;
; -0.539 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[13]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.669      ; 1.423      ;
; -0.539 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[12]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.669      ; 1.423      ;
; -0.539 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[7]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.669      ; 1.423      ;
; -0.539 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[5]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.669      ; 1.423      ;
; -0.502 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[7]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.656      ; 1.447      ;
; -0.502 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[6]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.656      ; 1.447      ;
; -0.502 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[5]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.656      ; 1.447      ;
; -0.502 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[4]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.656      ; 1.447      ;
; -0.502 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[3]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.656      ; 1.447      ;
; -0.502 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[1]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.656      ; 1.447      ;
; -0.502 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[0]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.656      ; 1.447      ;
; -0.501 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[12]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.657      ; 1.449      ;
; -0.501 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[9]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.657      ; 1.449      ;
; -0.499 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[12]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.655      ; 1.449      ;
; -0.499 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[11]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.655      ; 1.449      ;
; -0.499 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[5]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.655      ; 1.449      ;
; -0.492 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[15]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.670      ; 1.471      ;
; -0.492 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[11]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.670      ; 1.471      ;
; -0.492 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[10]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.670      ; 1.471      ;
; -0.492 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[9]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.670      ; 1.471      ;
; -0.492 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[8]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.670      ; 1.471      ;
; -0.492 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[6]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.670      ; 1.471      ;
; -0.492 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[3]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.670      ; 1.471      ;
; -0.492 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[1]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.670      ; 1.471      ;
; -0.479 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[11]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.650      ; 1.464      ;
; -0.479 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[8]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.650      ; 1.464      ;
; -0.478 ; pipeemreg:em_reg|malu[3] ; pipedereg:de_reg|eb[3]                                                                                                                ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 1.661      ; 0.976      ;
; -0.463 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[16]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.660      ; 1.490      ;
; -0.463 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[0]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.660      ; 1.490      ;
; -0.451 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[8]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.669      ; 1.511      ;
; -0.428 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[10]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.664      ; 1.529      ;
; -0.428 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[9]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.664      ; 1.529      ;
; -0.428 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[2]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.664      ; 1.529      ;
; -0.425 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[13]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.662      ; 1.530      ;
; -0.417 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[21]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.669      ; 1.545      ;
; -0.417 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[20]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.669      ; 1.545      ;
; -0.415 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[15]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.662      ; 1.540      ;
; -0.413 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[17]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.671      ; 1.551      ;
; -0.413 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[14]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.671      ; 1.551      ;
; -0.413 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[4]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.671      ; 1.551      ;
; -0.413 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[2]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.671      ; 1.551      ;
; -0.413 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[0]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.671      ; 1.551      ;
; -0.393 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[14]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.662      ; 1.562      ;
; -0.381 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[10]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.651      ; 1.563      ;
; -0.374 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[16]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.667      ; 1.586      ;
; -0.372 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[16]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.652      ; 1.573      ;
; -0.363 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[2]                                                                          ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.651      ; 1.581      ;
; -0.338 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[29]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.668      ; 1.623      ;
; -0.338 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[30]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.668      ; 1.623      ;
; -0.338 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[31]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.668      ; 1.623      ;
; -0.338 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[28]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.668      ; 1.623      ;
; -0.321 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[18]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.667      ; 1.639      ;
; -0.321 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[17]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.667      ; 1.639      ;
; -0.307 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[27]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.667      ; 1.653      ;
; -0.289 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[26]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.667      ; 1.671      ;
; -0.279 ; pipeemreg:em_reg|malu[3] ; pipemwreg:mw_reg|walu[3]                                                                                                              ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 1.644      ; 1.158      ;
; -0.276 ; pipeemreg:em_reg|malu[3] ; pipepc:prog_cnt|q[3]                                                                                                                  ; pipeemreg:em_reg|malu[3] ; clock       ; -0.500       ; 1.670      ; 1.187      ;
; -0.270 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[25]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.663      ; 1.686      ;
; -0.270 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[24]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.663      ; 1.686      ;
; -0.269 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[23]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.664      ; 1.688      ;
; -0.269 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port0[22]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.664      ; 1.688      ;
; -0.266 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[29]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.660      ; 1.687      ;
; -0.266 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[30]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.660      ; 1.687      ;
; -0.266 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[31]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.660      ; 1.687      ;
; -0.262 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[28]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.658      ; 1.689      ;
; -0.262 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[27]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.658      ; 1.689      ;
; -0.262 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[26]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.658      ; 1.689      ;
; -0.231 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[22]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.655      ; 1.717      ;
; -0.228 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[24]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.653      ; 1.718      ;
; -0.224 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[17]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.620      ; 1.689      ;
; -0.222 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[19]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.621      ; 1.692      ;
; -0.215 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[18]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.620      ; 1.698      ;
; -0.180 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[21]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.643      ; 1.756      ;
; -0.166 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[20]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.634      ; 1.761      ;
; -0.166 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[19]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.636      ; 1.763      ;
; -0.166 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[18]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.636      ; 1.763      ;
; -0.142 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[29]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.652      ; 1.803      ;
; -0.142 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[30]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.652      ; 1.803      ;
; -0.142 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[31]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.652      ; 1.803      ;
; -0.142 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[28]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.652      ; 1.803      ;
; -0.134 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[24]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.651      ; 1.810      ;
; -0.134 ; pipeemreg:em_reg|malu[3] ; pipemem:mem_stage|io_output_reg:io_output_regx2|out_port1[23]                                                                         ; pipeemreg:em_reg|malu[3] ; clock       ; 0.000        ; 1.651      ; 1.810      ;
+--------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pipeemreg:em_reg|malu[3]'                                                                                                                                                                                             ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                                          ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; -0.302 ; pipeemreg:em_reg|malu[2]                                 ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.000        ; 0.946      ; 0.644      ;
; -0.232 ; pipeemreg:em_reg|malu[2]                                 ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.000        ; 0.874      ; 0.642      ;
; -0.226 ; pipeemreg:em_reg|malu[2]                                 ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.000        ; 0.875      ; 0.649      ;
; -0.089 ; pipeemreg:em_reg|malu[2]                                 ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.000        ; 0.871      ; 0.782      ;
; -0.088 ; pipeemreg:em_reg|malu[2]                                 ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] ; clock        ; pipeemreg:em_reg|malu[3] ; 0.000        ; 0.929      ; 0.841      ;
; 0.043  ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[2] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] ; clock        ; pipeemreg:em_reg|malu[3] ; -0.500       ; 0.946      ; 0.489      ;
; 0.065  ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[1] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] ; clock        ; pipeemreg:em_reg|malu[3] ; -0.500       ; 0.929      ; 0.494      ;
; 0.075  ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[2] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] ; clock        ; pipeemreg:em_reg|malu[3] ; -0.500       ; 0.946      ; 0.521      ;
; 0.090  ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[1] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] ; clock        ; pipeemreg:em_reg|malu[3] ; -0.500       ; 0.929      ; 0.519      ;
; 0.116  ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[3] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] ; clock        ; pipeemreg:em_reg|malu[3] ; -0.500       ; 0.874      ; 0.490      ;
; 0.118  ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[0] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] ; clock        ; pipeemreg:em_reg|malu[3] ; -0.500       ; 0.875      ; 0.493      ;
; 0.121  ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[4] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] ; clock        ; pipeemreg:em_reg|malu[3] ; -0.500       ; 0.865      ; 0.486      ;
; 0.140  ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[3] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] ; clock        ; pipeemreg:em_reg|malu[3] ; -0.500       ; 0.874      ; 0.514      ;
; 0.145  ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[0] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] ; clock        ; pipeemreg:em_reg|malu[3] ; -0.500       ; 0.875      ; 0.520      ;
; 0.267  ; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[4] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] ; clock        ; pipeemreg:em_reg|malu[3] ; -0.500       ; 0.865      ; 0.632      ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_qmc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pipeemreg:em_reg|malu[3]'                                                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                           ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Rise       ; em_reg|malu[3]|regout                                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Rise       ; em_reg|malu[3]|regout                                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~0|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~0|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Rise       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~0|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Rise       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~0|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~1clkctrl|inclk[0]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~1clkctrl|inclk[0]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~1clkctrl|outclk                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~1clkctrl|outclk                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~1|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~1|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~1|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|Equal1~1|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|y[0]|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|y[0]|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|y[1]|datab                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|y[1]|datab                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|y[2]|datab                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|y[2]|datab                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|y[3]|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|y[3]|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|y[4]|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Fall       ; mem_stage|io_input_regx2|io_imput_mux2x32|y[4]|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Rise       ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Rise       ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Rise       ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Rise       ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Rise       ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Rise       ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Rise       ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Rise       ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeemreg:em_reg|malu[3] ; Rise       ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeemreg:em_reg|malu[3] ; Rise       ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[4] ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; btn       ; clock      ; 2.678  ; 2.678  ; Rise       ; clock           ;
; sw_a[*]   ; clock      ; 2.454  ; 2.454  ; Fall       ; clock           ;
;  sw_a[0]  ; clock      ; 2.258  ; 2.258  ; Fall       ; clock           ;
;  sw_a[1]  ; clock      ; 2.355  ; 2.355  ; Fall       ; clock           ;
;  sw_a[2]  ; clock      ; 2.235  ; 2.235  ; Fall       ; clock           ;
;  sw_a[3]  ; clock      ; 2.356  ; 2.356  ; Fall       ; clock           ;
;  sw_a[4]  ; clock      ; 2.454  ; 2.454  ; Fall       ; clock           ;
; sw_b[*]   ; clock      ; -0.126 ; -0.126 ; Fall       ; clock           ;
;  sw_b[0]  ; clock      ; -0.257 ; -0.257 ; Fall       ; clock           ;
;  sw_b[1]  ; clock      ; -0.126 ; -0.126 ; Fall       ; clock           ;
;  sw_b[2]  ; clock      ; -0.220 ; -0.220 ; Fall       ; clock           ;
;  sw_b[3]  ; clock      ; -0.181 ; -0.181 ; Fall       ; clock           ;
;  sw_b[4]  ; clock      ; -0.319 ; -0.319 ; Fall       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; btn       ; clock      ; -2.248 ; -2.248 ; Rise       ; clock           ;
; sw_a[*]   ; clock      ; -2.115 ; -2.115 ; Fall       ; clock           ;
;  sw_a[0]  ; clock      ; -2.138 ; -2.138 ; Fall       ; clock           ;
;  sw_a[1]  ; clock      ; -2.235 ; -2.235 ; Fall       ; clock           ;
;  sw_a[2]  ; clock      ; -2.115 ; -2.115 ; Fall       ; clock           ;
;  sw_a[3]  ; clock      ; -2.236 ; -2.236 ; Fall       ; clock           ;
;  sw_a[4]  ; clock      ; -2.334 ; -2.334 ; Fall       ; clock           ;
; sw_b[*]   ; clock      ; 0.439  ; 0.439  ; Fall       ; clock           ;
;  sw_b[0]  ; clock      ; 0.377  ; 0.377  ; Fall       ; clock           ;
;  sw_b[1]  ; clock      ; 0.246  ; 0.246  ; Fall       ; clock           ;
;  sw_b[2]  ; clock      ; 0.340  ; 0.340  ; Fall       ; clock           ;
;  sw_b[3]  ; clock      ; 0.301  ; 0.301  ; Fall       ; clock           ;
;  sw_b[4]  ; clock      ; 0.439  ; 0.439  ; Fall       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; hex_2[*]  ; clock      ; 4.699 ; 4.699 ; Rise       ; clock           ;
;  hex_2[0] ; clock      ; 4.621 ; 4.621 ; Rise       ; clock           ;
;  hex_2[1] ; clock      ; 4.699 ; 4.699 ; Rise       ; clock           ;
;  hex_2[2] ; clock      ; 4.683 ; 4.683 ; Rise       ; clock           ;
;  hex_2[3] ; clock      ; 4.410 ; 4.410 ; Rise       ; clock           ;
;  hex_2[4] ; clock      ; 4.457 ; 4.457 ; Rise       ; clock           ;
;  hex_2[5] ; clock      ; 4.579 ; 4.579 ; Rise       ; clock           ;
;  hex_2[6] ; clock      ; 4.693 ; 4.693 ; Rise       ; clock           ;
; hex_3[*]  ; clock      ; 4.812 ; 4.812 ; Rise       ; clock           ;
;  hex_3[0] ; clock      ; 4.503 ; 4.503 ; Rise       ; clock           ;
;  hex_3[1] ; clock      ; 4.812 ; 4.812 ; Rise       ; clock           ;
;  hex_3[2] ; clock      ; 4.811 ; 4.811 ; Rise       ; clock           ;
;  hex_3[3] ; clock      ; 4.487 ; 4.487 ; Rise       ; clock           ;
;  hex_3[4] ; clock      ; 4.548 ; 4.548 ; Rise       ; clock           ;
;  hex_3[5] ; clock      ; 4.712 ; 4.712 ; Rise       ; clock           ;
;  hex_3[6] ; clock      ; 4.677 ; 4.677 ; Rise       ; clock           ;
; hex_4[*]  ; clock      ; 4.105 ; 4.105 ; Rise       ; clock           ;
;  hex_4[0] ; clock      ; 3.964 ; 3.964 ; Rise       ; clock           ;
;  hex_4[1] ; clock      ; 3.990 ; 3.990 ; Rise       ; clock           ;
;  hex_4[2] ; clock      ; 3.988 ; 3.988 ; Rise       ; clock           ;
;  hex_4[3] ; clock      ; 4.096 ; 4.096 ; Rise       ; clock           ;
;  hex_4[4] ; clock      ; 4.105 ; 4.105 ; Rise       ; clock           ;
;  hex_4[5] ; clock      ; 4.084 ; 4.084 ; Rise       ; clock           ;
;  hex_4[6] ; clock      ; 4.018 ; 4.018 ; Rise       ; clock           ;
; hex_5[*]  ; clock      ; 4.230 ; 4.230 ; Rise       ; clock           ;
;  hex_5[0] ; clock      ; 4.027 ; 4.027 ; Rise       ; clock           ;
;  hex_5[1] ; clock      ; 4.230 ; 4.230 ; Rise       ; clock           ;
;  hex_5[2] ; clock      ; 3.909 ; 3.909 ; Rise       ; clock           ;
;  hex_5[3] ; clock      ; 4.106 ; 4.106 ; Rise       ; clock           ;
;  hex_5[4] ; clock      ; 4.108 ; 4.108 ; Rise       ; clock           ;
;  hex_5[5] ; clock      ; 4.015 ; 4.015 ; Rise       ; clock           ;
;  hex_5[6] ; clock      ; 4.020 ; 4.020 ; Rise       ; clock           ;
; hex_6[*]  ; clock      ; 4.640 ; 4.640 ; Rise       ; clock           ;
;  hex_6[0] ; clock      ; 4.210 ; 4.210 ; Rise       ; clock           ;
;  hex_6[1] ; clock      ; 4.032 ; 4.032 ; Rise       ; clock           ;
;  hex_6[2] ; clock      ; 4.187 ; 4.187 ; Rise       ; clock           ;
;  hex_6[3] ; clock      ; 4.386 ; 4.386 ; Rise       ; clock           ;
;  hex_6[4] ; clock      ; 4.640 ; 4.640 ; Rise       ; clock           ;
;  hex_6[5] ; clock      ; 4.387 ; 4.387 ; Rise       ; clock           ;
;  hex_6[6] ; clock      ; 4.348 ; 4.348 ; Rise       ; clock           ;
; hex_7[*]  ; clock      ; 4.066 ; 4.066 ; Rise       ; clock           ;
;  hex_7[0] ; clock      ; 4.063 ; 4.063 ; Rise       ; clock           ;
;  hex_7[1] ; clock      ; 4.051 ; 4.051 ; Rise       ; clock           ;
;  hex_7[2] ; clock      ; 4.036 ; 4.036 ; Rise       ; clock           ;
;  hex_7[3] ; clock      ; 3.988 ; 3.988 ; Rise       ; clock           ;
;  hex_7[4] ; clock      ; 4.048 ; 4.048 ; Rise       ; clock           ;
;  hex_7[5] ; clock      ; 4.066 ; 4.066 ; Rise       ; clock           ;
;  hex_7[6] ; clock      ; 4.063 ; 4.063 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; hex_2[*]  ; clock      ; 4.410 ; 4.410 ; Rise       ; clock           ;
;  hex_2[0] ; clock      ; 4.621 ; 4.621 ; Rise       ; clock           ;
;  hex_2[1] ; clock      ; 4.699 ; 4.699 ; Rise       ; clock           ;
;  hex_2[2] ; clock      ; 4.683 ; 4.683 ; Rise       ; clock           ;
;  hex_2[3] ; clock      ; 4.410 ; 4.410 ; Rise       ; clock           ;
;  hex_2[4] ; clock      ; 4.457 ; 4.457 ; Rise       ; clock           ;
;  hex_2[5] ; clock      ; 4.579 ; 4.579 ; Rise       ; clock           ;
;  hex_2[6] ; clock      ; 4.693 ; 4.693 ; Rise       ; clock           ;
; hex_3[*]  ; clock      ; 4.487 ; 4.487 ; Rise       ; clock           ;
;  hex_3[0] ; clock      ; 4.503 ; 4.503 ; Rise       ; clock           ;
;  hex_3[1] ; clock      ; 4.812 ; 4.812 ; Rise       ; clock           ;
;  hex_3[2] ; clock      ; 4.811 ; 4.811 ; Rise       ; clock           ;
;  hex_3[3] ; clock      ; 4.487 ; 4.487 ; Rise       ; clock           ;
;  hex_3[4] ; clock      ; 4.548 ; 4.548 ; Rise       ; clock           ;
;  hex_3[5] ; clock      ; 4.712 ; 4.712 ; Rise       ; clock           ;
;  hex_3[6] ; clock      ; 4.677 ; 4.677 ; Rise       ; clock           ;
; hex_4[*]  ; clock      ; 3.964 ; 3.964 ; Rise       ; clock           ;
;  hex_4[0] ; clock      ; 3.964 ; 3.964 ; Rise       ; clock           ;
;  hex_4[1] ; clock      ; 3.990 ; 3.990 ; Rise       ; clock           ;
;  hex_4[2] ; clock      ; 3.988 ; 3.988 ; Rise       ; clock           ;
;  hex_4[3] ; clock      ; 4.096 ; 4.096 ; Rise       ; clock           ;
;  hex_4[4] ; clock      ; 4.105 ; 4.105 ; Rise       ; clock           ;
;  hex_4[5] ; clock      ; 4.084 ; 4.084 ; Rise       ; clock           ;
;  hex_4[6] ; clock      ; 4.018 ; 4.018 ; Rise       ; clock           ;
; hex_5[*]  ; clock      ; 3.909 ; 3.909 ; Rise       ; clock           ;
;  hex_5[0] ; clock      ; 4.027 ; 4.027 ; Rise       ; clock           ;
;  hex_5[1] ; clock      ; 4.230 ; 4.230 ; Rise       ; clock           ;
;  hex_5[2] ; clock      ; 3.909 ; 3.909 ; Rise       ; clock           ;
;  hex_5[3] ; clock      ; 4.106 ; 4.106 ; Rise       ; clock           ;
;  hex_5[4] ; clock      ; 4.108 ; 4.108 ; Rise       ; clock           ;
;  hex_5[5] ; clock      ; 4.015 ; 4.015 ; Rise       ; clock           ;
;  hex_5[6] ; clock      ; 4.020 ; 4.020 ; Rise       ; clock           ;
; hex_6[*]  ; clock      ; 4.032 ; 4.032 ; Rise       ; clock           ;
;  hex_6[0] ; clock      ; 4.210 ; 4.210 ; Rise       ; clock           ;
;  hex_6[1] ; clock      ; 4.032 ; 4.032 ; Rise       ; clock           ;
;  hex_6[2] ; clock      ; 4.187 ; 4.187 ; Rise       ; clock           ;
;  hex_6[3] ; clock      ; 4.386 ; 4.386 ; Rise       ; clock           ;
;  hex_6[4] ; clock      ; 4.640 ; 4.640 ; Rise       ; clock           ;
;  hex_6[5] ; clock      ; 4.387 ; 4.387 ; Rise       ; clock           ;
;  hex_6[6] ; clock      ; 4.348 ; 4.348 ; Rise       ; clock           ;
; hex_7[*]  ; clock      ; 3.988 ; 3.988 ; Rise       ; clock           ;
;  hex_7[0] ; clock      ; 4.063 ; 4.063 ; Rise       ; clock           ;
;  hex_7[1] ; clock      ; 4.051 ; 4.051 ; Rise       ; clock           ;
;  hex_7[2] ; clock      ; 4.036 ; 4.036 ; Rise       ; clock           ;
;  hex_7[3] ; clock      ; 3.988 ; 3.988 ; Rise       ; clock           ;
;  hex_7[4] ; clock      ; 4.048 ; 4.048 ; Rise       ; clock           ;
;  hex_7[5] ; clock      ; 4.066 ; 4.066 ; Rise       ; clock           ;
;  hex_7[6] ; clock      ; 4.063 ; 4.063 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                        ;
+---------------------------+-----------+---------+----------+---------+---------------------+
; Clock                     ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack          ; -66.194   ; -1.888  ; N/A      ; N/A     ; -2.000              ;
;  clock                    ; -66.194   ; -1.888  ; N/A      ; N/A     ; -2.000              ;
;  pipeemreg:em_reg|malu[3] ; 0.166     ; -0.922  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS           ; -9160.215 ; -42.767 ; 0.0      ; 0.0     ; -1888.528           ;
;  clock                    ; -9160.215 ; -41.830 ; N/A      ; N/A     ; -1888.528           ;
;  pipeemreg:em_reg|malu[3] ; 0.000     ; -3.987  ; N/A      ; N/A     ; 0.000               ;
+---------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; btn       ; clock      ; 4.935  ; 4.935  ; Rise       ; clock           ;
; sw_a[*]   ; clock      ; 4.490  ; 4.490  ; Fall       ; clock           ;
;  sw_a[0]  ; clock      ; 4.136  ; 4.136  ; Fall       ; clock           ;
;  sw_a[1]  ; clock      ; 4.355  ; 4.355  ; Fall       ; clock           ;
;  sw_a[2]  ; clock      ; 4.088  ; 4.088  ; Fall       ; clock           ;
;  sw_a[3]  ; clock      ; 4.343  ; 4.343  ; Fall       ; clock           ;
;  sw_a[4]  ; clock      ; 4.490  ; 4.490  ; Fall       ; clock           ;
; sw_b[*]   ; clock      ; 0.229  ; 0.229  ; Fall       ; clock           ;
;  sw_b[0]  ; clock      ; 0.014  ; 0.014  ; Fall       ; clock           ;
;  sw_b[1]  ; clock      ; 0.229  ; 0.229  ; Fall       ; clock           ;
;  sw_b[2]  ; clock      ; 0.101  ; 0.101  ; Fall       ; clock           ;
;  sw_b[3]  ; clock      ; 0.172  ; 0.172  ; Fall       ; clock           ;
;  sw_b[4]  ; clock      ; -0.089 ; -0.089 ; Fall       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; btn       ; clock      ; -2.248 ; -2.248 ; Rise       ; clock           ;
; sw_a[*]   ; clock      ; -2.115 ; -2.115 ; Fall       ; clock           ;
;  sw_a[0]  ; clock      ; -2.138 ; -2.138 ; Fall       ; clock           ;
;  sw_a[1]  ; clock      ; -2.235 ; -2.235 ; Fall       ; clock           ;
;  sw_a[2]  ; clock      ; -2.115 ; -2.115 ; Fall       ; clock           ;
;  sw_a[3]  ; clock      ; -2.236 ; -2.236 ; Fall       ; clock           ;
;  sw_a[4]  ; clock      ; -2.334 ; -2.334 ; Fall       ; clock           ;
; sw_b[*]   ; clock      ; 0.439  ; 0.439  ; Fall       ; clock           ;
;  sw_b[0]  ; clock      ; 0.377  ; 0.377  ; Fall       ; clock           ;
;  sw_b[1]  ; clock      ; 0.246  ; 0.246  ; Fall       ; clock           ;
;  sw_b[2]  ; clock      ; 0.340  ; 0.340  ; Fall       ; clock           ;
;  sw_b[3]  ; clock      ; 0.301  ; 0.301  ; Fall       ; clock           ;
;  sw_b[4]  ; clock      ; 0.439  ; 0.439  ; Fall       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; hex_2[*]  ; clock      ; 8.692 ; 8.692 ; Rise       ; clock           ;
;  hex_2[0] ; clock      ; 8.465 ; 8.465 ; Rise       ; clock           ;
;  hex_2[1] ; clock      ; 8.686 ; 8.686 ; Rise       ; clock           ;
;  hex_2[2] ; clock      ; 8.453 ; 8.453 ; Rise       ; clock           ;
;  hex_2[3] ; clock      ; 7.952 ; 7.952 ; Rise       ; clock           ;
;  hex_2[4] ; clock      ; 8.107 ; 8.107 ; Rise       ; clock           ;
;  hex_2[5] ; clock      ; 8.291 ; 8.291 ; Rise       ; clock           ;
;  hex_2[6] ; clock      ; 8.692 ; 8.692 ; Rise       ; clock           ;
; hex_3[*]  ; clock      ; 8.912 ; 8.912 ; Rise       ; clock           ;
;  hex_3[0] ; clock      ; 8.200 ; 8.200 ; Rise       ; clock           ;
;  hex_3[1] ; clock      ; 8.663 ; 8.663 ; Rise       ; clock           ;
;  hex_3[2] ; clock      ; 8.912 ; 8.912 ; Rise       ; clock           ;
;  hex_3[3] ; clock      ; 8.107 ; 8.107 ; Rise       ; clock           ;
;  hex_3[4] ; clock      ; 8.312 ; 8.312 ; Rise       ; clock           ;
;  hex_3[5] ; clock      ; 8.703 ; 8.703 ; Rise       ; clock           ;
;  hex_3[6] ; clock      ; 8.563 ; 8.563 ; Rise       ; clock           ;
; hex_4[*]  ; clock      ; 7.490 ; 7.490 ; Rise       ; clock           ;
;  hex_4[0] ; clock      ; 7.187 ; 7.187 ; Rise       ; clock           ;
;  hex_4[1] ; clock      ; 7.228 ; 7.228 ; Rise       ; clock           ;
;  hex_4[2] ; clock      ; 7.221 ; 7.221 ; Rise       ; clock           ;
;  hex_4[3] ; clock      ; 7.490 ; 7.490 ; Rise       ; clock           ;
;  hex_4[4] ; clock      ; 7.485 ; 7.485 ; Rise       ; clock           ;
;  hex_4[5] ; clock      ; 7.414 ; 7.414 ; Rise       ; clock           ;
;  hex_4[6] ; clock      ; 7.238 ; 7.238 ; Rise       ; clock           ;
; hex_5[*]  ; clock      ; 7.690 ; 7.690 ; Rise       ; clock           ;
;  hex_5[0] ; clock      ; 7.254 ; 7.254 ; Rise       ; clock           ;
;  hex_5[1] ; clock      ; 7.690 ; 7.690 ; Rise       ; clock           ;
;  hex_5[2] ; clock      ; 7.007 ; 7.007 ; Rise       ; clock           ;
;  hex_5[3] ; clock      ; 7.446 ; 7.446 ; Rise       ; clock           ;
;  hex_5[4] ; clock      ; 7.498 ; 7.498 ; Rise       ; clock           ;
;  hex_5[5] ; clock      ; 7.241 ; 7.241 ; Rise       ; clock           ;
;  hex_5[6] ; clock      ; 7.242 ; 7.242 ; Rise       ; clock           ;
; hex_6[*]  ; clock      ; 8.302 ; 8.302 ; Rise       ; clock           ;
;  hex_6[0] ; clock      ; 7.718 ; 7.718 ; Rise       ; clock           ;
;  hex_6[1] ; clock      ; 7.262 ; 7.262 ; Rise       ; clock           ;
;  hex_6[2] ; clock      ; 7.618 ; 7.618 ; Rise       ; clock           ;
;  hex_6[3] ; clock      ; 7.991 ; 7.991 ; Rise       ; clock           ;
;  hex_6[4] ; clock      ; 8.302 ; 8.302 ; Rise       ; clock           ;
;  hex_6[5] ; clock      ; 8.008 ; 8.008 ; Rise       ; clock           ;
;  hex_6[6] ; clock      ; 7.869 ; 7.869 ; Rise       ; clock           ;
; hex_7[*]  ; clock      ; 7.352 ; 7.352 ; Rise       ; clock           ;
;  hex_7[0] ; clock      ; 7.352 ; 7.352 ; Rise       ; clock           ;
;  hex_7[1] ; clock      ; 7.331 ; 7.331 ; Rise       ; clock           ;
;  hex_7[2] ; clock      ; 7.326 ; 7.326 ; Rise       ; clock           ;
;  hex_7[3] ; clock      ; 7.238 ; 7.238 ; Rise       ; clock           ;
;  hex_7[4] ; clock      ; 7.349 ; 7.349 ; Rise       ; clock           ;
;  hex_7[5] ; clock      ; 7.350 ; 7.350 ; Rise       ; clock           ;
;  hex_7[6] ; clock      ; 7.345 ; 7.345 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; hex_2[*]  ; clock      ; 4.410 ; 4.410 ; Rise       ; clock           ;
;  hex_2[0] ; clock      ; 4.621 ; 4.621 ; Rise       ; clock           ;
;  hex_2[1] ; clock      ; 4.699 ; 4.699 ; Rise       ; clock           ;
;  hex_2[2] ; clock      ; 4.683 ; 4.683 ; Rise       ; clock           ;
;  hex_2[3] ; clock      ; 4.410 ; 4.410 ; Rise       ; clock           ;
;  hex_2[4] ; clock      ; 4.457 ; 4.457 ; Rise       ; clock           ;
;  hex_2[5] ; clock      ; 4.579 ; 4.579 ; Rise       ; clock           ;
;  hex_2[6] ; clock      ; 4.693 ; 4.693 ; Rise       ; clock           ;
; hex_3[*]  ; clock      ; 4.487 ; 4.487 ; Rise       ; clock           ;
;  hex_3[0] ; clock      ; 4.503 ; 4.503 ; Rise       ; clock           ;
;  hex_3[1] ; clock      ; 4.812 ; 4.812 ; Rise       ; clock           ;
;  hex_3[2] ; clock      ; 4.811 ; 4.811 ; Rise       ; clock           ;
;  hex_3[3] ; clock      ; 4.487 ; 4.487 ; Rise       ; clock           ;
;  hex_3[4] ; clock      ; 4.548 ; 4.548 ; Rise       ; clock           ;
;  hex_3[5] ; clock      ; 4.712 ; 4.712 ; Rise       ; clock           ;
;  hex_3[6] ; clock      ; 4.677 ; 4.677 ; Rise       ; clock           ;
; hex_4[*]  ; clock      ; 3.964 ; 3.964 ; Rise       ; clock           ;
;  hex_4[0] ; clock      ; 3.964 ; 3.964 ; Rise       ; clock           ;
;  hex_4[1] ; clock      ; 3.990 ; 3.990 ; Rise       ; clock           ;
;  hex_4[2] ; clock      ; 3.988 ; 3.988 ; Rise       ; clock           ;
;  hex_4[3] ; clock      ; 4.096 ; 4.096 ; Rise       ; clock           ;
;  hex_4[4] ; clock      ; 4.105 ; 4.105 ; Rise       ; clock           ;
;  hex_4[5] ; clock      ; 4.084 ; 4.084 ; Rise       ; clock           ;
;  hex_4[6] ; clock      ; 4.018 ; 4.018 ; Rise       ; clock           ;
; hex_5[*]  ; clock      ; 3.909 ; 3.909 ; Rise       ; clock           ;
;  hex_5[0] ; clock      ; 4.027 ; 4.027 ; Rise       ; clock           ;
;  hex_5[1] ; clock      ; 4.230 ; 4.230 ; Rise       ; clock           ;
;  hex_5[2] ; clock      ; 3.909 ; 3.909 ; Rise       ; clock           ;
;  hex_5[3] ; clock      ; 4.106 ; 4.106 ; Rise       ; clock           ;
;  hex_5[4] ; clock      ; 4.108 ; 4.108 ; Rise       ; clock           ;
;  hex_5[5] ; clock      ; 4.015 ; 4.015 ; Rise       ; clock           ;
;  hex_5[6] ; clock      ; 4.020 ; 4.020 ; Rise       ; clock           ;
; hex_6[*]  ; clock      ; 4.032 ; 4.032 ; Rise       ; clock           ;
;  hex_6[0] ; clock      ; 4.210 ; 4.210 ; Rise       ; clock           ;
;  hex_6[1] ; clock      ; 4.032 ; 4.032 ; Rise       ; clock           ;
;  hex_6[2] ; clock      ; 4.187 ; 4.187 ; Rise       ; clock           ;
;  hex_6[3] ; clock      ; 4.386 ; 4.386 ; Rise       ; clock           ;
;  hex_6[4] ; clock      ; 4.640 ; 4.640 ; Rise       ; clock           ;
;  hex_6[5] ; clock      ; 4.387 ; 4.387 ; Rise       ; clock           ;
;  hex_6[6] ; clock      ; 4.348 ; 4.348 ; Rise       ; clock           ;
; hex_7[*]  ; clock      ; 3.988 ; 3.988 ; Rise       ; clock           ;
;  hex_7[0] ; clock      ; 4.063 ; 4.063 ; Rise       ; clock           ;
;  hex_7[1] ; clock      ; 4.051 ; 4.051 ; Rise       ; clock           ;
;  hex_7[2] ; clock      ; 4.036 ; 4.036 ; Rise       ; clock           ;
;  hex_7[3] ; clock      ; 3.988 ; 3.988 ; Rise       ; clock           ;
;  hex_7[4] ; clock      ; 4.048 ; 4.048 ; Rise       ; clock           ;
;  hex_7[5] ; clock      ; 4.066 ; 4.066 ; Rise       ; clock           ;
;  hex_7[6] ; clock      ; 4.063 ; 4.063 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                     ;
+--------------------------+--------------------------+----------+--------------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths     ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+--------------+----------+----------+
; clock                    ; clock                    ; 1531969  ; > 2147483647 ; 9650     ; 32       ;
; pipeemreg:em_reg|malu[3] ; clock                    ; 24       ; 4            ; 98       ; 98       ;
; clock                    ; pipeemreg:em_reg|malu[3] ; 5        ; 10           ; 0        ; 0        ;
+--------------------------+--------------------------+----------+--------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                      ;
+--------------------------+--------------------------+----------+--------------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths     ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+--------------+----------+----------+
; clock                    ; clock                    ; 1531969  ; > 2147483647 ; 9650     ; 32       ;
; pipeemreg:em_reg|malu[3] ; clock                    ; 24       ; 4            ; 98       ; 98       ;
; clock                    ; pipeemreg:em_reg|malu[3] ; 5        ; 10           ; 0        ; 0        ;
+--------------------------+--------------------------+----------+--------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 42    ; 42   ;
; Unconstrained Output Port Paths ; 42    ; 42   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Tue May 24 22:09:08 2016
Info: Command: quartus_sta Pipeline -c pip_top
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "sc_computer" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity sc_computer -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity sc_computer -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pip_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name pipeemreg:em_reg|malu[3] pipeemreg:em_reg|malu[3]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -66.194
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -66.194     -9160.215 clock 
    Info (332119):     0.166         0.000 pipeemreg:em_reg|malu[3] 
Info (332146): Worst-case hold slack is -1.888
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.888       -16.889 clock 
    Info (332119):    -0.922        -3.987 pipeemreg:em_reg|malu[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1888.528 clock 
    Info (332119):     0.500         0.000 pipeemreg:em_reg|malu[3] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -28.196
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -28.196     -3770.014 clock 
    Info (332119):     0.334         0.000 pipeemreg:em_reg|malu[3] 
Info (332146): Worst-case hold slack is -1.335
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.335       -41.830 clock 
    Info (332119):    -0.302        -0.937 pipeemreg:em_reg|malu[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1888.528 clock 
    Info (332119):     0.500         0.000 pipeemreg:em_reg|malu[3] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 544 megabytes
    Info: Processing ended: Tue May 24 22:09:11 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


