{
  "Top": "BRAM_filter",
  "RtlTop": "BRAM_filter",
  "RtlPrefix": "",
  "RtlSubPrefix": "BRAM_filter_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "x_in": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<8>*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "x_in_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_int<8>*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_r_PORTA",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "load": {
      "index": "2",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "load",
          "name": "load",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top BRAM_filter -name BRAM_filter",
      "set_directive_top BRAM_filter -name BRAM_filter",
      "set_directive_top BRAM_filter -name BRAM_filter",
      "set_directive_top BRAM_filter -name BRAM_filter"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "BRAM_filter"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "804 ~ 1204",
    "Latency": "803"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "BRAM_filter",
    "Version": "1.0",
    "DisplayName": "Bram_filter",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_BRAM_filter_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/src\/tomatrix.cpp",
      "..\/..\/..\/src\/BRAM_img.cpp",
      "..\/..\/..\/src\/BRAM_flt.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/BRAM_filter_ama_addmuladd_5s_2ns_6ns_6ns_9_4_1.vhd",
      "impl\/vhdl\/BRAM_filter_BRAM_filter_Pipeline_VITIS_LOOP_20_1.vhd",
      "impl\/vhdl\/BRAM_filter_BRAM_filter_Pipeline_VITIS_LOOP_27_2.vhd",
      "impl\/vhdl\/BRAM_filter_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3.vhd",
      "impl\/vhdl\/BRAM_filter_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3.vhd",
      "impl\/vhdl\/BRAM_filter_control_s_axi.vhd",
      "impl\/vhdl\/BRAM_filter_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/BRAM_filter_inn_V_RAM_1P_BRAM_1R1W.vhd",
      "impl\/vhdl\/BRAM_filter_inn_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/BRAM_filter_inn_V_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/BRAM_filter_x_mems_V_RAM_1P_BRAM_1R1W.vhd",
      "impl\/vhdl\/BRAM_filter_x_mems_V_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/BRAM_filter.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/BRAM_filter_ama_addmuladd_5s_2ns_6ns_6ns_9_4_1.v",
      "impl\/verilog\/BRAM_filter_BRAM_filter_Pipeline_VITIS_LOOP_20_1.v",
      "impl\/verilog\/BRAM_filter_BRAM_filter_Pipeline_VITIS_LOOP_27_2.v",
      "impl\/verilog\/BRAM_filter_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3.v",
      "impl\/verilog\/BRAM_filter_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3.v",
      "impl\/verilog\/BRAM_filter_control_s_axi.v",
      "impl\/verilog\/BRAM_filter_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/BRAM_filter_inn_V_RAM_1P_BRAM_1R1W.v",
      "impl\/verilog\/BRAM_filter_inn_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/BRAM_filter_inn_V_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/BRAM_filter_x_mems_V_RAM_1P_BRAM_1R1W.dat",
      "impl\/verilog\/BRAM_filter_x_mems_V_RAM_1P_BRAM_1R1W.v",
      "impl\/verilog\/BRAM_filter_x_mems_V_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/BRAM_filter_x_mems_V_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/BRAM_filter.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/BRAM_filter.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "x_in_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "8",
      "addrWidth": "32",
      "portPrefix": "x_in_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "8",
        "MEM_SIZE": "1"
      },
      "portMap": {
        "x_in_Addr_A": "ADDR",
        "x_in_EN_A": "EN",
        "x_in_WEN_A": "WE",
        "x_in_Din_A": "DIN",
        "x_in_Dout_A": "DOUT",
        "x_in_Clk_A": "CLK",
        "x_in_Rst_A": "RST"
      },
      "ports": [
        "x_in_Addr_A",
        "x_in_Clk_A",
        "x_in_Din_A",
        "x_in_Dout_A",
        "x_in_EN_A",
        "x_in_Rst_A",
        "x_in_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "x_in"
        }]
    },
    "out_r_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "8",
      "addrWidth": "32",
      "portPrefix": "out_r_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "8",
        "MEM_SIZE": "1"
      },
      "portMap": {
        "out_r_Addr_A": "ADDR",
        "out_r_EN_A": "EN",
        "out_r_WEN_A": "WE",
        "out_r_Din_A": "DIN",
        "out_r_Dout_A": "DOUT",
        "out_r_Clk_A": "CLK",
        "out_r_Rst_A": "RST"
      },
      "ports": [
        "out_r_Addr_A",
        "out_r_Clk_A",
        "out_r_Din_A",
        "out_r_Dout_A",
        "out_r_EN_A",
        "out_r_Rst_A",
        "out_r_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "out"
        }]
    },
    "load": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"load": "DATA"},
      "ports": ["load"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "load"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "x_in_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "x_in_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "x_in_WEN_A": {
      "dir": "out",
      "width": "1"
    },
    "x_in_Din_A": {
      "dir": "out",
      "width": "8"
    },
    "x_in_Dout_A": {
      "dir": "in",
      "width": "8"
    },
    "x_in_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "x_in_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "out_r_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "out_r_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "out_r_WEN_A": {
      "dir": "out",
      "width": "1"
    },
    "out_r_Din_A": {
      "dir": "out",
      "width": "8"
    },
    "out_r_Dout_A": {
      "dir": "in",
      "width": "8"
    },
    "out_r_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "out_r_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "load": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "BRAM_filter",
      "Instances": [
        {
          "ModuleName": "BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3",
          "InstanceName": "grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_60"
        },
        {
          "ModuleName": "BRAM_filter_Pipeline_VITIS_LOOP_27_2",
          "InstanceName": "grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_68"
        },
        {
          "ModuleName": "BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3",
          "InstanceName": "grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_75"
        },
        {
          "ModuleName": "BRAM_filter_Pipeline_VITIS_LOOP_20_1",
          "InstanceName": "grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_82"
        }
      ]
    },
    "Info": {
      "BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "BRAM_filter_Pipeline_VITIS_LOOP_27_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "BRAM_filter_Pipeline_VITIS_LOOP_20_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "BRAM_filter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3": {
        "Latency": {
          "LatencyBest": "401",
          "LatencyAvg": "401",
          "LatencyWorst": "401",
          "PipelineII": "401",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.116"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3",
            "TripCount": "396",
            "Latency": "399",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "189",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "410",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "BRAM_filter_Pipeline_VITIS_LOOP_27_2": {
        "Latency": {
          "LatencyBest": "398",
          "LatencyAvg": "398",
          "LatencyWorst": "398",
          "PipelineII": "398",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.474"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_27_2",
            "TripCount": "396",
            "Latency": "396",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "21",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "65",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3": {
        "Latency": {
          "LatencyBest": "400",
          "LatencyAvg": "400",
          "LatencyWorst": "400",
          "PipelineII": "400",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.116"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3",
            "TripCount": "396",
            "Latency": "398",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "61",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "346",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "BRAM_filter_Pipeline_VITIS_LOOP_20_1": {
        "Latency": {
          "LatencyBest": "398",
          "LatencyAvg": "398",
          "LatencyWorst": "398",
          "PipelineII": "398",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.474"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_1",
            "TripCount": "396",
            "Latency": "396",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "21",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "65",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "BRAM_filter": {
        "Latency": {
          "LatencyBest": "803",
          "LatencyAvg": "1003",
          "LatencyWorst": "1203",
          "PipelineIIMin": "804",
          "PipelineIIMax": "1204",
          "PipelineII": "804 ~ 1204",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.116"
        },
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "303",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1042",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-06-09 02:29:53 +0300",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
