Analysis & Synthesis report for fmc_fpga
Wed Jul 26 20:09:05 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |fmc_fpga|spi_drive_20b:u_spi_drive|current_state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: ip_pll:PLL_CLK|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: ads8363_read:u_ads8363_read
 18. Parameter Settings for User Entity Instance: spi_drive_20b:u_spi_drive
 19. altpll Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "fmc_control:fmc_control1"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jul 26 20:09:05 2023          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; fmc_fpga                                       ;
; Top-level Entity Name              ; fmc_fpga                                       ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 296                                            ;
;     Total combinational functions  ; 156                                            ;
;     Dedicated logic registers      ; 205                                            ;
; Total registers                    ; 205                                            ;
; Total pins                         ; 27                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; fmc_fpga           ; fmc_fpga           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; spi_drive.v                      ; yes             ; User Verilog HDL File        ; G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/spi_drive.v        ;         ;
; fmc_fpga.v                       ; yes             ; User Verilog HDL File        ; G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_fpga.v         ;         ;
; fmc_control.v                    ; yes             ; User Verilog HDL File        ; G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v      ;         ;
; ads8363_read.v                   ; yes             ; User Verilog HDL File        ; G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/ads8363_read.v     ;         ;
; ip_core/ip_pll.v                 ; yes             ; User Wizard-Generated File   ; G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/ip_core/ip_pll.v   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; l:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; l:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; l:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; l:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; l:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/ip_pll_altpll.v               ; yes             ; Auto-Generated Megafunction  ; G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/db/ip_pll_altpll.v ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 296                                                                                  ;
;                                             ;                                                                                      ;
; Total combinational functions               ; 156                                                                                  ;
; Logic element usage by number of LUT inputs ;                                                                                      ;
;     -- 4 input functions                    ; 80                                                                                   ;
;     -- 3 input functions                    ; 34                                                                                   ;
;     -- <=2 input functions                  ; 42                                                                                   ;
;                                             ;                                                                                      ;
; Logic elements by mode                      ;                                                                                      ;
;     -- normal mode                          ; 121                                                                                  ;
;     -- arithmetic mode                      ; 35                                                                                   ;
;                                             ;                                                                                      ;
; Total registers                             ; 205                                                                                  ;
;     -- Dedicated logic registers            ; 205                                                                                  ;
;     -- I/O registers                        ; 0                                                                                    ;
;                                             ;                                                                                      ;
; I/O pins                                    ; 27                                                                                   ;
;                                             ;                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                    ;
;                                             ;                                                                                      ;
; Total PLLs                                  ; 1                                                                                    ;
;     -- PLLs                                 ; 1                                                                                    ;
;                                             ;                                                                                      ;
; Maximum fan-out node                        ; ip_pll:PLL_CLK|altpll:altpll_component|ip_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 143                                                                                  ;
; Total fan-out                               ; 1342                                                                                 ;
; Average fan-out                             ; 3.11                                                                                 ;
+---------------------------------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                               ;
+-----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+---------------+--------------+
; Compilation Hierarchy Node              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                           ; Entity Name   ; Library Name ;
+-----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+---------------+--------------+
; |fmc_fpga                               ; 156 (1)             ; 205 (0)                   ; 0           ; 0            ; 0       ; 0         ; 27   ; 0            ; |fmc_fpga                                                                     ; fmc_fpga      ; work         ;
;    |ads8363_read:u_ads8363_read|        ; 4 (4)               ; 68 (68)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fmc_fpga|ads8363_read:u_ads8363_read                                         ; ads8363_read  ; work         ;
;    |fmc_control:fmc_control1|           ; 78 (78)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fmc_fpga|fmc_control:fmc_control1                                            ; fmc_control   ; work         ;
;    |ip_pll:PLL_CLK|                     ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fmc_fpga|ip_pll:PLL_CLK                                                      ; ip_pll        ; work         ;
;       |altpll:altpll_component|         ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fmc_fpga|ip_pll:PLL_CLK|altpll:altpll_component                              ; altpll        ; work         ;
;          |ip_pll_altpll:auto_generated| ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fmc_fpga|ip_pll:PLL_CLK|altpll:altpll_component|ip_pll_altpll:auto_generated ; ip_pll_altpll ; work         ;
;    |spi_drive_20b:u_spi_drive|          ; 73 (73)             ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fmc_fpga|spi_drive_20b:u_spi_drive                                           ; spi_drive_20b ; work         ;
+-----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                       ;
+--------+--------------+---------+--------------+--------------+--------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+--------------------------+------------------+
; Altera ; ALTPLL       ; 22.1    ; N/A          ; N/A          ; |fmc_fpga|ip_pll:PLL_CLK ; ip_core/ip_pll.v ;
+--------+--------------+---------+--------------+--------------+--------------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |fmc_fpga|spi_drive_20b:u_spi_drive|current_state ;
+---------------------+---------------------------------------------+
; Name                ; current_state.RandW                         ;
+---------------------+---------------------------------------------+
; current_state.IDLE  ; 0                                           ;
; current_state.RandW ; 1                                           ;
+---------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+-----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal           ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------+------------------------+
; fmc_control:fmc_control1|addr[0]                    ; fmc_control:fmc_control1|addr ; yes                    ;
; fmc_control:fmc_control1|addr[1]                    ; fmc_control:fmc_control1|addr ; yes                    ;
; fmc_control:fmc_control1|addr[2]                    ; fmc_control:fmc_control1|addr ; yes                    ;
; fmc_control:fmc_control1|addr[3]                    ; fmc_control:fmc_control1|addr ; yes                    ;
; fmc_control:fmc_control1|addr[4]                    ; fmc_control:fmc_control1|addr ; yes                    ;
; fmc_control:fmc_control1|addr[5]                    ; fmc_control:fmc_control1|addr ; yes                    ;
; fmc_control:fmc_control1|addr[6]                    ; fmc_control:fmc_control1|addr ; yes                    ;
; fmc_control:fmc_control1|addr[7]                    ; fmc_control:fmc_control1|addr ; yes                    ;
; fmc_control:fmc_control1|addr[8]                    ; fmc_control:fmc_control1|addr ; yes                    ;
; fmc_control:fmc_control1|addr[9]                    ; fmc_control:fmc_control1|addr ; yes                    ;
; fmc_control:fmc_control1|addr[10]                   ; fmc_control:fmc_control1|addr ; yes                    ;
; fmc_control:fmc_control1|addr[11]                   ; fmc_control:fmc_control1|addr ; yes                    ;
; fmc_control:fmc_control1|addr[12]                   ; fmc_control:fmc_control1|addr ; yes                    ;
; fmc_control:fmc_control1|addr[13]                   ; fmc_control:fmc_control1|addr ; yes                    ;
; fmc_control:fmc_control1|addr[14]                   ; fmc_control:fmc_control1|addr ; yes                    ;
; fmc_control:fmc_control1|addr[15]                   ; fmc_control:fmc_control1|addr ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                               ;                        ;
+-----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+---------------------------------------------+----------------------------------------+
; Register name                               ; Reason for Removal                     ;
+---------------------------------------------+----------------------------------------+
; ads8363_read:u_ads8363_read|spi_cmd[0..18]  ; Stuck at GND due to stuck port data_in ;
; ads8363_read:u_ads8363_read|spi_cmd[19]     ; Stuck at VCC due to stuck port data_in ;
; spi_drive_20b:u_spi_drive|cmd_buffer[0..18] ; Stuck at GND due to stuck port data_in ;
; spi_drive_20b:u_spi_drive|current_state~5   ; Lost fanout                            ;
; spi_drive_20b:u_spi_drive|current_state~6   ; Lost fanout                            ;
; spi_drive_20b:u_spi_drive|current_state~7   ; Lost fanout                            ;
; ads8363_read:u_ads8363_read|flash_start[3]  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 43      ;                                        ;
+---------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                    ;
+-----------------------------------------+---------------------------+------------------------------------------+
; Register name                           ; Reason for Removal        ; Registers Removed due to This Register   ;
+-----------------------------------------+---------------------------+------------------------------------------+
; ads8363_read:u_ads8363_read|spi_cmd[0]  ; Stuck at GND              ; spi_drive_20b:u_spi_drive|cmd_buffer[0]  ;
;                                         ; due to stuck port data_in ;                                          ;
; ads8363_read:u_ads8363_read|spi_cmd[1]  ; Stuck at GND              ; spi_drive_20b:u_spi_drive|cmd_buffer[1]  ;
;                                         ; due to stuck port data_in ;                                          ;
; ads8363_read:u_ads8363_read|spi_cmd[2]  ; Stuck at GND              ; spi_drive_20b:u_spi_drive|cmd_buffer[2]  ;
;                                         ; due to stuck port data_in ;                                          ;
; ads8363_read:u_ads8363_read|spi_cmd[3]  ; Stuck at GND              ; spi_drive_20b:u_spi_drive|cmd_buffer[3]  ;
;                                         ; due to stuck port data_in ;                                          ;
; ads8363_read:u_ads8363_read|spi_cmd[4]  ; Stuck at GND              ; spi_drive_20b:u_spi_drive|cmd_buffer[4]  ;
;                                         ; due to stuck port data_in ;                                          ;
; ads8363_read:u_ads8363_read|spi_cmd[5]  ; Stuck at GND              ; spi_drive_20b:u_spi_drive|cmd_buffer[5]  ;
;                                         ; due to stuck port data_in ;                                          ;
; ads8363_read:u_ads8363_read|spi_cmd[6]  ; Stuck at GND              ; spi_drive_20b:u_spi_drive|cmd_buffer[6]  ;
;                                         ; due to stuck port data_in ;                                          ;
; ads8363_read:u_ads8363_read|spi_cmd[7]  ; Stuck at GND              ; spi_drive_20b:u_spi_drive|cmd_buffer[7]  ;
;                                         ; due to stuck port data_in ;                                          ;
; ads8363_read:u_ads8363_read|spi_cmd[8]  ; Stuck at GND              ; spi_drive_20b:u_spi_drive|cmd_buffer[8]  ;
;                                         ; due to stuck port data_in ;                                          ;
; ads8363_read:u_ads8363_read|spi_cmd[9]  ; Stuck at GND              ; spi_drive_20b:u_spi_drive|cmd_buffer[9]  ;
;                                         ; due to stuck port data_in ;                                          ;
; ads8363_read:u_ads8363_read|spi_cmd[10] ; Stuck at GND              ; spi_drive_20b:u_spi_drive|cmd_buffer[10] ;
;                                         ; due to stuck port data_in ;                                          ;
; ads8363_read:u_ads8363_read|spi_cmd[11] ; Stuck at GND              ; spi_drive_20b:u_spi_drive|cmd_buffer[11] ;
;                                         ; due to stuck port data_in ;                                          ;
; ads8363_read:u_ads8363_read|spi_cmd[12] ; Stuck at GND              ; spi_drive_20b:u_spi_drive|cmd_buffer[12] ;
;                                         ; due to stuck port data_in ;                                          ;
; ads8363_read:u_ads8363_read|spi_cmd[13] ; Stuck at GND              ; spi_drive_20b:u_spi_drive|cmd_buffer[13] ;
;                                         ; due to stuck port data_in ;                                          ;
; ads8363_read:u_ads8363_read|spi_cmd[14] ; Stuck at GND              ; spi_drive_20b:u_spi_drive|cmd_buffer[14] ;
;                                         ; due to stuck port data_in ;                                          ;
; ads8363_read:u_ads8363_read|spi_cmd[15] ; Stuck at GND              ; spi_drive_20b:u_spi_drive|cmd_buffer[15] ;
;                                         ; due to stuck port data_in ;                                          ;
; ads8363_read:u_ads8363_read|spi_cmd[16] ; Stuck at GND              ; spi_drive_20b:u_spi_drive|cmd_buffer[16] ;
;                                         ; due to stuck port data_in ;                                          ;
; ads8363_read:u_ads8363_read|spi_cmd[17] ; Stuck at GND              ; spi_drive_20b:u_spi_drive|cmd_buffer[17] ;
;                                         ; due to stuck port data_in ;                                          ;
; ads8363_read:u_ads8363_read|spi_cmd[18] ; Stuck at GND              ; spi_drive_20b:u_spi_drive|cmd_buffer[18] ;
;                                         ; due to stuck port data_in ;                                          ;
+-----------------------------------------+---------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 205   ;
; Number of registers using Synchronous Clear  ; 37    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 125   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 186   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; spi_drive_20b:u_spi_drive|spi_cs       ; 37      ;
; spi_drive_20b:u_spi_drive|idel_flag1   ; 1       ;
; spi_drive_20b:u_spi_drive|idel_flag0   ; 2       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fmc_fpga|spi_drive_20b:u_spi_drive|dely_state_cnt[3] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |fmc_fpga|spi_drive_20b:u_spi_drive|spi_clk           ;
; 17:1               ; 16 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; Yes        ; |fmc_fpga|fmc_control:fmc_control1|rd_data_reg[0]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip_pll:PLL_CLK|altpll:altpll_component ;
+-------------------------------+--------------------------+--------------------------+
; Parameter Name                ; Value                    ; Type                     ;
+-------------------------------+--------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                  ;
; PLL_TYPE                      ; AUTO                     ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=ip_pll ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 41666                    ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                  ;
; LOCK_HIGH                     ; 1                        ; Untyped                  ;
; LOCK_LOW                      ; 1                        ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                  ;
; SKIP_VCO                      ; OFF                      ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                  ;
; BANDWIDTH                     ; 0                        ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                  ;
; DOWN_SPREAD                   ; 0                        ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 25                       ; Signed Integer           ;
; CLK1_MULTIPLY_BY              ; 5                        ; Signed Integer           ;
; CLK0_MULTIPLY_BY              ; 5                        ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 2                        ; Signed Integer           ;
; CLK1_DIVIDE_BY                ; 2                        ; Signed Integer           ;
; CLK0_DIVIDE_BY                ; 3                        ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer           ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer           ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                  ;
; DPA_DIVIDER                   ; 0                        ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                  ;
; VCO_MIN                       ; 0                        ; Untyped                  ;
; VCO_MAX                       ; 0                        ; Untyped                  ;
; VCO_CENTER                    ; 0                        ; Untyped                  ;
; PFD_MIN                       ; 0                        ; Untyped                  ;
; PFD_MAX                       ; 0                        ; Untyped                  ;
; M_INITIAL                     ; 0                        ; Untyped                  ;
; M                             ; 0                        ; Untyped                  ;
; N                             ; 1                        ; Untyped                  ;
; M2                            ; 1                        ; Untyped                  ;
; N2                            ; 1                        ; Untyped                  ;
; SS                            ; 1                        ; Untyped                  ;
; C0_HIGH                       ; 0                        ; Untyped                  ;
; C1_HIGH                       ; 0                        ; Untyped                  ;
; C2_HIGH                       ; 0                        ; Untyped                  ;
; C3_HIGH                       ; 0                        ; Untyped                  ;
; C4_HIGH                       ; 0                        ; Untyped                  ;
; C5_HIGH                       ; 0                        ; Untyped                  ;
; C6_HIGH                       ; 0                        ; Untyped                  ;
; C7_HIGH                       ; 0                        ; Untyped                  ;
; C8_HIGH                       ; 0                        ; Untyped                  ;
; C9_HIGH                       ; 0                        ; Untyped                  ;
; C0_LOW                        ; 0                        ; Untyped                  ;
; C1_LOW                        ; 0                        ; Untyped                  ;
; C2_LOW                        ; 0                        ; Untyped                  ;
; C3_LOW                        ; 0                        ; Untyped                  ;
; C4_LOW                        ; 0                        ; Untyped                  ;
; C5_LOW                        ; 0                        ; Untyped                  ;
; C6_LOW                        ; 0                        ; Untyped                  ;
; C7_LOW                        ; 0                        ; Untyped                  ;
; C8_LOW                        ; 0                        ; Untyped                  ;
; C9_LOW                        ; 0                        ; Untyped                  ;
; C0_INITIAL                    ; 0                        ; Untyped                  ;
; C1_INITIAL                    ; 0                        ; Untyped                  ;
; C2_INITIAL                    ; 0                        ; Untyped                  ;
; C3_INITIAL                    ; 0                        ; Untyped                  ;
; C4_INITIAL                    ; 0                        ; Untyped                  ;
; C5_INITIAL                    ; 0                        ; Untyped                  ;
; C6_INITIAL                    ; 0                        ; Untyped                  ;
; C7_INITIAL                    ; 0                        ; Untyped                  ;
; C8_INITIAL                    ; 0                        ; Untyped                  ;
; C9_INITIAL                    ; 0                        ; Untyped                  ;
; C0_MODE                       ; BYPASS                   ; Untyped                  ;
; C1_MODE                       ; BYPASS                   ; Untyped                  ;
; C2_MODE                       ; BYPASS                   ; Untyped                  ;
; C3_MODE                       ; BYPASS                   ; Untyped                  ;
; C4_MODE                       ; BYPASS                   ; Untyped                  ;
; C5_MODE                       ; BYPASS                   ; Untyped                  ;
; C6_MODE                       ; BYPASS                   ; Untyped                  ;
; C7_MODE                       ; BYPASS                   ; Untyped                  ;
; C8_MODE                       ; BYPASS                   ; Untyped                  ;
; C9_MODE                       ; BYPASS                   ; Untyped                  ;
; C0_PH                         ; 0                        ; Untyped                  ;
; C1_PH                         ; 0                        ; Untyped                  ;
; C2_PH                         ; 0                        ; Untyped                  ;
; C3_PH                         ; 0                        ; Untyped                  ;
; C4_PH                         ; 0                        ; Untyped                  ;
; C5_PH                         ; 0                        ; Untyped                  ;
; C6_PH                         ; 0                        ; Untyped                  ;
; C7_PH                         ; 0                        ; Untyped                  ;
; C8_PH                         ; 0                        ; Untyped                  ;
; C9_PH                         ; 0                        ; Untyped                  ;
; L0_HIGH                       ; 1                        ; Untyped                  ;
; L1_HIGH                       ; 1                        ; Untyped                  ;
; G0_HIGH                       ; 1                        ; Untyped                  ;
; G1_HIGH                       ; 1                        ; Untyped                  ;
; G2_HIGH                       ; 1                        ; Untyped                  ;
; G3_HIGH                       ; 1                        ; Untyped                  ;
; E0_HIGH                       ; 1                        ; Untyped                  ;
; E1_HIGH                       ; 1                        ; Untyped                  ;
; E2_HIGH                       ; 1                        ; Untyped                  ;
; E3_HIGH                       ; 1                        ; Untyped                  ;
; L0_LOW                        ; 1                        ; Untyped                  ;
; L1_LOW                        ; 1                        ; Untyped                  ;
; G0_LOW                        ; 1                        ; Untyped                  ;
; G1_LOW                        ; 1                        ; Untyped                  ;
; G2_LOW                        ; 1                        ; Untyped                  ;
; G3_LOW                        ; 1                        ; Untyped                  ;
; E0_LOW                        ; 1                        ; Untyped                  ;
; E1_LOW                        ; 1                        ; Untyped                  ;
; E2_LOW                        ; 1                        ; Untyped                  ;
; E3_LOW                        ; 1                        ; Untyped                  ;
; L0_INITIAL                    ; 1                        ; Untyped                  ;
; L1_INITIAL                    ; 1                        ; Untyped                  ;
; G0_INITIAL                    ; 1                        ; Untyped                  ;
; G1_INITIAL                    ; 1                        ; Untyped                  ;
; G2_INITIAL                    ; 1                        ; Untyped                  ;
; G3_INITIAL                    ; 1                        ; Untyped                  ;
; E0_INITIAL                    ; 1                        ; Untyped                  ;
; E1_INITIAL                    ; 1                        ; Untyped                  ;
; E2_INITIAL                    ; 1                        ; Untyped                  ;
; E3_INITIAL                    ; 1                        ; Untyped                  ;
; L0_MODE                       ; BYPASS                   ; Untyped                  ;
; L1_MODE                       ; BYPASS                   ; Untyped                  ;
; G0_MODE                       ; BYPASS                   ; Untyped                  ;
; G1_MODE                       ; BYPASS                   ; Untyped                  ;
; G2_MODE                       ; BYPASS                   ; Untyped                  ;
; G3_MODE                       ; BYPASS                   ; Untyped                  ;
; E0_MODE                       ; BYPASS                   ; Untyped                  ;
; E1_MODE                       ; BYPASS                   ; Untyped                  ;
; E2_MODE                       ; BYPASS                   ; Untyped                  ;
; E3_MODE                       ; BYPASS                   ; Untyped                  ;
; L0_PH                         ; 0                        ; Untyped                  ;
; L1_PH                         ; 0                        ; Untyped                  ;
; G0_PH                         ; 0                        ; Untyped                  ;
; G1_PH                         ; 0                        ; Untyped                  ;
; G2_PH                         ; 0                        ; Untyped                  ;
; G3_PH                         ; 0                        ; Untyped                  ;
; E0_PH                         ; 0                        ; Untyped                  ;
; E1_PH                         ; 0                        ; Untyped                  ;
; E2_PH                         ; 0                        ; Untyped                  ;
; E3_PH                         ; 0                        ; Untyped                  ;
; M_PH                          ; 0                        ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                  ;
; CLK0_COUNTER                  ; G0                       ; Untyped                  ;
; CLK1_COUNTER                  ; G0                       ; Untyped                  ;
; CLK2_COUNTER                  ; G0                       ; Untyped                  ;
; CLK3_COUNTER                  ; G0                       ; Untyped                  ;
; CLK4_COUNTER                  ; G0                       ; Untyped                  ;
; CLK5_COUNTER                  ; G0                       ; Untyped                  ;
; CLK6_COUNTER                  ; E0                       ; Untyped                  ;
; CLK7_COUNTER                  ; E1                       ; Untyped                  ;
; CLK8_COUNTER                  ; E2                       ; Untyped                  ;
; CLK9_COUNTER                  ; E3                       ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                  ;
; M_TIME_DELAY                  ; 0                        ; Untyped                  ;
; N_TIME_DELAY                  ; 0                        ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                  ;
; VCO_POST_SCALE                ; 0                        ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                  ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                  ;
; PORT_CLK2                     ; PORT_USED                ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                  ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                  ;
; CBXI_PARAMETER                ; ip_pll_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE           ;
+-------------------------------+--------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ads8363_read:u_ads8363_read ;
+----------------+----------------------+----------------------------------+
; Parameter Name ; Value                ; Type                             ;
+----------------+----------------------+----------------------------------+
; CONVST_RD_CMD  ; 10000000000000000000 ; Unsigned Binary                  ;
+----------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_drive_20b:u_spi_drive ;
+----------------+----------------------+--------------------------------+
; Parameter Name ; Value                ; Type                           ;
+----------------+----------------------+--------------------------------+
; IDLE           ; 0000                 ; Unsigned Binary                ;
; RandW          ; 0001                 ; Unsigned Binary                ;
; CONVST_RD_CMD  ; 10000000000000000000 ; Unsigned Binary                ;
+----------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; ip_pll:PLL_CLK|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 41666                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fmc_control:fmc_control1"                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; read_data_0  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; read_data_1  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; read_data_2  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; read_data_3  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; read_data_4  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; read_data_5  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; read_data_6  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; read_data_7  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; read_data_8  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; read_data_9  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; read_data_10 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; read_data_11 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; read_data_12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; read_data_13 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; read_data_14 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; read_data_15 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 27                          ;
; cycloneiii_ff         ; 205                         ;
;     CLR               ; 14                          ;
;     CLR SCLR          ; 5                           ;
;     ENA               ; 80                          ;
;     ENA CLR           ; 74                          ;
;     ENA CLR SCLR      ; 32                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 157                         ;
;     arith             ; 35                          ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 122                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 33                          ;
;         4 data inputs ; 80                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.46                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Wed Jul 26 20:08:57 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fmc_fpga -c fmc_fpga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file spi_drive.v
    Info (12023): Found entity 1: spi_drive_20b File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/spi_drive.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at fmc_fpga.v(99): ignored dangling comma in List of Port Connections File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_fpga.v Line: 99
Info (12021): Found 1 design units, including 1 entities, in source file fmc_fpga.v
    Info (12023): Found entity 1: fmc_fpga File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_fpga.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fmc_control.v
    Info (12023): Found entity 1: fmc_control File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ads8363_read.v
    Info (12023): Found entity 1: ads8363_read File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/ads8363_read.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ip_pll.v
    Info (12023): Found entity 1: ip_pll File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/ip_core/ip_pll.v Line: 40
Info (12127): Elaborating entity "fmc_fpga" for the top level hierarchy
Info (12128): Elaborating entity "ip_pll" for hierarchy "ip_pll:PLL_CLK" File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_fpga.v Line: 54
Info (12128): Elaborating entity "altpll" for hierarchy "ip_pll:PLL_CLK|altpll:altpll_component" File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/ip_core/ip_pll.v Line: 112
Info (12130): Elaborated megafunction instantiation "ip_pll:PLL_CLK|altpll:altpll_component" File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/ip_core/ip_pll.v Line: 112
Info (12133): Instantiated megafunction "ip_pll:PLL_CLK|altpll:altpll_component" with the following parameter: File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/ip_core/ip_pll.v Line: 112
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "25"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "41666"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ip_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip_pll_altpll.v
    Info (12023): Found entity 1: ip_pll_altpll File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/db/ip_pll_altpll.v Line: 31
Info (12128): Elaborating entity "ip_pll_altpll" for hierarchy "ip_pll:PLL_CLK|altpll:altpll_component|ip_pll_altpll:auto_generated" File: l:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "fmc_control" for hierarchy "fmc_control:fmc_control1" File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_fpga.v Line: 99
Warning (10036): Verilog HDL or VHDL warning at fmc_control.v(79): object "fmc_wr_en" assigned a value but never read File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 79
Warning (10240): Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable "read_data_0_reg", which holds its previous value in one or more paths through the always construct File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Warning (10240): Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable "read_data_1_reg", which holds its previous value in one or more paths through the always construct File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Warning (10240): Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable "read_data_2_reg", which holds its previous value in one or more paths through the always construct File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Warning (10240): Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable "read_data_3_reg", which holds its previous value in one or more paths through the always construct File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Warning (10240): Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable "read_data_4_reg", which holds its previous value in one or more paths through the always construct File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Warning (10240): Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable "read_data_5_reg", which holds its previous value in one or more paths through the always construct File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Warning (10240): Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable "read_data_6_reg", which holds its previous value in one or more paths through the always construct File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Warning (10240): Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable "read_data_7_reg", which holds its previous value in one or more paths through the always construct File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Warning (10240): Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable "read_data_8_reg", which holds its previous value in one or more paths through the always construct File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Warning (10240): Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable "read_data_9_reg", which holds its previous value in one or more paths through the always construct File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Warning (10240): Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable "read_data_10_reg", which holds its previous value in one or more paths through the always construct File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Warning (10240): Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable "read_data_11_reg", which holds its previous value in one or more paths through the always construct File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Warning (10240): Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable "read_data_12_reg", which holds its previous value in one or more paths through the always construct File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Warning (10240): Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable "read_data_13_reg", which holds its previous value in one or more paths through the always construct File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Warning (10240): Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable "read_data_14_reg", which holds its previous value in one or more paths through the always construct File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Warning (10240): Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable "read_data_15_reg", which holds its previous value in one or more paths through the always construct File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_15_reg[0]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_15_reg[1]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_15_reg[2]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_15_reg[3]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_15_reg[4]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_15_reg[5]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_15_reg[6]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_15_reg[7]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_15_reg[8]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_15_reg[9]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_15_reg[10]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_15_reg[11]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_15_reg[12]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_15_reg[13]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_15_reg[14]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_15_reg[15]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_14_reg[0]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_14_reg[1]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_14_reg[2]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_14_reg[3]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_14_reg[4]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_14_reg[5]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_14_reg[6]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_14_reg[7]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_14_reg[8]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_14_reg[9]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_14_reg[10]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_14_reg[11]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_14_reg[12]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_14_reg[13]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_14_reg[14]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_14_reg[15]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_13_reg[0]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_13_reg[1]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_13_reg[2]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_13_reg[3]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_13_reg[4]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_13_reg[5]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_13_reg[6]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_13_reg[7]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_13_reg[8]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_13_reg[9]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_13_reg[10]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_13_reg[11]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_13_reg[12]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_13_reg[13]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_13_reg[14]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_13_reg[15]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_12_reg[0]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_12_reg[1]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_12_reg[2]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_12_reg[3]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_12_reg[4]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_12_reg[5]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_12_reg[6]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_12_reg[7]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_12_reg[8]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_12_reg[9]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_12_reg[10]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_12_reg[11]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_12_reg[12]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_12_reg[13]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_12_reg[14]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_12_reg[15]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_11_reg[0]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_11_reg[1]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_11_reg[2]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_11_reg[3]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_11_reg[4]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_11_reg[5]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_11_reg[6]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_11_reg[7]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_11_reg[8]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_11_reg[9]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_11_reg[10]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_11_reg[11]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_11_reg[12]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_11_reg[13]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_11_reg[14]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_11_reg[15]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_10_reg[0]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_10_reg[1]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_10_reg[2]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_10_reg[3]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_10_reg[4]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_10_reg[5]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_10_reg[6]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_10_reg[7]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_10_reg[8]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_10_reg[9]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_10_reg[10]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_10_reg[11]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_10_reg[12]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_10_reg[13]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_10_reg[14]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_10_reg[15]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_9_reg[0]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_9_reg[1]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_9_reg[2]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_9_reg[3]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_9_reg[4]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_9_reg[5]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_9_reg[6]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_9_reg[7]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_9_reg[8]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_9_reg[9]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_9_reg[10]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_9_reg[11]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_9_reg[12]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_9_reg[13]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_9_reg[14]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_9_reg[15]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_8_reg[0]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_8_reg[1]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_8_reg[2]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_8_reg[3]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_8_reg[4]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_8_reg[5]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_8_reg[6]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_8_reg[7]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_8_reg[8]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_8_reg[9]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_8_reg[10]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_8_reg[11]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_8_reg[12]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_8_reg[13]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_8_reg[14]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_8_reg[15]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_7_reg[0]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_7_reg[1]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_7_reg[2]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_7_reg[3]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_7_reg[4]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_7_reg[5]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_7_reg[6]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_7_reg[7]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_7_reg[8]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_7_reg[9]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_7_reg[10]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_7_reg[11]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_7_reg[12]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_7_reg[13]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_7_reg[14]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_7_reg[15]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_6_reg[0]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_6_reg[1]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_6_reg[2]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_6_reg[3]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_6_reg[4]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_6_reg[5]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_6_reg[6]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_6_reg[7]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_6_reg[8]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_6_reg[9]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_6_reg[10]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_6_reg[11]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_6_reg[12]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_6_reg[13]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_6_reg[14]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_6_reg[15]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_5_reg[0]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_5_reg[1]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_5_reg[2]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_5_reg[3]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_5_reg[4]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_5_reg[5]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_5_reg[6]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_5_reg[7]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_5_reg[8]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_5_reg[9]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_5_reg[10]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_5_reg[11]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_5_reg[12]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_5_reg[13]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_5_reg[14]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_5_reg[15]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_4_reg[0]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_4_reg[1]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_4_reg[2]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_4_reg[3]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_4_reg[4]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_4_reg[5]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_4_reg[6]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_4_reg[7]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_4_reg[8]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_4_reg[9]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_4_reg[10]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_4_reg[11]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_4_reg[12]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_4_reg[13]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_4_reg[14]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_4_reg[15]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_3_reg[0]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_3_reg[1]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_3_reg[2]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_3_reg[3]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_3_reg[4]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_3_reg[5]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_3_reg[6]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_3_reg[7]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_3_reg[8]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_3_reg[9]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_3_reg[10]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_3_reg[11]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_3_reg[12]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_3_reg[13]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_3_reg[14]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_3_reg[15]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_2_reg[0]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_2_reg[1]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_2_reg[2]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_2_reg[3]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_2_reg[4]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_2_reg[5]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_2_reg[6]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_2_reg[7]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_2_reg[8]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_2_reg[9]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_2_reg[10]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_2_reg[11]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_2_reg[12]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_2_reg[13]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_2_reg[14]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_2_reg[15]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_1_reg[0]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_1_reg[1]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_1_reg[2]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_1_reg[3]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_1_reg[4]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_1_reg[5]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_1_reg[6]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_1_reg[7]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_1_reg[8]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_1_reg[9]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_1_reg[10]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_1_reg[11]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_1_reg[12]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_1_reg[13]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_1_reg[14]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_1_reg[15]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_0_reg[0]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_0_reg[1]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_0_reg[2]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_0_reg[3]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_0_reg[4]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_0_reg[5]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_0_reg[6]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_0_reg[7]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_0_reg[8]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_0_reg[9]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_0_reg[10]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_0_reg[11]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_0_reg[12]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_0_reg[13]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_0_reg[14]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "read_data_0_reg[15]" at fmc_control.v(91) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 91
Info (10041): Inferred latch for "addr[0]" at fmc_control.v(89) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 89
Info (10041): Inferred latch for "addr[1]" at fmc_control.v(89) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 89
Info (10041): Inferred latch for "addr[2]" at fmc_control.v(89) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 89
Info (10041): Inferred latch for "addr[3]" at fmc_control.v(89) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 89
Info (10041): Inferred latch for "addr[4]" at fmc_control.v(89) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 89
Info (10041): Inferred latch for "addr[5]" at fmc_control.v(89) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 89
Info (10041): Inferred latch for "addr[6]" at fmc_control.v(89) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 89
Info (10041): Inferred latch for "addr[7]" at fmc_control.v(89) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 89
Info (10041): Inferred latch for "addr[8]" at fmc_control.v(89) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 89
Info (10041): Inferred latch for "addr[9]" at fmc_control.v(89) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 89
Info (10041): Inferred latch for "addr[10]" at fmc_control.v(89) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 89
Info (10041): Inferred latch for "addr[11]" at fmc_control.v(89) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 89
Info (10041): Inferred latch for "addr[12]" at fmc_control.v(89) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 89
Info (10041): Inferred latch for "addr[13]" at fmc_control.v(89) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 89
Info (10041): Inferred latch for "addr[14]" at fmc_control.v(89) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 89
Info (10041): Inferred latch for "addr[15]" at fmc_control.v(89) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v Line: 89
Info (12128): Elaborating entity "ads8363_read" for hierarchy "ads8363_read:u_ads8363_read" File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_fpga.v Line: 116
Warning (10230): Verilog HDL assignment warning at ads8363_read.v(28): truncated value with size 32 to match size of target (4) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/ads8363_read.v Line: 28
Info (12128): Elaborating entity "spi_drive_20b" for hierarchy "spi_drive_20b:u_spi_drive" File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_fpga.v Line: 134
Warning (10036): Verilog HDL or VHDL warning at spi_drive.v(48): object "miso_a_temp" assigned a value but never read File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/spi_drive.v Line: 48
Warning (10036): Verilog HDL or VHDL warning at spi_drive.v(49): object "miso_b_temp" assigned a value but never read File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/spi_drive.v Line: 49
Warning (10230): Verilog HDL assignment warning at spi_drive.v(62): truncated value with size 32 to match size of target (1) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/spi_drive.v Line: 62
Warning (10230): Verilog HDL assignment warning at spi_drive.v(220): truncated value with size 11 to match size of target (5) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/spi_drive.v Line: 220
Warning (10230): Verilog HDL assignment warning at spi_drive.v(228): truncated value with size 11 to match size of target (5) File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/spi_drive.v Line: 228
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/spi_drive.v Line: 15
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_fpga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "ip_pll:PLL_CLK|altpll:altpll_component|ip_pll_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/db/ip_pll_altpll.v Line: 51
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_WR_NWE" File: G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_fpga.v Line: 6
Info (21057): Implemented 324 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 3 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 296 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Wed Jul 26 20:09:05 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_fpga.map.smsg.


