
ert.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a258  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800a430  0800a430  0000b430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a470  0800a470  0000c00c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a470  0800a470  0000b470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a478  0800a478  0000c00c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a478  0800a478  0000b478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a47c  0800a47c  0000b47c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800a480  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005c4  2000000c  0800a48c  0000c00c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005d0  0800a48c  0000c5d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c00c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e64d  00000000  00000000  0000c03c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003508  00000000  00000000  0002a689  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001840  00000000  00000000  0002db98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012c6  00000000  00000000  0002f3d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c5e3  00000000  00000000  0003069e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c586  00000000  00000000  0005cc81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00136447  00000000  00000000  00079207  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001af64e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069a4  00000000  00000000  001af694  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  001b6038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800a418 	.word	0x0800a418

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	0800a418 	.word	0x0800a418

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000508:	b480      	push	{r7}
 800050a:	b085      	sub	sp, #20
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000510:	4b08      	ldr	r3, [pc, #32]	@ (8000534 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000512:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000514:	4907      	ldr	r1, [pc, #28]	@ (8000534 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	4313      	orrs	r3, r2
 800051a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800051c:	4b05      	ldr	r3, [pc, #20]	@ (8000534 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800051e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	4013      	ands	r3, r2
 8000524:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000526:	68fb      	ldr	r3, [r7, #12]
}
 8000528:	bf00      	nop
 800052a:	3714      	adds	r7, #20
 800052c:	46bd      	mov	sp, r7
 800052e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000532:	4770      	bx	lr
 8000534:	40021000 	.word	0x40021000

08000538 <LL_APB1_GRP2_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8000538:	b480      	push	{r7}
 800053a:	b085      	sub	sp, #20
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8000540:	4b08      	ldr	r3, [pc, #32]	@ (8000564 <LL_APB1_GRP2_EnableClock+0x2c>)
 8000542:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000544:	4907      	ldr	r1, [pc, #28]	@ (8000564 <LL_APB1_GRP2_EnableClock+0x2c>)
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	4313      	orrs	r3, r2
 800054a:	65cb      	str	r3, [r1, #92]	@ 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 800054c:	4b05      	ldr	r3, [pc, #20]	@ (8000564 <LL_APB1_GRP2_EnableClock+0x2c>)
 800054e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	4013      	ands	r3, r2
 8000554:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000556:	68fb      	ldr	r3, [r7, #12]
}
 8000558:	bf00      	nop
 800055a:	3714      	adds	r7, #20
 800055c:	46bd      	mov	sp, r7
 800055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000562:	4770      	bx	lr
 8000564:	40021000 	.word	0x40021000

08000568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800056c:	f001 fa13 	bl	8001996 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000570:	f000 f91c 	bl	80007ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000574:	f000 fd8a 	bl	800108c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000578:	f000 f966 	bl	8000848 <MX_ADC1_Init>
  MX_COMP2_Init();
 800057c:	f000 f9dc 	bl	8000938 <MX_COMP2_Init>
  MX_COMP3_Init();
 8000580:	f000 fa00 	bl	8000984 <MX_COMP3_Init>
  MX_COMP4_Init();
 8000584:	f000 fa24 	bl	80009d0 <MX_COMP4_Init>
  MX_COMP6_Init();
 8000588:	f000 fa48 	bl	8000a1c <MX_COMP6_Init>
  MX_DAC1_Init();
 800058c:	f000 fa6c 	bl	8000a68 <MX_DAC1_Init>
  MX_DAC2_Init();
 8000590:	f000 faa4 	bl	8000adc <MX_DAC2_Init>
  MX_DAC3_Init();
 8000594:	f000 fadc 	bl	8000b50 <MX_DAC3_Init>
  MX_HRTIM1_Init();
 8000598:	f000 fb1e 	bl	8000bd8 <MX_HRTIM1_Init>
  MX_UCPD1_Init();
 800059c:	f000 fcd4 	bl	8000f48 <MX_UCPD1_Init>
  MX_USART3_UART_Init();
 80005a0:	f000 fd00 	bl	8000fa4 <MX_USART3_UART_Init>
  MX_USB_PCD_Init();
 80005a4:	f000 fd4a 	bl	800103c <MX_USB_PCD_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==0 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==1 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==1)
 80005a8:	2110      	movs	r1, #16
 80005aa:	487d      	ldr	r0, [pc, #500]	@ (80007a0 <main+0x238>)
 80005ac:	f003 fe6e 	bl	800428c <HAL_GPIO_ReadPin>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d122      	bne.n	80005fc <main+0x94>
 80005b6:	2120      	movs	r1, #32
 80005b8:	4879      	ldr	r0, [pc, #484]	@ (80007a0 <main+0x238>)
 80005ba:	f003 fe67 	bl	800428c <HAL_GPIO_ReadPin>
 80005be:	4603      	mov	r3, r0
 80005c0:	2b01      	cmp	r3, #1
 80005c2:	d11b      	bne.n	80005fc <main+0x94>
 80005c4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005c8:	4876      	ldr	r0, [pc, #472]	@ (80007a4 <main+0x23c>)
 80005ca:	f003 fe5f 	bl	800428c <HAL_GPIO_ReadPin>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b01      	cmp	r3, #1
 80005d2:	d113      	bne.n	80005fc <main+0x94>
	  {
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 80005d4:	2201      	movs	r2, #1
 80005d6:	2101      	movs	r1, #1
 80005d8:	4871      	ldr	r0, [pc, #452]	@ (80007a0 <main+0x238>)
 80005da:	f003 fe6f 	bl	80042bc <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 80005de:	2200      	movs	r2, #0
 80005e0:	2102      	movs	r1, #2
 80005e2:	486f      	ldr	r0, [pc, #444]	@ (80007a0 <main+0x238>)
 80005e4:	f003 fe6a 	bl	80042bc <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 1);
 80005e8:	2201      	movs	r2, #1
 80005ea:	2101      	movs	r1, #1
 80005ec:	486e      	ldr	r0, [pc, #440]	@ (80007a8 <main+0x240>)
 80005ee:	f003 fe65 	bl	80042bc <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 1);
 80005f2:	2201      	movs	r2, #1
 80005f4:	2102      	movs	r1, #2
 80005f6:	486c      	ldr	r0, [pc, #432]	@ (80007a8 <main+0x240>)
 80005f8:	f003 fe60 	bl	80042bc <HAL_GPIO_WritePin>

	  }

	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==1 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==1 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==1 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==1)
 80005fc:	2110      	movs	r1, #16
 80005fe:	4868      	ldr	r0, [pc, #416]	@ (80007a0 <main+0x238>)
 8000600:	f003 fe44 	bl	800428c <HAL_GPIO_ReadPin>
 8000604:	4603      	mov	r3, r0
 8000606:	2b01      	cmp	r3, #1
 8000608:	d141      	bne.n	800068e <main+0x126>
 800060a:	2104      	movs	r1, #4
 800060c:	4865      	ldr	r0, [pc, #404]	@ (80007a4 <main+0x23c>)
 800060e:	f003 fe3d 	bl	800428c <HAL_GPIO_ReadPin>
 8000612:	4603      	mov	r3, r0
 8000614:	2b01      	cmp	r3, #1
 8000616:	d13a      	bne.n	800068e <main+0x126>
 8000618:	2120      	movs	r1, #32
 800061a:	4861      	ldr	r0, [pc, #388]	@ (80007a0 <main+0x238>)
 800061c:	f003 fe36 	bl	800428c <HAL_GPIO_ReadPin>
 8000620:	4603      	mov	r3, r0
 8000622:	2b01      	cmp	r3, #1
 8000624:	d133      	bne.n	800068e <main+0x126>
 8000626:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800062a:	485e      	ldr	r0, [pc, #376]	@ (80007a4 <main+0x23c>)
 800062c:	f003 fe2e 	bl	800428c <HAL_GPIO_ReadPin>
 8000630:	4603      	mov	r3, r0
 8000632:	2b01      	cmp	r3, #1
 8000634:	d12b      	bne.n	800068e <main+0x126>
	  {
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8000636:	2200      	movs	r2, #0
 8000638:	2101      	movs	r1, #1
 800063a:	4859      	ldr	r0, [pc, #356]	@ (80007a0 <main+0x238>)
 800063c:	f003 fe3e 	bl	80042bc <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 8000640:	2200      	movs	r2, #0
 8000642:	2102      	movs	r1, #2
 8000644:	4856      	ldr	r0, [pc, #344]	@ (80007a0 <main+0x238>)
 8000646:	f003 fe39 	bl	80042bc <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 800064a:	2200      	movs	r2, #0
 800064c:	2101      	movs	r1, #1
 800064e:	4856      	ldr	r0, [pc, #344]	@ (80007a8 <main+0x240>)
 8000650:	f003 fe34 	bl	80042bc <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 8000654:	2200      	movs	r2, #0
 8000656:	2102      	movs	r1, #2
 8000658:	4853      	ldr	r0, [pc, #332]	@ (80007a8 <main+0x240>)
 800065a:	f003 fe2f 	bl	80042bc <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);
 800065e:	2200      	movs	r2, #0
 8000660:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000664:	484e      	ldr	r0, [pc, #312]	@ (80007a0 <main+0x238>)
 8000666:	f003 fe29 	bl	80042bc <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800066a:	2200      	movs	r2, #0
 800066c:	2110      	movs	r1, #16
 800066e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000672:	f003 fe23 	bl	80042bc <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 8000676:	2200      	movs	r2, #0
 8000678:	2120      	movs	r1, #32
 800067a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800067e:	f003 fe1d 	bl	80042bc <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 8000682:	2200      	movs	r2, #0
 8000684:	2140      	movs	r1, #64	@ 0x40
 8000686:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800068a:	f003 fe17 	bl	80042bc <HAL_GPIO_WritePin>
	  }

	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==0 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==1 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==1)
 800068e:	2104      	movs	r1, #4
 8000690:	4844      	ldr	r0, [pc, #272]	@ (80007a4 <main+0x23c>)
 8000692:	f003 fdfb 	bl	800428c <HAL_GPIO_ReadPin>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d122      	bne.n	80006e2 <main+0x17a>
 800069c:	2120      	movs	r1, #32
 800069e:	4840      	ldr	r0, [pc, #256]	@ (80007a0 <main+0x238>)
 80006a0:	f003 fdf4 	bl	800428c <HAL_GPIO_ReadPin>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b01      	cmp	r3, #1
 80006a8:	d11b      	bne.n	80006e2 <main+0x17a>
 80006aa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80006ae:	483d      	ldr	r0, [pc, #244]	@ (80007a4 <main+0x23c>)
 80006b0:	f003 fdec 	bl	800428c <HAL_GPIO_ReadPin>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b01      	cmp	r3, #1
 80006b8:	d113      	bne.n	80006e2 <main+0x17a>
	  {
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 80006ba:	2200      	movs	r2, #0
 80006bc:	2101      	movs	r1, #1
 80006be:	4838      	ldr	r0, [pc, #224]	@ (80007a0 <main+0x238>)
 80006c0:	f003 fdfc 	bl	80042bc <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 1);
 80006c4:	2201      	movs	r2, #1
 80006c6:	2102      	movs	r1, #2
 80006c8:	4835      	ldr	r0, [pc, #212]	@ (80007a0 <main+0x238>)
 80006ca:	f003 fdf7 	bl	80042bc <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 1);
 80006ce:	2201      	movs	r2, #1
 80006d0:	2101      	movs	r1, #1
 80006d2:	4835      	ldr	r0, [pc, #212]	@ (80007a8 <main+0x240>)
 80006d4:	f003 fdf2 	bl	80042bc <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 80006d8:	2200      	movs	r2, #0
 80006da:	2102      	movs	r1, #2
 80006dc:	4832      	ldr	r0, [pc, #200]	@ (80007a8 <main+0x240>)
 80006de:	f003 fded 	bl	80042bc <HAL_GPIO_WritePin>

	  }

	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==0 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==1 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==1)
 80006e2:	2120      	movs	r1, #32
 80006e4:	482e      	ldr	r0, [pc, #184]	@ (80007a0 <main+0x238>)
 80006e6:	f003 fdd1 	bl	800428c <HAL_GPIO_ReadPin>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d125      	bne.n	800073c <main+0x1d4>
 80006f0:	2110      	movs	r1, #16
 80006f2:	482b      	ldr	r0, [pc, #172]	@ (80007a0 <main+0x238>)
 80006f4:	f003 fdca 	bl	800428c <HAL_GPIO_ReadPin>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b01      	cmp	r3, #1
 80006fc:	d11e      	bne.n	800073c <main+0x1d4>
 80006fe:	2104      	movs	r1, #4
 8000700:	4828      	ldr	r0, [pc, #160]	@ (80007a4 <main+0x23c>)
 8000702:	f003 fdc3 	bl	800428c <HAL_GPIO_ReadPin>
 8000706:	4603      	mov	r3, r0
 8000708:	2b01      	cmp	r3, #1
 800070a:	d117      	bne.n	800073c <main+0x1d4>
	 	  {
	 		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 1);
 800070c:	2201      	movs	r2, #1
 800070e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000712:	4823      	ldr	r0, [pc, #140]	@ (80007a0 <main+0x238>)
 8000714:	f003 fdd2 	bl	80042bc <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8000718:	2200      	movs	r2, #0
 800071a:	2110      	movs	r1, #16
 800071c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000720:	f003 fdcc 	bl	80042bc <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8000724:	2201      	movs	r2, #1
 8000726:	2120      	movs	r1, #32
 8000728:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800072c:	f003 fdc6 	bl	80042bc <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1);
 8000730:	2201      	movs	r2, #1
 8000732:	2140      	movs	r1, #64	@ 0x40
 8000734:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000738:	f003 fdc0 	bl	80042bc <HAL_GPIO_WritePin>
	 	  }



	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==0 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==1 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==1)
 800073c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000740:	4818      	ldr	r0, [pc, #96]	@ (80007a4 <main+0x23c>)
 8000742:	f003 fda3 	bl	800428c <HAL_GPIO_ReadPin>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	f47f af2d 	bne.w	80005a8 <main+0x40>
 800074e:	2110      	movs	r1, #16
 8000750:	4813      	ldr	r0, [pc, #76]	@ (80007a0 <main+0x238>)
 8000752:	f003 fd9b 	bl	800428c <HAL_GPIO_ReadPin>
 8000756:	4603      	mov	r3, r0
 8000758:	2b01      	cmp	r3, #1
 800075a:	f47f af25 	bne.w	80005a8 <main+0x40>
 800075e:	2104      	movs	r1, #4
 8000760:	4810      	ldr	r0, [pc, #64]	@ (80007a4 <main+0x23c>)
 8000762:	f003 fd93 	bl	800428c <HAL_GPIO_ReadPin>
 8000766:	4603      	mov	r3, r0
 8000768:	2b01      	cmp	r3, #1
 800076a:	f47f af1d 	bne.w	80005a8 <main+0x40>
	 	  {
	 		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, 0);
 800076e:	2200      	movs	r2, #0
 8000770:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000774:	480a      	ldr	r0, [pc, #40]	@ (80007a0 <main+0x238>)
 8000776:	f003 fda1 	bl	80042bc <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800077a:	2201      	movs	r2, #1
 800077c:	2110      	movs	r1, #16
 800077e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000782:	f003 fd9b 	bl	80042bc <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8000786:	2201      	movs	r2, #1
 8000788:	2120      	movs	r1, #32
 800078a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800078e:	f003 fd95 	bl	80042bc <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 8000792:	2200      	movs	r2, #0
 8000794:	2140      	movs	r1, #64	@ 0x40
 8000796:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800079a:	f003 fd8f 	bl	80042bc <HAL_GPIO_WritePin>
	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==0 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==1 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==1)
 800079e:	e703      	b.n	80005a8 <main+0x40>
 80007a0:	48000800 	.word	0x48000800
 80007a4:	48000400 	.word	0x48000400
 80007a8:	48001400 	.word	0x48001400

080007ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b094      	sub	sp, #80	@ 0x50
 80007b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007b2:	f107 0318 	add.w	r3, r7, #24
 80007b6:	2238      	movs	r2, #56	@ 0x38
 80007b8:	2100      	movs	r1, #0
 80007ba:	4618      	mov	r0, r3
 80007bc:	f009 fdff 	bl	800a3be <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007c0:	1d3b      	adds	r3, r7, #4
 80007c2:	2200      	movs	r2, #0
 80007c4:	601a      	str	r2, [r3, #0]
 80007c6:	605a      	str	r2, [r3, #4]
 80007c8:	609a      	str	r2, [r3, #8]
 80007ca:	60da      	str	r2, [r3, #12]
 80007cc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80007ce:	2000      	movs	r0, #0
 80007d0:	f006 fb56 	bl	8006e80 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 80007d4:	2322      	movs	r3, #34	@ 0x22
 80007d6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80007dc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007de:	2340      	movs	r3, #64	@ 0x40
 80007e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80007e2:	2301      	movs	r3, #1
 80007e4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007e6:	2302      	movs	r3, #2
 80007e8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007ea:	2302      	movs	r3, #2
 80007ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80007ee:	2304      	movs	r3, #4
 80007f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80007f2:	2355      	movs	r3, #85	@ 0x55
 80007f4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 80007f6:	2308      	movs	r3, #8
 80007f8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 80007fa:	2308      	movs	r3, #8
 80007fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007fe:	2302      	movs	r3, #2
 8000800:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000802:	f107 0318 	add.w	r3, r7, #24
 8000806:	4618      	mov	r0, r3
 8000808:	f006 fbde 	bl	8006fc8 <HAL_RCC_OscConfig>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000812:	f000 fd31 	bl	8001278 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000816:	230f      	movs	r3, #15
 8000818:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800081a:	2303      	movs	r3, #3
 800081c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800081e:	2300      	movs	r3, #0
 8000820:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000822:	2300      	movs	r3, #0
 8000824:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000826:	2300      	movs	r3, #0
 8000828:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800082a:	1d3b      	adds	r3, r7, #4
 800082c:	2104      	movs	r1, #4
 800082e:	4618      	mov	r0, r3
 8000830:	f006 fedc 	bl	80075ec <HAL_RCC_ClockConfig>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800083a:	f000 fd1d 	bl	8001278 <Error_Handler>
  }
}
 800083e:	bf00      	nop
 8000840:	3750      	adds	r7, #80	@ 0x50
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
	...

08000848 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b08c      	sub	sp, #48	@ 0x30
 800084c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800084e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000852:	2200      	movs	r2, #0
 8000854:	601a      	str	r2, [r3, #0]
 8000856:	605a      	str	r2, [r3, #4]
 8000858:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800085a:	1d3b      	adds	r3, r7, #4
 800085c:	2220      	movs	r2, #32
 800085e:	2100      	movs	r1, #0
 8000860:	4618      	mov	r0, r3
 8000862:	f009 fdac 	bl	800a3be <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000866:	4b32      	ldr	r3, [pc, #200]	@ (8000930 <MX_ADC1_Init+0xe8>)
 8000868:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800086c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800086e:	4b30      	ldr	r3, [pc, #192]	@ (8000930 <MX_ADC1_Init+0xe8>)
 8000870:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000874:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000876:	4b2e      	ldr	r3, [pc, #184]	@ (8000930 <MX_ADC1_Init+0xe8>)
 8000878:	2200      	movs	r2, #0
 800087a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800087c:	4b2c      	ldr	r3, [pc, #176]	@ (8000930 <MX_ADC1_Init+0xe8>)
 800087e:	2200      	movs	r2, #0
 8000880:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000882:	4b2b      	ldr	r3, [pc, #172]	@ (8000930 <MX_ADC1_Init+0xe8>)
 8000884:	2200      	movs	r2, #0
 8000886:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000888:	4b29      	ldr	r3, [pc, #164]	@ (8000930 <MX_ADC1_Init+0xe8>)
 800088a:	2200      	movs	r2, #0
 800088c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800088e:	4b28      	ldr	r3, [pc, #160]	@ (8000930 <MX_ADC1_Init+0xe8>)
 8000890:	2204      	movs	r2, #4
 8000892:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000894:	4b26      	ldr	r3, [pc, #152]	@ (8000930 <MX_ADC1_Init+0xe8>)
 8000896:	2200      	movs	r2, #0
 8000898:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800089a:	4b25      	ldr	r3, [pc, #148]	@ (8000930 <MX_ADC1_Init+0xe8>)
 800089c:	2200      	movs	r2, #0
 800089e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80008a0:	4b23      	ldr	r3, [pc, #140]	@ (8000930 <MX_ADC1_Init+0xe8>)
 80008a2:	2201      	movs	r2, #1
 80008a4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008a6:	4b22      	ldr	r3, [pc, #136]	@ (8000930 <MX_ADC1_Init+0xe8>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008ae:	4b20      	ldr	r3, [pc, #128]	@ (8000930 <MX_ADC1_Init+0xe8>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008b4:	4b1e      	ldr	r3, [pc, #120]	@ (8000930 <MX_ADC1_Init+0xe8>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80008ba:	4b1d      	ldr	r3, [pc, #116]	@ (8000930 <MX_ADC1_Init+0xe8>)
 80008bc:	2200      	movs	r2, #0
 80008be:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80008c2:	4b1b      	ldr	r3, [pc, #108]	@ (8000930 <MX_ADC1_Init+0xe8>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80008c8:	4b19      	ldr	r3, [pc, #100]	@ (8000930 <MX_ADC1_Init+0xe8>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008d0:	4817      	ldr	r0, [pc, #92]	@ (8000930 <MX_ADC1_Init+0xe8>)
 80008d2:	f001 fae9 	bl	8001ea8 <HAL_ADC_Init>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80008dc:	f000 fccc 	bl	8001278 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80008e0:	2300      	movs	r3, #0
 80008e2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80008e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008e8:	4619      	mov	r1, r3
 80008ea:	4811      	ldr	r0, [pc, #68]	@ (8000930 <MX_ADC1_Init+0xe8>)
 80008ec:	f002 fbae 	bl	800304c <HAL_ADCEx_MultiModeConfigChannel>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80008f6:	f000 fcbf 	bl	8001278 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80008fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000934 <MX_ADC1_Init+0xec>)
 80008fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008fe:	2306      	movs	r3, #6
 8000900:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000902:	2300      	movs	r3, #0
 8000904:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000906:	237f      	movs	r3, #127	@ 0x7f
 8000908:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800090a:	2304      	movs	r3, #4
 800090c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800090e:	2300      	movs	r3, #0
 8000910:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000912:	1d3b      	adds	r3, r7, #4
 8000914:	4619      	mov	r1, r3
 8000916:	4806      	ldr	r0, [pc, #24]	@ (8000930 <MX_ADC1_Init+0xe8>)
 8000918:	f001 ff00 	bl	800271c <HAL_ADC_ConfigChannel>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000922:	f000 fca9 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000926:	bf00      	nop
 8000928:	3730      	adds	r7, #48	@ 0x30
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	20000028 	.word	0x20000028
 8000934:	21800100 	.word	0x21800100

08000938 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 800093c:	4b0f      	ldr	r3, [pc, #60]	@ (800097c <MX_COMP2_Init+0x44>)
 800093e:	4a10      	ldr	r2, [pc, #64]	@ (8000980 <MX_COMP2_Init+0x48>)
 8000940:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000942:	4b0e      	ldr	r3, [pc, #56]	@ (800097c <MX_COMP2_Init+0x44>)
 8000944:	2200      	movs	r2, #0
 8000946:	605a      	str	r2, [r3, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000948:	4b0c      	ldr	r3, [pc, #48]	@ (800097c <MX_COMP2_Init+0x44>)
 800094a:	2240      	movs	r2, #64	@ 0x40
 800094c:	609a      	str	r2, [r3, #8]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800094e:	4b0b      	ldr	r3, [pc, #44]	@ (800097c <MX_COMP2_Init+0x44>)
 8000950:	2200      	movs	r2, #0
 8000952:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000954:	4b09      	ldr	r3, [pc, #36]	@ (800097c <MX_COMP2_Init+0x44>)
 8000956:	2200      	movs	r2, #0
 8000958:	60da      	str	r2, [r3, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800095a:	4b08      	ldr	r3, [pc, #32]	@ (800097c <MX_COMP2_Init+0x44>)
 800095c:	2200      	movs	r2, #0
 800095e:	615a      	str	r2, [r3, #20]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000960:	4b06      	ldr	r3, [pc, #24]	@ (800097c <MX_COMP2_Init+0x44>)
 8000962:	2200      	movs	r2, #0
 8000964:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8000966:	4805      	ldr	r0, [pc, #20]	@ (800097c <MX_COMP2_Init+0x44>)
 8000968:	f002 fdc8 	bl	80034fc <HAL_COMP_Init>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <MX_COMP2_Init+0x3e>
  {
    Error_Handler();
 8000972:	f000 fc81 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	20000094 	.word	0x20000094
 8000980:	40010204 	.word	0x40010204

08000984 <MX_COMP3_Init>:
  * @brief COMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP3_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE END COMP3_Init 0 */

  /* USER CODE BEGIN COMP3_Init 1 */

  /* USER CODE END COMP3_Init 1 */
  hcomp3.Instance = COMP3;
 8000988:	4b0f      	ldr	r3, [pc, #60]	@ (80009c8 <MX_COMP3_Init+0x44>)
 800098a:	4a10      	ldr	r2, [pc, #64]	@ (80009cc <MX_COMP3_Init+0x48>)
 800098c:	601a      	str	r2, [r3, #0]
  hcomp3.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800098e:	4b0e      	ldr	r3, [pc, #56]	@ (80009c8 <MX_COMP3_Init+0x44>)
 8000990:	2200      	movs	r2, #0
 8000992:	605a      	str	r2, [r3, #4]
  hcomp3.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 8000994:	4b0c      	ldr	r3, [pc, #48]	@ (80009c8 <MX_COMP3_Init+0x44>)
 8000996:	2240      	movs	r2, #64	@ 0x40
 8000998:	609a      	str	r2, [r3, #8]
  hcomp3.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800099a:	4b0b      	ldr	r3, [pc, #44]	@ (80009c8 <MX_COMP3_Init+0x44>)
 800099c:	2200      	movs	r2, #0
 800099e:	611a      	str	r2, [r3, #16]
  hcomp3.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80009a0:	4b09      	ldr	r3, [pc, #36]	@ (80009c8 <MX_COMP3_Init+0x44>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	60da      	str	r2, [r3, #12]
  hcomp3.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80009a6:	4b08      	ldr	r3, [pc, #32]	@ (80009c8 <MX_COMP3_Init+0x44>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	615a      	str	r2, [r3, #20]
  hcomp3.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80009ac:	4b06      	ldr	r3, [pc, #24]	@ (80009c8 <MX_COMP3_Init+0x44>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp3) != HAL_OK)
 80009b2:	4805      	ldr	r0, [pc, #20]	@ (80009c8 <MX_COMP3_Init+0x44>)
 80009b4:	f002 fda2 	bl	80034fc <HAL_COMP_Init>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <MX_COMP3_Init+0x3e>
  {
    Error_Handler();
 80009be:	f000 fc5b 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN COMP3_Init 2 */

  /* USER CODE END COMP3_Init 2 */

}
 80009c2:	bf00      	nop
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	200000b8 	.word	0x200000b8
 80009cc:	40010208 	.word	0x40010208

080009d0 <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 80009d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000a14 <MX_COMP4_Init+0x44>)
 80009d6:	4a10      	ldr	r2, [pc, #64]	@ (8000a18 <MX_COMP4_Init+0x48>)
 80009d8:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80009da:	4b0e      	ldr	r3, [pc, #56]	@ (8000a14 <MX_COMP4_Init+0x44>)
 80009dc:	2200      	movs	r2, #0
 80009de:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 80009e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000a14 <MX_COMP4_Init+0x44>)
 80009e2:	2250      	movs	r2, #80	@ 0x50
 80009e4:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80009e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a14 <MX_COMP4_Init+0x44>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80009ec:	4b09      	ldr	r3, [pc, #36]	@ (8000a14 <MX_COMP4_Init+0x44>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80009f2:	4b08      	ldr	r3, [pc, #32]	@ (8000a14 <MX_COMP4_Init+0x44>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80009f8:	4b06      	ldr	r3, [pc, #24]	@ (8000a14 <MX_COMP4_Init+0x44>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 80009fe:	4805      	ldr	r0, [pc, #20]	@ (8000a14 <MX_COMP4_Init+0x44>)
 8000a00:	f002 fd7c 	bl	80034fc <HAL_COMP_Init>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <MX_COMP4_Init+0x3e>
  {
    Error_Handler();
 8000a0a:	f000 fc35 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	200000dc 	.word	0x200000dc
 8000a18:	4001020c 	.word	0x4001020c

08000a1c <MX_COMP6_Init>:
  * @brief COMP6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP6_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE END COMP6_Init 0 */

  /* USER CODE BEGIN COMP6_Init 1 */

  /* USER CODE END COMP6_Init 1 */
  hcomp6.Instance = COMP6;
 8000a20:	4b0f      	ldr	r3, [pc, #60]	@ (8000a60 <MX_COMP6_Init+0x44>)
 8000a22:	4a10      	ldr	r2, [pc, #64]	@ (8000a64 <MX_COMP6_Init+0x48>)
 8000a24:	601a      	str	r2, [r3, #0]
  hcomp6.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000a26:	4b0e      	ldr	r3, [pc, #56]	@ (8000a60 <MX_COMP6_Init+0x44>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	605a      	str	r2, [r3, #4]
  hcomp6.Init.InputMinus = COMP_INPUT_MINUS_DAC2_CH1;
 8000a2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a60 <MX_COMP6_Init+0x44>)
 8000a2e:	2250      	movs	r2, #80	@ 0x50
 8000a30:	609a      	str	r2, [r3, #8]
  hcomp6.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000a32:	4b0b      	ldr	r3, [pc, #44]	@ (8000a60 <MX_COMP6_Init+0x44>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	611a      	str	r2, [r3, #16]
  hcomp6.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000a38:	4b09      	ldr	r3, [pc, #36]	@ (8000a60 <MX_COMP6_Init+0x44>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	60da      	str	r2, [r3, #12]
  hcomp6.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000a3e:	4b08      	ldr	r3, [pc, #32]	@ (8000a60 <MX_COMP6_Init+0x44>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	615a      	str	r2, [r3, #20]
  hcomp6.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000a44:	4b06      	ldr	r3, [pc, #24]	@ (8000a60 <MX_COMP6_Init+0x44>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp6) != HAL_OK)
 8000a4a:	4805      	ldr	r0, [pc, #20]	@ (8000a60 <MX_COMP6_Init+0x44>)
 8000a4c:	f002 fd56 	bl	80034fc <HAL_COMP_Init>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_COMP6_Init+0x3e>
  {
    Error_Handler();
 8000a56:	f000 fc0f 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN COMP6_Init 2 */

  /* USER CODE END COMP6_Init 2 */

}
 8000a5a:	bf00      	nop
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	20000100 	.word	0x20000100
 8000a64:	40010214 	.word	0x40010214

08000a68 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b08c      	sub	sp, #48	@ 0x30
 8000a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000a6e:	463b      	mov	r3, r7
 8000a70:	2230      	movs	r2, #48	@ 0x30
 8000a72:	2100      	movs	r1, #0
 8000a74:	4618      	mov	r0, r3
 8000a76:	f009 fca2 	bl	800a3be <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000a7a:	4b16      	ldr	r3, [pc, #88]	@ (8000ad4 <MX_DAC1_Init+0x6c>)
 8000a7c:	4a16      	ldr	r2, [pc, #88]	@ (8000ad8 <MX_DAC1_Init+0x70>)
 8000a7e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000a80:	4814      	ldr	r0, [pc, #80]	@ (8000ad4 <MX_DAC1_Init+0x6c>)
 8000a82:	f002 ffe4 	bl	8003a4e <HAL_DAC_Init>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000a8c:	f000 fbf4 	bl	8001278 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000a90:	2302      	movs	r3, #2
 8000a92:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000a94:	2300      	movs	r3, #0
 8000a96:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000aac:	2302      	movs	r3, #2
 8000aae:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000ab4:	463b      	mov	r3, r7
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4806      	ldr	r0, [pc, #24]	@ (8000ad4 <MX_DAC1_Init+0x6c>)
 8000abc:	f002 ffea 	bl	8003a94 <HAL_DAC_ConfigChannel>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8000ac6:	f000 fbd7 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000aca:	bf00      	nop
 8000acc:	3730      	adds	r7, #48	@ 0x30
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	20000124 	.word	0x20000124
 8000ad8:	50000800 	.word	0x50000800

08000adc <MX_DAC2_Init>:
  * @brief DAC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC2_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b08c      	sub	sp, #48	@ 0x30
 8000ae0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000ae2:	463b      	mov	r3, r7
 8000ae4:	2230      	movs	r2, #48	@ 0x30
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f009 fc68 	bl	800a3be <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 8000aee:	4b16      	ldr	r3, [pc, #88]	@ (8000b48 <MX_DAC2_Init+0x6c>)
 8000af0:	4a16      	ldr	r2, [pc, #88]	@ (8000b4c <MX_DAC2_Init+0x70>)
 8000af2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8000af4:	4814      	ldr	r0, [pc, #80]	@ (8000b48 <MX_DAC2_Init+0x6c>)
 8000af6:	f002 ffaa 	bl	8003a4e <HAL_DAC_Init>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8000b00:	f000 fbba 	bl	8001278 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000b04:	2302      	movs	r3, #2
 8000b06:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000b10:	2300      	movs	r3, #0
 8000b12:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000b14:	2300      	movs	r3, #0
 8000b16:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000b20:	2302      	movs	r3, #2
 8000b22:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000b24:	2300      	movs	r3, #0
 8000b26:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000b28:	463b      	mov	r3, r7
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	4806      	ldr	r0, [pc, #24]	@ (8000b48 <MX_DAC2_Init+0x6c>)
 8000b30:	f002 ffb0 	bl	8003a94 <HAL_DAC_ConfigChannel>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <MX_DAC2_Init+0x62>
  {
    Error_Handler();
 8000b3a:	f000 fb9d 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8000b3e:	bf00      	nop
 8000b40:	3730      	adds	r7, #48	@ 0x30
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	20000138 	.word	0x20000138
 8000b4c:	50000c00 	.word	0x50000c00

08000b50 <MX_DAC3_Init>:
  * @brief DAC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC3_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b08c      	sub	sp, #48	@ 0x30
 8000b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000b56:	463b      	mov	r3, r7
 8000b58:	2230      	movs	r2, #48	@ 0x30
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f009 fc2e 	bl	800a3be <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 8000b62:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd0 <MX_DAC3_Init+0x80>)
 8000b64:	4a1b      	ldr	r2, [pc, #108]	@ (8000bd4 <MX_DAC3_Init+0x84>)
 8000b66:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 8000b68:	4819      	ldr	r0, [pc, #100]	@ (8000bd0 <MX_DAC3_Init+0x80>)
 8000b6a:	f002 ff70 	bl	8003a4e <HAL_DAC_Init>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8000b74:	f000 fb80 	bl	8001278 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000b78:	2302      	movs	r3, #2
 8000b7a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000b80:	2300      	movs	r3, #0
 8000b82:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000b84:	2300      	movs	r3, #0
 8000b86:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000b90:	2302      	movs	r3, #2
 8000b92:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000b94:	2302      	movs	r3, #2
 8000b96:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000b9c:	463b      	mov	r3, r7
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	480b      	ldr	r0, [pc, #44]	@ (8000bd0 <MX_DAC3_Init+0x80>)
 8000ba4:	f002 ff76 	bl	8003a94 <HAL_DAC_ConfigChannel>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 8000bae:	f000 fb63 	bl	8001278 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000bb2:	463b      	mov	r3, r7
 8000bb4:	2210      	movs	r2, #16
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	4805      	ldr	r0, [pc, #20]	@ (8000bd0 <MX_DAC3_Init+0x80>)
 8000bba:	f002 ff6b 	bl	8003a94 <HAL_DAC_ConfigChannel>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d001      	beq.n	8000bc8 <MX_DAC3_Init+0x78>
  {
    Error_Handler();
 8000bc4:	f000 fb58 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 8000bc8:	bf00      	nop
 8000bca:	3730      	adds	r7, #48	@ 0x30
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	2000014c 	.word	0x2000014c
 8000bd4:	50001000 	.word	0x50001000

08000bd8 <MX_HRTIM1_Init>:
  * @brief HRTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM1_Init(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b0ac      	sub	sp, #176	@ 0xb0
 8000bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 8000bde:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000be2:	2200      	movs	r2, #0
 8000be4:	601a      	str	r2, [r3, #0]
 8000be6:	605a      	str	r2, [r3, #4]
 8000be8:	609a      	str	r2, [r3, #8]
 8000bea:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCtlTypeDef pTimerCtl = {0};
 8000bec:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	605a      	str	r2, [r3, #4]
 8000bf6:	609a      	str	r2, [r3, #8]
 8000bf8:	60da      	str	r2, [r3, #12]
 8000bfa:	611a      	str	r2, [r3, #16]
 8000bfc:	615a      	str	r2, [r3, #20]
 8000bfe:	619a      	str	r2, [r3, #24]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 8000c00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c04:	2260      	movs	r2, #96	@ 0x60
 8000c06:	2100      	movs	r1, #0
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f009 fbd8 	bl	800a3be <memset>
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 8000c0e:	1d3b      	adds	r3, r7, #4
 8000c10:	2220      	movs	r2, #32
 8000c12:	2100      	movs	r1, #0
 8000c14:	4618      	mov	r0, r3
 8000c16:	f009 fbd2 	bl	800a3be <memset>

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 8000c1a:	4bc3      	ldr	r3, [pc, #780]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000c1c:	4ac3      	ldr	r2, [pc, #780]	@ (8000f2c <MX_HRTIM1_Init+0x354>)
 8000c1e:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 8000c20:	4bc1      	ldr	r3, [pc, #772]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 8000c26:	4bc0      	ldr	r3, [pc, #768]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 8000c2c:	48be      	ldr	r0, [pc, #760]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000c2e:	f003 fb81 	bl	8004334 <HAL_HRTIM_Init>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <MX_HRTIM1_Init+0x64>
  {
    Error_Handler();
 8000c38:	f000 fb1e 	bl	8001278 <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_3) != HAL_OK)
 8000c3c:	210c      	movs	r1, #12
 8000c3e:	48ba      	ldr	r0, [pc, #744]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000c40:	f003 fc48 	bl	80044d4 <HAL_HRTIM_DLLCalibrationStart>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_HRTIM1_Init+0x76>
  {
    Error_Handler();
 8000c4a:	f000 fb15 	bl	8001278 <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 8000c4e:	210a      	movs	r1, #10
 8000c50:	48b5      	ldr	r0, [pc, #724]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000c52:	f003 fc97 	bl	8004584 <HAL_HRTIM_PollForDLLCalibration>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <MX_HRTIM1_Init+0x88>
  {
    Error_Handler();
 8000c5c:	f000 fb0c 	bl	8001278 <Error_Handler>
  }
  pTimeBaseCfg.Period = 0xFFDF;
 8000c60:	f64f 73df 	movw	r3, #65503	@ 0xffdf
 8000c64:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  pTimeBaseCfg.RepetitionCounter = 0x00;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL32;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 8000c74:	2308      	movs	r3, #8
 8000c76:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 8000c7a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000c7e:	461a      	mov	r2, r3
 8000c80:	2100      	movs	r1, #0
 8000c82:	48a9      	ldr	r0, [pc, #676]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000c84:	f003 fcb2 	bl	80045ec <HAL_HRTIM_TimeBaseConfig>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <MX_HRTIM1_Init+0xba>
  {
    Error_Handler();
 8000c8e:	f000 faf3 	bl	8001278 <Error_Handler>
  }
  pTimerCtl.UpDownMode = HRTIM_TIMERUPDOWNMODE_UP;
 8000c92:	2300      	movs	r3, #0
 8000c94:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  pTimerCtl.DualChannelDacEnable = HRTIM_TIMER_DCDE_DISABLED;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCtl) != HAL_OK)
 8000c9e:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000ca2:	461a      	mov	r2, r3
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	48a0      	ldr	r0, [pc, #640]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000ca8:	f003 fd55 	bl	8004756 <HAL_HRTIM_WaveformTimerControl>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <MX_HRTIM1_Init+0xde>
  {
    Error_Handler();
 8000cb2:	f000 fae1 	bl	8001278 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	627b      	str	r3, [r7, #36]	@ 0x24
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  pTimerCfg.DMASrcAddress = 0x0000;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pTimerCfg.DMADstAddress = 0x0000;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	633b      	str	r3, [r7, #48]	@ 0x30
  pTimerCfg.DMASize = 0x1;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	637b      	str	r3, [r7, #52]	@ 0x34
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	63bb      	str	r3, [r7, #56]	@ 0x38
  pTimerCfg.InterleavedMode = HRTIM_INTERLEAVED_MODE_DISABLED;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	643b      	str	r3, [r7, #64]	@ 0x40
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	647b      	str	r3, [r7, #68]	@ 0x44
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	64bb      	str	r3, [r7, #72]	@ 0x48
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	653b      	str	r3, [r7, #80]	@ 0x50
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	657b      	str	r3, [r7, #84]	@ 0x54
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 8000cea:	2300      	movs	r3, #0
 8000cec:	65bb      	str	r3, [r7, #88]	@ 0x58
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	663b      	str	r3, [r7, #96]	@ 0x60
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	667b      	str	r3, [r7, #100]	@ 0x64
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_DISABLED;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	66bb      	str	r3, [r7, #104]	@ 0x68
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	66fb      	str	r3, [r7, #108]	@ 0x6c
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 8000d02:	2300      	movs	r3, #0
 8000d04:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 8000d06:	2300      	movs	r3, #0
 8000d08:	67bb      	str	r3, [r7, #120]	@ 0x78
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pTimerCfg.ReSyncUpdate = HRTIM_TIMERESYNC_UPDATE_UNCONDITIONAL;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 8000d14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d18:	461a      	mov	r2, r3
 8000d1a:	2100      	movs	r1, #0
 8000d1c:	4882      	ldr	r0, [pc, #520]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000d1e:	f003 fc8d 	bl	800463c <HAL_HRTIM_WaveformTimerConfig>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d001      	beq.n	8000d2c <MX_HRTIM1_Init+0x154>
  {
    Error_Handler();
 8000d28:	f000 faa6 	bl	8001278 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCfg) != HAL_OK)
 8000d2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d30:	461a      	mov	r2, r3
 8000d32:	2102      	movs	r1, #2
 8000d34:	487c      	ldr	r0, [pc, #496]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000d36:	f003 fc81 	bl	800463c <HAL_HRTIM_WaveformTimerConfig>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_HRTIM1_Init+0x16c>
  {
    Error_Handler();
 8000d40:	f000 fa9a 	bl	8001278 <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_D_E_DELAYEDPROTECTION_DISABLED;
 8000d44:	2300      	movs	r3, #0
 8000d46:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCfg) != HAL_OK)
 8000d48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	2103      	movs	r1, #3
 8000d50:	4875      	ldr	r0, [pc, #468]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000d52:	f003 fc73 	bl	800463c <HAL_HRTIM_WaveformTimerConfig>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_HRTIM1_Init+0x188>
  {
    Error_Handler();
 8000d5c:	f000 fa8c 	bl	8001278 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCfg) != HAL_OK)
 8000d60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d64:	461a      	mov	r2, r3
 8000d66:	2104      	movs	r1, #4
 8000d68:	486f      	ldr	r0, [pc, #444]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000d6a:	f003 fc67 	bl	800463c <HAL_HRTIM_WaveformTimerConfig>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_HRTIM1_Init+0x1a0>
  {
    Error_Handler();
 8000d74:	f000 fa80 	bl	8001278 <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_F_DELAYEDPROTECTION_DISABLED;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimerCfg) != HAL_OK)
 8000d7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d80:	461a      	mov	r2, r3
 8000d82:	2105      	movs	r1, #5
 8000d84:	4868      	ldr	r0, [pc, #416]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000d86:	f003 fc59 	bl	800463c <HAL_HRTIM_WaveformTimerConfig>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d001      	beq.n	8000d94 <MX_HRTIM1_Init+0x1bc>
  {
    Error_Handler();
 8000d90:	f000 fa72 	bl	8001278 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8000d94:	2300      	movs	r3, #0
 8000d96:	607b      	str	r3, [r7, #4]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_NONE;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 8000da0:	2300      	movs	r3, #0
 8000da2:	613b      	str	r3, [r7, #16]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 8000da4:	2300      	movs	r3, #0
 8000da6:	617b      	str	r3, [r7, #20]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8000da8:	2300      	movs	r3, #0
 8000daa:	61bb      	str	r3, [r7, #24]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 8000dac:	2300      	movs	r3, #0
 8000dae:	61fb      	str	r3, [r7, #28]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 8000db0:	2300      	movs	r3, #0
 8000db2:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 8000db4:	1d3b      	adds	r3, r7, #4
 8000db6:	2201      	movs	r2, #1
 8000db8:	2100      	movs	r1, #0
 8000dba:	485b      	ldr	r0, [pc, #364]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000dbc:	f003 fcfe 	bl	80047bc <HAL_HRTIM_WaveformOutputConfig>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <MX_HRTIM1_Init+0x1f2>
  {
    Error_Handler();
 8000dc6:	f000 fa57 	bl	8001278 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC1, &pOutputCfg) != HAL_OK)
 8000dca:	1d3b      	adds	r3, r7, #4
 8000dcc:	2210      	movs	r2, #16
 8000dce:	2102      	movs	r1, #2
 8000dd0:	4855      	ldr	r0, [pc, #340]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000dd2:	f003 fcf3 	bl	80047bc <HAL_HRTIM_WaveformOutputConfig>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <MX_HRTIM1_Init+0x208>
  {
    Error_Handler();
 8000ddc:	f000 fa4c 	bl	8001278 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD1, &pOutputCfg) != HAL_OK)
 8000de0:	1d3b      	adds	r3, r7, #4
 8000de2:	2240      	movs	r2, #64	@ 0x40
 8000de4:	2103      	movs	r1, #3
 8000de6:	4850      	ldr	r0, [pc, #320]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000de8:	f003 fce8 	bl	80047bc <HAL_HRTIM_WaveformOutputConfig>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <MX_HRTIM1_Init+0x21e>
  {
    Error_Handler();
 8000df2:	f000 fa41 	bl	8001278 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE1, &pOutputCfg) != HAL_OK)
 8000df6:	1d3b      	adds	r3, r7, #4
 8000df8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000dfc:	2104      	movs	r1, #4
 8000dfe:	484a      	ldr	r0, [pc, #296]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000e00:	f003 fcdc 	bl	80047bc <HAL_HRTIM_WaveformOutputConfig>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <MX_HRTIM1_Init+0x236>
  {
    Error_Handler();
 8000e0a:	f000 fa35 	bl	8001278 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, HRTIM_OUTPUT_TF1, &pOutputCfg) != HAL_OK)
 8000e0e:	1d3b      	adds	r3, r7, #4
 8000e10:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e14:	2105      	movs	r1, #5
 8000e16:	4844      	ldr	r0, [pc, #272]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000e18:	f003 fcd0 	bl	80047bc <HAL_HRTIM_WaveformOutputConfig>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <MX_HRTIM1_Init+0x24e>
  {
    Error_Handler();
 8000e22:	f000 fa29 	bl	8001278 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimeBaseCfg) != HAL_OK)
 8000e26:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000e2a:	461a      	mov	r2, r3
 8000e2c:	2102      	movs	r1, #2
 8000e2e:	483e      	ldr	r0, [pc, #248]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000e30:	f003 fbdc 	bl	80045ec <HAL_HRTIM_TimeBaseConfig>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <MX_HRTIM1_Init+0x266>
  {
    Error_Handler();
 8000e3a:	f000 fa1d 	bl	8001278 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCtl) != HAL_OK)
 8000e3e:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000e42:	461a      	mov	r2, r3
 8000e44:	2102      	movs	r1, #2
 8000e46:	4838      	ldr	r0, [pc, #224]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000e48:	f003 fc85 	bl	8004756 <HAL_HRTIM_WaveformTimerControl>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <MX_HRTIM1_Init+0x27e>
  {
    Error_Handler();
 8000e52:	f000 fa11 	bl	8001278 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC2, &pOutputCfg) != HAL_OK)
 8000e56:	1d3b      	adds	r3, r7, #4
 8000e58:	2220      	movs	r2, #32
 8000e5a:	2102      	movs	r1, #2
 8000e5c:	4832      	ldr	r0, [pc, #200]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000e5e:	f003 fcad 	bl	80047bc <HAL_HRTIM_WaveformOutputConfig>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <MX_HRTIM1_Init+0x294>
  {
    Error_Handler();
 8000e68:	f000 fa06 	bl	8001278 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD2, &pOutputCfg) != HAL_OK)
 8000e6c:	1d3b      	adds	r3, r7, #4
 8000e6e:	2280      	movs	r2, #128	@ 0x80
 8000e70:	2103      	movs	r1, #3
 8000e72:	482d      	ldr	r0, [pc, #180]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000e74:	f003 fca2 	bl	80047bc <HAL_HRTIM_WaveformOutputConfig>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_HRTIM1_Init+0x2aa>
  {
    Error_Handler();
 8000e7e:	f000 f9fb 	bl	8001278 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, HRTIM_OUTPUT_TF2, &pOutputCfg) != HAL_OK)
 8000e82:	1d3b      	adds	r3, r7, #4
 8000e84:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000e88:	2105      	movs	r1, #5
 8000e8a:	4827      	ldr	r0, [pc, #156]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000e8c:	f003 fc96 	bl	80047bc <HAL_HRTIM_WaveformOutputConfig>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <MX_HRTIM1_Init+0x2c2>
  {
    Error_Handler();
 8000e96:	f000 f9ef 	bl	8001278 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimeBaseCfg) != HAL_OK)
 8000e9a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000e9e:	461a      	mov	r2, r3
 8000ea0:	2103      	movs	r1, #3
 8000ea2:	4821      	ldr	r0, [pc, #132]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000ea4:	f003 fba2 	bl	80045ec <HAL_HRTIM_TimeBaseConfig>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <MX_HRTIM1_Init+0x2da>
  {
    Error_Handler();
 8000eae:	f000 f9e3 	bl	8001278 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCtl) != HAL_OK)
 8000eb2:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000eb6:	461a      	mov	r2, r3
 8000eb8:	2103      	movs	r1, #3
 8000eba:	481b      	ldr	r0, [pc, #108]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000ebc:	f003 fc4b 	bl	8004756 <HAL_HRTIM_WaveformTimerControl>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <MX_HRTIM1_Init+0x2f2>
  {
    Error_Handler();
 8000ec6:	f000 f9d7 	bl	8001278 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimeBaseCfg) != HAL_OK)
 8000eca:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000ece:	461a      	mov	r2, r3
 8000ed0:	2104      	movs	r1, #4
 8000ed2:	4815      	ldr	r0, [pc, #84]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000ed4:	f003 fb8a 	bl	80045ec <HAL_HRTIM_TimeBaseConfig>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d001      	beq.n	8000ee2 <MX_HRTIM1_Init+0x30a>
  {
    Error_Handler();
 8000ede:	f000 f9cb 	bl	8001278 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCtl) != HAL_OK)
 8000ee2:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	2104      	movs	r1, #4
 8000eea:	480f      	ldr	r0, [pc, #60]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000eec:	f003 fc33 	bl	8004756 <HAL_HRTIM_WaveformTimerControl>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_HRTIM1_Init+0x322>
  {
    Error_Handler();
 8000ef6:	f000 f9bf 	bl	8001278 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimeBaseCfg) != HAL_OK)
 8000efa:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000efe:	461a      	mov	r2, r3
 8000f00:	2105      	movs	r1, #5
 8000f02:	4809      	ldr	r0, [pc, #36]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000f04:	f003 fb72 	bl	80045ec <HAL_HRTIM_TimeBaseConfig>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <MX_HRTIM1_Init+0x33a>
  {
    Error_Handler();
 8000f0e:	f000 f9b3 	bl	8001278 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimerCtl) != HAL_OK)
 8000f12:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000f16:	461a      	mov	r2, r3
 8000f18:	2105      	movs	r1, #5
 8000f1a:	4803      	ldr	r0, [pc, #12]	@ (8000f28 <MX_HRTIM1_Init+0x350>)
 8000f1c:	f003 fc1b 	bl	8004756 <HAL_HRTIM_WaveformTimerControl>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d006      	beq.n	8000f34 <MX_HRTIM1_Init+0x35c>
 8000f26:	e003      	b.n	8000f30 <MX_HRTIM1_Init+0x358>
 8000f28:	20000160 	.word	0x20000160
 8000f2c:	40016800 	.word	0x40016800
  {
    Error_Handler();
 8000f30:	f000 f9a2 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 8000f34:	4803      	ldr	r0, [pc, #12]	@ (8000f44 <MX_HRTIM1_Init+0x36c>)
 8000f36:	f000 fb4b 	bl	80015d0 <HAL_HRTIM_MspPostInit>

}
 8000f3a:	bf00      	nop
 8000f3c:	37b0      	adds	r7, #176	@ 0xb0
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	20000160 	.word	0x20000160

08000f48 <MX_UCPD1_Init>:
  * @brief UCPD1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UCPD1_Init(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b086      	sub	sp, #24
 8000f4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f4e:	463b      	mov	r3, r7
 8000f50:	2200      	movs	r2, #0
 8000f52:	601a      	str	r2, [r3, #0]
 8000f54:	605a      	str	r2, [r3, #4]
 8000f56:	609a      	str	r2, [r3, #8]
 8000f58:	60da      	str	r2, [r3, #12]
 8000f5a:	611a      	str	r2, [r3, #16]
 8000f5c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 8000f5e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000f62:	f7ff fae9 	bl	8000538 <LL_APB1_GRP2_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000f66:	2002      	movs	r0, #2
 8000f68:	f7ff face 	bl	8000508 <LL_AHB2_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PB4   ------> UCPD1_CC2
  PB6   ------> UCPD1_CC1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 8000f6c:	2310      	movs	r3, #16
 8000f6e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000f70:	2303      	movs	r3, #3
 8000f72:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f74:	2300      	movs	r3, #0
 8000f76:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f78:	463b      	mov	r3, r7
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	4808      	ldr	r0, [pc, #32]	@ (8000fa0 <MX_UCPD1_Init+0x58>)
 8000f7e:	f008 fb16 	bl	80095ae <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8000f82:	2340      	movs	r3, #64	@ 0x40
 8000f84:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000f86:	2303      	movs	r3, #3
 8000f88:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f8e:	463b      	mov	r3, r7
 8000f90:	4619      	mov	r1, r3
 8000f92:	4803      	ldr	r0, [pc, #12]	@ (8000fa0 <MX_UCPD1_Init+0x58>)
 8000f94:	f008 fb0b 	bl	80095ae <LL_GPIO_Init>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 8000f98:	bf00      	nop
 8000f9a:	3718      	adds	r7, #24
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	48000400 	.word	0x48000400

08000fa4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000fa8:	4b22      	ldr	r3, [pc, #136]	@ (8001034 <MX_USART3_UART_Init+0x90>)
 8000faa:	4a23      	ldr	r2, [pc, #140]	@ (8001038 <MX_USART3_UART_Init+0x94>)
 8000fac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000fae:	4b21      	ldr	r3, [pc, #132]	@ (8001034 <MX_USART3_UART_Init+0x90>)
 8000fb0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000fb4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000fb6:	4b1f      	ldr	r3, [pc, #124]	@ (8001034 <MX_USART3_UART_Init+0x90>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000fbc:	4b1d      	ldr	r3, [pc, #116]	@ (8001034 <MX_USART3_UART_Init+0x90>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000fc2:	4b1c      	ldr	r3, [pc, #112]	@ (8001034 <MX_USART3_UART_Init+0x90>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000fc8:	4b1a      	ldr	r3, [pc, #104]	@ (8001034 <MX_USART3_UART_Init+0x90>)
 8000fca:	220c      	movs	r2, #12
 8000fcc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fce:	4b19      	ldr	r3, [pc, #100]	@ (8001034 <MX_USART3_UART_Init+0x90>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fd4:	4b17      	ldr	r3, [pc, #92]	@ (8001034 <MX_USART3_UART_Init+0x90>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fda:	4b16      	ldr	r3, [pc, #88]	@ (8001034 <MX_USART3_UART_Init+0x90>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV4;
 8000fe0:	4b14      	ldr	r3, [pc, #80]	@ (8001034 <MX_USART3_UART_Init+0x90>)
 8000fe2:	2202      	movs	r2, #2
 8000fe4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fe6:	4b13      	ldr	r3, [pc, #76]	@ (8001034 <MX_USART3_UART_Init+0x90>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000fec:	4811      	ldr	r0, [pc, #68]	@ (8001034 <MX_USART3_UART_Init+0x90>)
 8000fee:	f006 ff67 	bl	8007ec0 <HAL_UART_Init>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000ff8:	f000 f93e 	bl	8001278 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	480d      	ldr	r0, [pc, #52]	@ (8001034 <MX_USART3_UART_Init+0x90>)
 8001000:	f008 f8bf 	bl	8009182 <HAL_UARTEx_SetTxFifoThreshold>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800100a:	f000 f935 	bl	8001278 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800100e:	2100      	movs	r1, #0
 8001010:	4808      	ldr	r0, [pc, #32]	@ (8001034 <MX_USART3_UART_Init+0x90>)
 8001012:	f008 f8f4 	bl	80091fe <HAL_UARTEx_SetRxFifoThreshold>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800101c:	f000 f92c 	bl	8001278 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001020:	4804      	ldr	r0, [pc, #16]	@ (8001034 <MX_USART3_UART_Init+0x90>)
 8001022:	f008 f875 	bl	8009110 <HAL_UARTEx_DisableFifoMode>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800102c:	f000 f924 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001030:	bf00      	nop
 8001032:	bd80      	pop	{r7, pc}
 8001034:	2000025c 	.word	0x2000025c
 8001038:	40004800 	.word	0x40004800

0800103c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001040:	4b10      	ldr	r3, [pc, #64]	@ (8001084 <MX_USB_PCD_Init+0x48>)
 8001042:	4a11      	ldr	r2, [pc, #68]	@ (8001088 <MX_USB_PCD_Init+0x4c>)
 8001044:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8001046:	4b0f      	ldr	r3, [pc, #60]	@ (8001084 <MX_USB_PCD_Init+0x48>)
 8001048:	2208      	movs	r2, #8
 800104a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800104c:	4b0d      	ldr	r3, [pc, #52]	@ (8001084 <MX_USB_PCD_Init+0x48>)
 800104e:	2202      	movs	r2, #2
 8001050:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001052:	4b0c      	ldr	r3, [pc, #48]	@ (8001084 <MX_USB_PCD_Init+0x48>)
 8001054:	2202      	movs	r2, #2
 8001056:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8001058:	4b0a      	ldr	r3, [pc, #40]	@ (8001084 <MX_USB_PCD_Init+0x48>)
 800105a:	2200      	movs	r2, #0
 800105c:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800105e:	4b09      	ldr	r3, [pc, #36]	@ (8001084 <MX_USB_PCD_Init+0x48>)
 8001060:	2200      	movs	r2, #0
 8001062:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8001064:	4b07      	ldr	r3, [pc, #28]	@ (8001084 <MX_USB_PCD_Init+0x48>)
 8001066:	2200      	movs	r2, #0
 8001068:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800106a:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <MX_USB_PCD_Init+0x48>)
 800106c:	2200      	movs	r2, #0
 800106e:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001070:	4804      	ldr	r0, [pc, #16]	@ (8001084 <MX_USB_PCD_Init+0x48>)
 8001072:	f004 fbdf 	bl	8005834 <HAL_PCD_Init>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 800107c:	f000 f8fc 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001080:	bf00      	nop
 8001082:	bd80      	pop	{r7, pc}
 8001084:	200002f0 	.word	0x200002f0
 8001088:	40005c00 	.word	0x40005c00

0800108c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b08a      	sub	sp, #40	@ 0x28
 8001090:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001092:	f107 0314 	add.w	r3, r7, #20
 8001096:	2200      	movs	r2, #0
 8001098:	601a      	str	r2, [r3, #0]
 800109a:	605a      	str	r2, [r3, #4]
 800109c:	609a      	str	r2, [r3, #8]
 800109e:	60da      	str	r2, [r3, #12]
 80010a0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010a2:	4b70      	ldr	r3, [pc, #448]	@ (8001264 <MX_GPIO_Init+0x1d8>)
 80010a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010a6:	4a6f      	ldr	r2, [pc, #444]	@ (8001264 <MX_GPIO_Init+0x1d8>)
 80010a8:	f043 0304 	orr.w	r3, r3, #4
 80010ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010ae:	4b6d      	ldr	r3, [pc, #436]	@ (8001264 <MX_GPIO_Init+0x1d8>)
 80010b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010b2:	f003 0304 	and.w	r3, r3, #4
 80010b6:	613b      	str	r3, [r7, #16]
 80010b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010ba:	4b6a      	ldr	r3, [pc, #424]	@ (8001264 <MX_GPIO_Init+0x1d8>)
 80010bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010be:	4a69      	ldr	r2, [pc, #420]	@ (8001264 <MX_GPIO_Init+0x1d8>)
 80010c0:	f043 0320 	orr.w	r3, r3, #32
 80010c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010c6:	4b67      	ldr	r3, [pc, #412]	@ (8001264 <MX_GPIO_Init+0x1d8>)
 80010c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ca:	f003 0320 	and.w	r3, r3, #32
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d2:	4b64      	ldr	r3, [pc, #400]	@ (8001264 <MX_GPIO_Init+0x1d8>)
 80010d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d6:	4a63      	ldr	r2, [pc, #396]	@ (8001264 <MX_GPIO_Init+0x1d8>)
 80010d8:	f043 0301 	orr.w	r3, r3, #1
 80010dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010de:	4b61      	ldr	r3, [pc, #388]	@ (8001264 <MX_GPIO_Init+0x1d8>)
 80010e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010e2:	f003 0301 	and.w	r3, r3, #1
 80010e6:	60bb      	str	r3, [r7, #8]
 80010e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ea:	4b5e      	ldr	r3, [pc, #376]	@ (8001264 <MX_GPIO_Init+0x1d8>)
 80010ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ee:	4a5d      	ldr	r2, [pc, #372]	@ (8001264 <MX_GPIO_Init+0x1d8>)
 80010f0:	f043 0302 	orr.w	r3, r3, #2
 80010f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010f6:	4b5b      	ldr	r3, [pc, #364]	@ (8001264 <MX_GPIO_Init+0x1d8>)
 80010f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fa:	f003 0302 	and.w	r3, r3, #2
 80010fe:	607b      	str	r3, [r7, #4]
 8001100:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001102:	4b58      	ldr	r3, [pc, #352]	@ (8001264 <MX_GPIO_Init+0x1d8>)
 8001104:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001106:	4a57      	ldr	r2, [pc, #348]	@ (8001264 <MX_GPIO_Init+0x1d8>)
 8001108:	f043 0308 	orr.w	r3, r3, #8
 800110c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800110e:	4b55      	ldr	r3, [pc, #340]	@ (8001264 <MX_GPIO_Init+0x1d8>)
 8001110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001112:	f003 0308 	and.w	r3, r3, #8
 8001116:	603b      	str	r3, [r7, #0]
 8001118:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BUCKBOOST_LOAD_1_Pin|BUCKBOOST_LOAD_2_Pin|GPIO_PIN_0|GPIO_PIN_1
 800111a:	2200      	movs	r2, #0
 800111c:	f24d 210b 	movw	r1, #53771	@ 0xd20b
 8001120:	4851      	ldr	r0, [pc, #324]	@ (8001268 <MX_GPIO_Init+0x1dc>)
 8001122:	f003 f8cb 	bl	80042bc <HAL_GPIO_WritePin>
                          |BUCKBOOST_USBPD_EN_Pin|GPIO_PIN_9|USBPD_1A_PROTECT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001126:	2200      	movs	r2, #0
 8001128:	2103      	movs	r1, #3
 800112a:	4850      	ldr	r0, [pc, #320]	@ (800126c <MX_GPIO_Init+0x1e0>)
 800112c:	f003 f8c6 	bl	80042bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|LD2_Pin, GPIO_PIN_RESET);
 8001130:	2200      	movs	r2, #0
 8001132:	f248 0170 	movw	r1, #32880	@ 0x8070
 8001136:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800113a:	f003 f8bf 	bl	80042bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD5_Pin|LD4_Pin, GPIO_PIN_RESET);
 800113e:	2200      	movs	r2, #0
 8001140:	21a2      	movs	r1, #162	@ 0xa2
 8001142:	484b      	ldr	r0, [pc, #300]	@ (8001270 <MX_GPIO_Init+0x1e4>)
 8001144:	f003 f8ba 	bl	80042bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USBPD_550mA_PROTECT_GPIO_Port, USBPD_550mA_PROTECT_Pin, GPIO_PIN_RESET);
 8001148:	2200      	movs	r2, #0
 800114a:	2104      	movs	r1, #4
 800114c:	4849      	ldr	r0, [pc, #292]	@ (8001274 <MX_GPIO_Init+0x1e8>)
 800114e:	f003 f8b5 	bl	80042bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : JOYSTICK_SEL_Pin JOYSTICK_LEFT_Pin JOYSTICK_DOWN_Pin */
  GPIO_InitStruct.Pin = JOYSTICK_SEL_Pin|JOYSTICK_LEFT_Pin|JOYSTICK_DOWN_Pin;
 8001152:	f242 0330 	movw	r3, #8240	@ 0x2030
 8001156:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001158:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800115c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800115e:	2301      	movs	r3, #1
 8001160:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001162:	f107 0314 	add.w	r3, r7, #20
 8001166:	4619      	mov	r1, r3
 8001168:	483f      	ldr	r0, [pc, #252]	@ (8001268 <MX_GPIO_Init+0x1dc>)
 800116a:	f002 ff0d 	bl	8003f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUCKBOOST_LOAD_1_Pin BUCKBOOST_LOAD_2_Pin PC0 PC1
                           BUCKBOOST_USBPD_EN_Pin PC9 USBPD_1A_PROTECT_Pin */
  GPIO_InitStruct.Pin = BUCKBOOST_LOAD_1_Pin|BUCKBOOST_LOAD_2_Pin|GPIO_PIN_0|GPIO_PIN_1
 800116e:	f24d 230b 	movw	r3, #53771	@ 0xd20b
 8001172:	617b      	str	r3, [r7, #20]
                          |BUCKBOOST_USBPD_EN_Pin|GPIO_PIN_9|USBPD_1A_PROTECT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001174:	2301      	movs	r3, #1
 8001176:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001178:	2300      	movs	r3, #0
 800117a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117c:	2300      	movs	r3, #0
 800117e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001180:	f107 0314 	add.w	r3, r7, #20
 8001184:	4619      	mov	r1, r3
 8001186:	4838      	ldr	r0, [pc, #224]	@ (8001268 <MX_GPIO_Init+0x1dc>)
 8001188:	f002 fefe 	bl	8003f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800118c:	2303      	movs	r3, #3
 800118e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001190:	2301      	movs	r3, #1
 8001192:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001194:	2300      	movs	r3, #0
 8001196:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001198:	2300      	movs	r3, #0
 800119a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800119c:	f107 0314 	add.w	r3, r7, #20
 80011a0:	4619      	mov	r1, r3
 80011a2:	4832      	ldr	r0, [pc, #200]	@ (800126c <MX_GPIO_Init+0x1e0>)
 80011a4:	f002 fef0 	bl	8003f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|LD2_Pin;
 80011a8:	f248 0370 	movw	r3, #32880	@ 0x8070
 80011ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ae:	2301      	movs	r3, #1
 80011b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b6:	2300      	movs	r3, #0
 80011b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ba:	f107 0314 	add.w	r3, r7, #20
 80011be:	4619      	mov	r1, r3
 80011c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011c4:	f002 fee0 	bl	8003f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD5_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD5_Pin|LD4_Pin;
 80011c8:	23a2      	movs	r3, #162	@ 0xa2
 80011ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011cc:	2301      	movs	r3, #1
 80011ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d0:	2300      	movs	r3, #0
 80011d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d4:	2300      	movs	r3, #0
 80011d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011d8:	f107 0314 	add.w	r3, r7, #20
 80011dc:	4619      	mov	r1, r3
 80011de:	4824      	ldr	r0, [pc, #144]	@ (8001270 <MX_GPIO_Init+0x1e4>)
 80011e0:	f002 fed2 	bl	8003f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOYSTICK_RIGHT_Pin JOYSTICK_UP_Pin */
  GPIO_InitStruct.Pin = JOYSTICK_RIGHT_Pin|JOYSTICK_UP_Pin;
 80011e4:	f240 4304 	movw	r3, #1028	@ 0x404
 80011e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011ea:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011f0:	2301      	movs	r3, #1
 80011f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f4:	f107 0314 	add.w	r3, r7, #20
 80011f8:	4619      	mov	r1, r3
 80011fa:	481d      	ldr	r0, [pc, #116]	@ (8001270 <MX_GPIO_Init+0x1e4>)
 80011fc:	f002 fec4 	bl	8003f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : USBPD_550mA_PROTECT_Pin */
  GPIO_InitStruct.Pin = USBPD_550mA_PROTECT_Pin;
 8001200:	2304      	movs	r3, #4
 8001202:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001204:	2301      	movs	r3, #1
 8001206:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001208:	2300      	movs	r3, #0
 800120a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120c:	2300      	movs	r3, #0
 800120e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USBPD_550mA_PROTECT_GPIO_Port, &GPIO_InitStruct);
 8001210:	f107 0314 	add.w	r3, r7, #20
 8001214:	4619      	mov	r1, r3
 8001216:	4817      	ldr	r0, [pc, #92]	@ (8001274 <MX_GPIO_Init+0x1e8>)
 8001218:	f002 feb6 	bl	8003f88 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800121c:	2200      	movs	r2, #0
 800121e:	2100      	movs	r1, #0
 8001220:	2008      	movs	r0, #8
 8001222:	f002 fbe0 	bl	80039e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001226:	2008      	movs	r0, #8
 8001228:	f002 fbf7 	bl	8003a1a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800122c:	2200      	movs	r2, #0
 800122e:	2100      	movs	r1, #0
 8001230:	200a      	movs	r0, #10
 8001232:	f002 fbd8 	bl	80039e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001236:	200a      	movs	r0, #10
 8001238:	f002 fbef 	bl	8003a1a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800123c:	2200      	movs	r2, #0
 800123e:	2100      	movs	r1, #0
 8001240:	2017      	movs	r0, #23
 8001242:	f002 fbd0 	bl	80039e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001246:	2017      	movs	r0, #23
 8001248:	f002 fbe7 	bl	8003a1a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800124c:	2200      	movs	r2, #0
 800124e:	2100      	movs	r1, #0
 8001250:	2028      	movs	r0, #40	@ 0x28
 8001252:	f002 fbc8 	bl	80039e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001256:	2028      	movs	r0, #40	@ 0x28
 8001258:	f002 fbdf 	bl	8003a1a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800125c:	bf00      	nop
 800125e:	3728      	adds	r7, #40	@ 0x28
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	40021000 	.word	0x40021000
 8001268:	48000800 	.word	0x48000800
 800126c:	48001400 	.word	0x48001400
 8001270:	48000400 	.word	0x48000400
 8001274:	48000c00 	.word	0x48000c00

08001278 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800127c:	b672      	cpsid	i
}
 800127e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <Error_Handler+0x8>

08001284 <HAL_MspInit>:
void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef *hhrtim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800128a:	4b0f      	ldr	r3, [pc, #60]	@ (80012c8 <HAL_MspInit+0x44>)
 800128c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800128e:	4a0e      	ldr	r2, [pc, #56]	@ (80012c8 <HAL_MspInit+0x44>)
 8001290:	f043 0301 	orr.w	r3, r3, #1
 8001294:	6613      	str	r3, [r2, #96]	@ 0x60
 8001296:	4b0c      	ldr	r3, [pc, #48]	@ (80012c8 <HAL_MspInit+0x44>)
 8001298:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800129a:	f003 0301 	and.w	r3, r3, #1
 800129e:	607b      	str	r3, [r7, #4]
 80012a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012a2:	4b09      	ldr	r3, [pc, #36]	@ (80012c8 <HAL_MspInit+0x44>)
 80012a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012a6:	4a08      	ldr	r2, [pc, #32]	@ (80012c8 <HAL_MspInit+0x44>)
 80012a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80012ae:	4b06      	ldr	r3, [pc, #24]	@ (80012c8 <HAL_MspInit+0x44>)
 80012b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012b6:	603b      	str	r3, [r7, #0]
 80012b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012ba:	bf00      	nop
 80012bc:	370c      	adds	r7, #12
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	40021000 	.word	0x40021000

080012cc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b0a0      	sub	sp, #128	@ 0x80
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
 80012de:	609a      	str	r2, [r3, #8]
 80012e0:	60da      	str	r2, [r3, #12]
 80012e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012e4:	f107 0318 	add.w	r3, r7, #24
 80012e8:	2254      	movs	r2, #84	@ 0x54
 80012ea:	2100      	movs	r1, #0
 80012ec:	4618      	mov	r0, r3
 80012ee:	f009 f866 	bl	800a3be <memset>
  if(hadc->Instance==ADC1)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80012fa:	d154      	bne.n	80013a6 <HAL_ADC_MspInit+0xda>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80012fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001300:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001302:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001306:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001308:	f107 0318 	add.w	r3, r7, #24
 800130c:	4618      	mov	r0, r3
 800130e:	f006 fb89 	bl	8007a24 <HAL_RCCEx_PeriphCLKConfig>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001318:	f7ff ffae 	bl	8001278 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800131c:	4b24      	ldr	r3, [pc, #144]	@ (80013b0 <HAL_ADC_MspInit+0xe4>)
 800131e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001320:	4a23      	ldr	r2, [pc, #140]	@ (80013b0 <HAL_ADC_MspInit+0xe4>)
 8001322:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001326:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001328:	4b21      	ldr	r3, [pc, #132]	@ (80013b0 <HAL_ADC_MspInit+0xe4>)
 800132a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800132c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001330:	617b      	str	r3, [r7, #20]
 8001332:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001334:	4b1e      	ldr	r3, [pc, #120]	@ (80013b0 <HAL_ADC_MspInit+0xe4>)
 8001336:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001338:	4a1d      	ldr	r2, [pc, #116]	@ (80013b0 <HAL_ADC_MspInit+0xe4>)
 800133a:	f043 0304 	orr.w	r3, r3, #4
 800133e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001340:	4b1b      	ldr	r3, [pc, #108]	@ (80013b0 <HAL_ADC_MspInit+0xe4>)
 8001342:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001344:	f003 0304 	and.w	r3, r3, #4
 8001348:	613b      	str	r3, [r7, #16]
 800134a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800134c:	4b18      	ldr	r3, [pc, #96]	@ (80013b0 <HAL_ADC_MspInit+0xe4>)
 800134e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001350:	4a17      	ldr	r2, [pc, #92]	@ (80013b0 <HAL_ADC_MspInit+0xe4>)
 8001352:	f043 0301 	orr.w	r3, r3, #1
 8001356:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001358:	4b15      	ldr	r3, [pc, #84]	@ (80013b0 <HAL_ADC_MspInit+0xe4>)
 800135a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800135c:	f003 0301 	and.w	r3, r3, #1
 8001360:	60fb      	str	r3, [r7, #12]
 8001362:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = USBPD_VIN_Pin;
 8001364:	2304      	movs	r3, #4
 8001366:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001368:	2303      	movs	r3, #3
 800136a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136c:	2300      	movs	r3, #0
 800136e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(USBPD_VIN_GPIO_Port, &GPIO_InitStruct);
 8001370:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001374:	4619      	mov	r1, r3
 8001376:	480f      	ldr	r0, [pc, #60]	@ (80013b4 <HAL_ADC_MspInit+0xe8>)
 8001378:	f002 fe06 	bl	8003f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCKBOOST_VIN_Pin|BUCKBOOST_I_IN_AVG_Pin|BUCKBOOST_VOUT_Pin;
 800137c:	230e      	movs	r3, #14
 800137e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001380:	2303      	movs	r3, #3
 8001382:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001384:	2300      	movs	r3, #0
 8001386:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001388:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800138c:	4619      	mov	r1, r3
 800138e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001392:	f002 fdf9 	bl	8003f88 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001396:	2200      	movs	r2, #0
 8001398:	2100      	movs	r1, #0
 800139a:	2012      	movs	r0, #18
 800139c:	f002 fb23 	bl	80039e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80013a0:	2012      	movs	r0, #18
 80013a2:	f002 fb3a 	bl	8003a1a <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80013a6:	bf00      	nop
 80013a8:	3780      	adds	r7, #128	@ 0x80
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40021000 	.word	0x40021000
 80013b4:	48000800 	.word	0x48000800

080013b8 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b08c      	sub	sp, #48	@ 0x30
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c0:	f107 031c 	add.w	r3, r7, #28
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP2)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a3d      	ldr	r2, [pc, #244]	@ (80014cc <HAL_COMP_MspInit+0x114>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d119      	bne.n	800140e <HAL_COMP_MspInit+0x56>
  {
  /* USER CODE BEGIN COMP2_MspInit 0 */

  /* USER CODE END COMP2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013da:	4b3d      	ldr	r3, [pc, #244]	@ (80014d0 <HAL_COMP_MspInit+0x118>)
 80013dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013de:	4a3c      	ldr	r2, [pc, #240]	@ (80014d0 <HAL_COMP_MspInit+0x118>)
 80013e0:	f043 0301 	orr.w	r3, r3, #1
 80013e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013e6:	4b3a      	ldr	r3, [pc, #232]	@ (80014d0 <HAL_COMP_MspInit+0x118>)
 80013e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ea:	f003 0301 	and.w	r3, r3, #1
 80013ee:	61bb      	str	r3, [r7, #24]
 80013f0:	69bb      	ldr	r3, [r7, #24]
    /**COMP2 GPIO Configuration
    PA7     ------> COMP2_INP
    */
    GPIO_InitStruct.Pin = BUCK_RED_SENSE_Pin;
 80013f2:	2380      	movs	r3, #128	@ 0x80
 80013f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013f6:	2303      	movs	r3, #3
 80013f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fa:	2300      	movs	r3, #0
 80013fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_RED_SENSE_GPIO_Port, &GPIO_InitStruct);
 80013fe:	f107 031c 	add.w	r3, r7, #28
 8001402:	4619      	mov	r1, r3
 8001404:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001408:	f002 fdbe 	bl	8003f88 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP6_MspInit 1 */

  /* USER CODE END COMP6_MspInit 1 */
  }

}
 800140c:	e05a      	b.n	80014c4 <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP3)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a30      	ldr	r2, [pc, #192]	@ (80014d4 <HAL_COMP_MspInit+0x11c>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d119      	bne.n	800144c <HAL_COMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001418:	4b2d      	ldr	r3, [pc, #180]	@ (80014d0 <HAL_COMP_MspInit+0x118>)
 800141a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800141c:	4a2c      	ldr	r2, [pc, #176]	@ (80014d0 <HAL_COMP_MspInit+0x118>)
 800141e:	f043 0301 	orr.w	r3, r3, #1
 8001422:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001424:	4b2a      	ldr	r3, [pc, #168]	@ (80014d0 <HAL_COMP_MspInit+0x118>)
 8001426:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001428:	f003 0301 	and.w	r3, r3, #1
 800142c:	617b      	str	r3, [r7, #20]
 800142e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = BUCK_GREEN_SENSE_Pin;
 8001430:	2301      	movs	r3, #1
 8001432:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001434:	2303      	movs	r3, #3
 8001436:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001438:	2300      	movs	r3, #0
 800143a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_GREEN_SENSE_GPIO_Port, &GPIO_InitStruct);
 800143c:	f107 031c 	add.w	r3, r7, #28
 8001440:	4619      	mov	r1, r3
 8001442:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001446:	f002 fd9f 	bl	8003f88 <HAL_GPIO_Init>
}
 800144a:	e03b      	b.n	80014c4 <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP4)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a21      	ldr	r2, [pc, #132]	@ (80014d8 <HAL_COMP_MspInit+0x120>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d118      	bne.n	8001488 <HAL_COMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001456:	4b1e      	ldr	r3, [pc, #120]	@ (80014d0 <HAL_COMP_MspInit+0x118>)
 8001458:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800145a:	4a1d      	ldr	r2, [pc, #116]	@ (80014d0 <HAL_COMP_MspInit+0x118>)
 800145c:	f043 0302 	orr.w	r3, r3, #2
 8001460:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001462:	4b1b      	ldr	r3, [pc, #108]	@ (80014d0 <HAL_COMP_MspInit+0x118>)
 8001464:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001466:	f003 0302 	and.w	r3, r3, #2
 800146a:	613b      	str	r3, [r7, #16]
 800146c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = BUCK_BLUE_SENSE_Pin;
 800146e:	2301      	movs	r3, #1
 8001470:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001472:	2303      	movs	r3, #3
 8001474:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001476:	2300      	movs	r3, #0
 8001478:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_BLUE_SENSE_GPIO_Port, &GPIO_InitStruct);
 800147a:	f107 031c 	add.w	r3, r7, #28
 800147e:	4619      	mov	r1, r3
 8001480:	4816      	ldr	r0, [pc, #88]	@ (80014dc <HAL_COMP_MspInit+0x124>)
 8001482:	f002 fd81 	bl	8003f88 <HAL_GPIO_Init>
}
 8001486:	e01d      	b.n	80014c4 <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP6)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a14      	ldr	r2, [pc, #80]	@ (80014e0 <HAL_COMP_MspInit+0x128>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d118      	bne.n	80014c4 <HAL_COMP_MspInit+0x10c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001492:	4b0f      	ldr	r3, [pc, #60]	@ (80014d0 <HAL_COMP_MspInit+0x118>)
 8001494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001496:	4a0e      	ldr	r2, [pc, #56]	@ (80014d0 <HAL_COMP_MspInit+0x118>)
 8001498:	f043 0302 	orr.w	r3, r3, #2
 800149c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800149e:	4b0c      	ldr	r3, [pc, #48]	@ (80014d0 <HAL_COMP_MspInit+0x118>)
 80014a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a2:	f003 0302 	and.w	r3, r3, #2
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUCKBOOST_I_IN_SENSE_Pin;
 80014aa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80014ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014b0:	2303      	movs	r3, #3
 80014b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	2300      	movs	r3, #0
 80014b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCKBOOST_I_IN_SENSE_GPIO_Port, &GPIO_InitStruct);
 80014b8:	f107 031c 	add.w	r3, r7, #28
 80014bc:	4619      	mov	r1, r3
 80014be:	4807      	ldr	r0, [pc, #28]	@ (80014dc <HAL_COMP_MspInit+0x124>)
 80014c0:	f002 fd62 	bl	8003f88 <HAL_GPIO_Init>
}
 80014c4:	bf00      	nop
 80014c6:	3730      	adds	r7, #48	@ 0x30
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	40010204 	.word	0x40010204
 80014d0:	40021000 	.word	0x40021000
 80014d4:	40010208 	.word	0x40010208
 80014d8:	4001020c 	.word	0x4001020c
 80014dc:	48000400 	.word	0x48000400
 80014e0:	40010214 	.word	0x40010214

080014e4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b087      	sub	sp, #28
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a1c      	ldr	r2, [pc, #112]	@ (8001564 <HAL_DAC_MspInit+0x80>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d10c      	bne.n	8001510 <HAL_DAC_MspInit+0x2c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80014f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001568 <HAL_DAC_MspInit+0x84>)
 80014f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014fa:	4a1b      	ldr	r2, [pc, #108]	@ (8001568 <HAL_DAC_MspInit+0x84>)
 80014fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001500:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001502:	4b19      	ldr	r3, [pc, #100]	@ (8001568 <HAL_DAC_MspInit+0x84>)
 8001504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001506:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800150a:	617b      	str	r3, [r7, #20]
 800150c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN DAC3_MspInit 1 */

  /* USER CODE END DAC3_MspInit 1 */
  }

}
 800150e:	e022      	b.n	8001556 <HAL_DAC_MspInit+0x72>
  else if(hdac->Instance==DAC2)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a15      	ldr	r2, [pc, #84]	@ (800156c <HAL_DAC_MspInit+0x88>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d10c      	bne.n	8001534 <HAL_DAC_MspInit+0x50>
    __HAL_RCC_DAC2_CLK_ENABLE();
 800151a:	4b13      	ldr	r3, [pc, #76]	@ (8001568 <HAL_DAC_MspInit+0x84>)
 800151c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800151e:	4a12      	ldr	r2, [pc, #72]	@ (8001568 <HAL_DAC_MspInit+0x84>)
 8001520:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001524:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001526:	4b10      	ldr	r3, [pc, #64]	@ (8001568 <HAL_DAC_MspInit+0x84>)
 8001528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800152a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800152e:	613b      	str	r3, [r7, #16]
 8001530:	693b      	ldr	r3, [r7, #16]
}
 8001532:	e010      	b.n	8001556 <HAL_DAC_MspInit+0x72>
  else if(hdac->Instance==DAC3)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a0d      	ldr	r2, [pc, #52]	@ (8001570 <HAL_DAC_MspInit+0x8c>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d10b      	bne.n	8001556 <HAL_DAC_MspInit+0x72>
    __HAL_RCC_DAC3_CLK_ENABLE();
 800153e:	4b0a      	ldr	r3, [pc, #40]	@ (8001568 <HAL_DAC_MspInit+0x84>)
 8001540:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001542:	4a09      	ldr	r2, [pc, #36]	@ (8001568 <HAL_DAC_MspInit+0x84>)
 8001544:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001548:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800154a:	4b07      	ldr	r3, [pc, #28]	@ (8001568 <HAL_DAC_MspInit+0x84>)
 800154c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800154e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001552:	60fb      	str	r3, [r7, #12]
 8001554:	68fb      	ldr	r3, [r7, #12]
}
 8001556:	bf00      	nop
 8001558:	371c      	adds	r7, #28
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	50000800 	.word	0x50000800
 8001568:	40021000 	.word	0x40021000
 800156c:	50000c00 	.word	0x50000c00
 8001570:	50001000 	.word	0x50001000

08001574 <HAL_HRTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hhrtim: HRTIM handle pointer
* @retval None
*/
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  if(hhrtim->Instance==HRTIM1)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a11      	ldr	r2, [pc, #68]	@ (80015c8 <HAL_HRTIM_MspInit+0x54>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d11b      	bne.n	80015be <HAL_HRTIM_MspInit+0x4a>
  {
  /* USER CODE BEGIN HRTIM1_MspInit 0 */

  /* USER CODE END HRTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 8001586:	4b11      	ldr	r3, [pc, #68]	@ (80015cc <HAL_HRTIM_MspInit+0x58>)
 8001588:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800158a:	4a10      	ldr	r2, [pc, #64]	@ (80015cc <HAL_HRTIM_MspInit+0x58>)
 800158c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001590:	6613      	str	r3, [r2, #96]	@ 0x60
 8001592:	4b0e      	ldr	r3, [pc, #56]	@ (80015cc <HAL_HRTIM_MspInit+0x58>)
 8001594:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001596:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	68fb      	ldr	r3, [r7, #12]
    /* HRTIM1 interrupt Init */
    HAL_NVIC_SetPriority(HRTIM1_Master_IRQn, 0, 0);
 800159e:	2200      	movs	r2, #0
 80015a0:	2100      	movs	r1, #0
 80015a2:	2043      	movs	r0, #67	@ 0x43
 80015a4:	f002 fa1f 	bl	80039e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_Master_IRQn);
 80015a8:	2043      	movs	r0, #67	@ 0x43
 80015aa:	f002 fa36 	bl	8003a1a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(HRTIM1_TIMF_IRQn, 0, 0);
 80015ae:	2200      	movs	r2, #0
 80015b0:	2100      	movs	r1, #0
 80015b2:	204a      	movs	r0, #74	@ 0x4a
 80015b4:	f002 fa17 	bl	80039e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_TIMF_IRQn);
 80015b8:	204a      	movs	r0, #74	@ 0x4a
 80015ba:	f002 fa2e 	bl	8003a1a <HAL_NVIC_EnableIRQ>

  /* USER CODE END HRTIM1_MspInit 1 */

  }

}
 80015be:	bf00      	nop
 80015c0:	3710      	adds	r7, #16
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40016800 	.word	0x40016800
 80015cc:	40021000 	.word	0x40021000

080015d0 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b08a      	sub	sp, #40	@ 0x28
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d8:	f107 0314 	add.w	r3, r7, #20
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	605a      	str	r2, [r3, #4]
 80015e2:	609a      	str	r2, [r3, #8]
 80015e4:	60da      	str	r2, [r3, #12]
 80015e6:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a37      	ldr	r2, [pc, #220]	@ (80016cc <HAL_HRTIM_MspPostInit+0xfc>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d167      	bne.n	80016c2 <HAL_HRTIM_MspPostInit+0xf2>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015f2:	4b37      	ldr	r3, [pc, #220]	@ (80016d0 <HAL_HRTIM_MspPostInit+0x100>)
 80015f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f6:	4a36      	ldr	r2, [pc, #216]	@ (80016d0 <HAL_HRTIM_MspPostInit+0x100>)
 80015f8:	f043 0302 	orr.w	r3, r3, #2
 80015fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015fe:	4b34      	ldr	r3, [pc, #208]	@ (80016d0 <HAL_HRTIM_MspPostInit+0x100>)
 8001600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001602:	f003 0302 	and.w	r3, r3, #2
 8001606:	613b      	str	r3, [r7, #16]
 8001608:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800160a:	4b31      	ldr	r3, [pc, #196]	@ (80016d0 <HAL_HRTIM_MspPostInit+0x100>)
 800160c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800160e:	4a30      	ldr	r2, [pc, #192]	@ (80016d0 <HAL_HRTIM_MspPostInit+0x100>)
 8001610:	f043 0304 	orr.w	r3, r3, #4
 8001614:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001616:	4b2e      	ldr	r3, [pc, #184]	@ (80016d0 <HAL_HRTIM_MspPostInit+0x100>)
 8001618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800161a:	f003 0304 	and.w	r3, r3, #4
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001622:	4b2b      	ldr	r3, [pc, #172]	@ (80016d0 <HAL_HRTIM_MspPostInit+0x100>)
 8001624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001626:	4a2a      	ldr	r2, [pc, #168]	@ (80016d0 <HAL_HRTIM_MspPostInit+0x100>)
 8001628:	f043 0301 	orr.w	r3, r3, #1
 800162c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800162e:	4b28      	ldr	r3, [pc, #160]	@ (80016d0 <HAL_HRTIM_MspPostInit+0x100>)
 8001630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001632:	f003 0301 	and.w	r3, r3, #1
 8001636:	60bb      	str	r3, [r7, #8]
 8001638:	68bb      	ldr	r3, [r7, #8]
    PC6     ------> HRTIM1_CHF1
    PC7     ------> HRTIM1_CHF2
    PC8     ------> HRTIM1_CHE1
    PA8     ------> HRTIM1_CHA1
    */
    GPIO_InitStruct.Pin = BUCKBOOST_P1_DRIVE_Pin|BUCKBOOST_N1_DRIVE_Pin|BUCKBOOST_N2_DRIVE_Pin|BUCKBOOST_P2_DRIVE_Pin;
 800163a:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800163e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001640:	2302      	movs	r3, #2
 8001642:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001644:	2300      	movs	r3, #0
 8001646:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001648:	2303      	movs	r3, #3
 800164a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 800164c:	230d      	movs	r3, #13
 800164e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001650:	f107 0314 	add.w	r3, r7, #20
 8001654:	4619      	mov	r1, r3
 8001656:	481f      	ldr	r0, [pc, #124]	@ (80016d4 <HAL_HRTIM_MspPostInit+0x104>)
 8001658:	f002 fc96 	bl	8003f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_RED_DRIVE_Pin|RC_TP4_Pin;
 800165c:	23c0      	movs	r3, #192	@ 0xc0
 800165e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001660:	2302      	movs	r3, #2
 8001662:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001664:	2300      	movs	r3, #0
 8001666:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001668:	2303      	movs	r3, #3
 800166a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 800166c:	230d      	movs	r3, #13
 800166e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001670:	f107 0314 	add.w	r3, r7, #20
 8001674:	4619      	mov	r1, r3
 8001676:	4818      	ldr	r0, [pc, #96]	@ (80016d8 <HAL_HRTIM_MspPostInit+0x108>)
 8001678:	f002 fc86 	bl	8003f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_GREEN_DRIVE_Pin;
 800167c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001680:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001682:	2302      	movs	r3, #2
 8001684:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001686:	2300      	movs	r3, #0
 8001688:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800168a:	2303      	movs	r3, #3
 800168c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_HRTIM1;
 800168e:	2303      	movs	r3, #3
 8001690:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_GREEN_DRIVE_GPIO_Port, &GPIO_InitStruct);
 8001692:	f107 0314 	add.w	r3, r7, #20
 8001696:	4619      	mov	r1, r3
 8001698:	480f      	ldr	r0, [pc, #60]	@ (80016d8 <HAL_HRTIM_MspPostInit+0x108>)
 800169a:	f002 fc75 	bl	8003f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_BLUE_DRIVE_Pin;
 800169e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a4:	2302      	movs	r3, #2
 80016a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a8:	2300      	movs	r3, #0
 80016aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ac:	2303      	movs	r3, #3
 80016ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 80016b0:	230d      	movs	r3, #13
 80016b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_BLUE_DRIVE_GPIO_Port, &GPIO_InitStruct);
 80016b4:	f107 0314 	add.w	r3, r7, #20
 80016b8:	4619      	mov	r1, r3
 80016ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016be:	f002 fc63 	bl	8003f88 <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 80016c2:	bf00      	nop
 80016c4:	3728      	adds	r7, #40	@ 0x28
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	40016800 	.word	0x40016800
 80016d0:	40021000 	.word	0x40021000
 80016d4:	48000400 	.word	0x48000400
 80016d8:	48000800 	.word	0x48000800

080016dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b09e      	sub	sp, #120	@ 0x78
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80016e8:	2200      	movs	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	605a      	str	r2, [r3, #4]
 80016ee:	609a      	str	r2, [r3, #8]
 80016f0:	60da      	str	r2, [r3, #12]
 80016f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016f4:	f107 0310 	add.w	r3, r7, #16
 80016f8:	2254      	movs	r2, #84	@ 0x54
 80016fa:	2100      	movs	r1, #0
 80016fc:	4618      	mov	r0, r3
 80016fe:	f008 fe5e 	bl	800a3be <memset>
  if(huart->Instance==USART3)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a23      	ldr	r2, [pc, #140]	@ (8001794 <HAL_UART_MspInit+0xb8>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d13e      	bne.n	800178a <HAL_UART_MspInit+0xae>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800170c:	2304      	movs	r3, #4
 800170e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001710:	2300      	movs	r3, #0
 8001712:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001714:	f107 0310 	add.w	r3, r7, #16
 8001718:	4618      	mov	r0, r3
 800171a:	f006 f983 	bl	8007a24 <HAL_RCCEx_PeriphCLKConfig>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001724:	f7ff fda8 	bl	8001278 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001728:	4b1b      	ldr	r3, [pc, #108]	@ (8001798 <HAL_UART_MspInit+0xbc>)
 800172a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800172c:	4a1a      	ldr	r2, [pc, #104]	@ (8001798 <HAL_UART_MspInit+0xbc>)
 800172e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001732:	6593      	str	r3, [r2, #88]	@ 0x58
 8001734:	4b18      	ldr	r3, [pc, #96]	@ (8001798 <HAL_UART_MspInit+0xbc>)
 8001736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001738:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800173c:	60fb      	str	r3, [r7, #12]
 800173e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001740:	4b15      	ldr	r3, [pc, #84]	@ (8001798 <HAL_UART_MspInit+0xbc>)
 8001742:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001744:	4a14      	ldr	r2, [pc, #80]	@ (8001798 <HAL_UART_MspInit+0xbc>)
 8001746:	f043 0304 	orr.w	r3, r3, #4
 800174a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800174c:	4b12      	ldr	r3, [pc, #72]	@ (8001798 <HAL_UART_MspInit+0xbc>)
 800174e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001750:	f003 0304 	and.w	r3, r3, #4
 8001754:	60bb      	str	r3, [r7, #8]
 8001756:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = USART3_TX_Pin|USART3_RX_Pin;
 8001758:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800175c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175e:	2302      	movs	r3, #2
 8001760:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001762:	2300      	movs	r3, #0
 8001764:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001766:	2301      	movs	r3, #1
 8001768:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800176a:	2307      	movs	r3, #7
 800176c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800176e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001772:	4619      	mov	r1, r3
 8001774:	4809      	ldr	r0, [pc, #36]	@ (800179c <HAL_UART_MspInit+0xc0>)
 8001776:	f002 fc07 	bl	8003f88 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800177a:	2200      	movs	r2, #0
 800177c:	2100      	movs	r1, #0
 800177e:	2027      	movs	r0, #39	@ 0x27
 8001780:	f002 f931 	bl	80039e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001784:	2027      	movs	r0, #39	@ 0x27
 8001786:	f002 f948 	bl	8003a1a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 800178a:	bf00      	nop
 800178c:	3778      	adds	r7, #120	@ 0x78
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	40004800 	.word	0x40004800
 8001798:	40021000 	.word	0x40021000
 800179c:	48000800 	.word	0x48000800

080017a0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b098      	sub	sp, #96	@ 0x60
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017a8:	f107 030c 	add.w	r3, r7, #12
 80017ac:	2254      	movs	r2, #84	@ 0x54
 80017ae:	2100      	movs	r1, #0
 80017b0:	4618      	mov	r0, r3
 80017b2:	f008 fe04 	bl	800a3be <memset>
  if(hpcd->Instance==USB)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a15      	ldr	r2, [pc, #84]	@ (8001810 <HAL_PCD_MspInit+0x70>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d122      	bne.n	8001806 <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80017c0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017c4:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80017c6:	2300      	movs	r3, #0
 80017c8:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017ca:	f107 030c 	add.w	r3, r7, #12
 80017ce:	4618      	mov	r0, r3
 80017d0:	f006 f928 	bl	8007a24 <HAL_RCCEx_PeriphCLKConfig>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 80017da:	f7ff fd4d 	bl	8001278 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80017de:	4b0d      	ldr	r3, [pc, #52]	@ (8001814 <HAL_PCD_MspInit+0x74>)
 80017e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001814 <HAL_PCD_MspInit+0x74>)
 80017e4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80017e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80017ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001814 <HAL_PCD_MspInit+0x74>)
 80017ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80017f2:	60bb      	str	r3, [r7, #8]
 80017f4:	68bb      	ldr	r3, [r7, #8]
    /* USB interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_IRQn, 0, 0);
 80017f6:	2200      	movs	r2, #0
 80017f8:	2100      	movs	r1, #0
 80017fa:	2013      	movs	r0, #19
 80017fc:	f002 f8f3 	bl	80039e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_IRQn);
 8001800:	2013      	movs	r0, #19
 8001802:	f002 f90a 	bl	8003a1a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USB_MspInit 1 */

  }

}
 8001806:	bf00      	nop
 8001808:	3760      	adds	r7, #96	@ 0x60
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	40005c00 	.word	0x40005c00
 8001814:	40021000 	.word	0x40021000

08001818 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800181c:	bf00      	nop
 800181e:	e7fd      	b.n	800181c <NMI_Handler+0x4>

08001820 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001824:	bf00      	nop
 8001826:	e7fd      	b.n	8001824 <HardFault_Handler+0x4>

08001828 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800182c:	bf00      	nop
 800182e:	e7fd      	b.n	800182c <MemManage_Handler+0x4>

08001830 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001834:	bf00      	nop
 8001836:	e7fd      	b.n	8001834 <BusFault_Handler+0x4>

08001838 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800183c:	bf00      	nop
 800183e:	e7fd      	b.n	800183c <UsageFault_Handler+0x4>

08001840 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001844:	bf00      	nop
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr

0800184e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800184e:	b480      	push	{r7}
 8001850:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001852:	bf00      	nop
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr

0800185c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001860:	bf00      	nop
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr

0800186a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800186a:	b580      	push	{r7, lr}
 800186c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800186e:	f000 f8e5 	bl	8001a3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}

08001876 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001876:	b580      	push	{r7, lr}
 8001878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_RIGHT_Pin);
 800187a:	2004      	movs	r0, #4
 800187c:	f002 fd36 	bl	80042ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001880:	bf00      	nop
 8001882:	bd80      	pop	{r7, pc}

08001884 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_LEFT_Pin);
 8001888:	2010      	movs	r0, #16
 800188a:	f002 fd2f 	bl	80042ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800188e:	bf00      	nop
 8001890:	bd80      	pop	{r7, pc}
	...

08001894 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001898:	4802      	ldr	r0, [pc, #8]	@ (80018a4 <ADC1_2_IRQHandler+0x10>)
 800189a:	f000 fcc1 	bl	8002220 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800189e:	bf00      	nop
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	20000028 	.word	0x20000028

080018a8 <USB_HP_IRQHandler>:

/**
  * @brief This function handles USB high priority interrupt remap.
  */
void USB_HP_IRQHandler(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_IRQn 0 */

  /* USER CODE END USB_HP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80018ac:	4802      	ldr	r0, [pc, #8]	@ (80018b8 <USB_HP_IRQHandler+0x10>)
 80018ae:	f004 f88f 	bl	80059d0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_IRQn 1 */

  /* USER CODE END USB_HP_IRQn 1 */
}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	200002f0 	.word	0x200002f0

080018bc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_DOWN_Pin);
 80018c0:	2020      	movs	r0, #32
 80018c2:	f002 fd13 	bl	80042ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}
	...

080018cc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80018d0:	4802      	ldr	r0, [pc, #8]	@ (80018dc <USART3_IRQHandler+0x10>)
 80018d2:	f006 fb45 	bl	8007f60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	2000025c 	.word	0x2000025c

080018e0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_UP_Pin);
 80018e4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80018e8:	f002 fd00 	bl	80042ec <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_SEL_Pin);
 80018ec:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80018f0:	f002 fcfc 	bl	80042ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80018f4:	bf00      	nop
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <HRTIM1_Master_IRQHandler>:

/**
  * @brief This function handles HRTIM master timer global interrupt.
  */
void HRTIM1_Master_IRQHandler(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_Master_IRQn 0 */

  /* USER CODE END HRTIM1_Master_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim1,HRTIM_TIMERINDEX_MASTER);
 80018fc:	2106      	movs	r1, #6
 80018fe:	4802      	ldr	r0, [pc, #8]	@ (8001908 <HRTIM1_Master_IRQHandler+0x10>)
 8001900:	f002 ff8d 	bl	800481e <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_Master_IRQn 1 */

  /* USER CODE END HRTIM1_Master_IRQn 1 */
}
 8001904:	bf00      	nop
 8001906:	bd80      	pop	{r7, pc}
 8001908:	20000160 	.word	0x20000160

0800190c <HRTIM1_TIMF_IRQHandler>:

/**
  * @brief This function handles HRTIM timer F global interrupt.
  */
void HRTIM1_TIMF_IRQHandler(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_TIMF_IRQn 0 */

  /* USER CODE END HRTIM1_TIMF_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim1,HRTIM_TIMERINDEX_TIMER_F);
 8001910:	2105      	movs	r1, #5
 8001912:	4802      	ldr	r0, [pc, #8]	@ (800191c <HRTIM1_TIMF_IRQHandler+0x10>)
 8001914:	f002 ff83 	bl	800481e <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_TIMF_IRQn 1 */

  /* USER CODE END HRTIM1_TIMF_IRQn 1 */
}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}
 800191c:	20000160 	.word	0x20000160

08001920 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001924:	4b06      	ldr	r3, [pc, #24]	@ (8001940 <SystemInit+0x20>)
 8001926:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800192a:	4a05      	ldr	r2, [pc, #20]	@ (8001940 <SystemInit+0x20>)
 800192c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001930:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001934:	bf00      	nop
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	e000ed00 	.word	0xe000ed00

08001944 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001944:	480d      	ldr	r0, [pc, #52]	@ (800197c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001946:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001948:	f7ff ffea 	bl	8001920 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800194c:	480c      	ldr	r0, [pc, #48]	@ (8001980 <LoopForever+0x6>)
  ldr r1, =_edata
 800194e:	490d      	ldr	r1, [pc, #52]	@ (8001984 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001950:	4a0d      	ldr	r2, [pc, #52]	@ (8001988 <LoopForever+0xe>)
  movs r3, #0
 8001952:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001954:	e002      	b.n	800195c <LoopCopyDataInit>

08001956 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001956:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001958:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800195a:	3304      	adds	r3, #4

0800195c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800195c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800195e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001960:	d3f9      	bcc.n	8001956 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001962:	4a0a      	ldr	r2, [pc, #40]	@ (800198c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001964:	4c0a      	ldr	r4, [pc, #40]	@ (8001990 <LoopForever+0x16>)
  movs r3, #0
 8001966:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001968:	e001      	b.n	800196e <LoopFillZerobss>

0800196a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800196a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800196c:	3204      	adds	r2, #4

0800196e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800196e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001970:	d3fb      	bcc.n	800196a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001972:	f008 fd2d 	bl	800a3d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001976:	f7fe fdf7 	bl	8000568 <main>

0800197a <LoopForever>:

LoopForever:
    b LoopForever
 800197a:	e7fe      	b.n	800197a <LoopForever>
  ldr   r0, =_estack
 800197c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001980:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001984:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001988:	0800a480 	.word	0x0800a480
  ldr r2, =_sbss
 800198c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001990:	200005d0 	.word	0x200005d0

08001994 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001994:	e7fe      	b.n	8001994 <ADC3_IRQHandler>

08001996 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001996:	b580      	push	{r7, lr}
 8001998:	b082      	sub	sp, #8
 800199a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800199c:	2300      	movs	r3, #0
 800199e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019a0:	2003      	movs	r0, #3
 80019a2:	f002 f815 	bl	80039d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019a6:	2000      	movs	r0, #0
 80019a8:	f000 f80e 	bl	80019c8 <HAL_InitTick>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d002      	beq.n	80019b8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	71fb      	strb	r3, [r7, #7]
 80019b6:	e001      	b.n	80019bc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019b8:	f7ff fc64 	bl	8001284 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019bc:	79fb      	ldrb	r3, [r7, #7]

}
 80019be:	4618      	mov	r0, r3
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
	...

080019c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b084      	sub	sp, #16
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019d0:	2300      	movs	r3, #0
 80019d2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80019d4:	4b16      	ldr	r3, [pc, #88]	@ (8001a30 <HAL_InitTick+0x68>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d022      	beq.n	8001a22 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80019dc:	4b15      	ldr	r3, [pc, #84]	@ (8001a34 <HAL_InitTick+0x6c>)
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	4b13      	ldr	r3, [pc, #76]	@ (8001a30 <HAL_InitTick+0x68>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80019e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80019ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80019f0:	4618      	mov	r0, r3
 80019f2:	f002 f820 	bl	8003a36 <HAL_SYSTICK_Config>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d10f      	bne.n	8001a1c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2b0f      	cmp	r3, #15
 8001a00:	d809      	bhi.n	8001a16 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a02:	2200      	movs	r2, #0
 8001a04:	6879      	ldr	r1, [r7, #4]
 8001a06:	f04f 30ff 	mov.w	r0, #4294967295
 8001a0a:	f001 ffec 	bl	80039e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a0e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a38 <HAL_InitTick+0x70>)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6013      	str	r3, [r2, #0]
 8001a14:	e007      	b.n	8001a26 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	73fb      	strb	r3, [r7, #15]
 8001a1a:	e004      	b.n	8001a26 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	73fb      	strb	r3, [r7, #15]
 8001a20:	e001      	b.n	8001a26 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a26:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3710      	adds	r7, #16
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	20000008 	.word	0x20000008
 8001a34:	20000000 	.word	0x20000000
 8001a38:	20000004 	.word	0x20000004

08001a3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a40:	4b05      	ldr	r3, [pc, #20]	@ (8001a58 <HAL_IncTick+0x1c>)
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	4b05      	ldr	r3, [pc, #20]	@ (8001a5c <HAL_IncTick+0x20>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4413      	add	r3, r2
 8001a4a:	4a03      	ldr	r2, [pc, #12]	@ (8001a58 <HAL_IncTick+0x1c>)
 8001a4c:	6013      	str	r3, [r2, #0]
}
 8001a4e:	bf00      	nop
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr
 8001a58:	200005cc 	.word	0x200005cc
 8001a5c:	20000008 	.word	0x20000008

08001a60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  return uwTick;
 8001a64:	4b03      	ldr	r3, [pc, #12]	@ (8001a74 <HAL_GetTick+0x14>)
 8001a66:	681b      	ldr	r3, [r3, #0]
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	200005cc 	.word	0x200005cc

08001a78 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	431a      	orrs	r2, r3
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	609a      	str	r2, [r3, #8]
}
 8001a92:	bf00      	nop
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr

08001a9e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	b083      	sub	sp, #12
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	6078      	str	r0, [r7, #4]
 8001aa6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	431a      	orrs	r2, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	609a      	str	r2, [r3, #8]
}
 8001ab8:	bf00      	nop
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr

08001ac4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	370c      	adds	r7, #12
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr

08001ae0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b087      	sub	sp, #28
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	607a      	str	r2, [r7, #4]
 8001aec:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	3360      	adds	r3, #96	@ 0x60
 8001af2:	461a      	mov	r2, r3
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	4413      	add	r3, r2
 8001afa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	4b08      	ldr	r3, [pc, #32]	@ (8001b24 <LL_ADC_SetOffset+0x44>)
 8001b02:	4013      	ands	r3, r2
 8001b04:	687a      	ldr	r2, [r7, #4]
 8001b06:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001b0a:	683a      	ldr	r2, [r7, #0]
 8001b0c:	430a      	orrs	r2, r1
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001b18:	bf00      	nop
 8001b1a:	371c      	adds	r7, #28
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr
 8001b24:	03fff000 	.word	0x03fff000

08001b28 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b085      	sub	sp, #20
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	3360      	adds	r3, #96	@ 0x60
 8001b36:	461a      	mov	r2, r3
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	4413      	add	r3, r2
 8001b3e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3714      	adds	r7, #20
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b087      	sub	sp, #28
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	60b9      	str	r1, [r7, #8]
 8001b5e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	3360      	adds	r3, #96	@ 0x60
 8001b64:	461a      	mov	r2, r3
 8001b66:	68bb      	ldr	r3, [r7, #8]
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	4413      	add	r3, r2
 8001b6c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	431a      	orrs	r2, r3
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001b7e:	bf00      	nop
 8001b80:	371c      	adds	r7, #28
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr

08001b8a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001b8a:	b480      	push	{r7}
 8001b8c:	b087      	sub	sp, #28
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	60f8      	str	r0, [r7, #12]
 8001b92:	60b9      	str	r1, [r7, #8]
 8001b94:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	3360      	adds	r3, #96	@ 0x60
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	4413      	add	r3, r2
 8001ba2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	431a      	orrs	r2, r3
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001bb4:	bf00      	nop
 8001bb6:	371c      	adds	r7, #28
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr

08001bc0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b087      	sub	sp, #28
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	60b9      	str	r1, [r7, #8]
 8001bca:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	3360      	adds	r3, #96	@ 0x60
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	4413      	add	r3, r2
 8001bd8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	431a      	orrs	r2, r3
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001bea:	bf00      	nop
 8001bec:	371c      	adds	r7, #28
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr

08001bf6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	b083      	sub	sp, #12
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]
 8001bfe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	695b      	ldr	r3, [r3, #20]
 8001c04:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	615a      	str	r2, [r3, #20]
}
 8001c10:	bf00      	nop
 8001c12:	370c      	adds	r7, #12
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr

08001c1c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d101      	bne.n	8001c34 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001c30:	2301      	movs	r3, #1
 8001c32:	e000      	b.n	8001c36 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	370c      	adds	r7, #12
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr

08001c42 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001c42:	b480      	push	{r7}
 8001c44:	b087      	sub	sp, #28
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	60f8      	str	r0, [r7, #12]
 8001c4a:	60b9      	str	r1, [r7, #8]
 8001c4c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	3330      	adds	r3, #48	@ 0x30
 8001c52:	461a      	mov	r2, r3
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	0a1b      	lsrs	r3, r3, #8
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	f003 030c 	and.w	r3, r3, #12
 8001c5e:	4413      	add	r3, r2
 8001c60:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	f003 031f 	and.w	r3, r3, #31
 8001c6c:	211f      	movs	r1, #31
 8001c6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c72:	43db      	mvns	r3, r3
 8001c74:	401a      	ands	r2, r3
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	0e9b      	lsrs	r3, r3, #26
 8001c7a:	f003 011f 	and.w	r1, r3, #31
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	f003 031f 	and.w	r3, r3, #31
 8001c84:	fa01 f303 	lsl.w	r3, r1, r3
 8001c88:	431a      	orrs	r2, r3
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001c8e:	bf00      	nop
 8001c90:	371c      	adds	r7, #28
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr

08001c9a <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	b083      	sub	sp, #12
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca6:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d101      	bne.n	8001cb2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e000      	b.n	8001cb4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001cb2:	2300      	movs	r3, #0
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	370c      	adds	r7, #12
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr

08001cc0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b087      	sub	sp, #28
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	60f8      	str	r0, [r7, #12]
 8001cc8:	60b9      	str	r1, [r7, #8]
 8001cca:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	3314      	adds	r3, #20
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	0e5b      	lsrs	r3, r3, #25
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	f003 0304 	and.w	r3, r3, #4
 8001cdc:	4413      	add	r3, r2
 8001cde:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	0d1b      	lsrs	r3, r3, #20
 8001ce8:	f003 031f 	and.w	r3, r3, #31
 8001cec:	2107      	movs	r1, #7
 8001cee:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf2:	43db      	mvns	r3, r3
 8001cf4:	401a      	ands	r2, r3
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	0d1b      	lsrs	r3, r3, #20
 8001cfa:	f003 031f 	and.w	r3, r3, #31
 8001cfe:	6879      	ldr	r1, [r7, #4]
 8001d00:	fa01 f303 	lsl.w	r3, r1, r3
 8001d04:	431a      	orrs	r2, r3
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001d0a:	bf00      	nop
 8001d0c:	371c      	adds	r7, #28
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr
	...

08001d18 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b085      	sub	sp, #20
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	60f8      	str	r0, [r7, #12]
 8001d20:	60b9      	str	r1, [r7, #8]
 8001d22:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d30:	43db      	mvns	r3, r3
 8001d32:	401a      	ands	r2, r3
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f003 0318 	and.w	r3, r3, #24
 8001d3a:	4908      	ldr	r1, [pc, #32]	@ (8001d5c <LL_ADC_SetChannelSingleDiff+0x44>)
 8001d3c:	40d9      	lsrs	r1, r3
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	400b      	ands	r3, r1
 8001d42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d46:	431a      	orrs	r2, r3
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001d4e:	bf00      	nop
 8001d50:	3714      	adds	r7, #20
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	0007ffff 	.word	0x0007ffff

08001d60 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	f003 031f 	and.w	r3, r3, #31
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	370c      	adds	r7, #12
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001da8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	6093      	str	r3, [r2, #8]
}
 8001db0:	bf00      	nop
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001dcc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001dd0:	d101      	bne.n	8001dd6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e000      	b.n	8001dd8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001dd6:	2300      	movs	r3, #0
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr

08001de4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001df4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001df8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001e00:	bf00      	nop
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e1c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001e20:	d101      	bne.n	8001e26 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001e22:	2301      	movs	r3, #1
 8001e24:	e000      	b.n	8001e28 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001e26:	2300      	movs	r3, #0
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f003 0301 	and.w	r3, r3, #1
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d101      	bne.n	8001e4c <LL_ADC_IsEnabled+0x18>
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e000      	b.n	8001e4e <LL_ADC_IsEnabled+0x1a>
 8001e4c:	2300      	movs	r3, #0
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	370c      	adds	r7, #12
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr

08001e5a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	b083      	sub	sp, #12
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	f003 0304 	and.w	r3, r3, #4
 8001e6a:	2b04      	cmp	r3, #4
 8001e6c:	d101      	bne.n	8001e72 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e000      	b.n	8001e74 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001e72:	2300      	movs	r3, #0
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	370c      	adds	r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	f003 0308 	and.w	r3, r3, #8
 8001e90:	2b08      	cmp	r3, #8
 8001e92:	d101      	bne.n	8001e98 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001e94:	2301      	movs	r3, #1
 8001e96:	e000      	b.n	8001e9a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001e98:	2300      	movs	r3, #0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	370c      	adds	r7, #12
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
	...

08001ea8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ea8:	b590      	push	{r4, r7, lr}
 8001eaa:	b089      	sub	sp, #36	@ 0x24
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d101      	bne.n	8001ec2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e1a9      	b.n	8002216 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	695b      	ldr	r3, [r3, #20]
 8001ec6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d109      	bne.n	8001ee4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	f7ff f9fb 	bl	80012cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7ff ff67 	bl	8001dbc <LL_ADC_IsDeepPowerDownEnabled>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d004      	beq.n	8001efe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7ff ff4d 	bl	8001d98 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7ff ff82 	bl	8001e0c <LL_ADC_IsInternalRegulatorEnabled>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d115      	bne.n	8001f3a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7ff ff66 	bl	8001de4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f18:	4b9c      	ldr	r3, [pc, #624]	@ (800218c <HAL_ADC_Init+0x2e4>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	099b      	lsrs	r3, r3, #6
 8001f1e:	4a9c      	ldr	r2, [pc, #624]	@ (8002190 <HAL_ADC_Init+0x2e8>)
 8001f20:	fba2 2303 	umull	r2, r3, r2, r3
 8001f24:	099b      	lsrs	r3, r3, #6
 8001f26:	3301      	adds	r3, #1
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001f2c:	e002      	b.n	8001f34 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	3b01      	subs	r3, #1
 8001f32:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d1f9      	bne.n	8001f2e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f7ff ff64 	bl	8001e0c <LL_ADC_IsInternalRegulatorEnabled>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d10d      	bne.n	8001f66 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f4e:	f043 0210 	orr.w	r2, r3, #16
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f5a:	f043 0201 	orr.w	r2, r3, #1
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f7ff ff75 	bl	8001e5a <LL_ADC_REG_IsConversionOngoing>
 8001f70:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f76:	f003 0310 	and.w	r3, r3, #16
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	f040 8142 	bne.w	8002204 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	f040 813e 	bne.w	8002204 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f8c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001f90:	f043 0202 	orr.w	r2, r3, #2
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7ff ff49 	bl	8001e34 <LL_ADC_IsEnabled>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d141      	bne.n	800202c <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001fb0:	d004      	beq.n	8001fbc <HAL_ADC_Init+0x114>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a77      	ldr	r2, [pc, #476]	@ (8002194 <HAL_ADC_Init+0x2ec>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d10f      	bne.n	8001fdc <HAL_ADC_Init+0x134>
 8001fbc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001fc0:	f7ff ff38 	bl	8001e34 <LL_ADC_IsEnabled>
 8001fc4:	4604      	mov	r4, r0
 8001fc6:	4873      	ldr	r0, [pc, #460]	@ (8002194 <HAL_ADC_Init+0x2ec>)
 8001fc8:	f7ff ff34 	bl	8001e34 <LL_ADC_IsEnabled>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	4323      	orrs	r3, r4
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	bf0c      	ite	eq
 8001fd4:	2301      	moveq	r3, #1
 8001fd6:	2300      	movne	r3, #0
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	e012      	b.n	8002002 <HAL_ADC_Init+0x15a>
 8001fdc:	486e      	ldr	r0, [pc, #440]	@ (8002198 <HAL_ADC_Init+0x2f0>)
 8001fde:	f7ff ff29 	bl	8001e34 <LL_ADC_IsEnabled>
 8001fe2:	4604      	mov	r4, r0
 8001fe4:	486d      	ldr	r0, [pc, #436]	@ (800219c <HAL_ADC_Init+0x2f4>)
 8001fe6:	f7ff ff25 	bl	8001e34 <LL_ADC_IsEnabled>
 8001fea:	4603      	mov	r3, r0
 8001fec:	431c      	orrs	r4, r3
 8001fee:	486c      	ldr	r0, [pc, #432]	@ (80021a0 <HAL_ADC_Init+0x2f8>)
 8001ff0:	f7ff ff20 	bl	8001e34 <LL_ADC_IsEnabled>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	4323      	orrs	r3, r4
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	bf0c      	ite	eq
 8001ffc:	2301      	moveq	r3, #1
 8001ffe:	2300      	movne	r3, #0
 8002000:	b2db      	uxtb	r3, r3
 8002002:	2b00      	cmp	r3, #0
 8002004:	d012      	beq.n	800202c <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800200e:	d004      	beq.n	800201a <HAL_ADC_Init+0x172>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a5f      	ldr	r2, [pc, #380]	@ (8002194 <HAL_ADC_Init+0x2ec>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d101      	bne.n	800201e <HAL_ADC_Init+0x176>
 800201a:	4a62      	ldr	r2, [pc, #392]	@ (80021a4 <HAL_ADC_Init+0x2fc>)
 800201c:	e000      	b.n	8002020 <HAL_ADC_Init+0x178>
 800201e:	4a62      	ldr	r2, [pc, #392]	@ (80021a8 <HAL_ADC_Init+0x300>)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	4619      	mov	r1, r3
 8002026:	4610      	mov	r0, r2
 8002028:	f7ff fd26 	bl	8001a78 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	7f5b      	ldrb	r3, [r3, #29]
 8002030:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002036:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800203c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002042:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800204a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800204c:	4313      	orrs	r3, r2
 800204e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002056:	2b01      	cmp	r3, #1
 8002058:	d106      	bne.n	8002068 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800205e:	3b01      	subs	r3, #1
 8002060:	045b      	lsls	r3, r3, #17
 8002062:	69ba      	ldr	r2, [r7, #24]
 8002064:	4313      	orrs	r3, r2
 8002066:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800206c:	2b00      	cmp	r3, #0
 800206e:	d009      	beq.n	8002084 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002074:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800207e:	69ba      	ldr	r2, [r7, #24]
 8002080:	4313      	orrs	r3, r2
 8002082:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	68da      	ldr	r2, [r3, #12]
 800208a:	4b48      	ldr	r3, [pc, #288]	@ (80021ac <HAL_ADC_Init+0x304>)
 800208c:	4013      	ands	r3, r2
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	6812      	ldr	r2, [r2, #0]
 8002092:	69b9      	ldr	r1, [r7, #24]
 8002094:	430b      	orrs	r3, r1
 8002096:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	691b      	ldr	r3, [r3, #16]
 800209e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	430a      	orrs	r2, r1
 80020ac:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7ff fee4 	bl	8001e80 <LL_ADC_INJ_IsConversionOngoing>
 80020b8:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d17f      	bne.n	80021c0 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d17c      	bne.n	80021c0 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80020ca:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80020d2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80020d4:	4313      	orrs	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68db      	ldr	r3, [r3, #12]
 80020de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80020e2:	f023 0302 	bic.w	r3, r3, #2
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	6812      	ldr	r2, [r2, #0]
 80020ea:	69b9      	ldr	r1, [r7, #24]
 80020ec:	430b      	orrs	r3, r1
 80020ee:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	691b      	ldr	r3, [r3, #16]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d017      	beq.n	8002128 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	691a      	ldr	r2, [r3, #16]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002106:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002110:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002114:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002118:	687a      	ldr	r2, [r7, #4]
 800211a:	6911      	ldr	r1, [r2, #16]
 800211c:	687a      	ldr	r2, [r7, #4]
 800211e:	6812      	ldr	r2, [r2, #0]
 8002120:	430b      	orrs	r3, r1
 8002122:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002126:	e013      	b.n	8002150 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	691a      	ldr	r2, [r3, #16]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002136:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002140:	687a      	ldr	r2, [r7, #4]
 8002142:	6812      	ldr	r2, [r2, #0]
 8002144:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002148:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800214c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002156:	2b01      	cmp	r3, #1
 8002158:	d12a      	bne.n	80021b0 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	691b      	ldr	r3, [r3, #16]
 8002160:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002164:	f023 0304 	bic.w	r3, r3, #4
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800216c:	687a      	ldr	r2, [r7, #4]
 800216e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002170:	4311      	orrs	r1, r2
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002176:	4311      	orrs	r1, r2
 8002178:	687a      	ldr	r2, [r7, #4]
 800217a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800217c:	430a      	orrs	r2, r1
 800217e:	431a      	orrs	r2, r3
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f042 0201 	orr.w	r2, r2, #1
 8002188:	611a      	str	r2, [r3, #16]
 800218a:	e019      	b.n	80021c0 <HAL_ADC_Init+0x318>
 800218c:	20000000 	.word	0x20000000
 8002190:	053e2d63 	.word	0x053e2d63
 8002194:	50000100 	.word	0x50000100
 8002198:	50000400 	.word	0x50000400
 800219c:	50000500 	.word	0x50000500
 80021a0:	50000600 	.word	0x50000600
 80021a4:	50000300 	.word	0x50000300
 80021a8:	50000700 	.word	0x50000700
 80021ac:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	691a      	ldr	r2, [r3, #16]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f022 0201 	bic.w	r2, r2, #1
 80021be:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	695b      	ldr	r3, [r3, #20]
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d10c      	bne.n	80021e2 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ce:	f023 010f 	bic.w	r1, r3, #15
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6a1b      	ldr	r3, [r3, #32]
 80021d6:	1e5a      	subs	r2, r3, #1
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	430a      	orrs	r2, r1
 80021de:	631a      	str	r2, [r3, #48]	@ 0x30
 80021e0:	e007      	b.n	80021f2 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f022 020f 	bic.w	r2, r2, #15
 80021f0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021f6:	f023 0303 	bic.w	r3, r3, #3
 80021fa:	f043 0201 	orr.w	r2, r3, #1
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002202:	e007      	b.n	8002214 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002208:	f043 0210 	orr.w	r2, r3, #16
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002214:	7ffb      	ldrb	r3, [r7, #31]
}
 8002216:	4618      	mov	r0, r3
 8002218:	3724      	adds	r7, #36	@ 0x24
 800221a:	46bd      	mov	sp, r7
 800221c:	bd90      	pop	{r4, r7, pc}
 800221e:	bf00      	nop

08002220 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b08a      	sub	sp, #40	@ 0x28
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002228:	2300      	movs	r3, #0
 800222a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002244:	d004      	beq.n	8002250 <HAL_ADC_IRQHandler+0x30>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a8e      	ldr	r2, [pc, #568]	@ (8002484 <HAL_ADC_IRQHandler+0x264>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d101      	bne.n	8002254 <HAL_ADC_IRQHandler+0x34>
 8002250:	4b8d      	ldr	r3, [pc, #564]	@ (8002488 <HAL_ADC_IRQHandler+0x268>)
 8002252:	e000      	b.n	8002256 <HAL_ADC_IRQHandler+0x36>
 8002254:	4b8d      	ldr	r3, [pc, #564]	@ (800248c <HAL_ADC_IRQHandler+0x26c>)
 8002256:	4618      	mov	r0, r3
 8002258:	f7ff fd82 	bl	8001d60 <LL_ADC_GetMultimode>
 800225c:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	f003 0302 	and.w	r3, r3, #2
 8002264:	2b00      	cmp	r3, #0
 8002266:	d017      	beq.n	8002298 <HAL_ADC_IRQHandler+0x78>
 8002268:	69bb      	ldr	r3, [r7, #24]
 800226a:	f003 0302 	and.w	r3, r3, #2
 800226e:	2b00      	cmp	r3, #0
 8002270:	d012      	beq.n	8002298 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002276:	f003 0310 	and.w	r3, r3, #16
 800227a:	2b00      	cmp	r3, #0
 800227c:	d105      	bne.n	800228a <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002282:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f000 fed4 	bl	8003038 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2202      	movs	r2, #2
 8002296:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	f003 0304 	and.w	r3, r3, #4
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d004      	beq.n	80022ac <HAL_ADC_IRQHandler+0x8c>
 80022a2:	69bb      	ldr	r3, [r7, #24]
 80022a4:	f003 0304 	and.w	r3, r3, #4
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d10b      	bne.n	80022c4 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	f000 8094 	beq.w	80023e0 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80022b8:	69bb      	ldr	r3, [r7, #24]
 80022ba:	f003 0308 	and.w	r3, r3, #8
 80022be:	2b00      	cmp	r3, #0
 80022c0:	f000 808e 	beq.w	80023e0 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022c8:	f003 0310 	and.w	r3, r3, #16
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d105      	bne.n	80022dc <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022d4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7ff fc9b 	bl	8001c1c <LL_ADC_REG_IsTriggerSourceSWStart>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d072      	beq.n	80023d2 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a64      	ldr	r2, [pc, #400]	@ (8002484 <HAL_ADC_IRQHandler+0x264>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d009      	beq.n	800230a <HAL_ADC_IRQHandler+0xea>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a65      	ldr	r2, [pc, #404]	@ (8002490 <HAL_ADC_IRQHandler+0x270>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d002      	beq.n	8002306 <HAL_ADC_IRQHandler+0xe6>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	e003      	b.n	800230e <HAL_ADC_IRQHandler+0xee>
 8002306:	4b63      	ldr	r3, [pc, #396]	@ (8002494 <HAL_ADC_IRQHandler+0x274>)
 8002308:	e001      	b.n	800230e <HAL_ADC_IRQHandler+0xee>
 800230a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	6812      	ldr	r2, [r2, #0]
 8002312:	4293      	cmp	r3, r2
 8002314:	d008      	beq.n	8002328 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d005      	beq.n	8002328 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	2b05      	cmp	r3, #5
 8002320:	d002      	beq.n	8002328 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	2b09      	cmp	r3, #9
 8002326:	d104      	bne.n	8002332 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	68db      	ldr	r3, [r3, #12]
 800232e:	623b      	str	r3, [r7, #32]
 8002330:	e014      	b.n	800235c <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a53      	ldr	r2, [pc, #332]	@ (8002484 <HAL_ADC_IRQHandler+0x264>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d009      	beq.n	8002350 <HAL_ADC_IRQHandler+0x130>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a53      	ldr	r2, [pc, #332]	@ (8002490 <HAL_ADC_IRQHandler+0x270>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d002      	beq.n	800234c <HAL_ADC_IRQHandler+0x12c>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	e003      	b.n	8002354 <HAL_ADC_IRQHandler+0x134>
 800234c:	4b51      	ldr	r3, [pc, #324]	@ (8002494 <HAL_ADC_IRQHandler+0x274>)
 800234e:	e001      	b.n	8002354 <HAL_ADC_IRQHandler+0x134>
 8002350:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002354:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800235c:	6a3b      	ldr	r3, [r7, #32]
 800235e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d135      	bne.n	80023d2 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0308 	and.w	r3, r3, #8
 8002370:	2b08      	cmp	r3, #8
 8002372:	d12e      	bne.n	80023d2 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4618      	mov	r0, r3
 800237a:	f7ff fd6e 	bl	8001e5a <LL_ADC_REG_IsConversionOngoing>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d11a      	bne.n	80023ba <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	685a      	ldr	r2, [r3, #4]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f022 020c 	bic.w	r2, r2, #12
 8002392:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002398:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d112      	bne.n	80023d2 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023b0:	f043 0201 	orr.w	r2, r3, #1
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80023b8:	e00b      	b.n	80023d2 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023be:	f043 0210 	orr.w	r2, r3, #16
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023ca:	f043 0201 	orr.w	r2, r3, #1
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f000 f984 	bl	80026e0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	220c      	movs	r2, #12
 80023de:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	f003 0320 	and.w	r3, r3, #32
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d004      	beq.n	80023f4 <HAL_ADC_IRQHandler+0x1d4>
 80023ea:	69bb      	ldr	r3, [r7, #24]
 80023ec:	f003 0320 	and.w	r3, r3, #32
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d10b      	bne.n	800240c <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	f000 80b3 	beq.w	8002566 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002400:	69bb      	ldr	r3, [r7, #24]
 8002402:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002406:	2b00      	cmp	r3, #0
 8002408:	f000 80ad 	beq.w	8002566 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002410:	f003 0310 	and.w	r3, r3, #16
 8002414:	2b00      	cmp	r3, #0
 8002416:	d105      	bne.n	8002424 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800241c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4618      	mov	r0, r3
 800242a:	f7ff fc36 	bl	8001c9a <LL_ADC_INJ_IsTriggerSourceSWStart>
 800242e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4618      	mov	r0, r3
 8002436:	f7ff fbf1 	bl	8001c1c <LL_ADC_REG_IsTriggerSourceSWStart>
 800243a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a10      	ldr	r2, [pc, #64]	@ (8002484 <HAL_ADC_IRQHandler+0x264>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d009      	beq.n	800245a <HAL_ADC_IRQHandler+0x23a>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a11      	ldr	r2, [pc, #68]	@ (8002490 <HAL_ADC_IRQHandler+0x270>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d002      	beq.n	8002456 <HAL_ADC_IRQHandler+0x236>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	e003      	b.n	800245e <HAL_ADC_IRQHandler+0x23e>
 8002456:	4b0f      	ldr	r3, [pc, #60]	@ (8002494 <HAL_ADC_IRQHandler+0x274>)
 8002458:	e001      	b.n	800245e <HAL_ADC_IRQHandler+0x23e>
 800245a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	6812      	ldr	r2, [r2, #0]
 8002462:	4293      	cmp	r3, r2
 8002464:	d008      	beq.n	8002478 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d005      	beq.n	8002478 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	2b06      	cmp	r3, #6
 8002470:	d002      	beq.n	8002478 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	2b07      	cmp	r3, #7
 8002476:	d10f      	bne.n	8002498 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	68db      	ldr	r3, [r3, #12]
 800247e:	623b      	str	r3, [r7, #32]
 8002480:	e01f      	b.n	80024c2 <HAL_ADC_IRQHandler+0x2a2>
 8002482:	bf00      	nop
 8002484:	50000100 	.word	0x50000100
 8002488:	50000300 	.word	0x50000300
 800248c:	50000700 	.word	0x50000700
 8002490:	50000500 	.word	0x50000500
 8002494:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a8b      	ldr	r2, [pc, #556]	@ (80026cc <HAL_ADC_IRQHandler+0x4ac>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d009      	beq.n	80024b6 <HAL_ADC_IRQHandler+0x296>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a8a      	ldr	r2, [pc, #552]	@ (80026d0 <HAL_ADC_IRQHandler+0x4b0>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d002      	beq.n	80024b2 <HAL_ADC_IRQHandler+0x292>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	e003      	b.n	80024ba <HAL_ADC_IRQHandler+0x29a>
 80024b2:	4b88      	ldr	r3, [pc, #544]	@ (80026d4 <HAL_ADC_IRQHandler+0x4b4>)
 80024b4:	e001      	b.n	80024ba <HAL_ADC_IRQHandler+0x29a>
 80024b6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80024ba:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d047      	beq.n	8002558 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80024c8:	6a3b      	ldr	r3, [r7, #32]
 80024ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d007      	beq.n	80024e2 <HAL_ADC_IRQHandler+0x2c2>
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d03f      	beq.n	8002558 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80024d8:	6a3b      	ldr	r3, [r7, #32]
 80024da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d13a      	bne.n	8002558 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024ec:	2b40      	cmp	r3, #64	@ 0x40
 80024ee:	d133      	bne.n	8002558 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80024f0:	6a3b      	ldr	r3, [r7, #32]
 80024f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d12e      	bne.n	8002558 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4618      	mov	r0, r3
 8002500:	f7ff fcbe 	bl	8001e80 <LL_ADC_INJ_IsConversionOngoing>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d11a      	bne.n	8002540 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	685a      	ldr	r2, [r3, #4]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002518:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800251e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800252a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800252e:	2b00      	cmp	r3, #0
 8002530:	d112      	bne.n	8002558 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002536:	f043 0201 	orr.w	r2, r3, #1
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800253e:	e00b      	b.n	8002558 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002544:	f043 0210 	orr.w	r2, r3, #16
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002550:	f043 0201 	orr.w	r2, r3, #1
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f000 fd45 	bl	8002fe8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2260      	movs	r2, #96	@ 0x60
 8002564:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002566:	69fb      	ldr	r3, [r7, #28]
 8002568:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800256c:	2b00      	cmp	r3, #0
 800256e:	d011      	beq.n	8002594 <HAL_ADC_IRQHandler+0x374>
 8002570:	69bb      	ldr	r3, [r7, #24]
 8002572:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002576:	2b00      	cmp	r3, #0
 8002578:	d00c      	beq.n	8002594 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800257e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f000 f8b4 	bl	80026f4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2280      	movs	r2, #128	@ 0x80
 8002592:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800259a:	2b00      	cmp	r3, #0
 800259c:	d012      	beq.n	80025c4 <HAL_ADC_IRQHandler+0x3a4>
 800259e:	69bb      	ldr	r3, [r7, #24]
 80025a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d00d      	beq.n	80025c4 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025ac:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	f000 fd2b 	bl	8003010 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80025c2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d012      	beq.n	80025f4 <HAL_ADC_IRQHandler+0x3d4>
 80025ce:	69bb      	ldr	r3, [r7, #24]
 80025d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d00d      	beq.n	80025f4 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025dc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	f000 fd1d 	bl	8003024 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025f2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80025f4:	69fb      	ldr	r3, [r7, #28]
 80025f6:	f003 0310 	and.w	r3, r3, #16
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d043      	beq.n	8002686 <HAL_ADC_IRQHandler+0x466>
 80025fe:	69bb      	ldr	r3, [r7, #24]
 8002600:	f003 0310 	and.w	r3, r3, #16
 8002604:	2b00      	cmp	r3, #0
 8002606:	d03e      	beq.n	8002686 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800260c:	2b00      	cmp	r3, #0
 800260e:	d102      	bne.n	8002616 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8002610:	2301      	movs	r3, #1
 8002612:	627b      	str	r3, [r7, #36]	@ 0x24
 8002614:	e021      	b.n	800265a <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d015      	beq.n	8002648 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002624:	d004      	beq.n	8002630 <HAL_ADC_IRQHandler+0x410>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a28      	ldr	r2, [pc, #160]	@ (80026cc <HAL_ADC_IRQHandler+0x4ac>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d101      	bne.n	8002634 <HAL_ADC_IRQHandler+0x414>
 8002630:	4b29      	ldr	r3, [pc, #164]	@ (80026d8 <HAL_ADC_IRQHandler+0x4b8>)
 8002632:	e000      	b.n	8002636 <HAL_ADC_IRQHandler+0x416>
 8002634:	4b29      	ldr	r3, [pc, #164]	@ (80026dc <HAL_ADC_IRQHandler+0x4bc>)
 8002636:	4618      	mov	r0, r3
 8002638:	f7ff fba0 	bl	8001d7c <LL_ADC_GetMultiDMATransfer>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d00b      	beq.n	800265a <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8002642:	2301      	movs	r3, #1
 8002644:	627b      	str	r3, [r7, #36]	@ 0x24
 8002646:	e008      	b.n	800265a <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	68db      	ldr	r3, [r3, #12]
 800264e:	f003 0301 	and.w	r3, r3, #1
 8002652:	2b00      	cmp	r3, #0
 8002654:	d001      	beq.n	800265a <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8002656:	2301      	movs	r3, #1
 8002658:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800265a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800265c:	2b01      	cmp	r3, #1
 800265e:	d10e      	bne.n	800267e <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002664:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002670:	f043 0202 	orr.w	r2, r3, #2
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	f000 f845 	bl	8002708 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	2210      	movs	r2, #16
 8002684:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800268c:	2b00      	cmp	r3, #0
 800268e:	d018      	beq.n	80026c2 <HAL_ADC_IRQHandler+0x4a2>
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002696:	2b00      	cmp	r3, #0
 8002698:	d013      	beq.n	80026c2 <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800269e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026aa:	f043 0208 	orr.w	r2, r3, #8
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026ba:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f000 fc9d 	bl	8002ffc <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80026c2:	bf00      	nop
 80026c4:	3728      	adds	r7, #40	@ 0x28
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	50000100 	.word	0x50000100
 80026d0:	50000500 	.word	0x50000500
 80026d4:	50000400 	.word	0x50000400
 80026d8:	50000300 	.word	0x50000300
 80026dc:	50000700 	.word	0x50000700

080026e0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80026e8:	bf00      	nop
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr

080026f4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80026fc:	bf00      	nop
 80026fe:	370c      	adds	r7, #12
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr

08002708 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr

0800271c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b0b6      	sub	sp, #216	@ 0xd8
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002726:	2300      	movs	r3, #0
 8002728:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800272c:	2300      	movs	r3, #0
 800272e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002736:	2b01      	cmp	r3, #1
 8002738:	d102      	bne.n	8002740 <HAL_ADC_ConfigChannel+0x24>
 800273a:	2302      	movs	r3, #2
 800273c:	f000 bc13 	b.w	8002f66 <HAL_ADC_ConfigChannel+0x84a>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4618      	mov	r0, r3
 800274e:	f7ff fb84 	bl	8001e5a <LL_ADC_REG_IsConversionOngoing>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	f040 83f3 	bne.w	8002f40 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6818      	ldr	r0, [r3, #0]
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	6859      	ldr	r1, [r3, #4]
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	461a      	mov	r2, r3
 8002768:	f7ff fa6b 	bl	8001c42 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4618      	mov	r0, r3
 8002772:	f7ff fb72 	bl	8001e5a <LL_ADC_REG_IsConversionOngoing>
 8002776:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4618      	mov	r0, r3
 8002780:	f7ff fb7e 	bl	8001e80 <LL_ADC_INJ_IsConversionOngoing>
 8002784:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002788:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800278c:	2b00      	cmp	r3, #0
 800278e:	f040 81d9 	bne.w	8002b44 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002792:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002796:	2b00      	cmp	r3, #0
 8002798:	f040 81d4 	bne.w	8002b44 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80027a4:	d10f      	bne.n	80027c6 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6818      	ldr	r0, [r3, #0]
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2200      	movs	r2, #0
 80027b0:	4619      	mov	r1, r3
 80027b2:	f7ff fa85 	bl	8001cc0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80027be:	4618      	mov	r0, r3
 80027c0:	f7ff fa19 	bl	8001bf6 <LL_ADC_SetSamplingTimeCommonConfig>
 80027c4:	e00e      	b.n	80027e4 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6818      	ldr	r0, [r3, #0]
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	6819      	ldr	r1, [r3, #0]
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	461a      	mov	r2, r3
 80027d4:	f7ff fa74 	bl	8001cc0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2100      	movs	r1, #0
 80027de:	4618      	mov	r0, r3
 80027e0:	f7ff fa09 	bl	8001bf6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	695a      	ldr	r2, [r3, #20]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	08db      	lsrs	r3, r3, #3
 80027f0:	f003 0303 	and.w	r3, r3, #3
 80027f4:	005b      	lsls	r3, r3, #1
 80027f6:	fa02 f303 	lsl.w	r3, r2, r3
 80027fa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	691b      	ldr	r3, [r3, #16]
 8002802:	2b04      	cmp	r3, #4
 8002804:	d022      	beq.n	800284c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6818      	ldr	r0, [r3, #0]
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	6919      	ldr	r1, [r3, #16]
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002816:	f7ff f963 	bl	8001ae0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6818      	ldr	r0, [r3, #0]
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	6919      	ldr	r1, [r3, #16]
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	699b      	ldr	r3, [r3, #24]
 8002826:	461a      	mov	r2, r3
 8002828:	f7ff f9af 	bl	8001b8a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6818      	ldr	r0, [r3, #0]
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002838:	2b01      	cmp	r3, #1
 800283a:	d102      	bne.n	8002842 <HAL_ADC_ConfigChannel+0x126>
 800283c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002840:	e000      	b.n	8002844 <HAL_ADC_ConfigChannel+0x128>
 8002842:	2300      	movs	r3, #0
 8002844:	461a      	mov	r2, r3
 8002846:	f7ff f9bb 	bl	8001bc0 <LL_ADC_SetOffsetSaturation>
 800284a:	e17b      	b.n	8002b44 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2100      	movs	r1, #0
 8002852:	4618      	mov	r0, r3
 8002854:	f7ff f968 	bl	8001b28 <LL_ADC_GetOffsetChannel>
 8002858:	4603      	mov	r3, r0
 800285a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800285e:	2b00      	cmp	r3, #0
 8002860:	d10a      	bne.n	8002878 <HAL_ADC_ConfigChannel+0x15c>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2100      	movs	r1, #0
 8002868:	4618      	mov	r0, r3
 800286a:	f7ff f95d 	bl	8001b28 <LL_ADC_GetOffsetChannel>
 800286e:	4603      	mov	r3, r0
 8002870:	0e9b      	lsrs	r3, r3, #26
 8002872:	f003 021f 	and.w	r2, r3, #31
 8002876:	e01e      	b.n	80028b6 <HAL_ADC_ConfigChannel+0x19a>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2100      	movs	r1, #0
 800287e:	4618      	mov	r0, r3
 8002880:	f7ff f952 	bl	8001b28 <LL_ADC_GetOffsetChannel>
 8002884:	4603      	mov	r3, r0
 8002886:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800288a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800288e:	fa93 f3a3 	rbit	r3, r3
 8002892:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002896:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800289a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800289e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d101      	bne.n	80028aa <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80028a6:	2320      	movs	r3, #32
 80028a8:	e004      	b.n	80028b4 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80028aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80028ae:	fab3 f383 	clz	r3, r3
 80028b2:	b2db      	uxtb	r3, r3
 80028b4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d105      	bne.n	80028ce <HAL_ADC_ConfigChannel+0x1b2>
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	0e9b      	lsrs	r3, r3, #26
 80028c8:	f003 031f 	and.w	r3, r3, #31
 80028cc:	e018      	b.n	8002900 <HAL_ADC_ConfigChannel+0x1e4>
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80028da:	fa93 f3a3 	rbit	r3, r3
 80028de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80028e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80028e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80028ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d101      	bne.n	80028f6 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80028f2:	2320      	movs	r3, #32
 80028f4:	e004      	b.n	8002900 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80028f6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80028fa:	fab3 f383 	clz	r3, r3
 80028fe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002900:	429a      	cmp	r2, r3
 8002902:	d106      	bne.n	8002912 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2200      	movs	r2, #0
 800290a:	2100      	movs	r1, #0
 800290c:	4618      	mov	r0, r3
 800290e:	f7ff f921 	bl	8001b54 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	2101      	movs	r1, #1
 8002918:	4618      	mov	r0, r3
 800291a:	f7ff f905 	bl	8001b28 <LL_ADC_GetOffsetChannel>
 800291e:	4603      	mov	r3, r0
 8002920:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002924:	2b00      	cmp	r3, #0
 8002926:	d10a      	bne.n	800293e <HAL_ADC_ConfigChannel+0x222>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	2101      	movs	r1, #1
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff f8fa 	bl	8001b28 <LL_ADC_GetOffsetChannel>
 8002934:	4603      	mov	r3, r0
 8002936:	0e9b      	lsrs	r3, r3, #26
 8002938:	f003 021f 	and.w	r2, r3, #31
 800293c:	e01e      	b.n	800297c <HAL_ADC_ConfigChannel+0x260>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2101      	movs	r1, #1
 8002944:	4618      	mov	r0, r3
 8002946:	f7ff f8ef 	bl	8001b28 <LL_ADC_GetOffsetChannel>
 800294a:	4603      	mov	r3, r0
 800294c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002950:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002954:	fa93 f3a3 	rbit	r3, r3
 8002958:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800295c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002960:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002964:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002968:	2b00      	cmp	r3, #0
 800296a:	d101      	bne.n	8002970 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800296c:	2320      	movs	r3, #32
 800296e:	e004      	b.n	800297a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002970:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002974:	fab3 f383 	clz	r3, r3
 8002978:	b2db      	uxtb	r3, r3
 800297a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002984:	2b00      	cmp	r3, #0
 8002986:	d105      	bne.n	8002994 <HAL_ADC_ConfigChannel+0x278>
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	0e9b      	lsrs	r3, r3, #26
 800298e:	f003 031f 	and.w	r3, r3, #31
 8002992:	e018      	b.n	80029c6 <HAL_ADC_ConfigChannel+0x2aa>
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800299c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80029a0:	fa93 f3a3 	rbit	r3, r3
 80029a4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80029a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80029ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80029b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d101      	bne.n	80029bc <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80029b8:	2320      	movs	r3, #32
 80029ba:	e004      	b.n	80029c6 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80029bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80029c0:	fab3 f383 	clz	r3, r3
 80029c4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d106      	bne.n	80029d8 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2200      	movs	r2, #0
 80029d0:	2101      	movs	r1, #1
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7ff f8be 	bl	8001b54 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2102      	movs	r1, #2
 80029de:	4618      	mov	r0, r3
 80029e0:	f7ff f8a2 	bl	8001b28 <LL_ADC_GetOffsetChannel>
 80029e4:	4603      	mov	r3, r0
 80029e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d10a      	bne.n	8002a04 <HAL_ADC_ConfigChannel+0x2e8>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	2102      	movs	r1, #2
 80029f4:	4618      	mov	r0, r3
 80029f6:	f7ff f897 	bl	8001b28 <LL_ADC_GetOffsetChannel>
 80029fa:	4603      	mov	r3, r0
 80029fc:	0e9b      	lsrs	r3, r3, #26
 80029fe:	f003 021f 	and.w	r2, r3, #31
 8002a02:	e01e      	b.n	8002a42 <HAL_ADC_ConfigChannel+0x326>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2102      	movs	r1, #2
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7ff f88c 	bl	8001b28 <LL_ADC_GetOffsetChannel>
 8002a10:	4603      	mov	r3, r0
 8002a12:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a16:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a1a:	fa93 f3a3 	rbit	r3, r3
 8002a1e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002a22:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002a2a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d101      	bne.n	8002a36 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002a32:	2320      	movs	r3, #32
 8002a34:	e004      	b.n	8002a40 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002a36:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002a3a:	fab3 f383 	clz	r3, r3
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d105      	bne.n	8002a5a <HAL_ADC_ConfigChannel+0x33e>
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	0e9b      	lsrs	r3, r3, #26
 8002a54:	f003 031f 	and.w	r3, r3, #31
 8002a58:	e016      	b.n	8002a88 <HAL_ADC_ConfigChannel+0x36c>
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a62:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002a66:	fa93 f3a3 	rbit	r3, r3
 8002a6a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002a6c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002a6e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002a72:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d101      	bne.n	8002a7e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002a7a:	2320      	movs	r3, #32
 8002a7c:	e004      	b.n	8002a88 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002a7e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002a82:	fab3 f383 	clz	r3, r3
 8002a86:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d106      	bne.n	8002a9a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2200      	movs	r2, #0
 8002a92:	2102      	movs	r1, #2
 8002a94:	4618      	mov	r0, r3
 8002a96:	f7ff f85d 	bl	8001b54 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	2103      	movs	r1, #3
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7ff f841 	bl	8001b28 <LL_ADC_GetOffsetChannel>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d10a      	bne.n	8002ac6 <HAL_ADC_ConfigChannel+0x3aa>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2103      	movs	r1, #3
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7ff f836 	bl	8001b28 <LL_ADC_GetOffsetChannel>
 8002abc:	4603      	mov	r3, r0
 8002abe:	0e9b      	lsrs	r3, r3, #26
 8002ac0:	f003 021f 	and.w	r2, r3, #31
 8002ac4:	e017      	b.n	8002af6 <HAL_ADC_ConfigChannel+0x3da>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	2103      	movs	r1, #3
 8002acc:	4618      	mov	r0, r3
 8002ace:	f7ff f82b 	bl	8001b28 <LL_ADC_GetOffsetChannel>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ad8:	fa93 f3a3 	rbit	r3, r3
 8002adc:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002ade:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002ae0:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002ae2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d101      	bne.n	8002aec <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002ae8:	2320      	movs	r3, #32
 8002aea:	e003      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002aec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002aee:	fab3 f383 	clz	r3, r3
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d105      	bne.n	8002b0e <HAL_ADC_ConfigChannel+0x3f2>
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	0e9b      	lsrs	r3, r3, #26
 8002b08:	f003 031f 	and.w	r3, r3, #31
 8002b0c:	e011      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x416>
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b14:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002b16:	fa93 f3a3 	rbit	r3, r3
 8002b1a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002b1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002b1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002b20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d101      	bne.n	8002b2a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002b26:	2320      	movs	r3, #32
 8002b28:	e003      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002b2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b2c:	fab3 f383 	clz	r3, r3
 8002b30:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d106      	bne.n	8002b44 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	2103      	movs	r1, #3
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7ff f808 	bl	8001b54 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f7ff f973 	bl	8001e34 <LL_ADC_IsEnabled>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	f040 813d 	bne.w	8002dd0 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6818      	ldr	r0, [r3, #0]
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	6819      	ldr	r1, [r3, #0]
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	68db      	ldr	r3, [r3, #12]
 8002b62:	461a      	mov	r2, r3
 8002b64:	f7ff f8d8 	bl	8001d18 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	4aa2      	ldr	r2, [pc, #648]	@ (8002df8 <HAL_ADC_ConfigChannel+0x6dc>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	f040 812e 	bne.w	8002dd0 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d10b      	bne.n	8002b9c <HAL_ADC_ConfigChannel+0x480>
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	0e9b      	lsrs	r3, r3, #26
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	f003 031f 	and.w	r3, r3, #31
 8002b90:	2b09      	cmp	r3, #9
 8002b92:	bf94      	ite	ls
 8002b94:	2301      	movls	r3, #1
 8002b96:	2300      	movhi	r3, #0
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	e019      	b.n	8002bd0 <HAL_ADC_ConfigChannel+0x4b4>
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ba4:	fa93 f3a3 	rbit	r3, r3
 8002ba8:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002baa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002bac:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002bae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d101      	bne.n	8002bb8 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002bb4:	2320      	movs	r3, #32
 8002bb6:	e003      	b.n	8002bc0 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002bb8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002bba:	fab3 f383 	clz	r3, r3
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	f003 031f 	and.w	r3, r3, #31
 8002bc6:	2b09      	cmp	r3, #9
 8002bc8:	bf94      	ite	ls
 8002bca:	2301      	movls	r3, #1
 8002bcc:	2300      	movhi	r3, #0
 8002bce:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d079      	beq.n	8002cc8 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d107      	bne.n	8002bf0 <HAL_ADC_ConfigChannel+0x4d4>
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	0e9b      	lsrs	r3, r3, #26
 8002be6:	3301      	adds	r3, #1
 8002be8:	069b      	lsls	r3, r3, #26
 8002bea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002bee:	e015      	b.n	8002c1c <HAL_ADC_ConfigChannel+0x500>
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002bf8:	fa93 f3a3 	rbit	r3, r3
 8002bfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002bfe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c00:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002c02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d101      	bne.n	8002c0c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002c08:	2320      	movs	r3, #32
 8002c0a:	e003      	b.n	8002c14 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002c0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c0e:	fab3 f383 	clz	r3, r3
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	3301      	adds	r3, #1
 8002c16:	069b      	lsls	r3, r3, #26
 8002c18:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d109      	bne.n	8002c3c <HAL_ADC_ConfigChannel+0x520>
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	0e9b      	lsrs	r3, r3, #26
 8002c2e:	3301      	adds	r3, #1
 8002c30:	f003 031f 	and.w	r3, r3, #31
 8002c34:	2101      	movs	r1, #1
 8002c36:	fa01 f303 	lsl.w	r3, r1, r3
 8002c3a:	e017      	b.n	8002c6c <HAL_ADC_ConfigChannel+0x550>
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c44:	fa93 f3a3 	rbit	r3, r3
 8002c48:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002c4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c4c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002c4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d101      	bne.n	8002c58 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002c54:	2320      	movs	r3, #32
 8002c56:	e003      	b.n	8002c60 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002c58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c5a:	fab3 f383 	clz	r3, r3
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	3301      	adds	r3, #1
 8002c62:	f003 031f 	and.w	r3, r3, #31
 8002c66:	2101      	movs	r1, #1
 8002c68:	fa01 f303 	lsl.w	r3, r1, r3
 8002c6c:	ea42 0103 	orr.w	r1, r2, r3
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d10a      	bne.n	8002c92 <HAL_ADC_ConfigChannel+0x576>
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	0e9b      	lsrs	r3, r3, #26
 8002c82:	3301      	adds	r3, #1
 8002c84:	f003 021f 	and.w	r2, r3, #31
 8002c88:	4613      	mov	r3, r2
 8002c8a:	005b      	lsls	r3, r3, #1
 8002c8c:	4413      	add	r3, r2
 8002c8e:	051b      	lsls	r3, r3, #20
 8002c90:	e018      	b.n	8002cc4 <HAL_ADC_ConfigChannel+0x5a8>
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c9a:	fa93 f3a3 	rbit	r3, r3
 8002c9e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002ca0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002ca4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d101      	bne.n	8002cae <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002caa:	2320      	movs	r3, #32
 8002cac:	e003      	b.n	8002cb6 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002cae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cb0:	fab3 f383 	clz	r3, r3
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	f003 021f 	and.w	r2, r3, #31
 8002cbc:	4613      	mov	r3, r2
 8002cbe:	005b      	lsls	r3, r3, #1
 8002cc0:	4413      	add	r3, r2
 8002cc2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cc4:	430b      	orrs	r3, r1
 8002cc6:	e07e      	b.n	8002dc6 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d107      	bne.n	8002ce4 <HAL_ADC_ConfigChannel+0x5c8>
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	0e9b      	lsrs	r3, r3, #26
 8002cda:	3301      	adds	r3, #1
 8002cdc:	069b      	lsls	r3, r3, #26
 8002cde:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ce2:	e015      	b.n	8002d10 <HAL_ADC_ConfigChannel+0x5f4>
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cec:	fa93 f3a3 	rbit	r3, r3
 8002cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002cf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cf4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002cfc:	2320      	movs	r3, #32
 8002cfe:	e003      	b.n	8002d08 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d02:	fab3 f383 	clz	r3, r3
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	3301      	adds	r3, #1
 8002d0a:	069b      	lsls	r3, r3, #26
 8002d0c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d109      	bne.n	8002d30 <HAL_ADC_ConfigChannel+0x614>
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	0e9b      	lsrs	r3, r3, #26
 8002d22:	3301      	adds	r3, #1
 8002d24:	f003 031f 	and.w	r3, r3, #31
 8002d28:	2101      	movs	r1, #1
 8002d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d2e:	e017      	b.n	8002d60 <HAL_ADC_ConfigChannel+0x644>
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d36:	6a3b      	ldr	r3, [r7, #32]
 8002d38:	fa93 f3a3 	rbit	r3, r3
 8002d3c:	61fb      	str	r3, [r7, #28]
  return result;
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d101      	bne.n	8002d4c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002d48:	2320      	movs	r3, #32
 8002d4a:	e003      	b.n	8002d54 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d4e:	fab3 f383 	clz	r3, r3
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	3301      	adds	r3, #1
 8002d56:	f003 031f 	and.w	r3, r3, #31
 8002d5a:	2101      	movs	r1, #1
 8002d5c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d60:	ea42 0103 	orr.w	r1, r2, r3
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d10d      	bne.n	8002d8c <HAL_ADC_ConfigChannel+0x670>
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	0e9b      	lsrs	r3, r3, #26
 8002d76:	3301      	adds	r3, #1
 8002d78:	f003 021f 	and.w	r2, r3, #31
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	4413      	add	r3, r2
 8002d82:	3b1e      	subs	r3, #30
 8002d84:	051b      	lsls	r3, r3, #20
 8002d86:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002d8a:	e01b      	b.n	8002dc4 <HAL_ADC_ConfigChannel+0x6a8>
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	fa93 f3a3 	rbit	r3, r3
 8002d98:	613b      	str	r3, [r7, #16]
  return result;
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d101      	bne.n	8002da8 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002da4:	2320      	movs	r3, #32
 8002da6:	e003      	b.n	8002db0 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	fab3 f383 	clz	r3, r3
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	3301      	adds	r3, #1
 8002db2:	f003 021f 	and.w	r2, r3, #31
 8002db6:	4613      	mov	r3, r2
 8002db8:	005b      	lsls	r3, r3, #1
 8002dba:	4413      	add	r3, r2
 8002dbc:	3b1e      	subs	r3, #30
 8002dbe:	051b      	lsls	r3, r3, #20
 8002dc0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002dc4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002dc6:	683a      	ldr	r2, [r7, #0]
 8002dc8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002dca:	4619      	mov	r1, r3
 8002dcc:	f7fe ff78 	bl	8001cc0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	4b09      	ldr	r3, [pc, #36]	@ (8002dfc <HAL_ADC_ConfigChannel+0x6e0>)
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	f000 80be 	beq.w	8002f5a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002de6:	d004      	beq.n	8002df2 <HAL_ADC_ConfigChannel+0x6d6>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a04      	ldr	r2, [pc, #16]	@ (8002e00 <HAL_ADC_ConfigChannel+0x6e4>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d10a      	bne.n	8002e08 <HAL_ADC_ConfigChannel+0x6ec>
 8002df2:	4b04      	ldr	r3, [pc, #16]	@ (8002e04 <HAL_ADC_ConfigChannel+0x6e8>)
 8002df4:	e009      	b.n	8002e0a <HAL_ADC_ConfigChannel+0x6ee>
 8002df6:	bf00      	nop
 8002df8:	407f0000 	.word	0x407f0000
 8002dfc:	80080000 	.word	0x80080000
 8002e00:	50000100 	.word	0x50000100
 8002e04:	50000300 	.word	0x50000300
 8002e08:	4b59      	ldr	r3, [pc, #356]	@ (8002f70 <HAL_ADC_ConfigChannel+0x854>)
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f7fe fe5a 	bl	8001ac4 <LL_ADC_GetCommonPathInternalCh>
 8002e10:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a56      	ldr	r2, [pc, #344]	@ (8002f74 <HAL_ADC_ConfigChannel+0x858>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d004      	beq.n	8002e28 <HAL_ADC_ConfigChannel+0x70c>
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a55      	ldr	r2, [pc, #340]	@ (8002f78 <HAL_ADC_ConfigChannel+0x85c>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d13a      	bne.n	8002e9e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002e28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e2c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d134      	bne.n	8002e9e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e3c:	d005      	beq.n	8002e4a <HAL_ADC_ConfigChannel+0x72e>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a4e      	ldr	r2, [pc, #312]	@ (8002f7c <HAL_ADC_ConfigChannel+0x860>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	f040 8085 	bne.w	8002f54 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e52:	d004      	beq.n	8002e5e <HAL_ADC_ConfigChannel+0x742>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a49      	ldr	r2, [pc, #292]	@ (8002f80 <HAL_ADC_ConfigChannel+0x864>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d101      	bne.n	8002e62 <HAL_ADC_ConfigChannel+0x746>
 8002e5e:	4a49      	ldr	r2, [pc, #292]	@ (8002f84 <HAL_ADC_ConfigChannel+0x868>)
 8002e60:	e000      	b.n	8002e64 <HAL_ADC_ConfigChannel+0x748>
 8002e62:	4a43      	ldr	r2, [pc, #268]	@ (8002f70 <HAL_ADC_ConfigChannel+0x854>)
 8002e64:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e68:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	4610      	mov	r0, r2
 8002e70:	f7fe fe15 	bl	8001a9e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e74:	4b44      	ldr	r3, [pc, #272]	@ (8002f88 <HAL_ADC_ConfigChannel+0x86c>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	099b      	lsrs	r3, r3, #6
 8002e7a:	4a44      	ldr	r2, [pc, #272]	@ (8002f8c <HAL_ADC_ConfigChannel+0x870>)
 8002e7c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e80:	099b      	lsrs	r3, r3, #6
 8002e82:	1c5a      	adds	r2, r3, #1
 8002e84:	4613      	mov	r3, r2
 8002e86:	005b      	lsls	r3, r3, #1
 8002e88:	4413      	add	r3, r2
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002e8e:	e002      	b.n	8002e96 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	3b01      	subs	r3, #1
 8002e94:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d1f9      	bne.n	8002e90 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e9c:	e05a      	b.n	8002f54 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a3b      	ldr	r2, [pc, #236]	@ (8002f90 <HAL_ADC_ConfigChannel+0x874>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d125      	bne.n	8002ef4 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002ea8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002eac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d11f      	bne.n	8002ef4 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a31      	ldr	r2, [pc, #196]	@ (8002f80 <HAL_ADC_ConfigChannel+0x864>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d104      	bne.n	8002ec8 <HAL_ADC_ConfigChannel+0x7ac>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a34      	ldr	r2, [pc, #208]	@ (8002f94 <HAL_ADC_ConfigChannel+0x878>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d047      	beq.n	8002f58 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ed0:	d004      	beq.n	8002edc <HAL_ADC_ConfigChannel+0x7c0>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a2a      	ldr	r2, [pc, #168]	@ (8002f80 <HAL_ADC_ConfigChannel+0x864>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d101      	bne.n	8002ee0 <HAL_ADC_ConfigChannel+0x7c4>
 8002edc:	4a29      	ldr	r2, [pc, #164]	@ (8002f84 <HAL_ADC_ConfigChannel+0x868>)
 8002ede:	e000      	b.n	8002ee2 <HAL_ADC_ConfigChannel+0x7c6>
 8002ee0:	4a23      	ldr	r2, [pc, #140]	@ (8002f70 <HAL_ADC_ConfigChannel+0x854>)
 8002ee2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ee6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002eea:	4619      	mov	r1, r3
 8002eec:	4610      	mov	r0, r2
 8002eee:	f7fe fdd6 	bl	8001a9e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ef2:	e031      	b.n	8002f58 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a27      	ldr	r2, [pc, #156]	@ (8002f98 <HAL_ADC_ConfigChannel+0x87c>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d12d      	bne.n	8002f5a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002efe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d127      	bne.n	8002f5a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a1c      	ldr	r2, [pc, #112]	@ (8002f80 <HAL_ADC_ConfigChannel+0x864>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d022      	beq.n	8002f5a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f1c:	d004      	beq.n	8002f28 <HAL_ADC_ConfigChannel+0x80c>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a17      	ldr	r2, [pc, #92]	@ (8002f80 <HAL_ADC_ConfigChannel+0x864>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d101      	bne.n	8002f2c <HAL_ADC_ConfigChannel+0x810>
 8002f28:	4a16      	ldr	r2, [pc, #88]	@ (8002f84 <HAL_ADC_ConfigChannel+0x868>)
 8002f2a:	e000      	b.n	8002f2e <HAL_ADC_ConfigChannel+0x812>
 8002f2c:	4a10      	ldr	r2, [pc, #64]	@ (8002f70 <HAL_ADC_ConfigChannel+0x854>)
 8002f2e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f32:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002f36:	4619      	mov	r1, r3
 8002f38:	4610      	mov	r0, r2
 8002f3a:	f7fe fdb0 	bl	8001a9e <LL_ADC_SetCommonPathInternalCh>
 8002f3e:	e00c      	b.n	8002f5a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f44:	f043 0220 	orr.w	r2, r3, #32
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002f52:	e002      	b.n	8002f5a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f54:	bf00      	nop
 8002f56:	e000      	b.n	8002f5a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f58:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002f62:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	37d8      	adds	r7, #216	@ 0xd8
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	50000700 	.word	0x50000700
 8002f74:	c3210000 	.word	0xc3210000
 8002f78:	90c00010 	.word	0x90c00010
 8002f7c:	50000600 	.word	0x50000600
 8002f80:	50000100 	.word	0x50000100
 8002f84:	50000300 	.word	0x50000300
 8002f88:	20000000 	.word	0x20000000
 8002f8c:	053e2d63 	.word	0x053e2d63
 8002f90:	c7520000 	.word	0xc7520000
 8002f94:	50000500 	.word	0x50000500
 8002f98:	cb840000 	.word	0xcb840000

08002f9c <LL_ADC_IsEnabled>:
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b083      	sub	sp, #12
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f003 0301 	and.w	r3, r3, #1
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d101      	bne.n	8002fb4 <LL_ADC_IsEnabled+0x18>
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e000      	b.n	8002fb6 <LL_ADC_IsEnabled+0x1a>
 8002fb4:	2300      	movs	r3, #0
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	370c      	adds	r7, #12
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr

08002fc2 <LL_ADC_REG_IsConversionOngoing>:
{
 8002fc2:	b480      	push	{r7}
 8002fc4:	b083      	sub	sp, #12
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	f003 0304 	and.w	r3, r3, #4
 8002fd2:	2b04      	cmp	r3, #4
 8002fd4:	d101      	bne.n	8002fda <LL_ADC_REG_IsConversionOngoing+0x18>
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e000      	b.n	8002fdc <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002fda:	2300      	movs	r3, #0
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	370c      	adds	r7, #12
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002ff0:	bf00      	nop
 8002ff2:	370c      	adds	r7, #12
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr

08002ffc <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003004:	bf00      	nop
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003018:	bf00      	nop
 800301a:	370c      	adds	r7, #12
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800302c:	bf00      	nop
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr

08003038 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003040:	bf00      	nop
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr

0800304c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800304c:	b590      	push	{r4, r7, lr}
 800304e:	b0a1      	sub	sp, #132	@ 0x84
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003056:	2300      	movs	r3, #0
 8003058:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003062:	2b01      	cmp	r3, #1
 8003064:	d101      	bne.n	800306a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003066:	2302      	movs	r3, #2
 8003068:	e0e7      	b.n	800323a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2201      	movs	r2, #1
 800306e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003072:	2300      	movs	r3, #0
 8003074:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003076:	2300      	movs	r3, #0
 8003078:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003082:	d102      	bne.n	800308a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003084:	4b6f      	ldr	r3, [pc, #444]	@ (8003244 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003086:	60bb      	str	r3, [r7, #8]
 8003088:	e009      	b.n	800309e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a6e      	ldr	r2, [pc, #440]	@ (8003248 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d102      	bne.n	800309a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003094:	4b6d      	ldr	r3, [pc, #436]	@ (800324c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003096:	60bb      	str	r3, [r7, #8]
 8003098:	e001      	b.n	800309e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800309a:	2300      	movs	r3, #0
 800309c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d10b      	bne.n	80030bc <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030a8:	f043 0220 	orr.w	r2, r3, #32
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	e0be      	b.n	800323a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	4618      	mov	r0, r3
 80030c0:	f7ff ff7f 	bl	8002fc2 <LL_ADC_REG_IsConversionOngoing>
 80030c4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4618      	mov	r0, r3
 80030cc:	f7ff ff79 	bl	8002fc2 <LL_ADC_REG_IsConversionOngoing>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	f040 80a0 	bne.w	8003218 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80030d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030da:	2b00      	cmp	r3, #0
 80030dc:	f040 809c 	bne.w	8003218 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030e8:	d004      	beq.n	80030f4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a55      	ldr	r2, [pc, #340]	@ (8003244 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d101      	bne.n	80030f8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80030f4:	4b56      	ldr	r3, [pc, #344]	@ (8003250 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80030f6:	e000      	b.n	80030fa <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80030f8:	4b56      	ldr	r3, [pc, #344]	@ (8003254 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80030fa:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d04b      	beq.n	800319c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003104:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	6859      	ldr	r1, [r3, #4]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003116:	035b      	lsls	r3, r3, #13
 8003118:	430b      	orrs	r3, r1
 800311a:	431a      	orrs	r2, r3
 800311c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800311e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003128:	d004      	beq.n	8003134 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a45      	ldr	r2, [pc, #276]	@ (8003244 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d10f      	bne.n	8003154 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003134:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003138:	f7ff ff30 	bl	8002f9c <LL_ADC_IsEnabled>
 800313c:	4604      	mov	r4, r0
 800313e:	4841      	ldr	r0, [pc, #260]	@ (8003244 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003140:	f7ff ff2c 	bl	8002f9c <LL_ADC_IsEnabled>
 8003144:	4603      	mov	r3, r0
 8003146:	4323      	orrs	r3, r4
 8003148:	2b00      	cmp	r3, #0
 800314a:	bf0c      	ite	eq
 800314c:	2301      	moveq	r3, #1
 800314e:	2300      	movne	r3, #0
 8003150:	b2db      	uxtb	r3, r3
 8003152:	e012      	b.n	800317a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003154:	483c      	ldr	r0, [pc, #240]	@ (8003248 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003156:	f7ff ff21 	bl	8002f9c <LL_ADC_IsEnabled>
 800315a:	4604      	mov	r4, r0
 800315c:	483b      	ldr	r0, [pc, #236]	@ (800324c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800315e:	f7ff ff1d 	bl	8002f9c <LL_ADC_IsEnabled>
 8003162:	4603      	mov	r3, r0
 8003164:	431c      	orrs	r4, r3
 8003166:	483c      	ldr	r0, [pc, #240]	@ (8003258 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003168:	f7ff ff18 	bl	8002f9c <LL_ADC_IsEnabled>
 800316c:	4603      	mov	r3, r0
 800316e:	4323      	orrs	r3, r4
 8003170:	2b00      	cmp	r3, #0
 8003172:	bf0c      	ite	eq
 8003174:	2301      	moveq	r3, #1
 8003176:	2300      	movne	r3, #0
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b00      	cmp	r3, #0
 800317c:	d056      	beq.n	800322c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800317e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003186:	f023 030f 	bic.w	r3, r3, #15
 800318a:	683a      	ldr	r2, [r7, #0]
 800318c:	6811      	ldr	r1, [r2, #0]
 800318e:	683a      	ldr	r2, [r7, #0]
 8003190:	6892      	ldr	r2, [r2, #8]
 8003192:	430a      	orrs	r2, r1
 8003194:	431a      	orrs	r2, r3
 8003196:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003198:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800319a:	e047      	b.n	800322c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800319c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80031a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031a6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80031b0:	d004      	beq.n	80031bc <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a23      	ldr	r2, [pc, #140]	@ (8003244 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d10f      	bne.n	80031dc <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80031bc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80031c0:	f7ff feec 	bl	8002f9c <LL_ADC_IsEnabled>
 80031c4:	4604      	mov	r4, r0
 80031c6:	481f      	ldr	r0, [pc, #124]	@ (8003244 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80031c8:	f7ff fee8 	bl	8002f9c <LL_ADC_IsEnabled>
 80031cc:	4603      	mov	r3, r0
 80031ce:	4323      	orrs	r3, r4
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	bf0c      	ite	eq
 80031d4:	2301      	moveq	r3, #1
 80031d6:	2300      	movne	r3, #0
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	e012      	b.n	8003202 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80031dc:	481a      	ldr	r0, [pc, #104]	@ (8003248 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80031de:	f7ff fedd 	bl	8002f9c <LL_ADC_IsEnabled>
 80031e2:	4604      	mov	r4, r0
 80031e4:	4819      	ldr	r0, [pc, #100]	@ (800324c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80031e6:	f7ff fed9 	bl	8002f9c <LL_ADC_IsEnabled>
 80031ea:	4603      	mov	r3, r0
 80031ec:	431c      	orrs	r4, r3
 80031ee:	481a      	ldr	r0, [pc, #104]	@ (8003258 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80031f0:	f7ff fed4 	bl	8002f9c <LL_ADC_IsEnabled>
 80031f4:	4603      	mov	r3, r0
 80031f6:	4323      	orrs	r3, r4
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	bf0c      	ite	eq
 80031fc:	2301      	moveq	r3, #1
 80031fe:	2300      	movne	r3, #0
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2b00      	cmp	r3, #0
 8003204:	d012      	beq.n	800322c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003206:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800320e:	f023 030f 	bic.w	r3, r3, #15
 8003212:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003214:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003216:	e009      	b.n	800322c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800321c:	f043 0220 	orr.w	r2, r3, #32
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800322a:	e000      	b.n	800322e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800322c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003236:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800323a:	4618      	mov	r0, r3
 800323c:	3784      	adds	r7, #132	@ 0x84
 800323e:	46bd      	mov	sp, r7
 8003240:	bd90      	pop	{r4, r7, pc}
 8003242:	bf00      	nop
 8003244:	50000100 	.word	0x50000100
 8003248:	50000400 	.word	0x50000400
 800324c:	50000500 	.word	0x50000500
 8003250:	50000300 	.word	0x50000300
 8003254:	50000700 	.word	0x50000700
 8003258:	50000600 	.word	0x50000600

0800325c <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003264:	4b05      	ldr	r3, [pc, #20]	@ (800327c <LL_EXTI_EnableIT_0_31+0x20>)
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	4904      	ldr	r1, [pc, #16]	@ (800327c <LL_EXTI_EnableIT_0_31+0x20>)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	4313      	orrs	r3, r2
 800326e:	600b      	str	r3, [r1, #0]
}
 8003270:	bf00      	nop
 8003272:	370c      	adds	r7, #12
 8003274:	46bd      	mov	sp, r7
 8003276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327a:	4770      	bx	lr
 800327c:	40010400 	.word	0x40010400

08003280 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8003280:	b480      	push	{r7}
 8003282:	b083      	sub	sp, #12
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8003288:	4b05      	ldr	r3, [pc, #20]	@ (80032a0 <LL_EXTI_EnableIT_32_63+0x20>)
 800328a:	6a1a      	ldr	r2, [r3, #32]
 800328c:	4904      	ldr	r1, [pc, #16]	@ (80032a0 <LL_EXTI_EnableIT_32_63+0x20>)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4313      	orrs	r3, r2
 8003292:	620b      	str	r3, [r1, #32]
}
 8003294:	bf00      	nop
 8003296:	370c      	adds	r7, #12
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr
 80032a0:	40010400 	.word	0x40010400

080032a4 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80032ac:	4b06      	ldr	r3, [pc, #24]	@ (80032c8 <LL_EXTI_DisableIT_0_31+0x24>)
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	43db      	mvns	r3, r3
 80032b4:	4904      	ldr	r1, [pc, #16]	@ (80032c8 <LL_EXTI_DisableIT_0_31+0x24>)
 80032b6:	4013      	ands	r3, r2
 80032b8:	600b      	str	r3, [r1, #0]
}
 80032ba:	bf00      	nop
 80032bc:	370c      	adds	r7, #12
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop
 80032c8:	40010400 	.word	0x40010400

080032cc <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b083      	sub	sp, #12
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80032d4:	4b06      	ldr	r3, [pc, #24]	@ (80032f0 <LL_EXTI_DisableIT_32_63+0x24>)
 80032d6:	6a1a      	ldr	r2, [r3, #32]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	43db      	mvns	r3, r3
 80032dc:	4904      	ldr	r1, [pc, #16]	@ (80032f0 <LL_EXTI_DisableIT_32_63+0x24>)
 80032de:	4013      	ands	r3, r2
 80032e0:	620b      	str	r3, [r1, #32]
}
 80032e2:	bf00      	nop
 80032e4:	370c      	adds	r7, #12
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop
 80032f0:	40010400 	.word	0x40010400

080032f4 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80032fc:	4b05      	ldr	r3, [pc, #20]	@ (8003314 <LL_EXTI_EnableEvent_0_31+0x20>)
 80032fe:	685a      	ldr	r2, [r3, #4]
 8003300:	4904      	ldr	r1, [pc, #16]	@ (8003314 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4313      	orrs	r3, r2
 8003306:	604b      	str	r3, [r1, #4]

}
 8003308:	bf00      	nop
 800330a:	370c      	adds	r7, #12
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr
 8003314:	40010400 	.word	0x40010400

08003318 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8003318:	b480      	push	{r7}
 800331a:	b083      	sub	sp, #12
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8003320:	4b05      	ldr	r3, [pc, #20]	@ (8003338 <LL_EXTI_EnableEvent_32_63+0x20>)
 8003322:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003324:	4904      	ldr	r1, [pc, #16]	@ (8003338 <LL_EXTI_EnableEvent_32_63+0x20>)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	4313      	orrs	r3, r2
 800332a:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800332c:	bf00      	nop
 800332e:	370c      	adds	r7, #12
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr
 8003338:	40010400 	.word	0x40010400

0800333c <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8003344:	4b06      	ldr	r3, [pc, #24]	@ (8003360 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003346:	685a      	ldr	r2, [r3, #4]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	43db      	mvns	r3, r3
 800334c:	4904      	ldr	r1, [pc, #16]	@ (8003360 <LL_EXTI_DisableEvent_0_31+0x24>)
 800334e:	4013      	ands	r3, r2
 8003350:	604b      	str	r3, [r1, #4]
}
 8003352:	bf00      	nop
 8003354:	370c      	adds	r7, #12
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr
 800335e:	bf00      	nop
 8003360:	40010400 	.word	0x40010400

08003364 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8003364:	b480      	push	{r7}
 8003366:	b083      	sub	sp, #12
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800336c:	4b06      	ldr	r3, [pc, #24]	@ (8003388 <LL_EXTI_DisableEvent_32_63+0x24>)
 800336e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	43db      	mvns	r3, r3
 8003374:	4904      	ldr	r1, [pc, #16]	@ (8003388 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003376:	4013      	ands	r3, r2
 8003378:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800337a:	bf00      	nop
 800337c:	370c      	adds	r7, #12
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop
 8003388:	40010400 	.word	0x40010400

0800338c <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 800338c:	b480      	push	{r7}
 800338e:	b083      	sub	sp, #12
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003394:	4b05      	ldr	r3, [pc, #20]	@ (80033ac <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003396:	689a      	ldr	r2, [r3, #8]
 8003398:	4904      	ldr	r1, [pc, #16]	@ (80033ac <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4313      	orrs	r3, r2
 800339e:	608b      	str	r3, [r1, #8]

}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr
 80033ac:	40010400 	.word	0x40010400

080033b0 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80033b8:	4b05      	ldr	r3, [pc, #20]	@ (80033d0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80033ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80033bc:	4904      	ldr	r1, [pc, #16]	@ (80033d0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	628b      	str	r3, [r1, #40]	@ 0x28
}
 80033c4:	bf00      	nop
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr
 80033d0:	40010400 	.word	0x40010400

080033d4 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80033dc:	4b06      	ldr	r3, [pc, #24]	@ (80033f8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80033de:	689a      	ldr	r2, [r3, #8]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	43db      	mvns	r3, r3
 80033e4:	4904      	ldr	r1, [pc, #16]	@ (80033f8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80033e6:	4013      	ands	r3, r2
 80033e8:	608b      	str	r3, [r1, #8]

}
 80033ea:	bf00      	nop
 80033ec:	370c      	adds	r7, #12
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr
 80033f6:	bf00      	nop
 80033f8:	40010400 	.word	0x40010400

080033fc <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8003404:	4b06      	ldr	r3, [pc, #24]	@ (8003420 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8003406:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	43db      	mvns	r3, r3
 800340c:	4904      	ldr	r1, [pc, #16]	@ (8003420 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800340e:	4013      	ands	r3, r2
 8003410:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8003412:	bf00      	nop
 8003414:	370c      	adds	r7, #12
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	40010400 	.word	0x40010400

08003424 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800342c:	4b05      	ldr	r3, [pc, #20]	@ (8003444 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800342e:	68da      	ldr	r2, [r3, #12]
 8003430:	4904      	ldr	r1, [pc, #16]	@ (8003444 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4313      	orrs	r3, r2
 8003436:	60cb      	str	r3, [r1, #12]
}
 8003438:	bf00      	nop
 800343a:	370c      	adds	r7, #12
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr
 8003444:	40010400 	.word	0x40010400

08003448 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8003450:	4b05      	ldr	r3, [pc, #20]	@ (8003468 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003452:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003454:	4904      	ldr	r1, [pc, #16]	@ (8003468 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4313      	orrs	r3, r2
 800345a:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 800345c:	bf00      	nop
 800345e:	370c      	adds	r7, #12
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr
 8003468:	40010400 	.word	0x40010400

0800346c <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003474:	4b06      	ldr	r3, [pc, #24]	@ (8003490 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003476:	68da      	ldr	r2, [r3, #12]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	43db      	mvns	r3, r3
 800347c:	4904      	ldr	r1, [pc, #16]	@ (8003490 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800347e:	4013      	ands	r3, r2
 8003480:	60cb      	str	r3, [r1, #12]
}
 8003482:	bf00      	nop
 8003484:	370c      	adds	r7, #12
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	40010400 	.word	0x40010400

08003494 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003494:	b480      	push	{r7}
 8003496:	b083      	sub	sp, #12
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800349c:	4b06      	ldr	r3, [pc, #24]	@ (80034b8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800349e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	43db      	mvns	r3, r3
 80034a4:	4904      	ldr	r1, [pc, #16]	@ (80034b8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80034a6:	4013      	ands	r3, r2
 80034a8:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 80034aa:	bf00      	nop
 80034ac:	370c      	adds	r7, #12
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr
 80034b6:	bf00      	nop
 80034b8:	40010400 	.word	0x40010400

080034bc <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80034bc:	b480      	push	{r7}
 80034be:	b083      	sub	sp, #12
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80034c4:	4a04      	ldr	r2, [pc, #16]	@ (80034d8 <LL_EXTI_ClearFlag_0_31+0x1c>)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6153      	str	r3, [r2, #20]
}
 80034ca:	bf00      	nop
 80034cc:	370c      	adds	r7, #12
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr
 80034d6:	bf00      	nop
 80034d8:	40010400 	.word	0x40010400

080034dc <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 80034dc:	b480      	push	{r7}
 80034de:	b083      	sub	sp, #12
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 80034e4:	4a04      	ldr	r2, [pc, #16]	@ (80034f8 <LL_EXTI_ClearFlag_32_63+0x1c>)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6353      	str	r3, [r2, #52]	@ 0x34
}
 80034ea:	bf00      	nop
 80034ec:	370c      	adds	r7, #12
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop
 80034f8:	40010400 	.word	0x40010400

080034fc <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b088      	sub	sp, #32
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8003504:	2300      	movs	r3, #0
 8003506:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8003508:	2300      	movs	r3, #0
 800350a:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d102      	bne.n	8003518 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	77fb      	strb	r3, [r7, #31]
 8003516:	e181      	b.n	800381c <HAL_COMP_Init+0x320>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003522:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003526:	d102      	bne.n	800352e <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	77fb      	strb	r3, [r7, #31]
 800352c:	e176      	b.n	800381c <HAL_COMP_Init+0x320>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	7f5b      	ldrb	r3, [r3, #29]
 8003532:	b2db      	uxtb	r3, r3
 8003534:	2b00      	cmp	r3, #0
 8003536:	d108      	bne.n	800354a <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2200      	movs	r2, #0
 800353c:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2200      	movs	r2, #0
 8003542:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f7fd ff37 	bl	80013b8 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003554:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	695b      	ldr	r3, [r3, #20]
 8003564:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 8003570:	4313      	orrs	r3, r2
 8003572:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	4b90      	ldr	r3, [pc, #576]	@ (80037bc <HAL_COMP_Init+0x2c0>)
 800357c:	4013      	ands	r3, r2
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	6812      	ldr	r2, [r2, #0]
 8003582:	6979      	ldr	r1, [r7, #20]
 8003584:	430b      	orrs	r3, r1
 8003586:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003592:	2b00      	cmp	r3, #0
 8003594:	d016      	beq.n	80035c4 <HAL_COMP_Init+0xc8>
 8003596:	69bb      	ldr	r3, [r7, #24]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d113      	bne.n	80035c4 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800359c:	4b88      	ldr	r3, [pc, #544]	@ (80037c0 <HAL_COMP_Init+0x2c4>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	099b      	lsrs	r3, r3, #6
 80035a2:	4a88      	ldr	r2, [pc, #544]	@ (80037c4 <HAL_COMP_Init+0x2c8>)
 80035a4:	fba2 2303 	umull	r2, r3, r2, r3
 80035a8:	099b      	lsrs	r3, r3, #6
 80035aa:	1c5a      	adds	r2, r3, #1
 80035ac:	4613      	mov	r3, r2
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	4413      	add	r3, r2
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80035b6:	e002      	b.n	80035be <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	3b01      	subs	r3, #1
 80035bc:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d1f9      	bne.n	80035b8 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a7f      	ldr	r2, [pc, #508]	@ (80037c8 <HAL_COMP_Init+0x2cc>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d028      	beq.n	8003620 <HAL_COMP_Init+0x124>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a7e      	ldr	r2, [pc, #504]	@ (80037cc <HAL_COMP_Init+0x2d0>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d020      	beq.n	800361a <HAL_COMP_Init+0x11e>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a7c      	ldr	r2, [pc, #496]	@ (80037d0 <HAL_COMP_Init+0x2d4>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d018      	beq.n	8003614 <HAL_COMP_Init+0x118>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a7b      	ldr	r2, [pc, #492]	@ (80037d4 <HAL_COMP_Init+0x2d8>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d010      	beq.n	800360e <HAL_COMP_Init+0x112>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a79      	ldr	r2, [pc, #484]	@ (80037d8 <HAL_COMP_Init+0x2dc>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d008      	beq.n	8003608 <HAL_COMP_Init+0x10c>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a78      	ldr	r2, [pc, #480]	@ (80037dc <HAL_COMP_Init+0x2e0>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d101      	bne.n	8003604 <HAL_COMP_Init+0x108>
 8003600:	2301      	movs	r3, #1
 8003602:	e00f      	b.n	8003624 <HAL_COMP_Init+0x128>
 8003604:	2302      	movs	r3, #2
 8003606:	e00d      	b.n	8003624 <HAL_COMP_Init+0x128>
 8003608:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800360c:	e00a      	b.n	8003624 <HAL_COMP_Init+0x128>
 800360e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003612:	e007      	b.n	8003624 <HAL_COMP_Init+0x128>
 8003614:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003618:	e004      	b.n	8003624 <HAL_COMP_Init+0x128>
 800361a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800361e:	e001      	b.n	8003624 <HAL_COMP_Init+0x128>
 8003620:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003624:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	699b      	ldr	r3, [r3, #24]
 800362a:	f003 0303 	and.w	r3, r3, #3
 800362e:	2b00      	cmp	r3, #0
 8003630:	f000 80b6 	beq.w	80037a0 <HAL_COMP_Init+0x2a4>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	699b      	ldr	r3, [r3, #24]
 8003638:	f003 0310 	and.w	r3, r3, #16
 800363c:	2b00      	cmp	r3, #0
 800363e:	d011      	beq.n	8003664 <HAL_COMP_Init+0x168>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a65      	ldr	r2, [pc, #404]	@ (80037dc <HAL_COMP_Init+0x2e0>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d004      	beq.n	8003654 <HAL_COMP_Init+0x158>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a64      	ldr	r2, [pc, #400]	@ (80037e0 <HAL_COMP_Init+0x2e4>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d103      	bne.n	800365c <HAL_COMP_Init+0x160>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 8003654:	6938      	ldr	r0, [r7, #16]
 8003656:	f7ff feab 	bl	80033b0 <LL_EXTI_EnableRisingTrig_32_63>
 800365a:	e014      	b.n	8003686 <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 800365c:	6938      	ldr	r0, [r7, #16]
 800365e:	f7ff fe95 	bl	800338c <LL_EXTI_EnableRisingTrig_0_31>
 8003662:	e010      	b.n	8003686 <HAL_COMP_Init+0x18a>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a5c      	ldr	r2, [pc, #368]	@ (80037dc <HAL_COMP_Init+0x2e0>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d004      	beq.n	8003678 <HAL_COMP_Init+0x17c>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a5b      	ldr	r2, [pc, #364]	@ (80037e0 <HAL_COMP_Init+0x2e4>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d103      	bne.n	8003680 <HAL_COMP_Init+0x184>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8003678:	6938      	ldr	r0, [r7, #16]
 800367a:	f7ff febf 	bl	80033fc <LL_EXTI_DisableRisingTrig_32_63>
 800367e:	e002      	b.n	8003686 <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8003680:	6938      	ldr	r0, [r7, #16]
 8003682:	f7ff fea7 	bl	80033d4 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	699b      	ldr	r3, [r3, #24]
 800368a:	f003 0320 	and.w	r3, r3, #32
 800368e:	2b00      	cmp	r3, #0
 8003690:	d011      	beq.n	80036b6 <HAL_COMP_Init+0x1ba>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a51      	ldr	r2, [pc, #324]	@ (80037dc <HAL_COMP_Init+0x2e0>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d004      	beq.n	80036a6 <HAL_COMP_Init+0x1aa>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a4f      	ldr	r2, [pc, #316]	@ (80037e0 <HAL_COMP_Init+0x2e4>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d103      	bne.n	80036ae <HAL_COMP_Init+0x1b2>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 80036a6:	6938      	ldr	r0, [r7, #16]
 80036a8:	f7ff fece 	bl	8003448 <LL_EXTI_EnableFallingTrig_32_63>
 80036ac:	e014      	b.n	80036d8 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 80036ae:	6938      	ldr	r0, [r7, #16]
 80036b0:	f7ff feb8 	bl	8003424 <LL_EXTI_EnableFallingTrig_0_31>
 80036b4:	e010      	b.n	80036d8 <HAL_COMP_Init+0x1dc>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a48      	ldr	r2, [pc, #288]	@ (80037dc <HAL_COMP_Init+0x2e0>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d004      	beq.n	80036ca <HAL_COMP_Init+0x1ce>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a46      	ldr	r2, [pc, #280]	@ (80037e0 <HAL_COMP_Init+0x2e4>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d103      	bne.n	80036d2 <HAL_COMP_Init+0x1d6>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 80036ca:	6938      	ldr	r0, [r7, #16]
 80036cc:	f7ff fee2 	bl	8003494 <LL_EXTI_DisableFallingTrig_32_63>
 80036d0:	e002      	b.n	80036d8 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 80036d2:	6938      	ldr	r0, [r7, #16]
 80036d4:	f7ff feca 	bl	800346c <LL_EXTI_DisableFallingTrig_0_31>
#endif /* COMP7 */
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a3f      	ldr	r2, [pc, #252]	@ (80037dc <HAL_COMP_Init+0x2e0>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d004      	beq.n	80036ec <HAL_COMP_Init+0x1f0>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a3e      	ldr	r2, [pc, #248]	@ (80037e0 <HAL_COMP_Init+0x2e4>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d103      	bne.n	80036f4 <HAL_COMP_Init+0x1f8>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 80036ec:	6938      	ldr	r0, [r7, #16]
 80036ee:	f7ff fef5 	bl	80034dc <LL_EXTI_ClearFlag_32_63>
 80036f2:	e002      	b.n	80036fa <HAL_COMP_Init+0x1fe>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 80036f4:	6938      	ldr	r0, [r7, #16]
 80036f6:	f7ff fee1 	bl	80034bc <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	699b      	ldr	r3, [r3, #24]
 80036fe:	f003 0302 	and.w	r3, r3, #2
 8003702:	2b00      	cmp	r3, #0
 8003704:	d011      	beq.n	800372a <HAL_COMP_Init+0x22e>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a34      	ldr	r2, [pc, #208]	@ (80037dc <HAL_COMP_Init+0x2e0>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d004      	beq.n	800371a <HAL_COMP_Init+0x21e>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a32      	ldr	r2, [pc, #200]	@ (80037e0 <HAL_COMP_Init+0x2e4>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d103      	bne.n	8003722 <HAL_COMP_Init+0x226>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 800371a:	6938      	ldr	r0, [r7, #16]
 800371c:	f7ff fdfc 	bl	8003318 <LL_EXTI_EnableEvent_32_63>
 8003720:	e014      	b.n	800374c <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 8003722:	6938      	ldr	r0, [r7, #16]
 8003724:	f7ff fde6 	bl	80032f4 <LL_EXTI_EnableEvent_0_31>
 8003728:	e010      	b.n	800374c <HAL_COMP_Init+0x250>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a2b      	ldr	r2, [pc, #172]	@ (80037dc <HAL_COMP_Init+0x2e0>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d004      	beq.n	800373e <HAL_COMP_Init+0x242>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a29      	ldr	r2, [pc, #164]	@ (80037e0 <HAL_COMP_Init+0x2e4>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d103      	bne.n	8003746 <HAL_COMP_Init+0x24a>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 800373e:	6938      	ldr	r0, [r7, #16]
 8003740:	f7ff fe10 	bl	8003364 <LL_EXTI_DisableEvent_32_63>
 8003744:	e002      	b.n	800374c <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 8003746:	6938      	ldr	r0, [r7, #16]
 8003748:	f7ff fdf8 	bl	800333c <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	699b      	ldr	r3, [r3, #24]
 8003750:	f003 0301 	and.w	r3, r3, #1
 8003754:	2b00      	cmp	r3, #0
 8003756:	d011      	beq.n	800377c <HAL_COMP_Init+0x280>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a1f      	ldr	r2, [pc, #124]	@ (80037dc <HAL_COMP_Init+0x2e0>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d004      	beq.n	800376c <HAL_COMP_Init+0x270>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a1e      	ldr	r2, [pc, #120]	@ (80037e0 <HAL_COMP_Init+0x2e4>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d103      	bne.n	8003774 <HAL_COMP_Init+0x278>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 800376c:	6938      	ldr	r0, [r7, #16]
 800376e:	f7ff fd87 	bl	8003280 <LL_EXTI_EnableIT_32_63>
 8003772:	e04b      	b.n	800380c <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 8003774:	6938      	ldr	r0, [r7, #16]
 8003776:	f7ff fd71 	bl	800325c <LL_EXTI_EnableIT_0_31>
 800377a:	e047      	b.n	800380c <HAL_COMP_Init+0x310>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a16      	ldr	r2, [pc, #88]	@ (80037dc <HAL_COMP_Init+0x2e0>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d004      	beq.n	8003790 <HAL_COMP_Init+0x294>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a15      	ldr	r2, [pc, #84]	@ (80037e0 <HAL_COMP_Init+0x2e4>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d103      	bne.n	8003798 <HAL_COMP_Init+0x29c>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8003790:	6938      	ldr	r0, [r7, #16]
 8003792:	f7ff fd9b 	bl	80032cc <LL_EXTI_DisableIT_32_63>
 8003796:	e039      	b.n	800380c <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 8003798:	6938      	ldr	r0, [r7, #16]
 800379a:	f7ff fd83 	bl	80032a4 <LL_EXTI_DisableIT_0_31>
 800379e:	e035      	b.n	800380c <HAL_COMP_Init+0x310>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a0d      	ldr	r2, [pc, #52]	@ (80037dc <HAL_COMP_Init+0x2e0>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d004      	beq.n	80037b4 <HAL_COMP_Init+0x2b8>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a0c      	ldr	r2, [pc, #48]	@ (80037e0 <HAL_COMP_Init+0x2e4>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d117      	bne.n	80037e4 <HAL_COMP_Init+0x2e8>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 80037b4:	6938      	ldr	r0, [r7, #16]
 80037b6:	f7ff fdd5 	bl	8003364 <LL_EXTI_DisableEvent_32_63>
 80037ba:	e016      	b.n	80037ea <HAL_COMP_Init+0x2ee>
 80037bc:	ff007e0f 	.word	0xff007e0f
 80037c0:	20000000 	.word	0x20000000
 80037c4:	053e2d63 	.word	0x053e2d63
 80037c8:	40010200 	.word	0x40010200
 80037cc:	40010204 	.word	0x40010204
 80037d0:	40010208 	.word	0x40010208
 80037d4:	4001020c 	.word	0x4001020c
 80037d8:	40010210 	.word	0x40010210
 80037dc:	40010214 	.word	0x40010214
 80037e0:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 80037e4:	6938      	ldr	r0, [r7, #16]
 80037e6:	f7ff fda9 	bl	800333c <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */

      /* Disable EXTI interrupt mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a0e      	ldr	r2, [pc, #56]	@ (8003828 <HAL_COMP_Init+0x32c>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d004      	beq.n	80037fe <HAL_COMP_Init+0x302>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a0c      	ldr	r2, [pc, #48]	@ (800382c <HAL_COMP_Init+0x330>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d103      	bne.n	8003806 <HAL_COMP_Init+0x30a>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 80037fe:	6938      	ldr	r0, [r7, #16]
 8003800:	f7ff fd64 	bl	80032cc <LL_EXTI_DisableIT_32_63>
 8003804:	e002      	b.n	800380c <HAL_COMP_Init+0x310>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8003806:	6938      	ldr	r0, [r7, #16]
 8003808:	f7ff fd4c 	bl	80032a4 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	7f5b      	ldrb	r3, [r3, #29]
 8003810:	b2db      	uxtb	r3, r3
 8003812:	2b00      	cmp	r3, #0
 8003814:	d102      	bne.n	800381c <HAL_COMP_Init+0x320>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2201      	movs	r2, #1
 800381a:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 800381c:	7ffb      	ldrb	r3, [r7, #31]
}
 800381e:	4618      	mov	r0, r3
 8003820:	3720      	adds	r7, #32
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	40010214 	.word	0x40010214
 800382c:	40010218 	.word	0x40010218

08003830 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003830:	b480      	push	{r7}
 8003832:	b085      	sub	sp, #20
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	f003 0307 	and.w	r3, r3, #7
 800383e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003840:	4b0c      	ldr	r3, [pc, #48]	@ (8003874 <__NVIC_SetPriorityGrouping+0x44>)
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003846:	68ba      	ldr	r2, [r7, #8]
 8003848:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800384c:	4013      	ands	r3, r2
 800384e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003858:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800385c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003860:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003862:	4a04      	ldr	r2, [pc, #16]	@ (8003874 <__NVIC_SetPriorityGrouping+0x44>)
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	60d3      	str	r3, [r2, #12]
}
 8003868:	bf00      	nop
 800386a:	3714      	adds	r7, #20
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr
 8003874:	e000ed00 	.word	0xe000ed00

08003878 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003878:	b480      	push	{r7}
 800387a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800387c:	4b04      	ldr	r3, [pc, #16]	@ (8003890 <__NVIC_GetPriorityGrouping+0x18>)
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	0a1b      	lsrs	r3, r3, #8
 8003882:	f003 0307 	and.w	r3, r3, #7
}
 8003886:	4618      	mov	r0, r3
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr
 8003890:	e000ed00 	.word	0xe000ed00

08003894 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003894:	b480      	push	{r7}
 8003896:	b083      	sub	sp, #12
 8003898:	af00      	add	r7, sp, #0
 800389a:	4603      	mov	r3, r0
 800389c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800389e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	db0b      	blt.n	80038be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038a6:	79fb      	ldrb	r3, [r7, #7]
 80038a8:	f003 021f 	and.w	r2, r3, #31
 80038ac:	4907      	ldr	r1, [pc, #28]	@ (80038cc <__NVIC_EnableIRQ+0x38>)
 80038ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038b2:	095b      	lsrs	r3, r3, #5
 80038b4:	2001      	movs	r0, #1
 80038b6:	fa00 f202 	lsl.w	r2, r0, r2
 80038ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80038be:	bf00      	nop
 80038c0:	370c      	adds	r7, #12
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	e000e100 	.word	0xe000e100

080038d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	4603      	mov	r3, r0
 80038d8:	6039      	str	r1, [r7, #0]
 80038da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	db0a      	blt.n	80038fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	b2da      	uxtb	r2, r3
 80038e8:	490c      	ldr	r1, [pc, #48]	@ (800391c <__NVIC_SetPriority+0x4c>)
 80038ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ee:	0112      	lsls	r2, r2, #4
 80038f0:	b2d2      	uxtb	r2, r2
 80038f2:	440b      	add	r3, r1
 80038f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038f8:	e00a      	b.n	8003910 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	b2da      	uxtb	r2, r3
 80038fe:	4908      	ldr	r1, [pc, #32]	@ (8003920 <__NVIC_SetPriority+0x50>)
 8003900:	79fb      	ldrb	r3, [r7, #7]
 8003902:	f003 030f 	and.w	r3, r3, #15
 8003906:	3b04      	subs	r3, #4
 8003908:	0112      	lsls	r2, r2, #4
 800390a:	b2d2      	uxtb	r2, r2
 800390c:	440b      	add	r3, r1
 800390e:	761a      	strb	r2, [r3, #24]
}
 8003910:	bf00      	nop
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr
 800391c:	e000e100 	.word	0xe000e100
 8003920:	e000ed00 	.word	0xe000ed00

08003924 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003924:	b480      	push	{r7}
 8003926:	b089      	sub	sp, #36	@ 0x24
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f003 0307 	and.w	r3, r3, #7
 8003936:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	f1c3 0307 	rsb	r3, r3, #7
 800393e:	2b04      	cmp	r3, #4
 8003940:	bf28      	it	cs
 8003942:	2304      	movcs	r3, #4
 8003944:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003946:	69fb      	ldr	r3, [r7, #28]
 8003948:	3304      	adds	r3, #4
 800394a:	2b06      	cmp	r3, #6
 800394c:	d902      	bls.n	8003954 <NVIC_EncodePriority+0x30>
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	3b03      	subs	r3, #3
 8003952:	e000      	b.n	8003956 <NVIC_EncodePriority+0x32>
 8003954:	2300      	movs	r3, #0
 8003956:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003958:	f04f 32ff 	mov.w	r2, #4294967295
 800395c:	69bb      	ldr	r3, [r7, #24]
 800395e:	fa02 f303 	lsl.w	r3, r2, r3
 8003962:	43da      	mvns	r2, r3
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	401a      	ands	r2, r3
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800396c:	f04f 31ff 	mov.w	r1, #4294967295
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	fa01 f303 	lsl.w	r3, r1, r3
 8003976:	43d9      	mvns	r1, r3
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800397c:	4313      	orrs	r3, r2
         );
}
 800397e:	4618      	mov	r0, r3
 8003980:	3724      	adds	r7, #36	@ 0x24
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
	...

0800398c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	3b01      	subs	r3, #1
 8003998:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800399c:	d301      	bcc.n	80039a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800399e:	2301      	movs	r3, #1
 80039a0:	e00f      	b.n	80039c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039a2:	4a0a      	ldr	r2, [pc, #40]	@ (80039cc <SysTick_Config+0x40>)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	3b01      	subs	r3, #1
 80039a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039aa:	210f      	movs	r1, #15
 80039ac:	f04f 30ff 	mov.w	r0, #4294967295
 80039b0:	f7ff ff8e 	bl	80038d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039b4:	4b05      	ldr	r3, [pc, #20]	@ (80039cc <SysTick_Config+0x40>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039ba:	4b04      	ldr	r3, [pc, #16]	@ (80039cc <SysTick_Config+0x40>)
 80039bc:	2207      	movs	r2, #7
 80039be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039c0:	2300      	movs	r3, #0
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3708      	adds	r7, #8
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	e000e010 	.word	0xe000e010

080039d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b082      	sub	sp, #8
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	f7ff ff29 	bl	8003830 <__NVIC_SetPriorityGrouping>
}
 80039de:	bf00      	nop
 80039e0:	3708      	adds	r7, #8
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}

080039e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039e6:	b580      	push	{r7, lr}
 80039e8:	b086      	sub	sp, #24
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	4603      	mov	r3, r0
 80039ee:	60b9      	str	r1, [r7, #8]
 80039f0:	607a      	str	r2, [r7, #4]
 80039f2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80039f4:	f7ff ff40 	bl	8003878 <__NVIC_GetPriorityGrouping>
 80039f8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	68b9      	ldr	r1, [r7, #8]
 80039fe:	6978      	ldr	r0, [r7, #20]
 8003a00:	f7ff ff90 	bl	8003924 <NVIC_EncodePriority>
 8003a04:	4602      	mov	r2, r0
 8003a06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a0a:	4611      	mov	r1, r2
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f7ff ff5f 	bl	80038d0 <__NVIC_SetPriority>
}
 8003a12:	bf00      	nop
 8003a14:	3718      	adds	r7, #24
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}

08003a1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a1a:	b580      	push	{r7, lr}
 8003a1c:	b082      	sub	sp, #8
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	4603      	mov	r3, r0
 8003a22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f7ff ff33 	bl	8003894 <__NVIC_EnableIRQ>
}
 8003a2e:	bf00      	nop
 8003a30:	3708      	adds	r7, #8
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}

08003a36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a36:	b580      	push	{r7, lr}
 8003a38:	b082      	sub	sp, #8
 8003a3a:	af00      	add	r7, sp, #0
 8003a3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f7ff ffa4 	bl	800398c <SysTick_Config>
 8003a44:	4603      	mov	r3, r0
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	3708      	adds	r7, #8
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}

08003a4e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003a4e:	b580      	push	{r7, lr}
 8003a50:	b082      	sub	sp, #8
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d101      	bne.n	8003a60 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e014      	b.n	8003a8a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	791b      	ldrb	r3, [r3, #4]
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d105      	bne.n	8003a76 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f7fd fd37 	bl	80014e4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2202      	movs	r2, #2
 8003a7a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2201      	movs	r2, #1
 8003a86:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3708      	adds	r7, #8
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
	...

08003a94 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b08a      	sub	sp, #40	@ 0x28
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d002      	beq.n	8003ab0 <HAL_DAC_ConfigChannel+0x1c>
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d101      	bne.n	8003ab4 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e1a1      	b.n	8003df8 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	795b      	ldrb	r3, [r3, #5]
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d101      	bne.n	8003ac6 <HAL_DAC_ConfigChannel+0x32>
 8003ac2:	2302      	movs	r3, #2
 8003ac4:	e198      	b.n	8003df8 <HAL_DAC_ConfigChannel+0x364>
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2202      	movs	r2, #2
 8003ad0:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	2b04      	cmp	r3, #4
 8003ad8:	d17a      	bne.n	8003bd0 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003ada:	f7fd ffc1 	bl	8001a60 <HAL_GetTick>
 8003ade:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d13d      	bne.n	8003b62 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003ae6:	e018      	b.n	8003b1a <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003ae8:	f7fd ffba 	bl	8001a60 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	69bb      	ldr	r3, [r7, #24]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d911      	bls.n	8003b1a <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003afc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d00a      	beq.n	8003b1a <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	691b      	ldr	r3, [r3, #16]
 8003b08:	f043 0208 	orr.w	r2, r3, #8
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2203      	movs	r2, #3
 8003b14:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e16e      	b.n	8003df8 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d1df      	bne.n	8003ae8 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	68ba      	ldr	r2, [r7, #8]
 8003b2e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b30:	641a      	str	r2, [r3, #64]	@ 0x40
 8003b32:	e020      	b.n	8003b76 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003b34:	f7fd ff94 	bl	8001a60 <HAL_GetTick>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	69bb      	ldr	r3, [r7, #24]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d90f      	bls.n	8003b62 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	da0a      	bge.n	8003b62 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	691b      	ldr	r3, [r3, #16]
 8003b50:	f043 0208 	orr.w	r2, r3, #8
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2203      	movs	r2, #3
 8003b5c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e14a      	b.n	8003df8 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	dbe3      	blt.n	8003b34 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	68ba      	ldr	r2, [r7, #8]
 8003b72:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b74:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	f003 0310 	and.w	r3, r3, #16
 8003b82:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003b86:	fa01 f303 	lsl.w	r3, r1, r3
 8003b8a:	43db      	mvns	r3, r3
 8003b8c:	ea02 0103 	and.w	r1, r2, r3
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f003 0310 	and.w	r3, r3, #16
 8003b9a:	409a      	lsls	r2, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	430a      	orrs	r2, r1
 8003ba2:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f003 0310 	and.w	r3, r3, #16
 8003bb0:	21ff      	movs	r1, #255	@ 0xff
 8003bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb6:	43db      	mvns	r3, r3
 8003bb8:	ea02 0103 	and.w	r1, r2, r3
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	f003 0310 	and.w	r3, r3, #16
 8003bc6:	409a      	lsls	r2, r3
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	430a      	orrs	r2, r1
 8003bce:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	69db      	ldr	r3, [r3, #28]
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d11d      	bne.n	8003c14 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bde:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f003 0310 	and.w	r3, r3, #16
 8003be6:	221f      	movs	r2, #31
 8003be8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bec:	43db      	mvns	r3, r3
 8003bee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	6a1b      	ldr	r3, [r3, #32]
 8003bf8:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f003 0310 	and.w	r3, r3, #16
 8003c00:	697a      	ldr	r2, [r7, #20]
 8003c02:	fa02 f303 	lsl.w	r3, r2, r3
 8003c06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c12:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c1a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f003 0310 	and.w	r3, r3, #16
 8003c22:	2207      	movs	r2, #7
 8003c24:	fa02 f303 	lsl.w	r3, r2, r3
 8003c28:	43db      	mvns	r3, r3
 8003c2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	699b      	ldr	r3, [r3, #24]
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d102      	bne.n	8003c3e <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	623b      	str	r3, [r7, #32]
 8003c3c:	e00f      	b.n	8003c5e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	699b      	ldr	r3, [r3, #24]
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d102      	bne.n	8003c4c <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8003c46:	2301      	movs	r3, #1
 8003c48:	623b      	str	r3, [r7, #32]
 8003c4a:	e008      	b.n	8003c5e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	695b      	ldr	r3, [r3, #20]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d102      	bne.n	8003c5a <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8003c54:	2301      	movs	r3, #1
 8003c56:	623b      	str	r3, [r7, #32]
 8003c58:	e001      	b.n	8003c5e <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	689a      	ldr	r2, [r3, #8]
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	695b      	ldr	r3, [r3, #20]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	6a3a      	ldr	r2, [r7, #32]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f003 0310 	and.w	r3, r3, #16
 8003c74:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c78:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7c:	43db      	mvns	r3, r3
 8003c7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c80:	4013      	ands	r3, r2
 8003c82:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	791b      	ldrb	r3, [r3, #4]
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d102      	bne.n	8003c92 <HAL_DAC_ConfigChannel+0x1fe>
 8003c8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003c90:	e000      	b.n	8003c94 <HAL_DAC_ConfigChannel+0x200>
 8003c92:	2300      	movs	r3, #0
 8003c94:	697a      	ldr	r2, [r7, #20]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f003 0310 	and.w	r3, r3, #16
 8003ca0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca8:	43db      	mvns	r3, r3
 8003caa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cac:	4013      	ands	r3, r2
 8003cae:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	795b      	ldrb	r3, [r3, #5]
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d102      	bne.n	8003cbe <HAL_DAC_ConfigChannel+0x22a>
 8003cb8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003cbc:	e000      	b.n	8003cc0 <HAL_DAC_ConfigChannel+0x22c>
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	697a      	ldr	r2, [r7, #20]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8003cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003ccc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d114      	bne.n	8003d00 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8003cd6:	f003 fe27 	bl	8007928 <HAL_RCC_GetHCLKFreq>
 8003cda:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	4a48      	ldr	r2, [pc, #288]	@ (8003e00 <HAL_DAC_ConfigChannel+0x36c>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d904      	bls.n	8003cee <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8003ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003cea:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cec:	e00f      	b.n	8003d0e <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	4a44      	ldr	r2, [pc, #272]	@ (8003e04 <HAL_DAC_ConfigChannel+0x370>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d90a      	bls.n	8003d0c <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cfe:	e006      	b.n	8003d0e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d06:	4313      	orrs	r3, r2
 8003d08:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d0a:	e000      	b.n	8003d0e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8003d0c:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	f003 0310 	and.w	r3, r3, #16
 8003d14:	697a      	ldr	r2, [r7, #20]
 8003d16:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d26:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	6819      	ldr	r1, [r3, #0]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f003 0310 	and.w	r3, r3, #16
 8003d34:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003d38:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3c:	43da      	mvns	r2, r3
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	400a      	ands	r2, r1
 8003d44:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	f003 0310 	and.w	r3, r3, #16
 8003d54:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003d58:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5c:	43db      	mvns	r3, r3
 8003d5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d60:	4013      	ands	r3, r2
 8003d62:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	f003 0310 	and.w	r3, r3, #16
 8003d70:	697a      	ldr	r2, [r7, #20]
 8003d72:	fa02 f303 	lsl.w	r3, r2, r3
 8003d76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d82:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	6819      	ldr	r1, [r3, #0]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f003 0310 	and.w	r3, r3, #16
 8003d90:	22c0      	movs	r2, #192	@ 0xc0
 8003d92:	fa02 f303 	lsl.w	r3, r2, r3
 8003d96:	43da      	mvns	r2, r3
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	400a      	ands	r2, r1
 8003d9e:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	089b      	lsrs	r3, r3, #2
 8003da6:	f003 030f 	and.w	r3, r3, #15
 8003daa:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	691b      	ldr	r3, [r3, #16]
 8003db0:	089b      	lsrs	r3, r3, #2
 8003db2:	021b      	lsls	r3, r3, #8
 8003db4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003db8:	697a      	ldr	r2, [r7, #20]
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	f003 0310 	and.w	r3, r3, #16
 8003dca:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8003dce:	fa01 f303 	lsl.w	r3, r1, r3
 8003dd2:	43db      	mvns	r3, r3
 8003dd4:	ea02 0103 	and.w	r1, r2, r3
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f003 0310 	and.w	r3, r3, #16
 8003dde:	697a      	ldr	r2, [r7, #20]
 8003de0:	409a      	lsls	r2, r3
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	430a      	orrs	r2, r1
 8003de8:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2201      	movs	r2, #1
 8003dee:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2200      	movs	r2, #0
 8003df4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003df6:	7ffb      	ldrb	r3, [r7, #31]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3728      	adds	r7, #40	@ 0x28
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	09896800 	.word	0x09896800
 8003e04:	04c4b400 	.word	0x04c4b400

08003e08 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b085      	sub	sp, #20
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e10:	2300      	movs	r3, #0
 8003e12:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	2b02      	cmp	r3, #2
 8003e1e:	d005      	beq.n	8003e2c <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2204      	movs	r2, #4
 8003e24:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	73fb      	strb	r3, [r7, #15]
 8003e2a:	e037      	b.n	8003e9c <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f022 020e 	bic.w	r2, r2, #14
 8003e3a:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e46:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003e4a:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f022 0201 	bic.w	r2, r2, #1
 8003e5a:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e60:	f003 021f 	and.w	r2, r3, #31
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e68:	2101      	movs	r1, #1
 8003e6a:	fa01 f202 	lsl.w	r2, r1, r2
 8003e6e:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003e78:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d00c      	beq.n	8003e9c <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e8c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003e90:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003e9a:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3714      	adds	r7, #20
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr

08003eba <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003eba:	b580      	push	{r7, lr}
 8003ebc:	b084      	sub	sp, #16
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	2b02      	cmp	r3, #2
 8003ed0:	d00d      	beq.n	8003eee <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2204      	movs	r2, #4
 8003ed6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	73fb      	strb	r3, [r7, #15]
 8003eec:	e047      	b.n	8003f7e <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f022 020e 	bic.w	r2, r2, #14
 8003efc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f022 0201 	bic.w	r2, r2, #1
 8003f0c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f18:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003f1c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f22:	f003 021f 	and.w	r2, r3, #31
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f2a:	2101      	movs	r1, #1
 8003f2c:	fa01 f202 	lsl.w	r2, r1, r2
 8003f30:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f36:	687a      	ldr	r2, [r7, #4]
 8003f38:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003f3a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d00c      	beq.n	8003f5e <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f4e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003f52:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003f5c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2201      	movs	r2, #1
 8003f62:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d003      	beq.n	8003f7e <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	4798      	blx	r3
    }
  }
  return status;
 8003f7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	3710      	adds	r7, #16
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}

08003f88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b087      	sub	sp, #28
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003f92:	2300      	movs	r3, #0
 8003f94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003f96:	e15a      	b.n	800424e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	2101      	movs	r1, #1
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	fa01 f303 	lsl.w	r3, r1, r3
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	f000 814c 	beq.w	8004248 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f003 0303 	and.w	r3, r3, #3
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d005      	beq.n	8003fc8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d130      	bne.n	800402a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	005b      	lsls	r3, r3, #1
 8003fd2:	2203      	movs	r2, #3
 8003fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd8:	43db      	mvns	r3, r3
 8003fda:	693a      	ldr	r2, [r7, #16]
 8003fdc:	4013      	ands	r3, r2
 8003fde:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	68da      	ldr	r2, [r3, #12]
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	005b      	lsls	r3, r3, #1
 8003fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fec:	693a      	ldr	r2, [r7, #16]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	693a      	ldr	r2, [r7, #16]
 8003ff6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ffe:	2201      	movs	r2, #1
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	fa02 f303 	lsl.w	r3, r2, r3
 8004006:	43db      	mvns	r3, r3
 8004008:	693a      	ldr	r2, [r7, #16]
 800400a:	4013      	ands	r3, r2
 800400c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	091b      	lsrs	r3, r3, #4
 8004014:	f003 0201 	and.w	r2, r3, #1
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	fa02 f303 	lsl.w	r3, r2, r3
 800401e:	693a      	ldr	r2, [r7, #16]
 8004020:	4313      	orrs	r3, r2
 8004022:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	693a      	ldr	r2, [r7, #16]
 8004028:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	f003 0303 	and.w	r3, r3, #3
 8004032:	2b03      	cmp	r3, #3
 8004034:	d017      	beq.n	8004066 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	68db      	ldr	r3, [r3, #12]
 800403a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	005b      	lsls	r3, r3, #1
 8004040:	2203      	movs	r2, #3
 8004042:	fa02 f303 	lsl.w	r3, r2, r3
 8004046:	43db      	mvns	r3, r3
 8004048:	693a      	ldr	r2, [r7, #16]
 800404a:	4013      	ands	r3, r2
 800404c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	689a      	ldr	r2, [r3, #8]
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	005b      	lsls	r3, r3, #1
 8004056:	fa02 f303 	lsl.w	r3, r2, r3
 800405a:	693a      	ldr	r2, [r7, #16]
 800405c:	4313      	orrs	r3, r2
 800405e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	693a      	ldr	r2, [r7, #16]
 8004064:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	f003 0303 	and.w	r3, r3, #3
 800406e:	2b02      	cmp	r3, #2
 8004070:	d123      	bne.n	80040ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	08da      	lsrs	r2, r3, #3
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	3208      	adds	r2, #8
 800407a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800407e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	f003 0307 	and.w	r3, r3, #7
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	220f      	movs	r2, #15
 800408a:	fa02 f303 	lsl.w	r3, r2, r3
 800408e:	43db      	mvns	r3, r3
 8004090:	693a      	ldr	r2, [r7, #16]
 8004092:	4013      	ands	r3, r2
 8004094:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	691a      	ldr	r2, [r3, #16]
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	f003 0307 	and.w	r3, r3, #7
 80040a0:	009b      	lsls	r3, r3, #2
 80040a2:	fa02 f303 	lsl.w	r3, r2, r3
 80040a6:	693a      	ldr	r2, [r7, #16]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	08da      	lsrs	r2, r3, #3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	3208      	adds	r2, #8
 80040b4:	6939      	ldr	r1, [r7, #16]
 80040b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	005b      	lsls	r3, r3, #1
 80040c4:	2203      	movs	r2, #3
 80040c6:	fa02 f303 	lsl.w	r3, r2, r3
 80040ca:	43db      	mvns	r3, r3
 80040cc:	693a      	ldr	r2, [r7, #16]
 80040ce:	4013      	ands	r3, r2
 80040d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	f003 0203 	and.w	r2, r3, #3
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	005b      	lsls	r3, r3, #1
 80040de:	fa02 f303 	lsl.w	r3, r2, r3
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	693a      	ldr	r2, [r7, #16]
 80040ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	f000 80a6 	beq.w	8004248 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040fc:	4b5b      	ldr	r3, [pc, #364]	@ (800426c <HAL_GPIO_Init+0x2e4>)
 80040fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004100:	4a5a      	ldr	r2, [pc, #360]	@ (800426c <HAL_GPIO_Init+0x2e4>)
 8004102:	f043 0301 	orr.w	r3, r3, #1
 8004106:	6613      	str	r3, [r2, #96]	@ 0x60
 8004108:	4b58      	ldr	r3, [pc, #352]	@ (800426c <HAL_GPIO_Init+0x2e4>)
 800410a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800410c:	f003 0301 	and.w	r3, r3, #1
 8004110:	60bb      	str	r3, [r7, #8]
 8004112:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004114:	4a56      	ldr	r2, [pc, #344]	@ (8004270 <HAL_GPIO_Init+0x2e8>)
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	089b      	lsrs	r3, r3, #2
 800411a:	3302      	adds	r3, #2
 800411c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004120:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	f003 0303 	and.w	r3, r3, #3
 8004128:	009b      	lsls	r3, r3, #2
 800412a:	220f      	movs	r2, #15
 800412c:	fa02 f303 	lsl.w	r3, r2, r3
 8004130:	43db      	mvns	r3, r3
 8004132:	693a      	ldr	r2, [r7, #16]
 8004134:	4013      	ands	r3, r2
 8004136:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800413e:	d01f      	beq.n	8004180 <HAL_GPIO_Init+0x1f8>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	4a4c      	ldr	r2, [pc, #304]	@ (8004274 <HAL_GPIO_Init+0x2ec>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d019      	beq.n	800417c <HAL_GPIO_Init+0x1f4>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	4a4b      	ldr	r2, [pc, #300]	@ (8004278 <HAL_GPIO_Init+0x2f0>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d013      	beq.n	8004178 <HAL_GPIO_Init+0x1f0>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	4a4a      	ldr	r2, [pc, #296]	@ (800427c <HAL_GPIO_Init+0x2f4>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d00d      	beq.n	8004174 <HAL_GPIO_Init+0x1ec>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	4a49      	ldr	r2, [pc, #292]	@ (8004280 <HAL_GPIO_Init+0x2f8>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d007      	beq.n	8004170 <HAL_GPIO_Init+0x1e8>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	4a48      	ldr	r2, [pc, #288]	@ (8004284 <HAL_GPIO_Init+0x2fc>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d101      	bne.n	800416c <HAL_GPIO_Init+0x1e4>
 8004168:	2305      	movs	r3, #5
 800416a:	e00a      	b.n	8004182 <HAL_GPIO_Init+0x1fa>
 800416c:	2306      	movs	r3, #6
 800416e:	e008      	b.n	8004182 <HAL_GPIO_Init+0x1fa>
 8004170:	2304      	movs	r3, #4
 8004172:	e006      	b.n	8004182 <HAL_GPIO_Init+0x1fa>
 8004174:	2303      	movs	r3, #3
 8004176:	e004      	b.n	8004182 <HAL_GPIO_Init+0x1fa>
 8004178:	2302      	movs	r3, #2
 800417a:	e002      	b.n	8004182 <HAL_GPIO_Init+0x1fa>
 800417c:	2301      	movs	r3, #1
 800417e:	e000      	b.n	8004182 <HAL_GPIO_Init+0x1fa>
 8004180:	2300      	movs	r3, #0
 8004182:	697a      	ldr	r2, [r7, #20]
 8004184:	f002 0203 	and.w	r2, r2, #3
 8004188:	0092      	lsls	r2, r2, #2
 800418a:	4093      	lsls	r3, r2
 800418c:	693a      	ldr	r2, [r7, #16]
 800418e:	4313      	orrs	r3, r2
 8004190:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004192:	4937      	ldr	r1, [pc, #220]	@ (8004270 <HAL_GPIO_Init+0x2e8>)
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	089b      	lsrs	r3, r3, #2
 8004198:	3302      	adds	r3, #2
 800419a:	693a      	ldr	r2, [r7, #16]
 800419c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80041a0:	4b39      	ldr	r3, [pc, #228]	@ (8004288 <HAL_GPIO_Init+0x300>)
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	43db      	mvns	r3, r3
 80041aa:	693a      	ldr	r2, [r7, #16]
 80041ac:	4013      	ands	r3, r2
 80041ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d003      	beq.n	80041c4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80041bc:	693a      	ldr	r2, [r7, #16]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	4313      	orrs	r3, r2
 80041c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80041c4:	4a30      	ldr	r2, [pc, #192]	@ (8004288 <HAL_GPIO_Init+0x300>)
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80041ca:	4b2f      	ldr	r3, [pc, #188]	@ (8004288 <HAL_GPIO_Init+0x300>)
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	43db      	mvns	r3, r3
 80041d4:	693a      	ldr	r2, [r7, #16]
 80041d6:	4013      	ands	r3, r2
 80041d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d003      	beq.n	80041ee <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80041e6:	693a      	ldr	r2, [r7, #16]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80041ee:	4a26      	ldr	r2, [pc, #152]	@ (8004288 <HAL_GPIO_Init+0x300>)
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80041f4:	4b24      	ldr	r3, [pc, #144]	@ (8004288 <HAL_GPIO_Init+0x300>)
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	43db      	mvns	r3, r3
 80041fe:	693a      	ldr	r2, [r7, #16]
 8004200:	4013      	ands	r3, r2
 8004202:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800420c:	2b00      	cmp	r3, #0
 800420e:	d003      	beq.n	8004218 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004210:	693a      	ldr	r2, [r7, #16]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	4313      	orrs	r3, r2
 8004216:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004218:	4a1b      	ldr	r2, [pc, #108]	@ (8004288 <HAL_GPIO_Init+0x300>)
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800421e:	4b1a      	ldr	r3, [pc, #104]	@ (8004288 <HAL_GPIO_Init+0x300>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	43db      	mvns	r3, r3
 8004228:	693a      	ldr	r2, [r7, #16]
 800422a:	4013      	ands	r3, r2
 800422c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004236:	2b00      	cmp	r3, #0
 8004238:	d003      	beq.n	8004242 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800423a:	693a      	ldr	r2, [r7, #16]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	4313      	orrs	r3, r2
 8004240:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004242:	4a11      	ldr	r2, [pc, #68]	@ (8004288 <HAL_GPIO_Init+0x300>)
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	3301      	adds	r3, #1
 800424c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	fa22 f303 	lsr.w	r3, r2, r3
 8004258:	2b00      	cmp	r3, #0
 800425a:	f47f ae9d 	bne.w	8003f98 <HAL_GPIO_Init+0x10>
  }
}
 800425e:	bf00      	nop
 8004260:	bf00      	nop
 8004262:	371c      	adds	r7, #28
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr
 800426c:	40021000 	.word	0x40021000
 8004270:	40010000 	.word	0x40010000
 8004274:	48000400 	.word	0x48000400
 8004278:	48000800 	.word	0x48000800
 800427c:	48000c00 	.word	0x48000c00
 8004280:	48001000 	.word	0x48001000
 8004284:	48001400 	.word	0x48001400
 8004288:	40010400 	.word	0x40010400

0800428c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800428c:	b480      	push	{r7}
 800428e:	b085      	sub	sp, #20
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	460b      	mov	r3, r1
 8004296:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	691a      	ldr	r2, [r3, #16]
 800429c:	887b      	ldrh	r3, [r7, #2]
 800429e:	4013      	ands	r3, r2
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d002      	beq.n	80042aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80042a4:	2301      	movs	r3, #1
 80042a6:	73fb      	strb	r3, [r7, #15]
 80042a8:	e001      	b.n	80042ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80042aa:	2300      	movs	r3, #0
 80042ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80042ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	3714      	adds	r7, #20
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr

080042bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	460b      	mov	r3, r1
 80042c6:	807b      	strh	r3, [r7, #2]
 80042c8:	4613      	mov	r3, r2
 80042ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80042cc:	787b      	ldrb	r3, [r7, #1]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d003      	beq.n	80042da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80042d2:	887a      	ldrh	r2, [r7, #2]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80042d8:	e002      	b.n	80042e0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80042da:	887a      	ldrh	r2, [r7, #2]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80042e0:	bf00      	nop
 80042e2:	370c      	adds	r7, #12
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr

080042ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b082      	sub	sp, #8
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	4603      	mov	r3, r0
 80042f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80042f6:	4b08      	ldr	r3, [pc, #32]	@ (8004318 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80042f8:	695a      	ldr	r2, [r3, #20]
 80042fa:	88fb      	ldrh	r3, [r7, #6]
 80042fc:	4013      	ands	r3, r2
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d006      	beq.n	8004310 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004302:	4a05      	ldr	r2, [pc, #20]	@ (8004318 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004304:	88fb      	ldrh	r3, [r7, #6]
 8004306:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004308:	88fb      	ldrh	r3, [r7, #6]
 800430a:	4618      	mov	r0, r3
 800430c:	f000 f806 	bl	800431c <HAL_GPIO_EXTI_Callback>
  }
}
 8004310:	bf00      	nop
 8004312:	3708      	adds	r7, #8
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}
 8004318:	40010400 	.word	0x40010400

0800431c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800431c:	b480      	push	{r7}
 800431e:	b083      	sub	sp, #12
 8004320:	af00      	add	r7, sp, #0
 8004322:	4603      	mov	r3, r0
 8004324:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004326:	bf00      	nop
 8004328:	370c      	adds	r7, #12
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr
	...

08004334 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef *hhrtim)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b086      	sub	sp, #24
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if (hhrtim == NULL)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d101      	bne.n	8004346 <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e0be      	b.n	80044c4 <HAL_HRTIM_Init+0x190>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2202      	movs	r2, #2
 800434a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2200      	movs	r2, #0
 800436a:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2200      	movs	r2, #0
 8004372:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2200      	movs	r2, #0
 800437a:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
  hhrtim->hdmaTimerF = (DMA_HandleTypeDef *)NULL;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	f003 0301 	and.w	r3, r3, #1
 800438e:	2b00      	cmp	r3, #0
 8004390:	d02e      	beq.n	80043f0 <HAL_HRTIM_Init+0xbc>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a4d      	ldr	r2, [pc, #308]	@ (80044cc <HAL_HRTIM_Init+0x198>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d10b      	bne.n	80043b4 <HAL_HRTIM_Init+0x80>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 800439c:	4b4c      	ldr	r3, [pc, #304]	@ (80044d0 <HAL_HRTIM_Init+0x19c>)
 800439e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043a0:	4a4b      	ldr	r2, [pc, #300]	@ (80044d0 <HAL_HRTIM_Init+0x19c>)
 80043a2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80043a6:	6613      	str	r3, [r2, #96]	@ 0x60
 80043a8:	4b49      	ldr	r3, [pc, #292]	@ (80044d0 <HAL_HRTIM_Init+0x19c>)
 80043aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043ac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80043b0:	60fb      	str	r3, [r7, #12]
 80043b2:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80043c2:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	691b      	ldr	r3, [r3, #16]
 80043c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80043cc:	693a      	ldr	r2, [r7, #16]
 80043ce:	4313      	orrs	r3, r2
 80043d0:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80043d8:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	695b      	ldr	r3, [r3, #20]
 80043de:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80043e2:	693a      	ldr	r2, [r7, #16]
 80043e4:	4313      	orrs	r3, r2
 80043e6:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	693a      	ldr	r2, [r7, #16]
 80043ee:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f7fd f8bf 	bl	8001574 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	f003 0302 	and.w	r3, r3, #2
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d012      	beq.n	8004428 <HAL_HRTIM_Init+0xf4>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004410:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	68db      	ldr	r3, [r3, #12]
 8004416:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800441a:	693a      	ldr	r2, [r7, #16]
 800441c:	4313      	orrs	r3, r2
 800441e:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	693a      	ldr	r2, [r7, #16]
 8004426:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2201      	movs	r2, #1
 800442c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8004438:	2300      	movs	r3, #0
 800443a:	75fb      	strb	r3, [r7, #23]
 800443c:	e03e      	b.n	80044bc <HAL_HRTIM_Init+0x188>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 800443e:	7dfa      	ldrb	r2, [r7, #23]
 8004440:	6879      	ldr	r1, [r7, #4]
 8004442:	4613      	mov	r3, r2
 8004444:	00db      	lsls	r3, r3, #3
 8004446:	1a9b      	subs	r3, r3, r2
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	440b      	add	r3, r1
 800444c:	3318      	adds	r3, #24
 800444e:	2200      	movs	r2, #0
 8004450:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8004452:	7dfa      	ldrb	r2, [r7, #23]
 8004454:	6879      	ldr	r1, [r7, #4]
 8004456:	4613      	mov	r3, r2
 8004458:	00db      	lsls	r3, r3, #3
 800445a:	1a9b      	subs	r3, r3, r2
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	440b      	add	r3, r1
 8004460:	331c      	adds	r3, #28
 8004462:	2200      	movs	r2, #0
 8004464:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8004466:	7dfa      	ldrb	r2, [r7, #23]
 8004468:	6879      	ldr	r1, [r7, #4]
 800446a:	4613      	mov	r3, r2
 800446c:	00db      	lsls	r3, r3, #3
 800446e:	1a9b      	subs	r3, r3, r2
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	440b      	add	r3, r1
 8004474:	3320      	adds	r3, #32
 8004476:	2200      	movs	r2, #0
 8004478:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 800447a:	7dfa      	ldrb	r2, [r7, #23]
 800447c:	6879      	ldr	r1, [r7, #4]
 800447e:	4613      	mov	r3, r2
 8004480:	00db      	lsls	r3, r3, #3
 8004482:	1a9b      	subs	r3, r3, r2
 8004484:	009b      	lsls	r3, r3, #2
 8004486:	440b      	add	r3, r1
 8004488:	3324      	adds	r3, #36	@ 0x24
 800448a:	2200      	movs	r2, #0
 800448c:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 800448e:	7dfa      	ldrb	r2, [r7, #23]
 8004490:	6879      	ldr	r1, [r7, #4]
 8004492:	4613      	mov	r3, r2
 8004494:	00db      	lsls	r3, r3, #3
 8004496:	1a9b      	subs	r3, r3, r2
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	440b      	add	r3, r1
 800449c:	3328      	adds	r3, #40	@ 0x28
 800449e:	2200      	movs	r2, #0
 80044a0:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 80044a2:	7dfa      	ldrb	r2, [r7, #23]
 80044a4:	6879      	ldr	r1, [r7, #4]
 80044a6:	4613      	mov	r3, r2
 80044a8:	00db      	lsls	r3, r3, #3
 80044aa:	1a9b      	subs	r3, r3, r2
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	440b      	add	r3, r1
 80044b0:	3330      	adds	r3, #48	@ 0x30
 80044b2:	2200      	movs	r2, #0
 80044b4:	601a      	str	r2, [r3, #0]
       timer_idx++)
 80044b6:	7dfb      	ldrb	r3, [r7, #23]
 80044b8:	3301      	adds	r3, #1
 80044ba:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 80044bc:	7dfb      	ldrb	r3, [r7, #23]
 80044be:	2b06      	cmp	r3, #6
 80044c0:	d9bd      	bls.n	800443e <HAL_HRTIM_Init+0x10a>
  }

  return HAL_OK;
 80044c2:	2300      	movs	r3, #0
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3718      	adds	r7, #24
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	40016800 	.word	0x40016800
 80044d0:	40021000 	.word	0x40021000

080044d4 <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t CalibrationRate)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d101      	bne.n	80044ec <HAL_HRTIM_DLLCalibrationStart+0x18>
 80044e8:	2302      	movs	r3, #2
 80044ea:	e045      	b.n	8004578 <HAL_HRTIM_DLLCalibrationStart+0xa4>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2201      	movs	r2, #1
 80044f0:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2202      	movs	r2, #2
 80044f8:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004502:	d114      	bne.n	800452e <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f022 0202 	bic.w	r2, r2, #2
 8004514:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f042 0201 	orr.w	r2, r2, #1
 8004528:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
 800452c:	e01f      	b.n	800456e <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f042 0202 	orr.w	r2, r2, #2
 800453e:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 800454a:	f023 010c 	bic.w	r1, r3, #12
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	683a      	ldr	r2, [r7, #0]
 8004554:	430a      	orrs	r2, r1
 8004556:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f042 0201 	orr.w	r2, r2, #1
 800456a:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2201      	movs	r2, #1
 8004572:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 8004576:	2300      	movs	r3, #0
}
 8004578:	4618      	mov	r0, r3
 800457a:	370c      	adds	r7, #12
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr

08004584 <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef *hhrtim,
                                                  uint32_t Timeout)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 800458e:	f7fd fa67 	bl	8001a60 <HAL_GetTick>
 8004592:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8004594:	e014      	b.n	80045c0 <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800459c:	d010      	beq.n	80045c0 <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800459e:	f7fd fa5f 	bl	8001a60 <HAL_GetTick>
 80045a2:	4602      	mov	r2, r0
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	1ad3      	subs	r3, r2, r3
 80045a8:	683a      	ldr	r2, [r7, #0]
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d302      	bcc.n	80045b4 <HAL_HRTIM_PollForDLLCalibration+0x30>
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d105      	bne.n	80045c0 <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2207      	movs	r2, #7
 80045b8:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
        return HAL_TIMEOUT;
 80045bc:	2303      	movs	r3, #3
 80045be:	e011      	b.n	80045e4 <HAL_HRTIM_PollForDLLCalibration+0x60>
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 80045c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045d0:	d1e1      	bne.n	8004596 <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2201      	movs	r2, #1
 80045d6:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80045e2:	2300      	movs	r3, #0
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	3710      	adds	r7, #16
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	60b9      	str	r1, [r7, #8]
 80045f6:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80045fe:	b2db      	uxtb	r3, r3
 8004600:	2b02      	cmp	r3, #2
 8004602:	d101      	bne.n	8004608 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
    return HAL_BUSY;
 8004604:	2302      	movs	r3, #2
 8004606:	e015      	b.n	8004634 <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2202      	movs	r2, #2
 800460c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	2b06      	cmp	r3, #6
 8004614:	d104      	bne.n	8004620 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 8004616:	6879      	ldr	r1, [r7, #4]
 8004618:	68f8      	ldr	r0, [r7, #12]
 800461a:	f000 fa19 	bl	8004a50 <HRTIM_MasterBase_Config>
 800461e:	e004      	b.n	800462a <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8004620:	687a      	ldr	r2, [r7, #4]
 8004622:	68b9      	ldr	r1, [r7, #8]
 8004624:	68f8      	ldr	r0, [r7, #12]
 8004626:	f000 fa42 	bl	8004aae <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2201      	movs	r2, #1
 800462e:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 8004632:	2300      	movs	r3, #0
}
 8004634:	4618      	mov	r0, r3
 8004636:	3710      	adds	r7, #16
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}

0800463c <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	60f8      	str	r0, [r7, #12]
 8004644:	60b9      	str	r1, [r7, #8]
 8004646:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800464e:	b2db      	uxtb	r3, r3
 8004650:	2b02      	cmp	r3, #2
 8004652:	d101      	bne.n	8004658 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
    return HAL_BUSY;
 8004654:	2302      	movs	r3, #2
 8004656:	e07a      	b.n	800474e <HAL_HRTIM_WaveformTimerConfig+0x112>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800465e:	2b01      	cmp	r3, #1
 8004660:	d101      	bne.n	8004666 <HAL_HRTIM_WaveformTimerConfig+0x2a>
 8004662:	2302      	movs	r3, #2
 8004664:	e073      	b.n	800474e <HAL_HRTIM_WaveformTimerConfig+0x112>
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2201      	movs	r2, #1
 800466a:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2202      	movs	r2, #2
 8004672:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	2b06      	cmp	r3, #6
 800467a:	d104      	bne.n	8004686 <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 800467c:	6879      	ldr	r1, [r7, #4]
 800467e:	68f8      	ldr	r0, [r7, #12]
 8004680:	f000 fa55 	bl	8004b2e <HRTIM_MasterWaveform_Config>
 8004684:	e004      	b.n	8004690 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));
    assert_param(IS_HRTIM_TIMSYNCUPDATE(pTimerCfg->ReSyncUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	68b9      	ldr	r1, [r7, #8]
 800468a:	68f8      	ldr	r0, [r7, #12]
 800468c:	f000 faec 	bl	8004c68 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6819      	ldr	r1, [r3, #0]
 8004694:	68f8      	ldr	r0, [r7, #12]
 8004696:	68ba      	ldr	r2, [r7, #8]
 8004698:	4613      	mov	r3, r2
 800469a:	00db      	lsls	r3, r3, #3
 800469c:	1a9b      	subs	r3, r3, r2
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	4403      	add	r3, r0
 80046a2:	3320      	adds	r3, #32
 80046a4:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6859      	ldr	r1, [r3, #4]
 80046aa:	68f8      	ldr	r0, [r7, #12]
 80046ac:	68ba      	ldr	r2, [r7, #8]
 80046ae:	4613      	mov	r3, r2
 80046b0:	00db      	lsls	r3, r3, #3
 80046b2:	1a9b      	subs	r3, r3, r2
 80046b4:	009b      	lsls	r3, r3, #2
 80046b6:	4403      	add	r3, r0
 80046b8:	3324      	adds	r3, #36	@ 0x24
 80046ba:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6899      	ldr	r1, [r3, #8]
 80046c0:	68f8      	ldr	r0, [r7, #12]
 80046c2:	68ba      	ldr	r2, [r7, #8]
 80046c4:	4613      	mov	r3, r2
 80046c6:	00db      	lsls	r3, r3, #3
 80046c8:	1a9b      	subs	r3, r3, r2
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	4403      	add	r3, r0
 80046ce:	3328      	adds	r3, #40	@ 0x28
 80046d0:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	68d9      	ldr	r1, [r3, #12]
 80046d6:	68f8      	ldr	r0, [r7, #12]
 80046d8:	68ba      	ldr	r2, [r7, #8]
 80046da:	4613      	mov	r3, r2
 80046dc:	00db      	lsls	r3, r3, #3
 80046de:	1a9b      	subs	r3, r3, r2
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	4403      	add	r3, r0
 80046e4:	332c      	adds	r3, #44	@ 0x2c
 80046e6:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6919      	ldr	r1, [r3, #16]
 80046ec:	68f8      	ldr	r0, [r7, #12]
 80046ee:	68ba      	ldr	r2, [r7, #8]
 80046f0:	4613      	mov	r3, r2
 80046f2:	00db      	lsls	r3, r3, #3
 80046f4:	1a9b      	subs	r3, r3, r2
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	4403      	add	r3, r0
 80046fa:	3330      	adds	r3, #48	@ 0x30
 80046fc:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 80046fe:	68b9      	ldr	r1, [r7, #8]
 8004700:	68f8      	ldr	r0, [r7, #12]
 8004702:	f000 fd7f 	bl	8005204 <HRTIM_ForceRegistersUpdate>

  /* Configure slave timer update re-synchronization */
  if ((TimerIdx != HRTIM_TIMERINDEX_MASTER)
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	2b06      	cmp	r3, #6
 800470a:	d017      	beq.n	800473c <HAL_HRTIM_WaveformTimerConfig+0x100>
      && (pTimerCfg->UpdateGating == HRTIM_UPDATEGATING_INDEPENDENT))
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004710:	2b00      	cmp	r3, #0
 8004712:	d113      	bne.n	800473c <HAL_HRTIM_WaveformTimerConfig+0x100>
  {
    MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR,
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	3301      	adds	r3, #1
 800471c:	01db      	lsls	r3, r3, #7
 800471e:	4413      	add	r3, r2
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800472a:	025b      	lsls	r3, r3, #9
 800472c:	68f9      	ldr	r1, [r7, #12]
 800472e:	6809      	ldr	r1, [r1, #0]
 8004730:	431a      	orrs	r2, r3
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	3301      	adds	r3, #1
 8004736:	01db      	lsls	r3, r3, #7
 8004738:	440b      	add	r3, r1
 800473a:	601a      	str	r2, [r3, #0]
               HRTIM_TIMCR_RSYNCU_Msk,
               pTimerCfg->ReSyncUpdate << HRTIM_TIMCR_RSYNCU_Pos);
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2200      	movs	r2, #0
 8004748:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800474c:	2300      	movs	r3, #0
}
 800474e:	4618      	mov	r0, r3
 8004750:	3710      	adds	r7, #16
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}

08004756 <HAL_HRTIM_WaveformTimerControl>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerControl(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 8004756:	b580      	push	{r7, lr}
 8004758:	b084      	sub	sp, #16
 800475a:	af00      	add	r7, sp, #0
 800475c:	60f8      	str	r0, [r7, #12]
 800475e:	60b9      	str	r1, [r7, #8]
 8004760:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMERGTCMP1(pTimerCtl->GreaterCMP1));
  assert_param(IS_HRTIM_DUALDAC_RESET(pTimerCtl->DualChannelDacReset));
  assert_param(IS_HRTIM_DUALDAC_STEP(pTimerCtl->DualChannelDacStep));
  assert_param(IS_HRTIM_DUALDAC_ENABLE(pTimerCtl->DualChannelDacEnable));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004768:	b2db      	uxtb	r3, r3
 800476a:	2b02      	cmp	r3, #2
 800476c:	d101      	bne.n	8004772 <HAL_HRTIM_WaveformTimerControl+0x1c>
  {
    return HAL_BUSY;
 800476e:	2302      	movs	r3, #2
 8004770:	e020      	b.n	80047b4 <HAL_HRTIM_WaveformTimerControl+0x5e>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004778:	2b01      	cmp	r3, #1
 800477a:	d101      	bne.n	8004780 <HAL_HRTIM_WaveformTimerControl+0x2a>
 800477c:	2302      	movs	r3, #2
 800477e:	e019      	b.n	80047b4 <HAL_HRTIM_WaveformTimerControl+0x5e>
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2202      	movs	r2, #2
 800478c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure timing unit */
  HRTIM_TimingUnitWaveform_Control(hhrtim, TimerIdx, pTimerCtl);
 8004790:	687a      	ldr	r2, [r7, #4]
 8004792:	68b9      	ldr	r1, [r7, #8]
 8004794:	68f8      	ldr	r0, [r7, #12]
 8004796:	f000 fbed 	bl	8004f74 <HRTIM_TimingUnitWaveform_Control>

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 800479a:	68b9      	ldr	r1, [r7, #8]
 800479c:	68f8      	ldr	r0, [r7, #12]
 800479e:	f000 fd31 	bl	8005204 <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2201      	movs	r2, #1
 80047a6:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80047b2:	2300      	movs	r3, #0
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3710      	adds	r7, #16
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}

080047bc <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 uint32_t Output,
                                                 const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b084      	sub	sp, #16
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	60f8      	str	r0, [r7, #12]
 80047c4:	60b9      	str	r1, [r7, #8]
 80047c6:	607a      	str	r2, [r7, #4]
 80047c8:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	2b02      	cmp	r3, #2
 80047d4:	d101      	bne.n	80047da <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
    return HAL_BUSY;
 80047d6:	2302      	movs	r3, #2
 80047d8:	e01d      	b.n	8004816 <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d101      	bne.n	80047e8 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 80047e4:	2302      	movs	r3, #2
 80047e6:	e016      	b.n	8004816 <HAL_HRTIM_WaveformOutputConfig+0x5a>
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2201      	movs	r2, #1
 80047ec:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2202      	movs	r2, #2
 80047f4:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	68b9      	ldr	r1, [r7, #8]
 80047fe:	68f8      	ldr	r0, [r7, #12]
 8004800:	f000 fc18 	bl	8005034 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2200      	movs	r2, #0
 8004810:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004814:	2300      	movs	r3, #0
}
 8004816:	4618      	mov	r0, r3
 8004818:	3710      	adds	r7, #16
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}

0800481e <HAL_HRTIM_IRQHandler>:
  *                   This parameter can be any value of HRTIM_Timer_Index
  * @retval None
  */
void HAL_HRTIM_IRQHandler(HRTIM_HandleTypeDef *hhrtim,
                          uint32_t TimerIdx)
{
 800481e:	b580      	push	{r7, lr}
 8004820:	b082      	sub	sp, #8
 8004822:	af00      	add	r7, sp, #0
 8004824:	6078      	str	r0, [r7, #4]
 8004826:	6039      	str	r1, [r7, #0]
  /* HRTIM interrupts handling */
  if (TimerIdx == HRTIM_TIMERINDEX_COMMON)
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	2bff      	cmp	r3, #255	@ 0xff
 800482c:	d103      	bne.n	8004836 <HAL_HRTIM_IRQHandler+0x18>
  {
    HRTIM_HRTIM_ISR(hhrtim);
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f000 fd56 	bl	80052e0 <HRTIM_HRTIM_ISR>
  {
    /* Timing unit related interrupts handling */
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
  }

}
 8004834:	e00a      	b.n	800484c <HAL_HRTIM_IRQHandler+0x2e>
  else if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	2b06      	cmp	r3, #6
 800483a:	d103      	bne.n	8004844 <HAL_HRTIM_IRQHandler+0x26>
    HRTIM_Master_ISR(hhrtim);
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f000 fddf 	bl	8005400 <HRTIM_Master_ISR>
}
 8004842:	e003      	b.n	800484c <HAL_HRTIM_IRQHandler+0x2e>
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
 8004844:	6839      	ldr	r1, [r7, #0]
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f000 fe9f 	bl	800558a <HRTIM_Timer_ISR>
}
 800484c:	bf00      	nop
 800484e:	3708      	adds	r7, #8
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}

08004854 <HAL_HRTIM_Fault1Callback>:
  * @brief  Callback function invoked when a fault 1 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle  * @retval None
  * @retval None
  */
__weak void HAL_HRTIM_Fault1Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004854:	b480      	push	{r7}
 8004856:	b083      	sub	sp, #12
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault1Callback could be implemented in the user file
   */
}
 800485c:	bf00      	nop
 800485e:	370c      	adds	r7, #12
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr

08004868 <HAL_HRTIM_Fault2Callback>:
  * @brief  Callback function invoked when a fault 2 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault2Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault2Callback could be implemented in the user file
   */
}
 8004870:	bf00      	nop
 8004872:	370c      	adds	r7, #12
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <HAL_HRTIM_Fault3Callback>:
  * @brief  Callback function invoked when a fault 3 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault3Callback(HRTIM_HandleTypeDef *hhrtim)
{
 800487c:	b480      	push	{r7}
 800487e:	b083      	sub	sp, #12
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault3Callback could be implemented in the user file
   */
}
 8004884:	bf00      	nop
 8004886:	370c      	adds	r7, #12
 8004888:	46bd      	mov	sp, r7
 800488a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488e:	4770      	bx	lr

08004890 <HAL_HRTIM_Fault4Callback>:
  * @brief  Callback function invoked when a fault 4 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault4Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004890:	b480      	push	{r7}
 8004892:	b083      	sub	sp, #12
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault4Callback could be implemented in the user file
   */
}
 8004898:	bf00      	nop
 800489a:	370c      	adds	r7, #12
 800489c:	46bd      	mov	sp, r7
 800489e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a2:	4770      	bx	lr

080048a4 <HAL_HRTIM_Fault5Callback>:
  * @brief  Callback function invoked when a fault 5 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault5Callback(HRTIM_HandleTypeDef *hhrtim)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b083      	sub	sp, #12
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault5Callback could be implemented in the user file
   */
}
 80048ac:	bf00      	nop
 80048ae:	370c      	adds	r7, #12
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr

080048b8 <HAL_HRTIM_Fault6Callback>:
  * @brief  Callback function invoked when a fault 6 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault6Callback(HRTIM_HandleTypeDef *hhrtim)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b083      	sub	sp, #12
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault6Callback could be implemented in the user file
   */
}
 80048c0:	bf00      	nop
 80048c2:	370c      	adds	r7, #12
 80048c4:	46bd      	mov	sp, r7
 80048c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ca:	4770      	bx	lr

080048cc <HAL_HRTIM_SystemFaultCallback>:
  * @brief  Callback function invoked when a system fault interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SystemFaultCallback(HRTIM_HandleTypeDef *hhrtim)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b083      	sub	sp, #12
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SystemFaultCallback could be implemented in the user file
   */
}
 80048d4:	bf00      	nop
 80048d6:	370c      	adds	r7, #12
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr

080048e0 <HAL_HRTIM_DLLCalibrationReadyCallback>:
  * @brief  Callback function invoked when the DLL calibration is completed
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_DLLCalibrationReadyCallback(HRTIM_HandleTypeDef *hhrtim)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b083      	sub	sp, #12
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_DLLCalibrationCallback could be implemented in the user file
   */
}
 80048e8:	bf00      	nop
 80048ea:	370c      	adds	r7, #12
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr

080048f4 <HAL_HRTIM_BurstModePeriodCallback>:
  * @brief  Callback function invoked when the end of the burst mode period is reached
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_BurstModePeriodCallback(HRTIM_HandleTypeDef *hhrtim)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_BurstModeCallback could be implemented in the user file
   */
}
 80048fc:	bf00      	nop
 80048fe:	370c      	adds	r7, #12
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr

08004908 <HAL_HRTIM_SynchronizationEventCallback>:
  * @brief  Callback function invoked when a synchronization input event is received
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SynchronizationEventCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004908:	b480      	push	{r7}
 800490a:	b083      	sub	sp, #12
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SynchronizationEventCallback could be implemented in the user file
   */
}
 8004910:	bf00      	nop
 8004912:	370c      	adds	r7, #12
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr

0800491c <HAL_HRTIM_RegistersUpdateCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RegistersUpdateCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RegistersUpdateCallback could be implemented in the user file
   */
}
 8004926:	bf00      	nop
 8004928:	370c      	adds	r7, #12
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr

08004932 <HAL_HRTIM_RepetitionEventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RepetitionEventCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 8004932:	b480      	push	{r7}
 8004934:	b083      	sub	sp, #12
 8004936:	af00      	add	r7, sp, #0
 8004938:	6078      	str	r0, [r7, #4]
 800493a:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RepetitionEventCallback could be implemented in the user file
   */
}
 800493c:	bf00      	nop
 800493e:	370c      	adds	r7, #12
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr

08004948 <HAL_HRTIM_Compare1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004948:	b480      	push	{r7}
 800494a:	b083      	sub	sp, #12
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
 8004950:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare1EventCallback could be implemented in the user file
   */
}
 8004952:	bf00      	nop
 8004954:	370c      	adds	r7, #12
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr

0800495e <HAL_HRTIM_Compare2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  */
__weak void HAL_HRTIM_Compare2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 800495e:	b480      	push	{r7}
 8004960:	b083      	sub	sp, #12
 8004962:	af00      	add	r7, sp, #0
 8004964:	6078      	str	r0, [r7, #4]
 8004966:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare2EventCallback could be implemented in the user file
   */
}
 8004968:	bf00      	nop
 800496a:	370c      	adds	r7, #12
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr

08004974 <HAL_HRTIM_Compare3EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare3EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004974:	b480      	push	{r7}
 8004976:	b083      	sub	sp, #12
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare3EventCallback could be implemented in the user file
   */
}
 800497e:	bf00      	nop
 8004980:	370c      	adds	r7, #12
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr

0800498a <HAL_HRTIM_Compare4EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare4EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 800498a:	b480      	push	{r7}
 800498c:	b083      	sub	sp, #12
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]
 8004992:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare4EventCallback could be implemented in the user file
   */
}
 8004994:	bf00      	nop
 8004996:	370c      	adds	r7, #12
 8004998:	46bd      	mov	sp, r7
 800499a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499e:	4770      	bx	lr

080049a0 <HAL_HRTIM_Capture1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b083      	sub	sp, #12
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
 80049a8:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture1EventCallback could be implemented in the user file
   */
}
 80049aa:	bf00      	nop
 80049ac:	370c      	adds	r7, #12
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr

080049b6 <HAL_HRTIM_Capture2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 80049b6:	b480      	push	{r7}
 80049b8:	b083      	sub	sp, #12
 80049ba:	af00      	add	r7, sp, #0
 80049bc:	6078      	str	r0, [r7, #4]
 80049be:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture2EventCallback could be implemented in the user file
   */
}
 80049c0:	bf00      	nop
 80049c2:	370c      	adds	r7, #12
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr

080049cc <HAL_HRTIM_DelayedProtectionCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_DelayedProtectionCallback(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b083      	sub	sp, #12
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_DelayedProtectionCallback could be implemented in the user file
   */
}
 80049d6:	bf00      	nop
 80049d8:	370c      	adds	r7, #12
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr

080049e2 <HAL_HRTIM_CounterResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_CounterResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 80049e2:	b480      	push	{r7}
 80049e4:	b083      	sub	sp, #12
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	6078      	str	r0, [r7, #4]
 80049ea:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_CounterResetCallback could be implemented in the user file
   */
}
 80049ec:	bf00      	nop
 80049ee:	370c      	adds	r7, #12
 80049f0:	46bd      	mov	sp, r7
 80049f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f6:	4770      	bx	lr

080049f8 <HAL_HRTIM_Output1SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b083      	sub	sp, #12
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
 8004a00:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1SetCallback could be implemented in the user file
   */
}
 8004a02:	bf00      	nop
 8004a04:	370c      	adds	r7, #12
 8004a06:	46bd      	mov	sp, r7
 8004a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0c:	4770      	bx	lr

08004a0e <HAL_HRTIM_Output1ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 8004a0e:	b480      	push	{r7}
 8004a10:	b083      	sub	sp, #12
 8004a12:	af00      	add	r7, sp, #0
 8004a14:	6078      	str	r0, [r7, #4]
 8004a16:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1ResetCallback could be implemented in the user file
   */
}
 8004a18:	bf00      	nop
 8004a1a:	370c      	adds	r7, #12
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr

08004a24 <HAL_HRTIM_Output2SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b083      	sub	sp, #12
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
 8004a2c:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2SetCallback could be implemented in the user file
   */
}
 8004a2e:	bf00      	nop
 8004a30:	370c      	adds	r7, #12
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr

08004a3a <HAL_HRTIM_Output2ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 8004a3a:	b480      	push	{r7}
 8004a3c:	b083      	sub	sp, #12
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	6078      	str	r0, [r7, #4]
 8004a42:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2ResetCallback could be implemented in the user file
   */
}
 8004a44:	bf00      	nop
 8004a46:	370c      	adds	r7, #12
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr

08004a50 <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b085      	sub	sp, #20
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f023 0307 	bic.w	r3, r3, #7
 8004a68:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	68fa      	ldr	r2, [r7, #12]
 8004a70:	4313      	orrs	r3, r2
 8004a72:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f023 0318 	bic.w	r3, r3, #24
 8004a7a:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	68fa      	ldr	r2, [r7, #12]
 8004a82:	4313      	orrs	r3, r2
 8004a84:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	683a      	ldr	r2, [r7, #0]
 8004a94:	6812      	ldr	r2, [r2, #0]
 8004a96:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	683a      	ldr	r2, [r7, #0]
 8004a9e:	6852      	ldr	r2, [r2, #4]
 8004aa0:	619a      	str	r2, [r3, #24]
}
 8004aa2:	bf00      	nop
 8004aa4:	3714      	adds	r7, #20
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr

08004aae <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                        uint32_t TimerIdx,
                                        const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8004aae:	b480      	push	{r7}
 8004ab0:	b087      	sub	sp, #28
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	60f8      	str	r0, [r7, #12]
 8004ab6:	60b9      	str	r1, [r7, #8]
 8004ab8:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	3301      	adds	r3, #1
 8004ac2:	01db      	lsls	r3, r3, #7
 8004ac4:	4413      	add	r3, r2
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	f023 0307 	bic.w	r3, r3, #7
 8004ad0:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	697a      	ldr	r2, [r7, #20]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	f023 0318 	bic.w	r3, r3, #24
 8004ae2:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	697a      	ldr	r2, [r7, #20]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	3301      	adds	r3, #1
 8004af6:	01db      	lsls	r3, r3, #7
 8004af8:	4413      	add	r3, r2
 8004afa:	697a      	ldr	r2, [r7, #20]
 8004afc:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	6819      	ldr	r1, [r3, #0]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	01db      	lsls	r3, r3, #7
 8004b0a:	440b      	add	r3, r1
 8004b0c:	3394      	adds	r3, #148	@ 0x94
 8004b0e:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6819      	ldr	r1, [r3, #0]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	685a      	ldr	r2, [r3, #4]
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	01db      	lsls	r3, r3, #7
 8004b1c:	440b      	add	r3, r1
 8004b1e:	3398      	adds	r3, #152	@ 0x98
 8004b20:	601a      	str	r2, [r3, #0]
}
 8004b22:	bf00      	nop
 8004b24:	371c      	adds	r7, #28
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr

08004b2e <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                        const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8004b2e:	b480      	push	{r7}
 8004b30:	b085      	sub	sp, #20
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	6078      	str	r0, [r7, #4]
 8004b36:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8004b48:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	f023 0320 	bic.w	r3, r3, #32
 8004b50:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	695b      	ldr	r3, [r3, #20]
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	60fb      	str	r3, [r7, #12]

  /* INTLVD bits are set to 00 */
  hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004b62:	60fb      	str	r3, [r7, #12]
  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	695b      	ldr	r3, [r3, #20]
 8004b68:	2b20      	cmp	r3, #32
 8004b6a:	d003      	beq.n	8004b74 <HRTIM_MasterWaveform_Config+0x46>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	699b      	ldr	r3, [r3, #24]
 8004b70:	2b02      	cmp	r3, #2
 8004b72:	d108      	bne.n	8004b86 <HRTIM_MasterWaveform_Config+0x58>
  {
    /* INTLVD bits set to 00 */
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004b7a:	60fb      	str	r3, [r7, #12]
    hrtim_mcr |= (HRTIM_MCR_HALF);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f043 0320 	orr.w	r3, r3, #32
 8004b82:	60fb      	str	r3, [r7, #12]
 8004b84:	e021      	b.n	8004bca <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	699b      	ldr	r3, [r3, #24]
 8004b8a:	2b03      	cmp	r3, #3
 8004b8c:	d108      	bne.n	8004ba0 <HRTIM_MasterWaveform_Config+0x72>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_0);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b94:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_1);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b9c:	60fb      	str	r3, [r7, #12]
 8004b9e:	e014      	b.n	8004bca <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	699b      	ldr	r3, [r3, #24]
 8004ba4:	2b04      	cmp	r3, #4
 8004ba6:	d108      	bne.n	8004bba <HRTIM_MasterWaveform_Config+0x8c>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_1);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bae:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_0);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bb6:	60fb      	str	r3, [r7, #12]
 8004bb8:	e007      	b.n	8004bca <HRTIM_MasterWaveform_Config+0x9c>
  }
  else
  {
    hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	f023 0320 	bic.w	r3, r3, #32
 8004bc0:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004bc8:	60fb      	str	r3, [r7, #12]
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004bd0:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	69db      	ldr	r3, [r3, #28]
 8004bd6:	68fa      	ldr	r2, [r7, #12]
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004be2:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	6a1b      	ldr	r3, [r3, #32]
 8004be8:	68fa      	ldr	r2, [r7, #12]
 8004bea:	4313      	orrs	r3, r2
 8004bec:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004bf4:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bfa:	68fa      	ldr	r2, [r7, #12]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8004c06:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c0c:	68fa      	ldr	r2, [r7, #12]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004c18:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c1e:	009b      	lsls	r3, r3, #2
 8004c20:	68fa      	ldr	r2, [r7, #12]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004c2c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c32:	68fa      	ldr	r2, [r7, #12]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c3e:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c44:	68ba      	ldr	r2, [r7, #8]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	68ba      	ldr	r2, [r7, #8]
 8004c58:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8004c5c:	bf00      	nop
 8004c5e:	3714      	adds	r7, #20
 8004c60:	46bd      	mov	sp, r7
 8004c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c66:	4770      	bx	lr

08004c68 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b08b      	sub	sp, #44	@ 0x2c
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	60f8      	str	r0, [r7, #12]
 8004c70:	60b9      	str	r1, [r7, #8]
 8004c72:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	3301      	adds	r3, #1
 8004c7c:	01db      	lsls	r3, r3, #7
 8004c7e:	4413      	add	r3, r2
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	68fa      	ldr	r2, [r7, #12]
 8004c84:	6811      	ldr	r1, [r2, #0]
 8004c86:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	3301      	adds	r3, #1
 8004c8e:	01db      	lsls	r3, r3, #7
 8004c90:	440b      	add	r3, r1
 8004c92:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	3301      	adds	r3, #1
 8004c9c:	01db      	lsls	r3, r3, #7
 8004c9e:	4413      	add	r3, r2
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	01db      	lsls	r3, r3, #7
 8004cac:	4413      	add	r3, r2
 8004cae:	33e8      	adds	r3, #232	@ 0xe8
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	01db      	lsls	r3, r3, #7
 8004cbc:	4413      	add	r3, r2
 8004cbe:	33e4      	adds	r3, #228	@ 0xe4
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8004ccc:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8004cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd0:	f023 0320 	bic.w	r3, r3, #32
 8004cd4:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	695b      	ldr	r3, [r3, #20]
 8004cda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	627b      	str	r3, [r7, #36]	@ 0x24

  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	695b      	ldr	r3, [r3, #20]
 8004ce4:	2b20      	cmp	r3, #32
 8004ce6:	d003      	beq.n	8004cf0 <HRTIM_TimingUnitWaveform_Config+0x88>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	699b      	ldr	r3, [r3, #24]
 8004cec:	2b02      	cmp	r3, #2
 8004cee:	d108      	bne.n	8004d02 <HRTIM_TimingUnitWaveform_Config+0x9a>
  {
    /* INTLVD bits set to 00 */
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8004cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cf2:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 8004cf6:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr |= (HRTIM_TIMCR_HALF);
 8004cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cfa:	f043 0320 	orr.w	r3, r3, #32
 8004cfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d00:	e021      	b.n	8004d46 <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	699b      	ldr	r3, [r3, #24]
 8004d06:	2b03      	cmp	r3, #3
 8004d08:	d108      	bne.n	8004d1c <HRTIM_TimingUnitWaveform_Config+0xb4>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_0);
 8004d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d10:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_1);
 8004d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d18:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d1a:	e014      	b.n	8004d46 <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	699b      	ldr	r3, [r3, #24]
 8004d20:	2b04      	cmp	r3, #4
 8004d22:	d108      	bne.n	8004d36 <HRTIM_TimingUnitWaveform_Config+0xce>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_1);
 8004d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d2a:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_0);
 8004d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d32:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d34:	e007      	b.n	8004d46 <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else
  {
    hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8004d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d38:	f023 0320 	bic.w	r3, r3, #32
 8004d3c:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8004d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d40:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 8004d44:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 8004d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d48:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d4c:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	69db      	ldr	r3, [r3, #28]
 8004d52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d54:	4313      	orrs	r3, r2
 8004d56:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 8004d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d5a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d5e:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6a1b      	ldr	r3, [r3, #32]
 8004d64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d66:	4313      	orrs	r3, r2
 8004d68:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 8004d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d6c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004d70:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 8004d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d7e:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8004d82:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 8004d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d90:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004d94:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8004da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da2:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004da6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004db0:	d103      	bne.n	8004dba <HRTIM_TimingUnitWaveform_Config+0x152>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 8004db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004db8:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 8004dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dbc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004dc0:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 8004dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004dd2:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8004dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de0:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 8004de4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004de8:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004dee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004df0:	4313      	orrs	r3, r2
 8004df2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 8004df4:	69bb      	ldr	r3, [r7, #24]
 8004df6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004dfa:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e04:	69ba      	ldr	r2, [r7, #24]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 8004e0a:	69bb      	ldr	r3, [r7, #24]
 8004e0c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e10:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e16:	69ba      	ldr	r2, [r7, #24]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	61bb      	str	r3, [r7, #24]

  /* Enable/Disable dead time insertion at timer level */
  hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 8004e1c:	6a3b      	ldr	r3, [r7, #32]
 8004e1e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e22:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e28:	6a3a      	ldr	r2, [r7, #32]
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if (((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e32:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8004e36:	d004      	beq.n	8004e42 <HRTIM_TimingUnitWaveform_Config+0x1da>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e3c:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 8004e40:	d103      	bne.n	8004e4a <HRTIM_TimingUnitWaveform_Config+0x1e2>
      || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e46:	2b40      	cmp	r3, #64	@ 0x40
 8004e48:	d108      	bne.n	8004e5c <HRTIM_TimingUnitWaveform_Config+0x1f4>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT | HRTIM_OUTR_DLYPRTEN);
 8004e4a:	6a3b      	ldr	r3, [r7, #32]
 8004e4c:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 8004e50:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e56:	6a3a      	ldr	r2, [r7, #32]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	623b      	str	r3, [r7, #32]
  }

  /* Set the BIAR mode : one bit for both outputs */
  hrtim_timoutr &= ~(HRTIM_OUTR_BIAR);
 8004e5c:	6a3b      	ldr	r3, [r7, #32]
 8004e5e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004e62:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= (pTimerCfg->BalancedIdleAutomaticResume);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e68:	6a3a      	ldr	r2, [r7, #32]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	623b      	str	r3, [r7, #32]

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e72:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	2b05      	cmp	r3, #5
 8004e78:	d850      	bhi.n	8004f1c <HRTIM_TimingUnitWaveform_Config+0x2b4>
 8004e7a:	a201      	add	r2, pc, #4	@ (adr r2, 8004e80 <HRTIM_TimingUnitWaveform_Config+0x218>)
 8004e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e80:	08004e99 	.word	0x08004e99
 8004e84:	08004eaf 	.word	0x08004eaf
 8004e88:	08004ec5 	.word	0x08004ec5
 8004e8c:	08004edb 	.word	0x08004edb
 8004e90:	08004ef1 	.word	0x08004ef1
 8004e94:	08004f07 	.word	0x08004f07
  {
    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 8004e98:	69fb      	ldr	r3, [r7, #28]
 8004e9a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004e9e:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 1U);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ea4:	005b      	lsls	r3, r3, #1
 8004ea6:	69fa      	ldr	r2, [r7, #28]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	61fb      	str	r3, [r7, #28]
      break;
 8004eac:	e037      	b.n	8004f1e <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004eb4:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 2U);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	69fa      	ldr	r2, [r7, #28]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	61fb      	str	r3, [r7, #28]
      break;
 8004ec2:	e02c      	b.n	8004f1e <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 8004ec4:	69fb      	ldr	r3, [r7, #28]
 8004ec6:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8004eca:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 3U);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ed0:	00db      	lsls	r3, r3, #3
 8004ed2:	69fa      	ldr	r2, [r7, #28]
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	61fb      	str	r3, [r7, #28]
      break;
 8004ed8:	e021      	b.n	8004f1e <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 8004eda:	69fb      	ldr	r3, [r7, #28]
 8004edc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004ee0:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 4U);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ee6:	011b      	lsls	r3, r3, #4
 8004ee8:	69fa      	ldr	r2, [r7, #28]
 8004eea:	4313      	orrs	r3, r2
 8004eec:	61fb      	str	r3, [r7, #28]
      break;
 8004eee:	e016      	b.n	8004f1e <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8004ef0:	69fb      	ldr	r3, [r7, #28]
 8004ef2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004ef6:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 5U);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004efc:	015b      	lsls	r3, r3, #5
 8004efe:	69fa      	ldr	r2, [r7, #28]
 8004f00:	4313      	orrs	r3, r2
 8004f02:	61fb      	str	r3, [r7, #28]
      break;
 8004f04:	e00b      	b.n	8004f1e <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TFBM);
 8004f06:	69fb      	ldr	r3, [r7, #28]
 8004f08:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004f0c:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 6U);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f12:	019b      	lsls	r3, r3, #6
 8004f14:	69fa      	ldr	r2, [r7, #28]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	61fb      	str	r3, [r7, #28]
      break;
 8004f1a:	e000      	b.n	8004f1e <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    default:
      break;
 8004f1c:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	3301      	adds	r3, #1
 8004f26:	01db      	lsls	r3, r3, #7
 8004f28:	4413      	add	r3, r2
 8004f2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f2c:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	01db      	lsls	r3, r3, #7
 8004f36:	4413      	add	r3, r2
 8004f38:	33e8      	adds	r3, #232	@ 0xe8
 8004f3a:	69ba      	ldr	r2, [r7, #24]
 8004f3c:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	01db      	lsls	r3, r3, #7
 8004f46:	4413      	add	r3, r2
 8004f48:	33e4      	adds	r3, #228	@ 0xe4
 8004f4a:	6a3a      	ldr	r2, [r7, #32]
 8004f4c:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	01db      	lsls	r3, r3, #7
 8004f56:	4413      	add	r3, r2
 8004f58:	33d4      	adds	r3, #212	@ 0xd4
 8004f5a:	697a      	ldr	r2, [r7, #20]
 8004f5c:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	69fa      	ldr	r2, [r7, #28]
 8004f64:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8004f68:	bf00      	nop
 8004f6a:	372c      	adds	r7, #44	@ 0x2c
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f72:	4770      	bx	lr

08004f74 <HRTIM_TimingUnitWaveform_Control>:
  * @retval None
  */
static void HRTIM_TimingUnitWaveform_Control(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b087      	sub	sp, #28
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	60f8      	str	r0, [r7, #12]
 8004f7c:	60b9      	str	r1, [r7, #8]
 8004f7e:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr2;

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr2 = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	01db      	lsls	r3, r3, #7
 8004f88:	4413      	add	r3, r2
 8004f8a:	33ec      	adds	r3, #236	@ 0xec
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	617b      	str	r3, [r7, #20]

  /* Set the UpDown counting Mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_UDM);
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	f023 0310 	bic.w	r3, r3, #16
 8004f96:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= (pTimerCtl->UpDownMode << HRTIM_TIMCR2_UDM_Pos) ;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	011b      	lsls	r3, r3, #4
 8004f9e:	697a      	ldr	r2, [r7, #20]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	617b      	str	r3, [r7, #20]

  /* Set the TrigHalf Mode : requires the counter to be disabled */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_TRGHLF);
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004faa:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->TrigHalf;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	697a      	ldr	r2, [r7, #20]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP1);
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fbc:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP1;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	697a      	ldr	r2, [r7, #20]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP3);
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004fce:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP3;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	697a      	ldr	r2, [r7, #20]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	617b      	str	r3, [r7, #20]

  if (pTimerCtl->DualChannelDacEnable == HRTIM_TIMER_DCDE_ENABLED)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	699b      	ldr	r3, [r3, #24]
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d11a      	bne.n	8005018 <HRTIM_TimingUnitWaveform_Control+0xa4>
  {
    /* Set the DualChannel DAC Reset trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDR);
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	f023 0304 	bic.w	r3, r3, #4
 8004fe8:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacReset;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	691b      	ldr	r3, [r3, #16]
 8004fee:	697a      	ldr	r2, [r7, #20]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	617b      	str	r3, [r7, #20]

    /* Set the DualChannel DAC Step trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDS);
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	f023 0302 	bic.w	r3, r3, #2
 8004ffa:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacStep;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	695b      	ldr	r3, [r3, #20]
 8005000:	697a      	ldr	r2, [r7, #20]
 8005002:	4313      	orrs	r3, r2
 8005004:	617b      	str	r3, [r7, #20]

    /* Enable the DualChannel DAC trigger */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDE);
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	f023 0301 	bic.w	r3, r3, #1
 800500c:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacEnable;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	699b      	ldr	r3, [r3, #24]
 8005012:	697a      	ldr	r2, [r7, #20]
 8005014:	4313      	orrs	r3, r2
 8005016:	617b      	str	r3, [r7, #20]
  }
  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2  = hrtim_timcr2;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	01db      	lsls	r3, r3, #7
 8005020:	4413      	add	r3, r2
 8005022:	33ec      	adds	r3, #236	@ 0xec
 8005024:	697a      	ldr	r2, [r7, #20]
 8005026:	601a      	str	r2, [r3, #0]

}
 8005028:	bf00      	nop
 800502a:	371c      	adds	r7, #28
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr

08005034 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 8005034:	b480      	push	{r7}
 8005036:	b089      	sub	sp, #36	@ 0x24
 8005038:	af00      	add	r7, sp, #0
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	607a      	str	r2, [r7, #4]
 8005040:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 8005042:	2300      	movs	r3, #0
 8005044:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	01db      	lsls	r3, r3, #7
 800504e:	4413      	add	r3, r2
 8005050:	33e4      	adds	r3, #228	@ 0xe4
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	01db      	lsls	r3, r3, #7
 800505e:	4413      	add	r3, r2
 8005060:	33b8      	adds	r3, #184	@ 0xb8
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	617b      	str	r3, [r7, #20]

  switch (Output)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800506c:	d05d      	beq.n	800512a <HRTIM_OutputConfig+0xf6>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005074:	d86e      	bhi.n	8005154 <HRTIM_OutputConfig+0x120>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800507c:	d042      	beq.n	8005104 <HRTIM_OutputConfig+0xd0>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005084:	d866      	bhi.n	8005154 <HRTIM_OutputConfig+0x120>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800508c:	d04d      	beq.n	800512a <HRTIM_OutputConfig+0xf6>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005094:	d85e      	bhi.n	8005154 <HRTIM_OutputConfig+0x120>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800509c:	d032      	beq.n	8005104 <HRTIM_OutputConfig+0xd0>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050a4:	d856      	bhi.n	8005154 <HRTIM_OutputConfig+0x120>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2b80      	cmp	r3, #128	@ 0x80
 80050aa:	d03e      	beq.n	800512a <HRTIM_OutputConfig+0xf6>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2b80      	cmp	r3, #128	@ 0x80
 80050b0:	d850      	bhi.n	8005154 <HRTIM_OutputConfig+0x120>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2b40      	cmp	r3, #64	@ 0x40
 80050b6:	d025      	beq.n	8005104 <HRTIM_OutputConfig+0xd0>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2b40      	cmp	r3, #64	@ 0x40
 80050bc:	d84a      	bhi.n	8005154 <HRTIM_OutputConfig+0x120>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d01f      	beq.n	8005104 <HRTIM_OutputConfig+0xd0>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d044      	beq.n	8005154 <HRTIM_OutputConfig+0x120>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2b20      	cmp	r3, #32
 80050ce:	d841      	bhi.n	8005154 <HRTIM_OutputConfig+0x120>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2b02      	cmp	r3, #2
 80050d4:	d33e      	bcc.n	8005154 <HRTIM_OutputConfig+0x120>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	3b02      	subs	r3, #2
 80050da:	2201      	movs	r2, #1
 80050dc:	409a      	lsls	r2, r3
 80050de:	4b48      	ldr	r3, [pc, #288]	@ (8005200 <HRTIM_OutputConfig+0x1cc>)
 80050e0:	4013      	ands	r3, r2
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	bf14      	ite	ne
 80050e6:	2301      	movne	r3, #1
 80050e8:	2300      	moveq	r3, #0
 80050ea:	b2db      	uxtb	r3, r3
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d11c      	bne.n	800512a <HRTIM_OutputConfig+0xf6>
 80050f0:	f244 0304 	movw	r3, #16388	@ 0x4004
 80050f4:	4013      	ands	r3, r2
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	bf14      	ite	ne
 80050fa:	2301      	movne	r3, #1
 80050fc:	2300      	moveq	r3, #0
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	2b00      	cmp	r3, #0
 8005102:	d027      	beq.n	8005154 <HRTIM_OutputConfig+0x120>
    case HRTIM_OUTPUT_TD1:
    case HRTIM_OUTPUT_TE1:
    case HRTIM_OUTPUT_TF1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6819      	ldr	r1, [r3, #0]
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	685a      	ldr	r2, [r3, #4]
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	01db      	lsls	r3, r3, #7
 8005110:	440b      	add	r3, r1
 8005112:	33bc      	adds	r3, #188	@ 0xbc
 8005114:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	6819      	ldr	r1, [r3, #0]
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	689a      	ldr	r2, [r3, #8]
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	01db      	lsls	r3, r3, #7
 8005122:	440b      	add	r3, r1
 8005124:	33c0      	adds	r3, #192	@ 0xc0
 8005126:	601a      	str	r2, [r3, #0]
      break;
 8005128:	e015      	b.n	8005156 <HRTIM_OutputConfig+0x122>
    case HRTIM_OUTPUT_TD2:
    case HRTIM_OUTPUT_TE2:
    case HRTIM_OUTPUT_TF2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	6819      	ldr	r1, [r3, #0]
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	685a      	ldr	r2, [r3, #4]
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	01db      	lsls	r3, r3, #7
 8005136:	440b      	add	r3, r1
 8005138:	33c4      	adds	r3, #196	@ 0xc4
 800513a:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6819      	ldr	r1, [r3, #0]
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	689a      	ldr	r2, [r3, #8]
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	01db      	lsls	r3, r3, #7
 8005148:	440b      	add	r3, r1
 800514a:	33c8      	adds	r3, #200	@ 0xc8
 800514c:	601a      	str	r2, [r3, #0]
      shift = 16U;
 800514e:	2310      	movs	r3, #16
 8005150:	61bb      	str	r3, [r7, #24]
      break;
 8005152:	e000      	b.n	8005156 <HRTIM_OutputConfig+0x122>
    }

    default:
      break;
 8005154:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1 |
                   HRTIM_OUTR_FAULT1 |
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 8005156:	22fe      	movs	r2, #254	@ 0xfe
 8005158:	69bb      	ldr	r3, [r7, #24]
 800515a:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 800515e:	43db      	mvns	r3, r3
 8005160:	69fa      	ldr	r2, [r7, #28]
 8005162:	4013      	ands	r3, r2
 8005164:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	69bb      	ldr	r3, [r7, #24]
 800516c:	fa02 f303 	lsl.w	r3, r2, r3
 8005170:	69fa      	ldr	r2, [r7, #28]
 8005172:	4313      	orrs	r3, r2
 8005174:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	68da      	ldr	r2, [r3, #12]
 800517a:	69bb      	ldr	r3, [r7, #24]
 800517c:	fa02 f303 	lsl.w	r3, r2, r3
 8005180:	69fa      	ldr	r2, [r7, #28]
 8005182:	4313      	orrs	r3, r2
 8005184:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	691a      	ldr	r2, [r3, #16]
 800518a:	69bb      	ldr	r3, [r7, #24]
 800518c:	fa02 f303 	lsl.w	r3, r2, r3
 8005190:	69fa      	ldr	r2, [r7, #28]
 8005192:	4313      	orrs	r3, r2
 8005194:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	695a      	ldr	r2, [r3, #20]
 800519a:	69bb      	ldr	r3, [r7, #24]
 800519c:	fa02 f303 	lsl.w	r3, r2, r3
 80051a0:	69fa      	ldr	r2, [r7, #28]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	699a      	ldr	r2, [r3, #24]
 80051aa:	69bb      	ldr	r3, [r7, #24]
 80051ac:	fa02 f303 	lsl.w	r3, r2, r3
 80051b0:	69fa      	ldr	r2, [r7, #28]
 80051b2:	4313      	orrs	r3, r2
 80051b4:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	691b      	ldr	r3, [r3, #16]
 80051ba:	2b08      	cmp	r3, #8
 80051bc:	d111      	bne.n	80051e2 <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d10c      	bne.n	80051e2 <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d107      	bne.n	80051e2 <HRTIM_OutputConfig+0x1ae>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	69da      	ldr	r2, [r3, #28]
 80051d6:	69bb      	ldr	r3, [r7, #24]
 80051d8:	fa02 f303 	lsl.w	r3, r2, r3
 80051dc:	69fa      	ldr	r2, [r7, #28]
 80051de:	4313      	orrs	r3, r2
 80051e0:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	01db      	lsls	r3, r3, #7
 80051ea:	4413      	add	r3, r2
 80051ec:	33e4      	adds	r3, #228	@ 0xe4
 80051ee:	69fa      	ldr	r2, [r7, #28]
 80051f0:	601a      	str	r2, [r3, #0]
}
 80051f2:	bf00      	nop
 80051f4:	3724      	adds	r7, #36	@ 0x24
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr
 80051fe:	bf00      	nop
 8005200:	40000041 	.word	0x40000041

08005204 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef *hhrtim,
                                       uint32_t TimerIdx)
{
 8005204:	b480      	push	{r7}
 8005206:	b083      	sub	sp, #12
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	2b06      	cmp	r3, #6
 8005212:	d85e      	bhi.n	80052d2 <HRTIM_ForceRegistersUpdate+0xce>
 8005214:	a201      	add	r2, pc, #4	@ (adr r2, 800521c <HRTIM_ForceRegistersUpdate+0x18>)
 8005216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800521a:	bf00      	nop
 800521c:	0800524f 	.word	0x0800524f
 8005220:	08005265 	.word	0x08005265
 8005224:	0800527b 	.word	0x0800527b
 8005228:	08005291 	.word	0x08005291
 800522c:	080052a7 	.word	0x080052a7
 8005230:	080052bd 	.word	0x080052bd
 8005234:	08005239 	.word	0x08005239
  {
    case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f042 0201 	orr.w	r2, r2, #1
 8005248:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800524c:	e042      	b.n	80052d4 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f042 0202 	orr.w	r2, r2, #2
 800525e:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005262:	e037      	b.n	80052d4 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f042 0204 	orr.w	r2, r2, #4
 8005274:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005278:	e02c      	b.n	80052d4 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f042 0208 	orr.w	r2, r2, #8
 800528a:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800528e:	e021      	b.n	80052d4 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f042 0210 	orr.w	r2, r2, #16
 80052a0:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80052a4:	e016      	b.n	80052d4 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f042 0220 	orr.w	r2, r2, #32
 80052b6:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80052ba:	e00b      	b.n	80052d4 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TFSWU;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80052cc:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80052d0:	e000      	b.n	80052d4 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    default:
      break;
 80052d2:	bf00      	nop
  }
}
 80052d4:	bf00      	nop
 80052d6:	370c      	adds	r7, #12
 80052d8:	46bd      	mov	sp, r7
 80052da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052de:	4770      	bx	lr

080052e0 <HRTIM_HRTIM_ISR>:
  * @brief  HRTIM interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_HRTIM_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b084      	sub	sp, #16
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 80052f0:	60fb      	str	r3, [r7, #12]
  uint32_t ierits   = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 80052fa:	60bb      	str	r3, [r7, #8]

  /* Fault 1 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT1) != (uint32_t)RESET)
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	f003 0301 	and.w	r3, r3, #1
 8005302:	2b00      	cmp	r3, #0
 8005304:	d00c      	beq.n	8005320 <HRTIM_HRTIM_ISR+0x40>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT1) != (uint32_t)RESET)
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	f003 0301 	and.w	r3, r3, #1
 800530c:	2b00      	cmp	r3, #0
 800530e:	d007      	beq.n	8005320 <HRTIM_HRTIM_ISR+0x40>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT1);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	2201      	movs	r2, #1
 8005316:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault1Callback(hhrtim);
#else
      HAL_HRTIM_Fault1Callback(hhrtim);
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f7ff fa9a 	bl	8004854 <HAL_HRTIM_Fault1Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 2 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT2) != (uint32_t)RESET)
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f003 0302 	and.w	r3, r3, #2
 8005326:	2b00      	cmp	r3, #0
 8005328:	d00c      	beq.n	8005344 <HRTIM_HRTIM_ISR+0x64>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT2) != (uint32_t)RESET)
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	f003 0302 	and.w	r3, r3, #2
 8005330:	2b00      	cmp	r3, #0
 8005332:	d007      	beq.n	8005344 <HRTIM_HRTIM_ISR+0x64>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT2);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	2202      	movs	r2, #2
 800533a:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault2Callback(hhrtim);
#else
      HAL_HRTIM_Fault2Callback(hhrtim);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f7ff fa92 	bl	8004868 <HAL_HRTIM_Fault2Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 3 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT3) != (uint32_t)RESET)
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	f003 0304 	and.w	r3, r3, #4
 800534a:	2b00      	cmp	r3, #0
 800534c:	d00c      	beq.n	8005368 <HRTIM_HRTIM_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT3) != (uint32_t)RESET)
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	f003 0304 	and.w	r3, r3, #4
 8005354:	2b00      	cmp	r3, #0
 8005356:	d007      	beq.n	8005368 <HRTIM_HRTIM_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT3);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	2204      	movs	r2, #4
 800535e:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault3Callback(hhrtim);
#else
      HAL_HRTIM_Fault3Callback(hhrtim);
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f7ff fa8a 	bl	800487c <HAL_HRTIM_Fault3Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 4 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT4) != (uint32_t)RESET)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f003 0308 	and.w	r3, r3, #8
 800536e:	2b00      	cmp	r3, #0
 8005370:	d00c      	beq.n	800538c <HRTIM_HRTIM_ISR+0xac>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT4) != (uint32_t)RESET)
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	f003 0308 	and.w	r3, r3, #8
 8005378:	2b00      	cmp	r3, #0
 800537a:	d007      	beq.n	800538c <HRTIM_HRTIM_ISR+0xac>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT4);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	2208      	movs	r2, #8
 8005382:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault4Callback(hhrtim);
#else
      HAL_HRTIM_Fault4Callback(hhrtim);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f7ff fa82 	bl	8004890 <HAL_HRTIM_Fault4Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 5 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT5) != (uint32_t)RESET)
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	f003 0310 	and.w	r3, r3, #16
 8005392:	2b00      	cmp	r3, #0
 8005394:	d00c      	beq.n	80053b0 <HRTIM_HRTIM_ISR+0xd0>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT5) != (uint32_t)RESET)
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	f003 0310 	and.w	r3, r3, #16
 800539c:	2b00      	cmp	r3, #0
 800539e:	d007      	beq.n	80053b0 <HRTIM_HRTIM_ISR+0xd0>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT5);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	2210      	movs	r2, #16
 80053a6:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 5 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault5Callback(hhrtim);
#else
      HAL_HRTIM_Fault5Callback(hhrtim);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f7ff fa7a 	bl	80048a4 <HAL_HRTIM_Fault5Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 6 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT6) != (uint32_t)RESET)
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d00c      	beq.n	80053d4 <HRTIM_HRTIM_ISR+0xf4>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT6) != (uint32_t)RESET)
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d007      	beq.n	80053d4 <HRTIM_HRTIM_ISR+0xf4>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT6);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	2240      	movs	r2, #64	@ 0x40
 80053ca:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 6 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault6Callback(hhrtim);
#else
      HAL_HRTIM_Fault6Callback(hhrtim);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f7ff fa72 	bl	80048b8 <HAL_HRTIM_Fault6Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* System fault event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_SYSFLT) != (uint32_t)RESET)
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f003 0320 	and.w	r3, r3, #32
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d00c      	beq.n	80053f8 <HRTIM_HRTIM_ISR+0x118>
  {
    if ((uint32_t)(ierits & HRTIM_IT_SYSFLT) != (uint32_t)RESET)
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	f003 0320 	and.w	r3, r3, #32
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d007      	beq.n	80053f8 <HRTIM_HRTIM_ISR+0x118>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_SYSFLT);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	2220      	movs	r2, #32
 80053ee:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SystemFaultCallback(hhrtim);
#else
      HAL_HRTIM_SystemFaultCallback(hhrtim);
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f7ff fa6a 	bl	80048cc <HAL_HRTIM_SystemFaultCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 80053f8:	bf00      	nop
 80053fa:	3710      	adds	r7, #16
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bd80      	pop	{r7, pc}

08005400 <HRTIM_Master_ISR>:
  * @brief  Master timer interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_Master_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b086      	sub	sp, #24
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8005410:	617b      	str	r3, [r7, #20]
  uint32_t ierits    = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 800541a:	613b      	str	r3, [r7, #16]
  uint32_t misrflags = READ_REG(hhrtim->Instance->sMasterRegs.MISR);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	60fb      	str	r3, [r7, #12]
  uint32_t mdierits  = READ_REG(hhrtim->Instance->sMasterRegs.MDIER);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	68db      	ldr	r3, [r3, #12]
 800542a:	60bb      	str	r3, [r7, #8]

  /* DLL calibration ready event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_DLLRDY) != (uint32_t)RESET)
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005432:	2b00      	cmp	r3, #0
 8005434:	d015      	beq.n	8005462 <HRTIM_Master_ISR+0x62>
  {
    if ((uint32_t)(ierits & HRTIM_IT_DLLRDY) != (uint32_t)RESET)
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800543c:	2b00      	cmp	r3, #0
 800543e:	d010      	beq.n	8005462 <HRTIM_Master_ISR+0x62>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_DLLRDY);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005448:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Set HRTIM State */
      hhrtim->State = HAL_HRTIM_STATE_READY;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

      /* Process unlocked */
      __HAL_UNLOCK(hhrtim);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2200      	movs	r2, #0
 8005458:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DLLCalibrationReadyCallback(hhrtim);
#else
      HAL_HRTIM_DLLCalibrationReadyCallback(hhrtim);
 800545c:	6878      	ldr	r0, [r7, #4]
 800545e:	f7ff fa3f 	bl	80048e0 <HAL_HRTIM_DLLCalibrationReadyCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Burst mode period event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_BMPER) != (uint32_t)RESET)
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005468:	2b00      	cmp	r3, #0
 800546a:	d00d      	beq.n	8005488 <HRTIM_Master_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_BMPER) != (uint32_t)RESET)
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005472:	2b00      	cmp	r3, #0
 8005474:	d008      	beq.n	8005488 <HRTIM_Master_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_BMPER);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800547e:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Burst mode period event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->BurstModePeriodCallback(hhrtim);
#else
      HAL_HRTIM_BurstModePeriodCallback(hhrtim);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f7ff fa36 	bl	80048f4 <HAL_HRTIM_BurstModePeriodCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 1 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP1) != (uint32_t)RESET)
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f003 0301 	and.w	r3, r3, #1
 800548e:	2b00      	cmp	r3, #0
 8005490:	d00c      	beq.n	80054ac <HRTIM_Master_ISR+0xac>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP1) != (uint32_t)RESET)
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	f003 0301 	and.w	r3, r3, #1
 8005498:	2b00      	cmp	r3, #0
 800549a:	d007      	beq.n	80054ac <HRTIM_Master_ISR+0xac>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP1);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	2201      	movs	r2, #1
 80054a2:	609a      	str	r2, [r3, #8]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 80054a4:	2106      	movs	r1, #6
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f7ff fa4e 	bl	8004948 <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 2 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP2) != (uint32_t)RESET)
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f003 0302 	and.w	r3, r3, #2
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d00c      	beq.n	80054d0 <HRTIM_Master_ISR+0xd0>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP2) != (uint32_t)RESET)
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	f003 0302 	and.w	r3, r3, #2
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d007      	beq.n	80054d0 <HRTIM_Master_ISR+0xd0>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP2);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2202      	movs	r2, #2
 80054c6:	609a      	str	r2, [r3, #8]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 80054c8:	2106      	movs	r1, #6
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	f7ff fa47 	bl	800495e <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 3 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP3) != (uint32_t)RESET)
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f003 0304 	and.w	r3, r3, #4
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d00c      	beq.n	80054f4 <HRTIM_Master_ISR+0xf4>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP3) != (uint32_t)RESET)
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	f003 0304 	and.w	r3, r3, #4
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d007      	beq.n	80054f4 <HRTIM_Master_ISR+0xf4>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP3);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	2204      	movs	r2, #4
 80054ea:	609a      	str	r2, [r3, #8]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 80054ec:	2106      	movs	r1, #6
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f7ff fa40 	bl	8004974 <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 4 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP4) != (uint32_t)RESET)
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f003 0308 	and.w	r3, r3, #8
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d00c      	beq.n	8005518 <HRTIM_Master_ISR+0x118>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP4) != (uint32_t)RESET)
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	f003 0308 	and.w	r3, r3, #8
 8005504:	2b00      	cmp	r3, #0
 8005506:	d007      	beq.n	8005518 <HRTIM_Master_ISR+0x118>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP4);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	2208      	movs	r2, #8
 800550e:	609a      	str	r2, [r3, #8]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005510:	2106      	movs	r1, #6
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f7ff fa39 	bl	800498a <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer repetition event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MREP) != (uint32_t)RESET)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	f003 0310 	and.w	r3, r3, #16
 800551e:	2b00      	cmp	r3, #0
 8005520:	d00c      	beq.n	800553c <HRTIM_Master_ISR+0x13c>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MREP) != (uint32_t)RESET)
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	f003 0310 	and.w	r3, r3, #16
 8005528:	2b00      	cmp	r3, #0
 800552a:	d007      	beq.n	800553c <HRTIM_Master_ISR+0x13c>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MREP);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	2210      	movs	r2, #16
 8005532:	609a      	str	r2, [r3, #8]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005534:	2106      	movs	r1, #6
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f7ff f9fb 	bl	8004932 <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Synchronization input event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_SYNC) != (uint32_t)RESET)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f003 0320 	and.w	r3, r3, #32
 8005542:	2b00      	cmp	r3, #0
 8005544:	d00b      	beq.n	800555e <HRTIM_Master_ISR+0x15e>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_SYNC) != (uint32_t)RESET)
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	f003 0320 	and.w	r3, r3, #32
 800554c:	2b00      	cmp	r3, #0
 800554e:	d006      	beq.n	800555e <HRTIM_Master_ISR+0x15e>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_SYNC);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	2220      	movs	r2, #32
 8005556:	609a      	str	r2, [r3, #8]

      /* Invoke synchronization event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SynchronizationEventCallback(hhrtim);
#else
      HAL_HRTIM_SynchronizationEventCallback(hhrtim);
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f7ff f9d5 	bl	8004908 <HAL_HRTIM_SynchronizationEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer registers update event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MUPD) != (uint32_t)RESET)
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005564:	2b00      	cmp	r3, #0
 8005566:	d00c      	beq.n	8005582 <HRTIM_Master_ISR+0x182>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MUPD) != (uint32_t)RESET)
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800556e:	2b00      	cmp	r3, #0
 8005570:	d007      	beq.n	8005582 <HRTIM_Master_ISR+0x182>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MUPD);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	2240      	movs	r2, #64	@ 0x40
 8005578:	609a      	str	r2, [r3, #8]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 800557a:	2106      	movs	r1, #6
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f7ff f9cd 	bl	800491c <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005582:	bf00      	nop
 8005584:	3718      	adds	r7, #24
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}

0800558a <HRTIM_Timer_ISR>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
static void HRTIM_Timer_ISR(HRTIM_HandleTypeDef *hhrtim,
                            uint32_t TimerIdx)
{
 800558a:	b580      	push	{r7, lr}
 800558c:	b084      	sub	sp, #16
 800558e:	af00      	add	r7, sp, #0
 8005590:	6078      	str	r0, [r7, #4]
 8005592:	6039      	str	r1, [r7, #0]
  uint32_t tisrflags = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxISR);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	3301      	adds	r3, #1
 800559c:	01db      	lsls	r3, r3, #7
 800559e:	4413      	add	r3, r2
 80055a0:	3304      	adds	r3, #4
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	60fb      	str	r3, [r7, #12]
  uint32_t tdierits  = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxDIER);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681a      	ldr	r2, [r3, #0]
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	01db      	lsls	r3, r3, #7
 80055ae:	4413      	add	r3, r2
 80055b0:	338c      	adds	r3, #140	@ 0x8c
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	60bb      	str	r3, [r7, #8]

  /* Timer compare 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP1) != (uint32_t)RESET)
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	f003 0301 	and.w	r3, r3, #1
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d010      	beq.n	80055e2 <HRTIM_Timer_ISR+0x58>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP1) != (uint32_t)RESET)
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	f003 0301 	and.w	r3, r3, #1
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d00b      	beq.n	80055e2 <HRTIM_Timer_ISR+0x58>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP1);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	01db      	lsls	r3, r3, #7
 80055d2:	4413      	add	r3, r2
 80055d4:	3388      	adds	r3, #136	@ 0x88
 80055d6:	2201      	movs	r2, #1
 80055d8:	601a      	str	r2, [r3, #0]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, TimerIdx);
 80055da:	6839      	ldr	r1, [r7, #0]
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f7ff f9b3 	bl	8004948 <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP2) != (uint32_t)RESET)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f003 0302 	and.w	r3, r3, #2
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d010      	beq.n	800560e <HRTIM_Timer_ISR+0x84>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP2) != (uint32_t)RESET)
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	f003 0302 	and.w	r3, r3, #2
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d00b      	beq.n	800560e <HRTIM_Timer_ISR+0x84>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP2);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681a      	ldr	r2, [r3, #0]
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	01db      	lsls	r3, r3, #7
 80055fe:	4413      	add	r3, r2
 8005600:	3388      	adds	r3, #136	@ 0x88
 8005602:	2202      	movs	r2, #2
 8005604:	601a      	str	r2, [r3, #0]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, TimerIdx);
 8005606:	6839      	ldr	r1, [r7, #0]
 8005608:	6878      	ldr	r0, [r7, #4]
 800560a:	f7ff f9a8 	bl	800495e <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 3 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP3) != (uint32_t)RESET)
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	f003 0304 	and.w	r3, r3, #4
 8005614:	2b00      	cmp	r3, #0
 8005616:	d010      	beq.n	800563a <HRTIM_Timer_ISR+0xb0>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP3) != (uint32_t)RESET)
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	f003 0304 	and.w	r3, r3, #4
 800561e:	2b00      	cmp	r3, #0
 8005620:	d00b      	beq.n	800563a <HRTIM_Timer_ISR+0xb0>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP3);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	01db      	lsls	r3, r3, #7
 800562a:	4413      	add	r3, r2
 800562c:	3388      	adds	r3, #136	@ 0x88
 800562e:	2204      	movs	r2, #4
 8005630:	601a      	str	r2, [r3, #0]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, TimerIdx);
 8005632:	6839      	ldr	r1, [r7, #0]
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	f7ff f99d 	bl	8004974 <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 4 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP4) != (uint32_t)RESET)
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	f003 0308 	and.w	r3, r3, #8
 8005640:	2b00      	cmp	r3, #0
 8005642:	d010      	beq.n	8005666 <HRTIM_Timer_ISR+0xdc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP4) != (uint32_t)RESET)
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	f003 0308 	and.w	r3, r3, #8
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00b      	beq.n	8005666 <HRTIM_Timer_ISR+0xdc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP4);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	01db      	lsls	r3, r3, #7
 8005656:	4413      	add	r3, r2
 8005658:	3388      	adds	r3, #136	@ 0x88
 800565a:	2208      	movs	r2, #8
 800565c:	601a      	str	r2, [r3, #0]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, TimerIdx);
 800565e:	6839      	ldr	r1, [r7, #0]
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f7ff f992 	bl	800498a <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer repetition event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_REP) != (uint32_t)RESET)
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	f003 0310 	and.w	r3, r3, #16
 800566c:	2b00      	cmp	r3, #0
 800566e:	d010      	beq.n	8005692 <HRTIM_Timer_ISR+0x108>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_REP) != (uint32_t)RESET)
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	f003 0310 	and.w	r3, r3, #16
 8005676:	2b00      	cmp	r3, #0
 8005678:	d00b      	beq.n	8005692 <HRTIM_Timer_ISR+0x108>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_REP);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	01db      	lsls	r3, r3, #7
 8005682:	4413      	add	r3, r2
 8005684:	3388      	adds	r3, #136	@ 0x88
 8005686:	2210      	movs	r2, #16
 8005688:	601a      	str	r2, [r3, #0]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, TimerIdx);
 800568a:	6839      	ldr	r1, [r7, #0]
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f7ff f950 	bl	8004932 <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer registers update event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_UPD) != (uint32_t)RESET)
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005698:	2b00      	cmp	r3, #0
 800569a:	d010      	beq.n	80056be <HRTIM_Timer_ISR+0x134>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_UPD) != (uint32_t)RESET)
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d00b      	beq.n	80056be <HRTIM_Timer_ISR+0x134>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_UPD);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681a      	ldr	r2, [r3, #0]
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	01db      	lsls	r3, r3, #7
 80056ae:	4413      	add	r3, r2
 80056b0:	3388      	adds	r3, #136	@ 0x88
 80056b2:	2240      	movs	r2, #64	@ 0x40
 80056b4:	601a      	str	r2, [r3, #0]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, TimerIdx);
 80056b6:	6839      	ldr	r1, [r7, #0]
 80056b8:	6878      	ldr	r0, [r7, #4]
 80056ba:	f7ff f92f 	bl	800491c <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT1) != (uint32_t)RESET)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d010      	beq.n	80056ea <HRTIM_Timer_ISR+0x160>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT1) != (uint32_t)RESET)
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d00b      	beq.n	80056ea <HRTIM_Timer_ISR+0x160>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT1);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	01db      	lsls	r3, r3, #7
 80056da:	4413      	add	r3, r2
 80056dc:	3388      	adds	r3, #136	@ 0x88
 80056de:	2280      	movs	r2, #128	@ 0x80
 80056e0:	601a      	str	r2, [r3, #0]

      /* Invoke capture 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture1EventCallback(hhrtim, TimerIdx);
 80056e2:	6839      	ldr	r1, [r7, #0]
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f7ff f95b 	bl	80049a0 <HAL_HRTIM_Capture1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT2) != (uint32_t)RESET)
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d011      	beq.n	8005718 <HRTIM_Timer_ISR+0x18e>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT2) != (uint32_t)RESET)
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d00c      	beq.n	8005718 <HRTIM_Timer_ISR+0x18e>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT2);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	01db      	lsls	r3, r3, #7
 8005706:	4413      	add	r3, r2
 8005708:	3388      	adds	r3, #136	@ 0x88
 800570a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800570e:	601a      	str	r2, [r3, #0]

      /* Invoke capture 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture2EventCallback(hhrtim, TimerIdx);
 8005710:	6839      	ldr	r1, [r7, #0]
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f7ff f94f 	bl	80049b6 <HAL_HRTIM_Capture2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET1) != (uint32_t)RESET)
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800571e:	2b00      	cmp	r3, #0
 8005720:	d011      	beq.n	8005746 <HRTIM_Timer_ISR+0x1bc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET1) != (uint32_t)RESET)
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005728:	2b00      	cmp	r3, #0
 800572a:	d00c      	beq.n	8005746 <HRTIM_Timer_ISR+0x1bc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET1);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	01db      	lsls	r3, r3, #7
 8005734:	4413      	add	r3, r2
 8005736:	3388      	adds	r3, #136	@ 0x88
 8005738:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800573c:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1SetCallback(hhrtim, TimerIdx);
 800573e:	6839      	ldr	r1, [r7, #0]
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f7ff f959 	bl	80049f8 <HAL_HRTIM_Output1SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST1) != (uint32_t)RESET)
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800574c:	2b00      	cmp	r3, #0
 800574e:	d011      	beq.n	8005774 <HRTIM_Timer_ISR+0x1ea>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST1) != (uint32_t)RESET)
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005756:	2b00      	cmp	r3, #0
 8005758:	d00c      	beq.n	8005774 <HRTIM_Timer_ISR+0x1ea>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST1);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	01db      	lsls	r3, r3, #7
 8005762:	4413      	add	r3, r2
 8005764:	3388      	adds	r3, #136	@ 0x88
 8005766:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800576a:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1ResetCallback(hhrtim, TimerIdx);
 800576c:	6839      	ldr	r1, [r7, #0]
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f7ff f94d 	bl	8004a0e <HAL_HRTIM_Output1ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET2) != (uint32_t)RESET)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800577a:	2b00      	cmp	r3, #0
 800577c:	d011      	beq.n	80057a2 <HRTIM_Timer_ISR+0x218>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET2) != (uint32_t)RESET)
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005784:	2b00      	cmp	r3, #0
 8005786:	d00c      	beq.n	80057a2 <HRTIM_Timer_ISR+0x218>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET2);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	01db      	lsls	r3, r3, #7
 8005790:	4413      	add	r3, r2
 8005792:	3388      	adds	r3, #136	@ 0x88
 8005794:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005798:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2SetCallback(hhrtim, TimerIdx);
 800579a:	6839      	ldr	r1, [r7, #0]
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f7ff f941 	bl	8004a24 <HAL_HRTIM_Output2SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST2) != (uint32_t)RESET)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d011      	beq.n	80057d0 <HRTIM_Timer_ISR+0x246>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST2) != (uint32_t)RESET)
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d00c      	beq.n	80057d0 <HRTIM_Timer_ISR+0x246>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST2);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	01db      	lsls	r3, r3, #7
 80057be:	4413      	add	r3, r2
 80057c0:	3388      	adds	r3, #136	@ 0x88
 80057c2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80057c6:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2ResetCallback(hhrtim, TimerIdx);
 80057c8:	6839      	ldr	r1, [r7, #0]
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f7ff f935 	bl	8004a3a <HAL_HRTIM_Output2ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST) != (uint32_t)RESET)
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d011      	beq.n	80057fe <HRTIM_Timer_ISR+0x274>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST) != (uint32_t)RESET)
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d00c      	beq.n	80057fe <HRTIM_Timer_ISR+0x274>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	01db      	lsls	r3, r3, #7
 80057ec:	4413      	add	r3, r2
 80057ee:	3388      	adds	r3, #136	@ 0x88
 80057f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80057f4:	601a      	str	r2, [r3, #0]

      /* Invoke timer reset callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->CounterResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_CounterResetCallback(hhrtim, TimerIdx);
 80057f6:	6839      	ldr	r1, [r7, #0]
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f7ff f8f2 	bl	80049e2 <HAL_HRTIM_CounterResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Delayed protection event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_DLYPRT) != (uint32_t)RESET)
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005804:	2b00      	cmp	r3, #0
 8005806:	d011      	beq.n	800582c <HRTIM_Timer_ISR+0x2a2>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_DLYPRT) != (uint32_t)RESET)
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800580e:	2b00      	cmp	r3, #0
 8005810:	d00c      	beq.n	800582c <HRTIM_Timer_ISR+0x2a2>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_DLYPRT);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681a      	ldr	r2, [r3, #0]
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	01db      	lsls	r3, r3, #7
 800581a:	4413      	add	r3, r2
 800581c:	3388      	adds	r3, #136	@ 0x88
 800581e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005822:	601a      	str	r2, [r3, #0]

      /* Invoke delayed protection callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DelayedProtectionCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_DelayedProtectionCallback(hhrtim, TimerIdx);
 8005824:	6839      	ldr	r1, [r7, #0]
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f7ff f8d0 	bl	80049cc <HAL_HRTIM_DelayedProtectionCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 800582c:	bf00      	nop
 800582e:	3710      	adds	r7, #16
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}

08005834 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b084      	sub	sp, #16
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d101      	bne.n	8005846 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e0c0      	b.n	80059c8 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800584c:	b2db      	uxtb	r3, r3
 800584e:	2b00      	cmp	r3, #0
 8005850:	d106      	bne.n	8005860 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f7fb ffa0 	bl	80017a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2203      	movs	r2, #3
 8005864:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4618      	mov	r0, r3
 800586e:	f003 ff0c 	bl	800968a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005872:	2300      	movs	r3, #0
 8005874:	73fb      	strb	r3, [r7, #15]
 8005876:	e03e      	b.n	80058f6 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005878:	7bfa      	ldrb	r2, [r7, #15]
 800587a:	6879      	ldr	r1, [r7, #4]
 800587c:	4613      	mov	r3, r2
 800587e:	009b      	lsls	r3, r3, #2
 8005880:	4413      	add	r3, r2
 8005882:	00db      	lsls	r3, r3, #3
 8005884:	440b      	add	r3, r1
 8005886:	3311      	adds	r3, #17
 8005888:	2201      	movs	r2, #1
 800588a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800588c:	7bfa      	ldrb	r2, [r7, #15]
 800588e:	6879      	ldr	r1, [r7, #4]
 8005890:	4613      	mov	r3, r2
 8005892:	009b      	lsls	r3, r3, #2
 8005894:	4413      	add	r3, r2
 8005896:	00db      	lsls	r3, r3, #3
 8005898:	440b      	add	r3, r1
 800589a:	3310      	adds	r3, #16
 800589c:	7bfa      	ldrb	r2, [r7, #15]
 800589e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80058a0:	7bfa      	ldrb	r2, [r7, #15]
 80058a2:	6879      	ldr	r1, [r7, #4]
 80058a4:	4613      	mov	r3, r2
 80058a6:	009b      	lsls	r3, r3, #2
 80058a8:	4413      	add	r3, r2
 80058aa:	00db      	lsls	r3, r3, #3
 80058ac:	440b      	add	r3, r1
 80058ae:	3313      	adds	r3, #19
 80058b0:	2200      	movs	r2, #0
 80058b2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80058b4:	7bfa      	ldrb	r2, [r7, #15]
 80058b6:	6879      	ldr	r1, [r7, #4]
 80058b8:	4613      	mov	r3, r2
 80058ba:	009b      	lsls	r3, r3, #2
 80058bc:	4413      	add	r3, r2
 80058be:	00db      	lsls	r3, r3, #3
 80058c0:	440b      	add	r3, r1
 80058c2:	3320      	adds	r3, #32
 80058c4:	2200      	movs	r2, #0
 80058c6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80058c8:	7bfa      	ldrb	r2, [r7, #15]
 80058ca:	6879      	ldr	r1, [r7, #4]
 80058cc:	4613      	mov	r3, r2
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	4413      	add	r3, r2
 80058d2:	00db      	lsls	r3, r3, #3
 80058d4:	440b      	add	r3, r1
 80058d6:	3324      	adds	r3, #36	@ 0x24
 80058d8:	2200      	movs	r2, #0
 80058da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80058dc:	7bfb      	ldrb	r3, [r7, #15]
 80058de:	6879      	ldr	r1, [r7, #4]
 80058e0:	1c5a      	adds	r2, r3, #1
 80058e2:	4613      	mov	r3, r2
 80058e4:	009b      	lsls	r3, r3, #2
 80058e6:	4413      	add	r3, r2
 80058e8:	00db      	lsls	r3, r3, #3
 80058ea:	440b      	add	r3, r1
 80058ec:	2200      	movs	r2, #0
 80058ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80058f0:	7bfb      	ldrb	r3, [r7, #15]
 80058f2:	3301      	adds	r3, #1
 80058f4:	73fb      	strb	r3, [r7, #15]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	791b      	ldrb	r3, [r3, #4]
 80058fa:	7bfa      	ldrb	r2, [r7, #15]
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d3bb      	bcc.n	8005878 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005900:	2300      	movs	r3, #0
 8005902:	73fb      	strb	r3, [r7, #15]
 8005904:	e044      	b.n	8005990 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005906:	7bfa      	ldrb	r2, [r7, #15]
 8005908:	6879      	ldr	r1, [r7, #4]
 800590a:	4613      	mov	r3, r2
 800590c:	009b      	lsls	r3, r3, #2
 800590e:	4413      	add	r3, r2
 8005910:	00db      	lsls	r3, r3, #3
 8005912:	440b      	add	r3, r1
 8005914:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8005918:	2200      	movs	r2, #0
 800591a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800591c:	7bfa      	ldrb	r2, [r7, #15]
 800591e:	6879      	ldr	r1, [r7, #4]
 8005920:	4613      	mov	r3, r2
 8005922:	009b      	lsls	r3, r3, #2
 8005924:	4413      	add	r3, r2
 8005926:	00db      	lsls	r3, r3, #3
 8005928:	440b      	add	r3, r1
 800592a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800592e:	7bfa      	ldrb	r2, [r7, #15]
 8005930:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005932:	7bfa      	ldrb	r2, [r7, #15]
 8005934:	6879      	ldr	r1, [r7, #4]
 8005936:	4613      	mov	r3, r2
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	4413      	add	r3, r2
 800593c:	00db      	lsls	r3, r3, #3
 800593e:	440b      	add	r3, r1
 8005940:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8005944:	2200      	movs	r2, #0
 8005946:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005948:	7bfa      	ldrb	r2, [r7, #15]
 800594a:	6879      	ldr	r1, [r7, #4]
 800594c:	4613      	mov	r3, r2
 800594e:	009b      	lsls	r3, r3, #2
 8005950:	4413      	add	r3, r2
 8005952:	00db      	lsls	r3, r3, #3
 8005954:	440b      	add	r3, r1
 8005956:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800595a:	2200      	movs	r2, #0
 800595c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800595e:	7bfa      	ldrb	r2, [r7, #15]
 8005960:	6879      	ldr	r1, [r7, #4]
 8005962:	4613      	mov	r3, r2
 8005964:	009b      	lsls	r3, r3, #2
 8005966:	4413      	add	r3, r2
 8005968:	00db      	lsls	r3, r3, #3
 800596a:	440b      	add	r3, r1
 800596c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005970:	2200      	movs	r2, #0
 8005972:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005974:	7bfa      	ldrb	r2, [r7, #15]
 8005976:	6879      	ldr	r1, [r7, #4]
 8005978:	4613      	mov	r3, r2
 800597a:	009b      	lsls	r3, r3, #2
 800597c:	4413      	add	r3, r2
 800597e:	00db      	lsls	r3, r3, #3
 8005980:	440b      	add	r3, r1
 8005982:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8005986:	2200      	movs	r2, #0
 8005988:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800598a:	7bfb      	ldrb	r3, [r7, #15]
 800598c:	3301      	adds	r3, #1
 800598e:	73fb      	strb	r3, [r7, #15]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	791b      	ldrb	r3, [r3, #4]
 8005994:	7bfa      	ldrb	r2, [r7, #15]
 8005996:	429a      	cmp	r2, r3
 8005998:	d3b5      	bcc.n	8005906 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6818      	ldr	r0, [r3, #0]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	3304      	adds	r3, #4
 80059a2:	e893 0006 	ldmia.w	r3, {r1, r2}
 80059a6:	f003 fe8b 	bl	80096c0 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2200      	movs	r2, #0
 80059ae:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2201      	movs	r2, #1
 80059b4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	7a9b      	ldrb	r3, [r3, #10]
 80059bc:	2b01      	cmp	r3, #1
 80059be:	d102      	bne.n	80059c6 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f001 fa26 	bl	8006e12 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80059c6:	2300      	movs	r3, #0
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3710      	adds	r7, #16
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}

080059d0 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b084      	sub	sp, #16
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4618      	mov	r0, r3
 80059de:	f004 fc50 	bl	800a282 <USB_ReadInterrupts>
 80059e2:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d003      	beq.n	80059f6 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f000 f983 	bl	8005cfa <PCD_EP_ISR_Handler>

    return;
 80059f4:	e110      	b.n	8005c18 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d013      	beq.n	8005a28 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005a08:	b29a      	uxth	r2, r3
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a12:	b292      	uxth	r2, r2
 8005a14:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8005a18:	6878      	ldr	r0, [r7, #4]
 8005a1a:	f000 f92c 	bl	8005c76 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8005a1e:	2100      	movs	r1, #0
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f000 f946 	bl	8005cb2 <HAL_PCD_SetAddress>

    return;
 8005a26:	e0f7      	b.n	8005c18 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00c      	beq.n	8005a4c <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005a3a:	b29a      	uxth	r2, r3
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005a44:	b292      	uxth	r2, r2
 8005a46:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005a4a:	e0e5      	b.n	8005c18 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d00c      	beq.n	8005a70 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005a5e:	b29a      	uxth	r2, r3
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005a68:	b292      	uxth	r2, r2
 8005a6a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005a6e:	e0d3      	b.n	8005c18 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d034      	beq.n	8005ae4 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005a82:	b29a      	uxth	r2, r3
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f022 0204 	bic.w	r2, r2, #4
 8005a8c:	b292      	uxth	r2, r2
 8005a8e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005a9a:	b29a      	uxth	r2, r3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f022 0208 	bic.w	r2, r2, #8
 8005aa4:	b292      	uxth	r2, r2
 8005aa6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d107      	bne.n	8005ac4 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005abc:	2100      	movs	r1, #0
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f001 f9d1 	bl	8006e66 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f000 f8ea 	bl	8005c9e <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005ad2:	b29a      	uxth	r2, r3
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005adc:	b292      	uxth	r2, r2
 8005ade:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005ae2:	e099      	b.n	8005c18 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d027      	beq.n	8005b3e <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005af6:	b29a      	uxth	r2, r3
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f042 0208 	orr.w	r2, r2, #8
 8005b00:	b292      	uxth	r2, r2
 8005b02:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005b0e:	b29a      	uxth	r2, r3
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b18:	b292      	uxth	r2, r2
 8005b1a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005b26:	b29a      	uxth	r2, r3
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f042 0204 	orr.w	r2, r2, #4
 8005b30:	b292      	uxth	r2, r2
 8005b32:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f000 f8a7 	bl	8005c8a <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005b3c:	e06c      	b.n	8005c18 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d040      	beq.n	8005bca <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005b50:	b29a      	uxth	r2, r3
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b5a:	b292      	uxth	r2, r2
 8005b5c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d12b      	bne.n	8005bc2 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005b72:	b29a      	uxth	r2, r3
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f042 0204 	orr.w	r2, r2, #4
 8005b7c:	b292      	uxth	r2, r2
 8005b7e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005b8a:	b29a      	uxth	r2, r3
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f042 0208 	orr.w	r2, r2, #8
 8005b94:	b292      	uxth	r2, r2
 8005b96:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8005baa:	b29b      	uxth	r3, r3
 8005bac:	089b      	lsrs	r3, r3, #2
 8005bae:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005bb8:	2101      	movs	r1, #1
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f001 f953 	bl	8006e66 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8005bc0:	e02a      	b.n	8005c18 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 f861 	bl	8005c8a <HAL_PCD_SuspendCallback>
    return;
 8005bc8:	e026      	b.n	8005c18 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d00f      	beq.n	8005bf4 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005bdc:	b29a      	uxth	r2, r3
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005be6:	b292      	uxth	r2, r2
 8005be8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	f000 f838 	bl	8005c62 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005bf2:	e011      	b.n	8005c18 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d00c      	beq.n	8005c18 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005c06:	b29a      	uxth	r2, r3
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005c10:	b292      	uxth	r2, r2
 8005c12:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005c16:	bf00      	nop
  }
}
 8005c18:	3710      	adds	r7, #16
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}

08005c1e <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005c1e:	b480      	push	{r7}
 8005c20:	b083      	sub	sp, #12
 8005c22:	af00      	add	r7, sp, #0
 8005c24:	6078      	str	r0, [r7, #4]
 8005c26:	460b      	mov	r3, r1
 8005c28:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 8005c2a:	bf00      	nop
 8005c2c:	370c      	adds	r7, #12
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr

08005c36 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005c36:	b480      	push	{r7}
 8005c38:	b083      	sub	sp, #12
 8005c3a:	af00      	add	r7, sp, #0
 8005c3c:	6078      	str	r0, [r7, #4]
 8005c3e:	460b      	mov	r3, r1
 8005c40:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 8005c42:	bf00      	nop
 8005c44:	370c      	adds	r7, #12
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr

08005c4e <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8005c4e:	b480      	push	{r7}
 8005c50:	b083      	sub	sp, #12
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 8005c56:	bf00      	nop
 8005c58:	370c      	adds	r7, #12
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c60:	4770      	bx	lr

08005c62 <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8005c62:	b480      	push	{r7}
 8005c64:	b083      	sub	sp, #12
 8005c66:	af00      	add	r7, sp, #0
 8005c68:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8005c6a:	bf00      	nop
 8005c6c:	370c      	adds	r7, #12
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr

08005c76 <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8005c76:	b480      	push	{r7}
 8005c78:	b083      	sub	sp, #12
 8005c7a:	af00      	add	r7, sp, #0
 8005c7c:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8005c7e:	bf00      	nop
 8005c80:	370c      	adds	r7, #12
 8005c82:	46bd      	mov	sp, r7
 8005c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c88:	4770      	bx	lr

08005c8a <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8005c8a:	b480      	push	{r7}
 8005c8c:	b083      	sub	sp, #12
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8005c92:	bf00      	nop
 8005c94:	370c      	adds	r7, #12
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr

08005c9e <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8005c9e:	b480      	push	{r7}
 8005ca0:	b083      	sub	sp, #12
 8005ca2:	af00      	add	r7, sp, #0
 8005ca4:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8005ca6:	bf00      	nop
 8005ca8:	370c      	adds	r7, #12
 8005caa:	46bd      	mov	sp, r7
 8005cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb0:	4770      	bx	lr

08005cb2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005cb2:	b580      	push	{r7, lr}
 8005cb4:	b082      	sub	sp, #8
 8005cb6:	af00      	add	r7, sp, #0
 8005cb8:	6078      	str	r0, [r7, #4]
 8005cba:	460b      	mov	r3, r1
 8005cbc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d101      	bne.n	8005ccc <HAL_PCD_SetAddress+0x1a>
 8005cc8:	2302      	movs	r3, #2
 8005cca:	e012      	b.n	8005cf2 <HAL_PCD_SetAddress+0x40>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2201      	movs	r2, #1
 8005cd0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	78fa      	ldrb	r2, [r7, #3]
 8005cd8:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	78fa      	ldrb	r2, [r7, #3]
 8005ce0:	4611      	mov	r1, r2
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f004 fab9 	bl	800a25a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2200      	movs	r2, #0
 8005cec:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8005cf0:	2300      	movs	r3, #0
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	3708      	adds	r7, #8
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}

08005cfa <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8005cfa:	b580      	push	{r7, lr}
 8005cfc:	b092      	sub	sp, #72	@ 0x48
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005d02:	e333      	b.n	800636c <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005d0c:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8005d0e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005d10:	b2db      	uxtb	r3, r3
 8005d12:	f003 030f 	and.w	r3, r3, #15
 8005d16:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8005d1a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	f040 8108 	bne.w	8005f34 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8005d24:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005d26:	f003 0310 	and.w	r3, r3, #16
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d14c      	bne.n	8005dc8 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	881b      	ldrh	r3, [r3, #0]
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8005d3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d3e:	813b      	strh	r3, [r7, #8]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	893b      	ldrh	r3, [r7, #8]
 8005d46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005d4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005d4e:	b29b      	uxth	r3, r3
 8005d50:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	3310      	adds	r3, #16
 8005d56:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005d60:	b29b      	uxth	r3, r3
 8005d62:	461a      	mov	r2, r3
 8005d64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d66:	781b      	ldrb	r3, [r3, #0]
 8005d68:	00db      	lsls	r3, r3, #3
 8005d6a:	4413      	add	r3, r2
 8005d6c:	687a      	ldr	r2, [r7, #4]
 8005d6e:	6812      	ldr	r2, [r2, #0]
 8005d70:	4413      	add	r3, r2
 8005d72:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005d76:	881b      	ldrh	r3, [r3, #0]
 8005d78:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005d7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d7e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8005d80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d82:	695a      	ldr	r2, [r3, #20]
 8005d84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d86:	69db      	ldr	r3, [r3, #28]
 8005d88:	441a      	add	r2, r3
 8005d8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d8c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8005d8e:	2100      	movs	r1, #0
 8005d90:	6878      	ldr	r0, [r7, #4]
 8005d92:	f7ff ff50 	bl	8005c36 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	7b1b      	ldrb	r3, [r3, #12]
 8005d9a:	b2db      	uxtb	r3, r3
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	f000 82e5 	beq.w	800636c <PCD_EP_ISR_Handler+0x672>
 8005da2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005da4:	699b      	ldr	r3, [r3, #24]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	f040 82e0 	bne.w	800636c <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	7b1b      	ldrb	r3, [r3, #12]
 8005db0:	b2db      	uxtb	r3, r3
 8005db2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005db6:	b2da      	uxtb	r2, r3
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	731a      	strb	r2, [r3, #12]
 8005dc6:	e2d1      	b.n	800636c <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005dce:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	881b      	ldrh	r3, [r3, #0]
 8005dd6:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8005dd8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005dda:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d032      	beq.n	8005e48 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005dea:	b29b      	uxth	r3, r3
 8005dec:	461a      	mov	r2, r3
 8005dee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005df0:	781b      	ldrb	r3, [r3, #0]
 8005df2:	00db      	lsls	r3, r3, #3
 8005df4:	4413      	add	r3, r2
 8005df6:	687a      	ldr	r2, [r7, #4]
 8005df8:	6812      	ldr	r2, [r2, #0]
 8005dfa:	4413      	add	r3, r2
 8005dfc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005e00:	881b      	ldrh	r3, [r3, #0]
 8005e02:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005e06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e08:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6818      	ldr	r0, [r3, #0]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8005e14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e16:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8005e18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e1a:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	f004 fa82 	bl	800a326 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	881b      	ldrh	r3, [r3, #0]
 8005e28:	b29a      	uxth	r2, r3
 8005e2a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8005e2e:	4013      	ands	r3, r2
 8005e30:	817b      	strh	r3, [r7, #10]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	897a      	ldrh	r2, [r7, #10]
 8005e38:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005e3c:	b292      	uxth	r2, r2
 8005e3e:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	f7ff ff04 	bl	8005c4e <HAL_PCD_SetupStageCallback>
 8005e46:	e291      	b.n	800636c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005e48:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	f280 828d 	bge.w	800636c <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	881b      	ldrh	r3, [r3, #0]
 8005e58:	b29a      	uxth	r2, r3
 8005e5a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8005e5e:	4013      	ands	r3, r2
 8005e60:	81fb      	strh	r3, [r7, #14]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	89fa      	ldrh	r2, [r7, #14]
 8005e68:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005e6c:	b292      	uxth	r2, r2
 8005e6e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005e78:	b29b      	uxth	r3, r3
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e7e:	781b      	ldrb	r3, [r3, #0]
 8005e80:	00db      	lsls	r3, r3, #3
 8005e82:	4413      	add	r3, r2
 8005e84:	687a      	ldr	r2, [r7, #4]
 8005e86:	6812      	ldr	r2, [r2, #0]
 8005e88:	4413      	add	r3, r2
 8005e8a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005e8e:	881b      	ldrh	r3, [r3, #0]
 8005e90:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005e94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e96:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8005e98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e9a:	69db      	ldr	r3, [r3, #28]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d019      	beq.n	8005ed4 <PCD_EP_ISR_Handler+0x1da>
 8005ea0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ea2:	695b      	ldr	r3, [r3, #20]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d015      	beq.n	8005ed4 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6818      	ldr	r0, [r3, #0]
 8005eac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005eae:	6959      	ldr	r1, [r3, #20]
 8005eb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005eb2:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8005eb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005eb6:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005eb8:	b29b      	uxth	r3, r3
 8005eba:	f004 fa34 	bl	800a326 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8005ebe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ec0:	695a      	ldr	r2, [r3, #20]
 8005ec2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ec4:	69db      	ldr	r3, [r3, #28]
 8005ec6:	441a      	add	r2, r3
 8005ec8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005eca:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8005ecc:	2100      	movs	r1, #0
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f7ff fea5 	bl	8005c1e <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	881b      	ldrh	r3, [r3, #0]
 8005eda:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8005edc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005ede:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	f040 8242 	bne.w	800636c <PCD_EP_ISR_Handler+0x672>
 8005ee8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005eea:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005eee:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005ef2:	f000 823b 	beq.w	800636c <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	881b      	ldrh	r3, [r3, #0]
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f06:	81bb      	strh	r3, [r7, #12]
 8005f08:	89bb      	ldrh	r3, [r7, #12]
 8005f0a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005f0e:	81bb      	strh	r3, [r7, #12]
 8005f10:	89bb      	ldrh	r3, [r7, #12]
 8005f12:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005f16:	81bb      	strh	r3, [r7, #12]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	89bb      	ldrh	r3, [r7, #12]
 8005f1e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f22:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005f26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f2e:	b29b      	uxth	r3, r3
 8005f30:	8013      	strh	r3, [r2, #0]
 8005f32:	e21b      	b.n	800636c <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	461a      	mov	r2, r3
 8005f3a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8005f3e:	009b      	lsls	r3, r3, #2
 8005f40:	4413      	add	r3, r2
 8005f42:	881b      	ldrh	r3, [r3, #0]
 8005f44:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005f46:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	f280 80f1 	bge.w	8006132 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	461a      	mov	r2, r3
 8005f56:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8005f5a:	009b      	lsls	r3, r3, #2
 8005f5c:	4413      	add	r3, r2
 8005f5e:	881b      	ldrh	r3, [r3, #0]
 8005f60:	b29a      	uxth	r2, r3
 8005f62:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8005f66:	4013      	ands	r3, r2
 8005f68:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	461a      	mov	r2, r3
 8005f70:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8005f74:	009b      	lsls	r3, r3, #2
 8005f76:	4413      	add	r3, r2
 8005f78:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005f7a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005f7e:	b292      	uxth	r2, r2
 8005f80:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8005f82:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8005f86:	4613      	mov	r3, r2
 8005f88:	009b      	lsls	r3, r3, #2
 8005f8a:	4413      	add	r3, r2
 8005f8c:	00db      	lsls	r3, r3, #3
 8005f8e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005f92:	687a      	ldr	r2, [r7, #4]
 8005f94:	4413      	add	r3, r2
 8005f96:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8005f98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f9a:	7b1b      	ldrb	r3, [r3, #12]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d123      	bne.n	8005fe8 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005fa8:	b29b      	uxth	r3, r3
 8005faa:	461a      	mov	r2, r3
 8005fac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fae:	781b      	ldrb	r3, [r3, #0]
 8005fb0:	00db      	lsls	r3, r3, #3
 8005fb2:	4413      	add	r3, r2
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	6812      	ldr	r2, [r2, #0]
 8005fb8:	4413      	add	r3, r2
 8005fba:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005fbe:	881b      	ldrh	r3, [r3, #0]
 8005fc0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005fc4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8005fc8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	f000 808b 	beq.w	80060e8 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6818      	ldr	r0, [r3, #0]
 8005fd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fd8:	6959      	ldr	r1, [r3, #20]
 8005fda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fdc:	88da      	ldrh	r2, [r3, #6]
 8005fde:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005fe2:	f004 f9a0 	bl	800a326 <USB_ReadPMA>
 8005fe6:	e07f      	b.n	80060e8 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8005fe8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fea:	78db      	ldrb	r3, [r3, #3]
 8005fec:	2b02      	cmp	r3, #2
 8005fee:	d109      	bne.n	8006004 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8005ff0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005ff2:	461a      	mov	r2, r3
 8005ff4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ff6:	6878      	ldr	r0, [r7, #4]
 8005ff8:	f000 f9c6 	bl	8006388 <HAL_PCD_EP_DB_Receive>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8006002:	e071      	b.n	80060e8 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	461a      	mov	r2, r3
 800600a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800600c:	781b      	ldrb	r3, [r3, #0]
 800600e:	009b      	lsls	r3, r3, #2
 8006010:	4413      	add	r3, r2
 8006012:	881b      	ldrh	r3, [r3, #0]
 8006014:	b29b      	uxth	r3, r3
 8006016:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800601a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800601e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	461a      	mov	r2, r3
 8006026:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006028:	781b      	ldrb	r3, [r3, #0]
 800602a:	009b      	lsls	r3, r3, #2
 800602c:	441a      	add	r2, r3
 800602e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006030:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006034:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006038:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800603c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006040:	b29b      	uxth	r3, r3
 8006042:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	461a      	mov	r2, r3
 800604a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800604c:	781b      	ldrb	r3, [r3, #0]
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	4413      	add	r3, r2
 8006052:	881b      	ldrh	r3, [r3, #0]
 8006054:	b29b      	uxth	r3, r3
 8006056:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800605a:	2b00      	cmp	r3, #0
 800605c:	d022      	beq.n	80060a4 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006066:	b29b      	uxth	r3, r3
 8006068:	461a      	mov	r2, r3
 800606a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800606c:	781b      	ldrb	r3, [r3, #0]
 800606e:	00db      	lsls	r3, r3, #3
 8006070:	4413      	add	r3, r2
 8006072:	687a      	ldr	r2, [r7, #4]
 8006074:	6812      	ldr	r2, [r2, #0]
 8006076:	4413      	add	r3, r2
 8006078:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800607c:	881b      	ldrh	r3, [r3, #0]
 800607e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006082:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8006086:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800608a:	2b00      	cmp	r3, #0
 800608c:	d02c      	beq.n	80060e8 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6818      	ldr	r0, [r3, #0]
 8006092:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006094:	6959      	ldr	r1, [r3, #20]
 8006096:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006098:	891a      	ldrh	r2, [r3, #8]
 800609a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800609e:	f004 f942 	bl	800a326 <USB_ReadPMA>
 80060a2:	e021      	b.n	80060e8 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80060ac:	b29b      	uxth	r3, r3
 80060ae:	461a      	mov	r2, r3
 80060b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060b2:	781b      	ldrb	r3, [r3, #0]
 80060b4:	00db      	lsls	r3, r3, #3
 80060b6:	4413      	add	r3, r2
 80060b8:	687a      	ldr	r2, [r7, #4]
 80060ba:	6812      	ldr	r2, [r2, #0]
 80060bc:	4413      	add	r3, r2
 80060be:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80060c2:	881b      	ldrh	r3, [r3, #0]
 80060c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80060c8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80060cc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d009      	beq.n	80060e8 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6818      	ldr	r0, [r3, #0]
 80060d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060da:	6959      	ldr	r1, [r3, #20]
 80060dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060de:	895a      	ldrh	r2, [r3, #10]
 80060e0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80060e4:	f004 f91f 	bl	800a326 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80060e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060ea:	69da      	ldr	r2, [r3, #28]
 80060ec:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80060f0:	441a      	add	r2, r3
 80060f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060f4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80060f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060f8:	695a      	ldr	r2, [r3, #20]
 80060fa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80060fe:	441a      	add	r2, r3
 8006100:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006102:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8006104:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006106:	699b      	ldr	r3, [r3, #24]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d005      	beq.n	8006118 <PCD_EP_ISR_Handler+0x41e>
 800610c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8006110:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006112:	691b      	ldr	r3, [r3, #16]
 8006114:	429a      	cmp	r2, r3
 8006116:	d206      	bcs.n	8006126 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8006118:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800611a:	781b      	ldrb	r3, [r3, #0]
 800611c:	4619      	mov	r1, r3
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f7ff fd7d 	bl	8005c1e <HAL_PCD_DataOutStageCallback>
 8006124:	e005      	b.n	8006132 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800612c:	4618      	mov	r0, r3
 800612e:	f003 fae5 	bl	80096fc <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8006132:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006134:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006138:	2b00      	cmp	r3, #0
 800613a:	f000 8117 	beq.w	800636c <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800613e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8006142:	4613      	mov	r3, r2
 8006144:	009b      	lsls	r3, r3, #2
 8006146:	4413      	add	r3, r2
 8006148:	00db      	lsls	r3, r3, #3
 800614a:	3310      	adds	r3, #16
 800614c:	687a      	ldr	r2, [r7, #4]
 800614e:	4413      	add	r3, r2
 8006150:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	461a      	mov	r2, r3
 8006158:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800615c:	009b      	lsls	r3, r3, #2
 800615e:	4413      	add	r3, r2
 8006160:	881b      	ldrh	r3, [r3, #0]
 8006162:	b29b      	uxth	r3, r3
 8006164:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8006168:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800616c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	461a      	mov	r2, r3
 8006174:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006178:	009b      	lsls	r3, r3, #2
 800617a:	441a      	add	r2, r3
 800617c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800617e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006182:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006186:	b29b      	uxth	r3, r3
 8006188:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800618a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800618c:	78db      	ldrb	r3, [r3, #3]
 800618e:	2b01      	cmp	r3, #1
 8006190:	f040 80a1 	bne.w	80062d6 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8006194:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006196:	2200      	movs	r2, #0
 8006198:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800619a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800619c:	7b1b      	ldrb	r3, [r3, #12]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	f000 8092 	beq.w	80062c8 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80061a4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80061a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d046      	beq.n	800623c <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80061ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061b0:	785b      	ldrb	r3, [r3, #1]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d126      	bne.n	8006204 <PCD_EP_ISR_Handler+0x50a>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	617b      	str	r3, [r7, #20]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	461a      	mov	r2, r3
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	4413      	add	r3, r2
 80061cc:	617b      	str	r3, [r7, #20]
 80061ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061d0:	781b      	ldrb	r3, [r3, #0]
 80061d2:	00da      	lsls	r2, r3, #3
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	4413      	add	r3, r2
 80061d8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80061dc:	613b      	str	r3, [r7, #16]
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	881b      	ldrh	r3, [r3, #0]
 80061e2:	b29b      	uxth	r3, r3
 80061e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80061e8:	b29a      	uxth	r2, r3
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	801a      	strh	r2, [r3, #0]
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	881b      	ldrh	r3, [r3, #0]
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80061f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80061fc:	b29a      	uxth	r2, r3
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	801a      	strh	r2, [r3, #0]
 8006202:	e061      	b.n	80062c8 <PCD_EP_ISR_Handler+0x5ce>
 8006204:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006206:	785b      	ldrb	r3, [r3, #1]
 8006208:	2b01      	cmp	r3, #1
 800620a:	d15d      	bne.n	80062c8 <PCD_EP_ISR_Handler+0x5ce>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	61fb      	str	r3, [r7, #28]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800621a:	b29b      	uxth	r3, r3
 800621c:	461a      	mov	r2, r3
 800621e:	69fb      	ldr	r3, [r7, #28]
 8006220:	4413      	add	r3, r2
 8006222:	61fb      	str	r3, [r7, #28]
 8006224:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006226:	781b      	ldrb	r3, [r3, #0]
 8006228:	00da      	lsls	r2, r3, #3
 800622a:	69fb      	ldr	r3, [r7, #28]
 800622c:	4413      	add	r3, r2
 800622e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006232:	61bb      	str	r3, [r7, #24]
 8006234:	69bb      	ldr	r3, [r7, #24]
 8006236:	2200      	movs	r2, #0
 8006238:	801a      	strh	r2, [r3, #0]
 800623a:	e045      	b.n	80062c8 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006242:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006244:	785b      	ldrb	r3, [r3, #1]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d126      	bne.n	8006298 <PCD_EP_ISR_Handler+0x59e>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006258:	b29b      	uxth	r3, r3
 800625a:	461a      	mov	r2, r3
 800625c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800625e:	4413      	add	r3, r2
 8006260:	627b      	str	r3, [r7, #36]	@ 0x24
 8006262:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006264:	781b      	ldrb	r3, [r3, #0]
 8006266:	00da      	lsls	r2, r3, #3
 8006268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800626a:	4413      	add	r3, r2
 800626c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006270:	623b      	str	r3, [r7, #32]
 8006272:	6a3b      	ldr	r3, [r7, #32]
 8006274:	881b      	ldrh	r3, [r3, #0]
 8006276:	b29b      	uxth	r3, r3
 8006278:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800627c:	b29a      	uxth	r2, r3
 800627e:	6a3b      	ldr	r3, [r7, #32]
 8006280:	801a      	strh	r2, [r3, #0]
 8006282:	6a3b      	ldr	r3, [r7, #32]
 8006284:	881b      	ldrh	r3, [r3, #0]
 8006286:	b29b      	uxth	r3, r3
 8006288:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800628c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006290:	b29a      	uxth	r2, r3
 8006292:	6a3b      	ldr	r3, [r7, #32]
 8006294:	801a      	strh	r2, [r3, #0]
 8006296:	e017      	b.n	80062c8 <PCD_EP_ISR_Handler+0x5ce>
 8006298:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800629a:	785b      	ldrb	r3, [r3, #1]
 800629c:	2b01      	cmp	r3, #1
 800629e:	d113      	bne.n	80062c8 <PCD_EP_ISR_Handler+0x5ce>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	461a      	mov	r2, r3
 80062ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062ae:	4413      	add	r3, r2
 80062b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062b4:	781b      	ldrb	r3, [r3, #0]
 80062b6:	00da      	lsls	r2, r3, #3
 80062b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062ba:	4413      	add	r3, r2
 80062bc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80062c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80062c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062c4:	2200      	movs	r2, #0
 80062c6:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80062c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062ca:	781b      	ldrb	r3, [r3, #0]
 80062cc:	4619      	mov	r1, r3
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f7ff fcb1 	bl	8005c36 <HAL_PCD_DataInStageCallback>
 80062d4:	e04a      	b.n	800636c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80062d6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80062d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d13f      	bne.n	8006360 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062e8:	b29b      	uxth	r3, r3
 80062ea:	461a      	mov	r2, r3
 80062ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062ee:	781b      	ldrb	r3, [r3, #0]
 80062f0:	00db      	lsls	r3, r3, #3
 80062f2:	4413      	add	r3, r2
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	6812      	ldr	r2, [r2, #0]
 80062f8:	4413      	add	r3, r2
 80062fa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80062fe:	881b      	ldrh	r3, [r3, #0]
 8006300:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006304:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8006306:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006308:	699a      	ldr	r2, [r3, #24]
 800630a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800630c:	429a      	cmp	r2, r3
 800630e:	d906      	bls.n	800631e <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8006310:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006312:	699a      	ldr	r2, [r3, #24]
 8006314:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006316:	1ad2      	subs	r2, r2, r3
 8006318:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800631a:	619a      	str	r2, [r3, #24]
 800631c:	e002      	b.n	8006324 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800631e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006320:	2200      	movs	r2, #0
 8006322:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8006324:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006326:	699b      	ldr	r3, [r3, #24]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d106      	bne.n	800633a <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800632c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800632e:	781b      	ldrb	r3, [r3, #0]
 8006330:	4619      	mov	r1, r3
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f7ff fc7f 	bl	8005c36 <HAL_PCD_DataInStageCallback>
 8006338:	e018      	b.n	800636c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800633a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800633c:	695a      	ldr	r2, [r3, #20]
 800633e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006340:	441a      	add	r2, r3
 8006342:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006344:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8006346:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006348:	69da      	ldr	r2, [r3, #28]
 800634a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800634c:	441a      	add	r2, r3
 800634e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006350:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006358:	4618      	mov	r0, r3
 800635a:	f003 f9cf 	bl	80096fc <USB_EPStartXfer>
 800635e:	e005      	b.n	800636c <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8006360:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006362:	461a      	mov	r2, r3
 8006364:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f000 f917 	bl	800659a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006374:	b29b      	uxth	r3, r3
 8006376:	b21b      	sxth	r3, r3
 8006378:	2b00      	cmp	r3, #0
 800637a:	f6ff acc3 	blt.w	8005d04 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800637e:	2300      	movs	r3, #0
}
 8006380:	4618      	mov	r0, r3
 8006382:	3748      	adds	r7, #72	@ 0x48
 8006384:	46bd      	mov	sp, r7
 8006386:	bd80      	pop	{r7, pc}

08006388 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b088      	sub	sp, #32
 800638c:	af00      	add	r7, sp, #0
 800638e:	60f8      	str	r0, [r7, #12]
 8006390:	60b9      	str	r1, [r7, #8]
 8006392:	4613      	mov	r3, r2
 8006394:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006396:	88fb      	ldrh	r3, [r7, #6]
 8006398:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800639c:	2b00      	cmp	r3, #0
 800639e:	d07c      	beq.n	800649a <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	461a      	mov	r2, r3
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	781b      	ldrb	r3, [r3, #0]
 80063b0:	00db      	lsls	r3, r3, #3
 80063b2:	4413      	add	r3, r2
 80063b4:	68fa      	ldr	r2, [r7, #12]
 80063b6:	6812      	ldr	r2, [r2, #0]
 80063b8:	4413      	add	r3, r2
 80063ba:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80063be:	881b      	ldrh	r3, [r3, #0]
 80063c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80063c4:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	699a      	ldr	r2, [r3, #24]
 80063ca:	8b7b      	ldrh	r3, [r7, #26]
 80063cc:	429a      	cmp	r2, r3
 80063ce:	d306      	bcc.n	80063de <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	699a      	ldr	r2, [r3, #24]
 80063d4:	8b7b      	ldrh	r3, [r7, #26]
 80063d6:	1ad2      	subs	r2, r2, r3
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	619a      	str	r2, [r3, #24]
 80063dc:	e002      	b.n	80063e4 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	2200      	movs	r2, #0
 80063e2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	699b      	ldr	r3, [r3, #24]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d123      	bne.n	8006434 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	461a      	mov	r2, r3
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	781b      	ldrb	r3, [r3, #0]
 80063f6:	009b      	lsls	r3, r3, #2
 80063f8:	4413      	add	r3, r2
 80063fa:	881b      	ldrh	r3, [r3, #0]
 80063fc:	b29b      	uxth	r3, r3
 80063fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006402:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006406:	833b      	strh	r3, [r7, #24]
 8006408:	8b3b      	ldrh	r3, [r7, #24]
 800640a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800640e:	833b      	strh	r3, [r7, #24]
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	461a      	mov	r2, r3
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	781b      	ldrb	r3, [r3, #0]
 800641a:	009b      	lsls	r3, r3, #2
 800641c:	441a      	add	r2, r3
 800641e:	8b3b      	ldrh	r3, [r7, #24]
 8006420:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006424:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006428:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800642c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006430:	b29b      	uxth	r3, r3
 8006432:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006434:	88fb      	ldrh	r3, [r7, #6]
 8006436:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800643a:	2b00      	cmp	r3, #0
 800643c:	d01f      	beq.n	800647e <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	461a      	mov	r2, r3
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	781b      	ldrb	r3, [r3, #0]
 8006448:	009b      	lsls	r3, r3, #2
 800644a:	4413      	add	r3, r2
 800644c:	881b      	ldrh	r3, [r3, #0]
 800644e:	b29b      	uxth	r3, r3
 8006450:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006454:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006458:	82fb      	strh	r3, [r7, #22]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	461a      	mov	r2, r3
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	781b      	ldrb	r3, [r3, #0]
 8006464:	009b      	lsls	r3, r3, #2
 8006466:	441a      	add	r2, r3
 8006468:	8afb      	ldrh	r3, [r7, #22]
 800646a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800646e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006472:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006476:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800647a:	b29b      	uxth	r3, r3
 800647c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800647e:	8b7b      	ldrh	r3, [r7, #26]
 8006480:	2b00      	cmp	r3, #0
 8006482:	f000 8085 	beq.w	8006590 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	6818      	ldr	r0, [r3, #0]
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	6959      	ldr	r1, [r3, #20]
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	891a      	ldrh	r2, [r3, #8]
 8006492:	8b7b      	ldrh	r3, [r7, #26]
 8006494:	f003 ff47 	bl	800a326 <USB_ReadPMA>
 8006498:	e07a      	b.n	8006590 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064a2:	b29b      	uxth	r3, r3
 80064a4:	461a      	mov	r2, r3
 80064a6:	68bb      	ldr	r3, [r7, #8]
 80064a8:	781b      	ldrb	r3, [r3, #0]
 80064aa:	00db      	lsls	r3, r3, #3
 80064ac:	4413      	add	r3, r2
 80064ae:	68fa      	ldr	r2, [r7, #12]
 80064b0:	6812      	ldr	r2, [r2, #0]
 80064b2:	4413      	add	r3, r2
 80064b4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80064b8:	881b      	ldrh	r3, [r3, #0]
 80064ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80064be:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	699a      	ldr	r2, [r3, #24]
 80064c4:	8b7b      	ldrh	r3, [r7, #26]
 80064c6:	429a      	cmp	r2, r3
 80064c8:	d306      	bcc.n	80064d8 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	699a      	ldr	r2, [r3, #24]
 80064ce:	8b7b      	ldrh	r3, [r7, #26]
 80064d0:	1ad2      	subs	r2, r2, r3
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	619a      	str	r2, [r3, #24]
 80064d6:	e002      	b.n	80064de <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	2200      	movs	r2, #0
 80064dc:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	699b      	ldr	r3, [r3, #24]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d123      	bne.n	800652e <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	461a      	mov	r2, r3
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	781b      	ldrb	r3, [r3, #0]
 80064f0:	009b      	lsls	r3, r3, #2
 80064f2:	4413      	add	r3, r2
 80064f4:	881b      	ldrh	r3, [r3, #0]
 80064f6:	b29b      	uxth	r3, r3
 80064f8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80064fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006500:	83fb      	strh	r3, [r7, #30]
 8006502:	8bfb      	ldrh	r3, [r7, #30]
 8006504:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006508:	83fb      	strh	r3, [r7, #30]
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	461a      	mov	r2, r3
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	781b      	ldrb	r3, [r3, #0]
 8006514:	009b      	lsls	r3, r3, #2
 8006516:	441a      	add	r2, r3
 8006518:	8bfb      	ldrh	r3, [r7, #30]
 800651a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800651e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006522:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006526:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800652a:	b29b      	uxth	r3, r3
 800652c:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800652e:	88fb      	ldrh	r3, [r7, #6]
 8006530:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006534:	2b00      	cmp	r3, #0
 8006536:	d11f      	bne.n	8006578 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	461a      	mov	r2, r3
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	781b      	ldrb	r3, [r3, #0]
 8006542:	009b      	lsls	r3, r3, #2
 8006544:	4413      	add	r3, r2
 8006546:	881b      	ldrh	r3, [r3, #0]
 8006548:	b29b      	uxth	r3, r3
 800654a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800654e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006552:	83bb      	strh	r3, [r7, #28]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	461a      	mov	r2, r3
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	781b      	ldrb	r3, [r3, #0]
 800655e:	009b      	lsls	r3, r3, #2
 8006560:	441a      	add	r2, r3
 8006562:	8bbb      	ldrh	r3, [r7, #28]
 8006564:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006568:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800656c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006570:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006574:	b29b      	uxth	r3, r3
 8006576:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006578:	8b7b      	ldrh	r3, [r7, #26]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d008      	beq.n	8006590 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6818      	ldr	r0, [r3, #0]
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	6959      	ldr	r1, [r3, #20]
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	895a      	ldrh	r2, [r3, #10]
 800658a:	8b7b      	ldrh	r3, [r7, #26]
 800658c:	f003 fecb 	bl	800a326 <USB_ReadPMA>
    }
  }

  return count;
 8006590:	8b7b      	ldrh	r3, [r7, #26]
}
 8006592:	4618      	mov	r0, r3
 8006594:	3720      	adds	r7, #32
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}

0800659a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800659a:	b580      	push	{r7, lr}
 800659c:	b0a6      	sub	sp, #152	@ 0x98
 800659e:	af00      	add	r7, sp, #0
 80065a0:	60f8      	str	r0, [r7, #12]
 80065a2:	60b9      	str	r1, [r7, #8]
 80065a4:	4613      	mov	r3, r2
 80065a6:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80065a8:	88fb      	ldrh	r3, [r7, #6]
 80065aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	f000 81f7 	beq.w	80069a2 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80065bc:	b29b      	uxth	r3, r3
 80065be:	461a      	mov	r2, r3
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	781b      	ldrb	r3, [r3, #0]
 80065c4:	00db      	lsls	r3, r3, #3
 80065c6:	4413      	add	r3, r2
 80065c8:	68fa      	ldr	r2, [r7, #12]
 80065ca:	6812      	ldr	r2, [r2, #0]
 80065cc:	4413      	add	r3, r2
 80065ce:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80065d2:	881b      	ldrh	r3, [r3, #0]
 80065d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80065d8:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	699a      	ldr	r2, [r3, #24]
 80065e0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d907      	bls.n	80065f8 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	699a      	ldr	r2, [r3, #24]
 80065ec:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80065f0:	1ad2      	subs	r2, r2, r3
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	619a      	str	r2, [r3, #24]
 80065f6:	e002      	b.n	80065fe <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 80065f8:	68bb      	ldr	r3, [r7, #8]
 80065fa:	2200      	movs	r2, #0
 80065fc:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	699b      	ldr	r3, [r3, #24]
 8006602:	2b00      	cmp	r3, #0
 8006604:	f040 80e1 	bne.w	80067ca <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	785b      	ldrb	r3, [r3, #1]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d126      	bne.n	800665e <HAL_PCD_EP_DB_Transmit+0xc4>
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	633b      	str	r3, [r7, #48]	@ 0x30
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800661e:	b29b      	uxth	r3, r3
 8006620:	461a      	mov	r2, r3
 8006622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006624:	4413      	add	r3, r2
 8006626:	633b      	str	r3, [r7, #48]	@ 0x30
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	781b      	ldrb	r3, [r3, #0]
 800662c:	00da      	lsls	r2, r3, #3
 800662e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006630:	4413      	add	r3, r2
 8006632:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006636:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800663a:	881b      	ldrh	r3, [r3, #0]
 800663c:	b29b      	uxth	r3, r3
 800663e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006642:	b29a      	uxth	r2, r3
 8006644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006646:	801a      	strh	r2, [r3, #0]
 8006648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800664a:	881b      	ldrh	r3, [r3, #0]
 800664c:	b29b      	uxth	r3, r3
 800664e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006652:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006656:	b29a      	uxth	r2, r3
 8006658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800665a:	801a      	strh	r2, [r3, #0]
 800665c:	e01a      	b.n	8006694 <HAL_PCD_EP_DB_Transmit+0xfa>
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	785b      	ldrb	r3, [r3, #1]
 8006662:	2b01      	cmp	r3, #1
 8006664:	d116      	bne.n	8006694 <HAL_PCD_EP_DB_Transmit+0xfa>
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006674:	b29b      	uxth	r3, r3
 8006676:	461a      	mov	r2, r3
 8006678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800667a:	4413      	add	r3, r2
 800667c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	781b      	ldrb	r3, [r3, #0]
 8006682:	00da      	lsls	r2, r3, #3
 8006684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006686:	4413      	add	r3, r2
 8006688:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800668c:	637b      	str	r3, [r7, #52]	@ 0x34
 800668e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006690:	2200      	movs	r2, #0
 8006692:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	62bb      	str	r3, [r7, #40]	@ 0x28
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	785b      	ldrb	r3, [r3, #1]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d126      	bne.n	80066f0 <HAL_PCD_EP_DB_Transmit+0x156>
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	623b      	str	r3, [r7, #32]
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80066b0:	b29b      	uxth	r3, r3
 80066b2:	461a      	mov	r2, r3
 80066b4:	6a3b      	ldr	r3, [r7, #32]
 80066b6:	4413      	add	r3, r2
 80066b8:	623b      	str	r3, [r7, #32]
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	781b      	ldrb	r3, [r3, #0]
 80066be:	00da      	lsls	r2, r3, #3
 80066c0:	6a3b      	ldr	r3, [r7, #32]
 80066c2:	4413      	add	r3, r2
 80066c4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80066c8:	61fb      	str	r3, [r7, #28]
 80066ca:	69fb      	ldr	r3, [r7, #28]
 80066cc:	881b      	ldrh	r3, [r3, #0]
 80066ce:	b29b      	uxth	r3, r3
 80066d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80066d4:	b29a      	uxth	r2, r3
 80066d6:	69fb      	ldr	r3, [r7, #28]
 80066d8:	801a      	strh	r2, [r3, #0]
 80066da:	69fb      	ldr	r3, [r7, #28]
 80066dc:	881b      	ldrh	r3, [r3, #0]
 80066de:	b29b      	uxth	r3, r3
 80066e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066e8:	b29a      	uxth	r2, r3
 80066ea:	69fb      	ldr	r3, [r7, #28]
 80066ec:	801a      	strh	r2, [r3, #0]
 80066ee:	e017      	b.n	8006720 <HAL_PCD_EP_DB_Transmit+0x186>
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	785b      	ldrb	r3, [r3, #1]
 80066f4:	2b01      	cmp	r3, #1
 80066f6:	d113      	bne.n	8006720 <HAL_PCD_EP_DB_Transmit+0x186>
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006700:	b29b      	uxth	r3, r3
 8006702:	461a      	mov	r2, r3
 8006704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006706:	4413      	add	r3, r2
 8006708:	62bb      	str	r3, [r7, #40]	@ 0x28
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	781b      	ldrb	r3, [r3, #0]
 800670e:	00da      	lsls	r2, r3, #3
 8006710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006712:	4413      	add	r3, r2
 8006714:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006718:	627b      	str	r3, [r7, #36]	@ 0x24
 800671a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800671c:	2200      	movs	r2, #0
 800671e:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	78db      	ldrb	r3, [r3, #3]
 8006724:	2b02      	cmp	r3, #2
 8006726:	d123      	bne.n	8006770 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	461a      	mov	r2, r3
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	781b      	ldrb	r3, [r3, #0]
 8006732:	009b      	lsls	r3, r3, #2
 8006734:	4413      	add	r3, r2
 8006736:	881b      	ldrh	r3, [r3, #0]
 8006738:	b29b      	uxth	r3, r3
 800673a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800673e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006742:	837b      	strh	r3, [r7, #26]
 8006744:	8b7b      	ldrh	r3, [r7, #26]
 8006746:	f083 0320 	eor.w	r3, r3, #32
 800674a:	837b      	strh	r3, [r7, #26]
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	461a      	mov	r2, r3
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	781b      	ldrb	r3, [r3, #0]
 8006756:	009b      	lsls	r3, r3, #2
 8006758:	441a      	add	r2, r3
 800675a:	8b7b      	ldrh	r3, [r7, #26]
 800675c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006760:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006764:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006768:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800676c:	b29b      	uxth	r3, r3
 800676e:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	781b      	ldrb	r3, [r3, #0]
 8006774:	4619      	mov	r1, r3
 8006776:	68f8      	ldr	r0, [r7, #12]
 8006778:	f7ff fa5d 	bl	8005c36 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800677c:	88fb      	ldrh	r3, [r7, #6]
 800677e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006782:	2b00      	cmp	r3, #0
 8006784:	d01f      	beq.n	80067c6 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	461a      	mov	r2, r3
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	781b      	ldrb	r3, [r3, #0]
 8006790:	009b      	lsls	r3, r3, #2
 8006792:	4413      	add	r3, r2
 8006794:	881b      	ldrh	r3, [r3, #0]
 8006796:	b29b      	uxth	r3, r3
 8006798:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800679c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067a0:	833b      	strh	r3, [r7, #24]
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	461a      	mov	r2, r3
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	781b      	ldrb	r3, [r3, #0]
 80067ac:	009b      	lsls	r3, r3, #2
 80067ae:	441a      	add	r2, r3
 80067b0:	8b3b      	ldrh	r3, [r7, #24]
 80067b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80067b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80067ba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80067be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067c2:	b29b      	uxth	r3, r3
 80067c4:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80067c6:	2300      	movs	r3, #0
 80067c8:	e31f      	b.n	8006e0a <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80067ca:	88fb      	ldrh	r3, [r7, #6]
 80067cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d021      	beq.n	8006818 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	461a      	mov	r2, r3
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	781b      	ldrb	r3, [r3, #0]
 80067de:	009b      	lsls	r3, r3, #2
 80067e0:	4413      	add	r3, r2
 80067e2:	881b      	ldrh	r3, [r3, #0]
 80067e4:	b29b      	uxth	r3, r3
 80067e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067ee:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	461a      	mov	r2, r3
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	781b      	ldrb	r3, [r3, #0]
 80067fc:	009b      	lsls	r3, r3, #2
 80067fe:	441a      	add	r2, r3
 8006800:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8006804:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006808:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800680c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006810:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006814:	b29b      	uxth	r3, r3
 8006816:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800681e:	2b01      	cmp	r3, #1
 8006820:	f040 82ca 	bne.w	8006db8 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	695a      	ldr	r2, [r3, #20]
 8006828:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800682c:	441a      	add	r2, r3
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	69da      	ldr	r2, [r3, #28]
 8006836:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800683a:	441a      	add	r2, r3
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	6a1a      	ldr	r2, [r3, #32]
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	691b      	ldr	r3, [r3, #16]
 8006848:	429a      	cmp	r2, r3
 800684a:	d309      	bcc.n	8006860 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	691b      	ldr	r3, [r3, #16]
 8006850:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	6a1a      	ldr	r2, [r3, #32]
 8006856:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006858:	1ad2      	subs	r2, r2, r3
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	621a      	str	r2, [r3, #32]
 800685e:	e015      	b.n	800688c <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	6a1b      	ldr	r3, [r3, #32]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d107      	bne.n	8006878 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8006868:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800686c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	2200      	movs	r2, #0
 8006872:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8006876:	e009      	b.n	800688c <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	2200      	movs	r2, #0
 800687c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8006880:	68bb      	ldr	r3, [r7, #8]
 8006882:	6a1b      	ldr	r3, [r3, #32]
 8006884:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	2200      	movs	r2, #0
 800688a:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	785b      	ldrb	r3, [r3, #1]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d15f      	bne.n	8006954 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	643b      	str	r3, [r7, #64]	@ 0x40
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068a2:	b29b      	uxth	r3, r3
 80068a4:	461a      	mov	r2, r3
 80068a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068a8:	4413      	add	r3, r2
 80068aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	781b      	ldrb	r3, [r3, #0]
 80068b0:	00da      	lsls	r2, r3, #3
 80068b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068b4:	4413      	add	r3, r2
 80068b6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80068ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068be:	881b      	ldrh	r3, [r3, #0]
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80068c6:	b29a      	uxth	r2, r3
 80068c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068ca:	801a      	strh	r2, [r3, #0]
 80068cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d10a      	bne.n	80068e8 <HAL_PCD_EP_DB_Transmit+0x34e>
 80068d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068d4:	881b      	ldrh	r3, [r3, #0]
 80068d6:	b29b      	uxth	r3, r3
 80068d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068e0:	b29a      	uxth	r2, r3
 80068e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068e4:	801a      	strh	r2, [r3, #0]
 80068e6:	e051      	b.n	800698c <HAL_PCD_EP_DB_Transmit+0x3f2>
 80068e8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80068ea:	2b3e      	cmp	r3, #62	@ 0x3e
 80068ec:	d816      	bhi.n	800691c <HAL_PCD_EP_DB_Transmit+0x382>
 80068ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80068f0:	085b      	lsrs	r3, r3, #1
 80068f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80068f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80068f6:	f003 0301 	and.w	r3, r3, #1
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d002      	beq.n	8006904 <HAL_PCD_EP_DB_Transmit+0x36a>
 80068fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006900:	3301      	adds	r3, #1
 8006902:	653b      	str	r3, [r7, #80]	@ 0x50
 8006904:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006906:	881b      	ldrh	r3, [r3, #0]
 8006908:	b29a      	uxth	r2, r3
 800690a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800690c:	b29b      	uxth	r3, r3
 800690e:	029b      	lsls	r3, r3, #10
 8006910:	b29b      	uxth	r3, r3
 8006912:	4313      	orrs	r3, r2
 8006914:	b29a      	uxth	r2, r3
 8006916:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006918:	801a      	strh	r2, [r3, #0]
 800691a:	e037      	b.n	800698c <HAL_PCD_EP_DB_Transmit+0x3f2>
 800691c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800691e:	095b      	lsrs	r3, r3, #5
 8006920:	653b      	str	r3, [r7, #80]	@ 0x50
 8006922:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006924:	f003 031f 	and.w	r3, r3, #31
 8006928:	2b00      	cmp	r3, #0
 800692a:	d102      	bne.n	8006932 <HAL_PCD_EP_DB_Transmit+0x398>
 800692c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800692e:	3b01      	subs	r3, #1
 8006930:	653b      	str	r3, [r7, #80]	@ 0x50
 8006932:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006934:	881b      	ldrh	r3, [r3, #0]
 8006936:	b29a      	uxth	r2, r3
 8006938:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800693a:	b29b      	uxth	r3, r3
 800693c:	029b      	lsls	r3, r3, #10
 800693e:	b29b      	uxth	r3, r3
 8006940:	4313      	orrs	r3, r2
 8006942:	b29b      	uxth	r3, r3
 8006944:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006948:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800694c:	b29a      	uxth	r2, r3
 800694e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006950:	801a      	strh	r2, [r3, #0]
 8006952:	e01b      	b.n	800698c <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	785b      	ldrb	r3, [r3, #1]
 8006958:	2b01      	cmp	r3, #1
 800695a:	d117      	bne.n	800698c <HAL_PCD_EP_DB_Transmit+0x3f2>
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800696a:	b29b      	uxth	r3, r3
 800696c:	461a      	mov	r2, r3
 800696e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006970:	4413      	add	r3, r2
 8006972:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	781b      	ldrb	r3, [r3, #0]
 8006978:	00da      	lsls	r2, r3, #3
 800697a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800697c:	4413      	add	r3, r2
 800697e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006982:	647b      	str	r3, [r7, #68]	@ 0x44
 8006984:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006986:	b29a      	uxth	r2, r3
 8006988:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800698a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	6818      	ldr	r0, [r3, #0]
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	6959      	ldr	r1, [r3, #20]
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	891a      	ldrh	r2, [r3, #8]
 8006998:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800699a:	b29b      	uxth	r3, r3
 800699c:	f003 fc81 	bl	800a2a2 <USB_WritePMA>
 80069a0:	e20a      	b.n	8006db8 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80069aa:	b29b      	uxth	r3, r3
 80069ac:	461a      	mov	r2, r3
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	781b      	ldrb	r3, [r3, #0]
 80069b2:	00db      	lsls	r3, r3, #3
 80069b4:	4413      	add	r3, r2
 80069b6:	68fa      	ldr	r2, [r7, #12]
 80069b8:	6812      	ldr	r2, [r2, #0]
 80069ba:	4413      	add	r3, r2
 80069bc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80069c0:	881b      	ldrh	r3, [r3, #0]
 80069c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80069c6:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	699a      	ldr	r2, [r3, #24]
 80069ce:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80069d2:	429a      	cmp	r2, r3
 80069d4:	d307      	bcc.n	80069e6 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	699a      	ldr	r2, [r3, #24]
 80069da:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80069de:	1ad2      	subs	r2, r2, r3
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	619a      	str	r2, [r3, #24]
 80069e4:	e002      	b.n	80069ec <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	2200      	movs	r2, #0
 80069ea:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	699b      	ldr	r3, [r3, #24]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	f040 80f6 	bne.w	8006be2 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	785b      	ldrb	r3, [r3, #1]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d126      	bne.n	8006a4c <HAL_PCD_EP_DB_Transmit+0x4b2>
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	677b      	str	r3, [r7, #116]	@ 0x74
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a0c:	b29b      	uxth	r3, r3
 8006a0e:	461a      	mov	r2, r3
 8006a10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006a12:	4413      	add	r3, r2
 8006a14:	677b      	str	r3, [r7, #116]	@ 0x74
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	781b      	ldrb	r3, [r3, #0]
 8006a1a:	00da      	lsls	r2, r3, #3
 8006a1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006a1e:	4413      	add	r3, r2
 8006a20:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006a24:	673b      	str	r3, [r7, #112]	@ 0x70
 8006a26:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a28:	881b      	ldrh	r3, [r3, #0]
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a30:	b29a      	uxth	r2, r3
 8006a32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a34:	801a      	strh	r2, [r3, #0]
 8006a36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a38:	881b      	ldrh	r3, [r3, #0]
 8006a3a:	b29b      	uxth	r3, r3
 8006a3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a44:	b29a      	uxth	r2, r3
 8006a46:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a48:	801a      	strh	r2, [r3, #0]
 8006a4a:	e01a      	b.n	8006a82 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	785b      	ldrb	r3, [r3, #1]
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	d116      	bne.n	8006a82 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a62:	b29b      	uxth	r3, r3
 8006a64:	461a      	mov	r2, r3
 8006a66:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006a68:	4413      	add	r3, r2
 8006a6a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	781b      	ldrb	r3, [r3, #0]
 8006a70:	00da      	lsls	r2, r3, #3
 8006a72:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006a74:	4413      	add	r3, r2
 8006a76:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006a7a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006a7c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a7e:	2200      	movs	r2, #0
 8006a80:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	785b      	ldrb	r3, [r3, #1]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d12f      	bne.n	8006af2 <HAL_PCD_EP_DB_Transmit+0x558>
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006aa2:	b29b      	uxth	r3, r3
 8006aa4:	461a      	mov	r2, r3
 8006aa6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006aaa:	4413      	add	r3, r2
 8006aac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	781b      	ldrb	r3, [r3, #0]
 8006ab4:	00da      	lsls	r2, r3, #3
 8006ab6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006aba:	4413      	add	r3, r2
 8006abc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006ac0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006ac4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006ac8:	881b      	ldrh	r3, [r3, #0]
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ad0:	b29a      	uxth	r2, r3
 8006ad2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006ad6:	801a      	strh	r2, [r3, #0]
 8006ad8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006adc:	881b      	ldrh	r3, [r3, #0]
 8006ade:	b29b      	uxth	r3, r3
 8006ae0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ae4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ae8:	b29a      	uxth	r2, r3
 8006aea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006aee:	801a      	strh	r2, [r3, #0]
 8006af0:	e01c      	b.n	8006b2c <HAL_PCD_EP_DB_Transmit+0x592>
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	785b      	ldrb	r3, [r3, #1]
 8006af6:	2b01      	cmp	r3, #1
 8006af8:	d118      	bne.n	8006b2c <HAL_PCD_EP_DB_Transmit+0x592>
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b02:	b29b      	uxth	r3, r3
 8006b04:	461a      	mov	r2, r3
 8006b06:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006b0a:	4413      	add	r3, r2
 8006b0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	781b      	ldrb	r3, [r3, #0]
 8006b14:	00da      	lsls	r2, r3, #3
 8006b16:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006b1a:	4413      	add	r3, r2
 8006b1c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006b20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006b24:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006b28:	2200      	movs	r2, #0
 8006b2a:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	78db      	ldrb	r3, [r3, #3]
 8006b30:	2b02      	cmp	r3, #2
 8006b32:	d127      	bne.n	8006b84 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	461a      	mov	r2, r3
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	781b      	ldrb	r3, [r3, #0]
 8006b3e:	009b      	lsls	r3, r3, #2
 8006b40:	4413      	add	r3, r2
 8006b42:	881b      	ldrh	r3, [r3, #0]
 8006b44:	b29b      	uxth	r3, r3
 8006b46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b4e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006b52:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006b56:	f083 0320 	eor.w	r3, r3, #32
 8006b5a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	461a      	mov	r2, r3
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	009b      	lsls	r3, r3, #2
 8006b6a:	441a      	add	r2, r3
 8006b6c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006b70:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b74:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b80:	b29b      	uxth	r3, r3
 8006b82:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	781b      	ldrb	r3, [r3, #0]
 8006b88:	4619      	mov	r1, r3
 8006b8a:	68f8      	ldr	r0, [r7, #12]
 8006b8c:	f7ff f853 	bl	8005c36 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006b90:	88fb      	ldrh	r3, [r7, #6]
 8006b92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d121      	bne.n	8006bde <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	461a      	mov	r2, r3
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	781b      	ldrb	r3, [r3, #0]
 8006ba4:	009b      	lsls	r3, r3, #2
 8006ba6:	4413      	add	r3, r2
 8006ba8:	881b      	ldrh	r3, [r3, #0]
 8006baa:	b29b      	uxth	r3, r3
 8006bac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bb4:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	461a      	mov	r2, r3
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	781b      	ldrb	r3, [r3, #0]
 8006bc2:	009b      	lsls	r3, r3, #2
 8006bc4:	441a      	add	r2, r3
 8006bc6:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006bca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006bce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bd2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006bd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8006bde:	2300      	movs	r3, #0
 8006be0:	e113      	b.n	8006e0a <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006be2:	88fb      	ldrh	r3, [r7, #6]
 8006be4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d121      	bne.n	8006c30 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	461a      	mov	r2, r3
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	781b      	ldrb	r3, [r3, #0]
 8006bf6:	009b      	lsls	r3, r3, #2
 8006bf8:	4413      	add	r3, r2
 8006bfa:	881b      	ldrh	r3, [r3, #0]
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c06:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	461a      	mov	r2, r3
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	781b      	ldrb	r3, [r3, #0]
 8006c14:	009b      	lsls	r3, r3, #2
 8006c16:	441a      	add	r2, r3
 8006c18:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8006c1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c24:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006c28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c2c:	b29b      	uxth	r3, r3
 8006c2e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	f040 80be 	bne.w	8006db8 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	695a      	ldr	r2, [r3, #20]
 8006c40:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006c44:	441a      	add	r2, r3
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006c4a:	68bb      	ldr	r3, [r7, #8]
 8006c4c:	69da      	ldr	r2, [r3, #28]
 8006c4e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006c52:	441a      	add	r2, r3
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	6a1a      	ldr	r2, [r3, #32]
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	691b      	ldr	r3, [r3, #16]
 8006c60:	429a      	cmp	r2, r3
 8006c62:	d309      	bcc.n	8006c78 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	691b      	ldr	r3, [r3, #16]
 8006c68:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	6a1a      	ldr	r2, [r3, #32]
 8006c6e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c70:	1ad2      	subs	r2, r2, r3
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	621a      	str	r2, [r3, #32]
 8006c76:	e015      	b.n	8006ca4 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	6a1b      	ldr	r3, [r3, #32]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d107      	bne.n	8006c90 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8006c80:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006c84:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8006c8e:	e009      	b.n	8006ca4 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	6a1b      	ldr	r3, [r3, #32]
 8006c94:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	785b      	ldrb	r3, [r3, #1]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d15f      	bne.n	8006d72 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	461a      	mov	r2, r3
 8006cc4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006cc6:	4413      	add	r3, r2
 8006cc8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	781b      	ldrb	r3, [r3, #0]
 8006cce:	00da      	lsls	r2, r3, #3
 8006cd0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006cd2:	4413      	add	r3, r2
 8006cd4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006cd8:	667b      	str	r3, [r7, #100]	@ 0x64
 8006cda:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006cdc:	881b      	ldrh	r3, [r3, #0]
 8006cde:	b29b      	uxth	r3, r3
 8006ce0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ce4:	b29a      	uxth	r2, r3
 8006ce6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ce8:	801a      	strh	r2, [r3, #0]
 8006cea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d10a      	bne.n	8006d06 <HAL_PCD_EP_DB_Transmit+0x76c>
 8006cf0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006cf2:	881b      	ldrh	r3, [r3, #0]
 8006cf4:	b29b      	uxth	r3, r3
 8006cf6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006cfa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cfe:	b29a      	uxth	r2, r3
 8006d00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d02:	801a      	strh	r2, [r3, #0]
 8006d04:	e04e      	b.n	8006da4 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006d06:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d08:	2b3e      	cmp	r3, #62	@ 0x3e
 8006d0a:	d816      	bhi.n	8006d3a <HAL_PCD_EP_DB_Transmit+0x7a0>
 8006d0c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d0e:	085b      	lsrs	r3, r3, #1
 8006d10:	663b      	str	r3, [r7, #96]	@ 0x60
 8006d12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d14:	f003 0301 	and.w	r3, r3, #1
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d002      	beq.n	8006d22 <HAL_PCD_EP_DB_Transmit+0x788>
 8006d1c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d1e:	3301      	adds	r3, #1
 8006d20:	663b      	str	r3, [r7, #96]	@ 0x60
 8006d22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d24:	881b      	ldrh	r3, [r3, #0]
 8006d26:	b29a      	uxth	r2, r3
 8006d28:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	029b      	lsls	r3, r3, #10
 8006d2e:	b29b      	uxth	r3, r3
 8006d30:	4313      	orrs	r3, r2
 8006d32:	b29a      	uxth	r2, r3
 8006d34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d36:	801a      	strh	r2, [r3, #0]
 8006d38:	e034      	b.n	8006da4 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006d3a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d3c:	095b      	lsrs	r3, r3, #5
 8006d3e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006d40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d42:	f003 031f 	and.w	r3, r3, #31
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d102      	bne.n	8006d50 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8006d4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d4c:	3b01      	subs	r3, #1
 8006d4e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006d50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d52:	881b      	ldrh	r3, [r3, #0]
 8006d54:	b29a      	uxth	r2, r3
 8006d56:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d58:	b29b      	uxth	r3, r3
 8006d5a:	029b      	lsls	r3, r3, #10
 8006d5c:	b29b      	uxth	r3, r3
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	b29b      	uxth	r3, r3
 8006d62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d6a:	b29a      	uxth	r2, r3
 8006d6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d6e:	801a      	strh	r2, [r3, #0]
 8006d70:	e018      	b.n	8006da4 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	785b      	ldrb	r3, [r3, #1]
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d114      	bne.n	8006da4 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d82:	b29b      	uxth	r3, r3
 8006d84:	461a      	mov	r2, r3
 8006d86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d88:	4413      	add	r3, r2
 8006d8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	781b      	ldrb	r3, [r3, #0]
 8006d90:	00da      	lsls	r2, r3, #3
 8006d92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d94:	4413      	add	r3, r2
 8006d96:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006d9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006d9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d9e:	b29a      	uxth	r2, r3
 8006da0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006da2:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	6818      	ldr	r0, [r3, #0]
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	6959      	ldr	r1, [r3, #20]
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	895a      	ldrh	r2, [r3, #10]
 8006db0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006db2:	b29b      	uxth	r3, r3
 8006db4:	f003 fa75 	bl	800a2a2 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	461a      	mov	r2, r3
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	781b      	ldrb	r3, [r3, #0]
 8006dc2:	009b      	lsls	r3, r3, #2
 8006dc4:	4413      	add	r3, r2
 8006dc6:	881b      	ldrh	r3, [r3, #0]
 8006dc8:	b29b      	uxth	r3, r3
 8006dca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006dce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006dd2:	82fb      	strh	r3, [r7, #22]
 8006dd4:	8afb      	ldrh	r3, [r7, #22]
 8006dd6:	f083 0310 	eor.w	r3, r3, #16
 8006dda:	82fb      	strh	r3, [r7, #22]
 8006ddc:	8afb      	ldrh	r3, [r7, #22]
 8006dde:	f083 0320 	eor.w	r3, r3, #32
 8006de2:	82fb      	strh	r3, [r7, #22]
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	461a      	mov	r2, r3
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	009b      	lsls	r3, r3, #2
 8006df0:	441a      	add	r2, r3
 8006df2:	8afb      	ldrh	r3, [r7, #22]
 8006df4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006df8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006dfc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e04:	b29b      	uxth	r3, r3
 8006e06:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8006e08:	2300      	movs	r3, #0
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3798      	adds	r7, #152	@ 0x98
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}

08006e12 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006e12:	b480      	push	{r7}
 8006e14:	b085      	sub	sp, #20
 8006e16:	af00      	add	r7, sp, #0
 8006e18:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2201      	movs	r2, #1
 8006e24:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	f043 0301 	orr.w	r3, r3, #1
 8006e3c:	b29a      	uxth	r2, r3
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8006e4a:	b29b      	uxth	r3, r3
 8006e4c:	f043 0302 	orr.w	r3, r3, #2
 8006e50:	b29a      	uxth	r2, r3
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8006e58:	2300      	movs	r3, #0
}
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	3714      	adds	r7, #20
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e64:	4770      	bx	lr

08006e66 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006e66:	b480      	push	{r7}
 8006e68:	b083      	sub	sp, #12
 8006e6a:	af00      	add	r7, sp, #0
 8006e6c:	6078      	str	r0, [r7, #4]
 8006e6e:	460b      	mov	r3, r1
 8006e70:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006e72:	bf00      	nop
 8006e74:	370c      	adds	r7, #12
 8006e76:	46bd      	mov	sp, r7
 8006e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7c:	4770      	bx	lr
	...

08006e80 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006e80:	b480      	push	{r7}
 8006e82:	b085      	sub	sp, #20
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d141      	bne.n	8006f12 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006e8e:	4b4b      	ldr	r3, [pc, #300]	@ (8006fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006e96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e9a:	d131      	bne.n	8006f00 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006e9c:	4b47      	ldr	r3, [pc, #284]	@ (8006fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006e9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ea2:	4a46      	ldr	r2, [pc, #280]	@ (8006fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ea4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ea8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006eac:	4b43      	ldr	r3, [pc, #268]	@ (8006fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006eb4:	4a41      	ldr	r2, [pc, #260]	@ (8006fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006eb6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006eba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006ebc:	4b40      	ldr	r3, [pc, #256]	@ (8006fc0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	2232      	movs	r2, #50	@ 0x32
 8006ec2:	fb02 f303 	mul.w	r3, r2, r3
 8006ec6:	4a3f      	ldr	r2, [pc, #252]	@ (8006fc4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8006ecc:	0c9b      	lsrs	r3, r3, #18
 8006ece:	3301      	adds	r3, #1
 8006ed0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ed2:	e002      	b.n	8006eda <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	3b01      	subs	r3, #1
 8006ed8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006eda:	4b38      	ldr	r3, [pc, #224]	@ (8006fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006edc:	695b      	ldr	r3, [r3, #20]
 8006ede:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ee2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ee6:	d102      	bne.n	8006eee <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d1f2      	bne.n	8006ed4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006eee:	4b33      	ldr	r3, [pc, #204]	@ (8006fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ef0:	695b      	ldr	r3, [r3, #20]
 8006ef2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ef6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006efa:	d158      	bne.n	8006fae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006efc:	2303      	movs	r3, #3
 8006efe:	e057      	b.n	8006fb0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006f00:	4b2e      	ldr	r3, [pc, #184]	@ (8006fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f06:	4a2d      	ldr	r2, [pc, #180]	@ (8006fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f0c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006f10:	e04d      	b.n	8006fae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f18:	d141      	bne.n	8006f9e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006f1a:	4b28      	ldr	r3, [pc, #160]	@ (8006fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006f22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f26:	d131      	bne.n	8006f8c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006f28:	4b24      	ldr	r3, [pc, #144]	@ (8006fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f2e:	4a23      	ldr	r2, [pc, #140]	@ (8006fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f34:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006f38:	4b20      	ldr	r3, [pc, #128]	@ (8006fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006f40:	4a1e      	ldr	r2, [pc, #120]	@ (8006fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006f46:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006f48:	4b1d      	ldr	r3, [pc, #116]	@ (8006fc0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	2232      	movs	r2, #50	@ 0x32
 8006f4e:	fb02 f303 	mul.w	r3, r2, r3
 8006f52:	4a1c      	ldr	r2, [pc, #112]	@ (8006fc4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006f54:	fba2 2303 	umull	r2, r3, r2, r3
 8006f58:	0c9b      	lsrs	r3, r3, #18
 8006f5a:	3301      	adds	r3, #1
 8006f5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006f5e:	e002      	b.n	8006f66 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	3b01      	subs	r3, #1
 8006f64:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006f66:	4b15      	ldr	r3, [pc, #84]	@ (8006fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f68:	695b      	ldr	r3, [r3, #20]
 8006f6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f72:	d102      	bne.n	8006f7a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d1f2      	bne.n	8006f60 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006f7a:	4b10      	ldr	r3, [pc, #64]	@ (8006fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f7c:	695b      	ldr	r3, [r3, #20]
 8006f7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f86:	d112      	bne.n	8006fae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006f88:	2303      	movs	r3, #3
 8006f8a:	e011      	b.n	8006fb0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8006fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f92:	4a0a      	ldr	r2, [pc, #40]	@ (8006fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f98:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006f9c:	e007      	b.n	8006fae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006f9e:	4b07      	ldr	r3, [pc, #28]	@ (8006fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006fa6:	4a05      	ldr	r2, [pc, #20]	@ (8006fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006fa8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006fac:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006fae:	2300      	movs	r3, #0
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3714      	adds	r7, #20
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fba:	4770      	bx	lr
 8006fbc:	40007000 	.word	0x40007000
 8006fc0:	20000000 	.word	0x20000000
 8006fc4:	431bde83 	.word	0x431bde83

08006fc8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b088      	sub	sp, #32
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d101      	bne.n	8006fda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	e2fe      	b.n	80075d8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f003 0301 	and.w	r3, r3, #1
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d075      	beq.n	80070d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006fe6:	4b97      	ldr	r3, [pc, #604]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 8006fe8:	689b      	ldr	r3, [r3, #8]
 8006fea:	f003 030c 	and.w	r3, r3, #12
 8006fee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006ff0:	4b94      	ldr	r3, [pc, #592]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 8006ff2:	68db      	ldr	r3, [r3, #12]
 8006ff4:	f003 0303 	and.w	r3, r3, #3
 8006ff8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006ffa:	69bb      	ldr	r3, [r7, #24]
 8006ffc:	2b0c      	cmp	r3, #12
 8006ffe:	d102      	bne.n	8007006 <HAL_RCC_OscConfig+0x3e>
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	2b03      	cmp	r3, #3
 8007004:	d002      	beq.n	800700c <HAL_RCC_OscConfig+0x44>
 8007006:	69bb      	ldr	r3, [r7, #24]
 8007008:	2b08      	cmp	r3, #8
 800700a:	d10b      	bne.n	8007024 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800700c:	4b8d      	ldr	r3, [pc, #564]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007014:	2b00      	cmp	r3, #0
 8007016:	d05b      	beq.n	80070d0 <HAL_RCC_OscConfig+0x108>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d157      	bne.n	80070d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007020:	2301      	movs	r3, #1
 8007022:	e2d9      	b.n	80075d8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	685b      	ldr	r3, [r3, #4]
 8007028:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800702c:	d106      	bne.n	800703c <HAL_RCC_OscConfig+0x74>
 800702e:	4b85      	ldr	r3, [pc, #532]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4a84      	ldr	r2, [pc, #528]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 8007034:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007038:	6013      	str	r3, [r2, #0]
 800703a:	e01d      	b.n	8007078 <HAL_RCC_OscConfig+0xb0>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007044:	d10c      	bne.n	8007060 <HAL_RCC_OscConfig+0x98>
 8007046:	4b7f      	ldr	r3, [pc, #508]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4a7e      	ldr	r2, [pc, #504]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 800704c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007050:	6013      	str	r3, [r2, #0]
 8007052:	4b7c      	ldr	r3, [pc, #496]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a7b      	ldr	r2, [pc, #492]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 8007058:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800705c:	6013      	str	r3, [r2, #0]
 800705e:	e00b      	b.n	8007078 <HAL_RCC_OscConfig+0xb0>
 8007060:	4b78      	ldr	r3, [pc, #480]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4a77      	ldr	r2, [pc, #476]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 8007066:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800706a:	6013      	str	r3, [r2, #0]
 800706c:	4b75      	ldr	r3, [pc, #468]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4a74      	ldr	r2, [pc, #464]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 8007072:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007076:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d013      	beq.n	80070a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007080:	f7fa fcee 	bl	8001a60 <HAL_GetTick>
 8007084:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007086:	e008      	b.n	800709a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007088:	f7fa fcea 	bl	8001a60 <HAL_GetTick>
 800708c:	4602      	mov	r2, r0
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	1ad3      	subs	r3, r2, r3
 8007092:	2b64      	cmp	r3, #100	@ 0x64
 8007094:	d901      	bls.n	800709a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007096:	2303      	movs	r3, #3
 8007098:	e29e      	b.n	80075d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800709a:	4b6a      	ldr	r3, [pc, #424]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d0f0      	beq.n	8007088 <HAL_RCC_OscConfig+0xc0>
 80070a6:	e014      	b.n	80070d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070a8:	f7fa fcda 	bl	8001a60 <HAL_GetTick>
 80070ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80070ae:	e008      	b.n	80070c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80070b0:	f7fa fcd6 	bl	8001a60 <HAL_GetTick>
 80070b4:	4602      	mov	r2, r0
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	1ad3      	subs	r3, r2, r3
 80070ba:	2b64      	cmp	r3, #100	@ 0x64
 80070bc:	d901      	bls.n	80070c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80070be:	2303      	movs	r3, #3
 80070c0:	e28a      	b.n	80075d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80070c2:	4b60      	ldr	r3, [pc, #384]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d1f0      	bne.n	80070b0 <HAL_RCC_OscConfig+0xe8>
 80070ce:	e000      	b.n	80070d2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80070d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f003 0302 	and.w	r3, r3, #2
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d075      	beq.n	80071ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80070de:	4b59      	ldr	r3, [pc, #356]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 80070e0:	689b      	ldr	r3, [r3, #8]
 80070e2:	f003 030c 	and.w	r3, r3, #12
 80070e6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80070e8:	4b56      	ldr	r3, [pc, #344]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 80070ea:	68db      	ldr	r3, [r3, #12]
 80070ec:	f003 0303 	and.w	r3, r3, #3
 80070f0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80070f2:	69bb      	ldr	r3, [r7, #24]
 80070f4:	2b0c      	cmp	r3, #12
 80070f6:	d102      	bne.n	80070fe <HAL_RCC_OscConfig+0x136>
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	2b02      	cmp	r3, #2
 80070fc:	d002      	beq.n	8007104 <HAL_RCC_OscConfig+0x13c>
 80070fe:	69bb      	ldr	r3, [r7, #24]
 8007100:	2b04      	cmp	r3, #4
 8007102:	d11f      	bne.n	8007144 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007104:	4b4f      	ldr	r3, [pc, #316]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800710c:	2b00      	cmp	r3, #0
 800710e:	d005      	beq.n	800711c <HAL_RCC_OscConfig+0x154>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	68db      	ldr	r3, [r3, #12]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d101      	bne.n	800711c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007118:	2301      	movs	r3, #1
 800711a:	e25d      	b.n	80075d8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800711c:	4b49      	ldr	r3, [pc, #292]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	691b      	ldr	r3, [r3, #16]
 8007128:	061b      	lsls	r3, r3, #24
 800712a:	4946      	ldr	r1, [pc, #280]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 800712c:	4313      	orrs	r3, r2
 800712e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007130:	4b45      	ldr	r3, [pc, #276]	@ (8007248 <HAL_RCC_OscConfig+0x280>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4618      	mov	r0, r3
 8007136:	f7fa fc47 	bl	80019c8 <HAL_InitTick>
 800713a:	4603      	mov	r3, r0
 800713c:	2b00      	cmp	r3, #0
 800713e:	d043      	beq.n	80071c8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007140:	2301      	movs	r3, #1
 8007142:	e249      	b.n	80075d8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	68db      	ldr	r3, [r3, #12]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d023      	beq.n	8007194 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800714c:	4b3d      	ldr	r3, [pc, #244]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a3c      	ldr	r2, [pc, #240]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 8007152:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007156:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007158:	f7fa fc82 	bl	8001a60 <HAL_GetTick>
 800715c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800715e:	e008      	b.n	8007172 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007160:	f7fa fc7e 	bl	8001a60 <HAL_GetTick>
 8007164:	4602      	mov	r2, r0
 8007166:	693b      	ldr	r3, [r7, #16]
 8007168:	1ad3      	subs	r3, r2, r3
 800716a:	2b02      	cmp	r3, #2
 800716c:	d901      	bls.n	8007172 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800716e:	2303      	movs	r3, #3
 8007170:	e232      	b.n	80075d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007172:	4b34      	ldr	r3, [pc, #208]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800717a:	2b00      	cmp	r3, #0
 800717c:	d0f0      	beq.n	8007160 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800717e:	4b31      	ldr	r3, [pc, #196]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	691b      	ldr	r3, [r3, #16]
 800718a:	061b      	lsls	r3, r3, #24
 800718c:	492d      	ldr	r1, [pc, #180]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 800718e:	4313      	orrs	r3, r2
 8007190:	604b      	str	r3, [r1, #4]
 8007192:	e01a      	b.n	80071ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007194:	4b2b      	ldr	r3, [pc, #172]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a2a      	ldr	r2, [pc, #168]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 800719a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800719e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071a0:	f7fa fc5e 	bl	8001a60 <HAL_GetTick>
 80071a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80071a6:	e008      	b.n	80071ba <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80071a8:	f7fa fc5a 	bl	8001a60 <HAL_GetTick>
 80071ac:	4602      	mov	r2, r0
 80071ae:	693b      	ldr	r3, [r7, #16]
 80071b0:	1ad3      	subs	r3, r2, r3
 80071b2:	2b02      	cmp	r3, #2
 80071b4:	d901      	bls.n	80071ba <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80071b6:	2303      	movs	r3, #3
 80071b8:	e20e      	b.n	80075d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80071ba:	4b22      	ldr	r3, [pc, #136]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d1f0      	bne.n	80071a8 <HAL_RCC_OscConfig+0x1e0>
 80071c6:	e000      	b.n	80071ca <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80071c8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f003 0308 	and.w	r3, r3, #8
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d041      	beq.n	800725a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	695b      	ldr	r3, [r3, #20]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d01c      	beq.n	8007218 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80071de:	4b19      	ldr	r3, [pc, #100]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 80071e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80071e4:	4a17      	ldr	r2, [pc, #92]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 80071e6:	f043 0301 	orr.w	r3, r3, #1
 80071ea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071ee:	f7fa fc37 	bl	8001a60 <HAL_GetTick>
 80071f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80071f4:	e008      	b.n	8007208 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80071f6:	f7fa fc33 	bl	8001a60 <HAL_GetTick>
 80071fa:	4602      	mov	r2, r0
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	1ad3      	subs	r3, r2, r3
 8007200:	2b02      	cmp	r3, #2
 8007202:	d901      	bls.n	8007208 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007204:	2303      	movs	r3, #3
 8007206:	e1e7      	b.n	80075d8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007208:	4b0e      	ldr	r3, [pc, #56]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 800720a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800720e:	f003 0302 	and.w	r3, r3, #2
 8007212:	2b00      	cmp	r3, #0
 8007214:	d0ef      	beq.n	80071f6 <HAL_RCC_OscConfig+0x22e>
 8007216:	e020      	b.n	800725a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007218:	4b0a      	ldr	r3, [pc, #40]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 800721a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800721e:	4a09      	ldr	r2, [pc, #36]	@ (8007244 <HAL_RCC_OscConfig+0x27c>)
 8007220:	f023 0301 	bic.w	r3, r3, #1
 8007224:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007228:	f7fa fc1a 	bl	8001a60 <HAL_GetTick>
 800722c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800722e:	e00d      	b.n	800724c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007230:	f7fa fc16 	bl	8001a60 <HAL_GetTick>
 8007234:	4602      	mov	r2, r0
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	1ad3      	subs	r3, r2, r3
 800723a:	2b02      	cmp	r3, #2
 800723c:	d906      	bls.n	800724c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800723e:	2303      	movs	r3, #3
 8007240:	e1ca      	b.n	80075d8 <HAL_RCC_OscConfig+0x610>
 8007242:	bf00      	nop
 8007244:	40021000 	.word	0x40021000
 8007248:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800724c:	4b8c      	ldr	r3, [pc, #560]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 800724e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007252:	f003 0302 	and.w	r3, r3, #2
 8007256:	2b00      	cmp	r3, #0
 8007258:	d1ea      	bne.n	8007230 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f003 0304 	and.w	r3, r3, #4
 8007262:	2b00      	cmp	r3, #0
 8007264:	f000 80a6 	beq.w	80073b4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007268:	2300      	movs	r3, #0
 800726a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800726c:	4b84      	ldr	r3, [pc, #528]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 800726e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007270:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007274:	2b00      	cmp	r3, #0
 8007276:	d101      	bne.n	800727c <HAL_RCC_OscConfig+0x2b4>
 8007278:	2301      	movs	r3, #1
 800727a:	e000      	b.n	800727e <HAL_RCC_OscConfig+0x2b6>
 800727c:	2300      	movs	r3, #0
 800727e:	2b00      	cmp	r3, #0
 8007280:	d00d      	beq.n	800729e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007282:	4b7f      	ldr	r3, [pc, #508]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 8007284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007286:	4a7e      	ldr	r2, [pc, #504]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 8007288:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800728c:	6593      	str	r3, [r2, #88]	@ 0x58
 800728e:	4b7c      	ldr	r3, [pc, #496]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 8007290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007292:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007296:	60fb      	str	r3, [r7, #12]
 8007298:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800729a:	2301      	movs	r3, #1
 800729c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800729e:	4b79      	ldr	r3, [pc, #484]	@ (8007484 <HAL_RCC_OscConfig+0x4bc>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d118      	bne.n	80072dc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80072aa:	4b76      	ldr	r3, [pc, #472]	@ (8007484 <HAL_RCC_OscConfig+0x4bc>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4a75      	ldr	r2, [pc, #468]	@ (8007484 <HAL_RCC_OscConfig+0x4bc>)
 80072b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80072b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80072b6:	f7fa fbd3 	bl	8001a60 <HAL_GetTick>
 80072ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80072bc:	e008      	b.n	80072d0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072be:	f7fa fbcf 	bl	8001a60 <HAL_GetTick>
 80072c2:	4602      	mov	r2, r0
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	1ad3      	subs	r3, r2, r3
 80072c8:	2b02      	cmp	r3, #2
 80072ca:	d901      	bls.n	80072d0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80072cc:	2303      	movs	r3, #3
 80072ce:	e183      	b.n	80075d8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80072d0:	4b6c      	ldr	r3, [pc, #432]	@ (8007484 <HAL_RCC_OscConfig+0x4bc>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d0f0      	beq.n	80072be <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	689b      	ldr	r3, [r3, #8]
 80072e0:	2b01      	cmp	r3, #1
 80072e2:	d108      	bne.n	80072f6 <HAL_RCC_OscConfig+0x32e>
 80072e4:	4b66      	ldr	r3, [pc, #408]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 80072e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072ea:	4a65      	ldr	r2, [pc, #404]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 80072ec:	f043 0301 	orr.w	r3, r3, #1
 80072f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80072f4:	e024      	b.n	8007340 <HAL_RCC_OscConfig+0x378>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	2b05      	cmp	r3, #5
 80072fc:	d110      	bne.n	8007320 <HAL_RCC_OscConfig+0x358>
 80072fe:	4b60      	ldr	r3, [pc, #384]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 8007300:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007304:	4a5e      	ldr	r2, [pc, #376]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 8007306:	f043 0304 	orr.w	r3, r3, #4
 800730a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800730e:	4b5c      	ldr	r3, [pc, #368]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 8007310:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007314:	4a5a      	ldr	r2, [pc, #360]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 8007316:	f043 0301 	orr.w	r3, r3, #1
 800731a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800731e:	e00f      	b.n	8007340 <HAL_RCC_OscConfig+0x378>
 8007320:	4b57      	ldr	r3, [pc, #348]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 8007322:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007326:	4a56      	ldr	r2, [pc, #344]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 8007328:	f023 0301 	bic.w	r3, r3, #1
 800732c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007330:	4b53      	ldr	r3, [pc, #332]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 8007332:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007336:	4a52      	ldr	r2, [pc, #328]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 8007338:	f023 0304 	bic.w	r3, r3, #4
 800733c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	689b      	ldr	r3, [r3, #8]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d016      	beq.n	8007376 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007348:	f7fa fb8a 	bl	8001a60 <HAL_GetTick>
 800734c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800734e:	e00a      	b.n	8007366 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007350:	f7fa fb86 	bl	8001a60 <HAL_GetTick>
 8007354:	4602      	mov	r2, r0
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	1ad3      	subs	r3, r2, r3
 800735a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800735e:	4293      	cmp	r3, r2
 8007360:	d901      	bls.n	8007366 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007362:	2303      	movs	r3, #3
 8007364:	e138      	b.n	80075d8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007366:	4b46      	ldr	r3, [pc, #280]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 8007368:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800736c:	f003 0302 	and.w	r3, r3, #2
 8007370:	2b00      	cmp	r3, #0
 8007372:	d0ed      	beq.n	8007350 <HAL_RCC_OscConfig+0x388>
 8007374:	e015      	b.n	80073a2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007376:	f7fa fb73 	bl	8001a60 <HAL_GetTick>
 800737a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800737c:	e00a      	b.n	8007394 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800737e:	f7fa fb6f 	bl	8001a60 <HAL_GetTick>
 8007382:	4602      	mov	r2, r0
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	1ad3      	subs	r3, r2, r3
 8007388:	f241 3288 	movw	r2, #5000	@ 0x1388
 800738c:	4293      	cmp	r3, r2
 800738e:	d901      	bls.n	8007394 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007390:	2303      	movs	r3, #3
 8007392:	e121      	b.n	80075d8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007394:	4b3a      	ldr	r3, [pc, #232]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 8007396:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800739a:	f003 0302 	and.w	r3, r3, #2
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d1ed      	bne.n	800737e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80073a2:	7ffb      	ldrb	r3, [r7, #31]
 80073a4:	2b01      	cmp	r3, #1
 80073a6:	d105      	bne.n	80073b4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80073a8:	4b35      	ldr	r3, [pc, #212]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 80073aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073ac:	4a34      	ldr	r2, [pc, #208]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 80073ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80073b2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f003 0320 	and.w	r3, r3, #32
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d03c      	beq.n	800743a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	699b      	ldr	r3, [r3, #24]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d01c      	beq.n	8007402 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80073c8:	4b2d      	ldr	r3, [pc, #180]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 80073ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80073ce:	4a2c      	ldr	r2, [pc, #176]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 80073d0:	f043 0301 	orr.w	r3, r3, #1
 80073d4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073d8:	f7fa fb42 	bl	8001a60 <HAL_GetTick>
 80073dc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80073de:	e008      	b.n	80073f2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80073e0:	f7fa fb3e 	bl	8001a60 <HAL_GetTick>
 80073e4:	4602      	mov	r2, r0
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	1ad3      	subs	r3, r2, r3
 80073ea:	2b02      	cmp	r3, #2
 80073ec:	d901      	bls.n	80073f2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80073ee:	2303      	movs	r3, #3
 80073f0:	e0f2      	b.n	80075d8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80073f2:	4b23      	ldr	r3, [pc, #140]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 80073f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80073f8:	f003 0302 	and.w	r3, r3, #2
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d0ef      	beq.n	80073e0 <HAL_RCC_OscConfig+0x418>
 8007400:	e01b      	b.n	800743a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007402:	4b1f      	ldr	r3, [pc, #124]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 8007404:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007408:	4a1d      	ldr	r2, [pc, #116]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 800740a:	f023 0301 	bic.w	r3, r3, #1
 800740e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007412:	f7fa fb25 	bl	8001a60 <HAL_GetTick>
 8007416:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007418:	e008      	b.n	800742c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800741a:	f7fa fb21 	bl	8001a60 <HAL_GetTick>
 800741e:	4602      	mov	r2, r0
 8007420:	693b      	ldr	r3, [r7, #16]
 8007422:	1ad3      	subs	r3, r2, r3
 8007424:	2b02      	cmp	r3, #2
 8007426:	d901      	bls.n	800742c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8007428:	2303      	movs	r3, #3
 800742a:	e0d5      	b.n	80075d8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800742c:	4b14      	ldr	r3, [pc, #80]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 800742e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007432:	f003 0302 	and.w	r3, r3, #2
 8007436:	2b00      	cmp	r3, #0
 8007438:	d1ef      	bne.n	800741a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	69db      	ldr	r3, [r3, #28]
 800743e:	2b00      	cmp	r3, #0
 8007440:	f000 80c9 	beq.w	80075d6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007444:	4b0e      	ldr	r3, [pc, #56]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 8007446:	689b      	ldr	r3, [r3, #8]
 8007448:	f003 030c 	and.w	r3, r3, #12
 800744c:	2b0c      	cmp	r3, #12
 800744e:	f000 8083 	beq.w	8007558 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	69db      	ldr	r3, [r3, #28]
 8007456:	2b02      	cmp	r3, #2
 8007458:	d15e      	bne.n	8007518 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800745a:	4b09      	ldr	r3, [pc, #36]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a08      	ldr	r2, [pc, #32]	@ (8007480 <HAL_RCC_OscConfig+0x4b8>)
 8007460:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007464:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007466:	f7fa fafb 	bl	8001a60 <HAL_GetTick>
 800746a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800746c:	e00c      	b.n	8007488 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800746e:	f7fa faf7 	bl	8001a60 <HAL_GetTick>
 8007472:	4602      	mov	r2, r0
 8007474:	693b      	ldr	r3, [r7, #16]
 8007476:	1ad3      	subs	r3, r2, r3
 8007478:	2b02      	cmp	r3, #2
 800747a:	d905      	bls.n	8007488 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800747c:	2303      	movs	r3, #3
 800747e:	e0ab      	b.n	80075d8 <HAL_RCC_OscConfig+0x610>
 8007480:	40021000 	.word	0x40021000
 8007484:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007488:	4b55      	ldr	r3, [pc, #340]	@ (80075e0 <HAL_RCC_OscConfig+0x618>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007490:	2b00      	cmp	r3, #0
 8007492:	d1ec      	bne.n	800746e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007494:	4b52      	ldr	r3, [pc, #328]	@ (80075e0 <HAL_RCC_OscConfig+0x618>)
 8007496:	68da      	ldr	r2, [r3, #12]
 8007498:	4b52      	ldr	r3, [pc, #328]	@ (80075e4 <HAL_RCC_OscConfig+0x61c>)
 800749a:	4013      	ands	r3, r2
 800749c:	687a      	ldr	r2, [r7, #4]
 800749e:	6a11      	ldr	r1, [r2, #32]
 80074a0:	687a      	ldr	r2, [r7, #4]
 80074a2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80074a4:	3a01      	subs	r2, #1
 80074a6:	0112      	lsls	r2, r2, #4
 80074a8:	4311      	orrs	r1, r2
 80074aa:	687a      	ldr	r2, [r7, #4]
 80074ac:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80074ae:	0212      	lsls	r2, r2, #8
 80074b0:	4311      	orrs	r1, r2
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80074b6:	0852      	lsrs	r2, r2, #1
 80074b8:	3a01      	subs	r2, #1
 80074ba:	0552      	lsls	r2, r2, #21
 80074bc:	4311      	orrs	r1, r2
 80074be:	687a      	ldr	r2, [r7, #4]
 80074c0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80074c2:	0852      	lsrs	r2, r2, #1
 80074c4:	3a01      	subs	r2, #1
 80074c6:	0652      	lsls	r2, r2, #25
 80074c8:	4311      	orrs	r1, r2
 80074ca:	687a      	ldr	r2, [r7, #4]
 80074cc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80074ce:	06d2      	lsls	r2, r2, #27
 80074d0:	430a      	orrs	r2, r1
 80074d2:	4943      	ldr	r1, [pc, #268]	@ (80075e0 <HAL_RCC_OscConfig+0x618>)
 80074d4:	4313      	orrs	r3, r2
 80074d6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80074d8:	4b41      	ldr	r3, [pc, #260]	@ (80075e0 <HAL_RCC_OscConfig+0x618>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4a40      	ldr	r2, [pc, #256]	@ (80075e0 <HAL_RCC_OscConfig+0x618>)
 80074de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80074e2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80074e4:	4b3e      	ldr	r3, [pc, #248]	@ (80075e0 <HAL_RCC_OscConfig+0x618>)
 80074e6:	68db      	ldr	r3, [r3, #12]
 80074e8:	4a3d      	ldr	r2, [pc, #244]	@ (80075e0 <HAL_RCC_OscConfig+0x618>)
 80074ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80074ee:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074f0:	f7fa fab6 	bl	8001a60 <HAL_GetTick>
 80074f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80074f6:	e008      	b.n	800750a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80074f8:	f7fa fab2 	bl	8001a60 <HAL_GetTick>
 80074fc:	4602      	mov	r2, r0
 80074fe:	693b      	ldr	r3, [r7, #16]
 8007500:	1ad3      	subs	r3, r2, r3
 8007502:	2b02      	cmp	r3, #2
 8007504:	d901      	bls.n	800750a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007506:	2303      	movs	r3, #3
 8007508:	e066      	b.n	80075d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800750a:	4b35      	ldr	r3, [pc, #212]	@ (80075e0 <HAL_RCC_OscConfig+0x618>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007512:	2b00      	cmp	r3, #0
 8007514:	d0f0      	beq.n	80074f8 <HAL_RCC_OscConfig+0x530>
 8007516:	e05e      	b.n	80075d6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007518:	4b31      	ldr	r3, [pc, #196]	@ (80075e0 <HAL_RCC_OscConfig+0x618>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4a30      	ldr	r2, [pc, #192]	@ (80075e0 <HAL_RCC_OscConfig+0x618>)
 800751e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007522:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007524:	f7fa fa9c 	bl	8001a60 <HAL_GetTick>
 8007528:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800752a:	e008      	b.n	800753e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800752c:	f7fa fa98 	bl	8001a60 <HAL_GetTick>
 8007530:	4602      	mov	r2, r0
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	1ad3      	subs	r3, r2, r3
 8007536:	2b02      	cmp	r3, #2
 8007538:	d901      	bls.n	800753e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800753a:	2303      	movs	r3, #3
 800753c:	e04c      	b.n	80075d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800753e:	4b28      	ldr	r3, [pc, #160]	@ (80075e0 <HAL_RCC_OscConfig+0x618>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007546:	2b00      	cmp	r3, #0
 8007548:	d1f0      	bne.n	800752c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800754a:	4b25      	ldr	r3, [pc, #148]	@ (80075e0 <HAL_RCC_OscConfig+0x618>)
 800754c:	68da      	ldr	r2, [r3, #12]
 800754e:	4924      	ldr	r1, [pc, #144]	@ (80075e0 <HAL_RCC_OscConfig+0x618>)
 8007550:	4b25      	ldr	r3, [pc, #148]	@ (80075e8 <HAL_RCC_OscConfig+0x620>)
 8007552:	4013      	ands	r3, r2
 8007554:	60cb      	str	r3, [r1, #12]
 8007556:	e03e      	b.n	80075d6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	69db      	ldr	r3, [r3, #28]
 800755c:	2b01      	cmp	r3, #1
 800755e:	d101      	bne.n	8007564 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007560:	2301      	movs	r3, #1
 8007562:	e039      	b.n	80075d8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007564:	4b1e      	ldr	r3, [pc, #120]	@ (80075e0 <HAL_RCC_OscConfig+0x618>)
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	f003 0203 	and.w	r2, r3, #3
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6a1b      	ldr	r3, [r3, #32]
 8007574:	429a      	cmp	r2, r3
 8007576:	d12c      	bne.n	80075d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007582:	3b01      	subs	r3, #1
 8007584:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007586:	429a      	cmp	r2, r3
 8007588:	d123      	bne.n	80075d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007594:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007596:	429a      	cmp	r2, r3
 8007598:	d11b      	bne.n	80075d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800759a:	697b      	ldr	r3, [r7, #20]
 800759c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075a4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80075a6:	429a      	cmp	r2, r3
 80075a8:	d113      	bne.n	80075d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075b4:	085b      	lsrs	r3, r3, #1
 80075b6:	3b01      	subs	r3, #1
 80075b8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80075ba:	429a      	cmp	r2, r3
 80075bc:	d109      	bne.n	80075d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075c8:	085b      	lsrs	r3, r3, #1
 80075ca:	3b01      	subs	r3, #1
 80075cc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80075ce:	429a      	cmp	r2, r3
 80075d0:	d001      	beq.n	80075d6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80075d2:	2301      	movs	r3, #1
 80075d4:	e000      	b.n	80075d8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80075d6:	2300      	movs	r3, #0
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3720      	adds	r7, #32
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}
 80075e0:	40021000 	.word	0x40021000
 80075e4:	019f800c 	.word	0x019f800c
 80075e8:	feeefffc 	.word	0xfeeefffc

080075ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b086      	sub	sp, #24
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
 80075f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80075f6:	2300      	movs	r3, #0
 80075f8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d101      	bne.n	8007604 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007600:	2301      	movs	r3, #1
 8007602:	e11e      	b.n	8007842 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007604:	4b91      	ldr	r3, [pc, #580]	@ (800784c <HAL_RCC_ClockConfig+0x260>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f003 030f 	and.w	r3, r3, #15
 800760c:	683a      	ldr	r2, [r7, #0]
 800760e:	429a      	cmp	r2, r3
 8007610:	d910      	bls.n	8007634 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007612:	4b8e      	ldr	r3, [pc, #568]	@ (800784c <HAL_RCC_ClockConfig+0x260>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f023 020f 	bic.w	r2, r3, #15
 800761a:	498c      	ldr	r1, [pc, #560]	@ (800784c <HAL_RCC_ClockConfig+0x260>)
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	4313      	orrs	r3, r2
 8007620:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007622:	4b8a      	ldr	r3, [pc, #552]	@ (800784c <HAL_RCC_ClockConfig+0x260>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f003 030f 	and.w	r3, r3, #15
 800762a:	683a      	ldr	r2, [r7, #0]
 800762c:	429a      	cmp	r2, r3
 800762e:	d001      	beq.n	8007634 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007630:	2301      	movs	r3, #1
 8007632:	e106      	b.n	8007842 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f003 0301 	and.w	r3, r3, #1
 800763c:	2b00      	cmp	r3, #0
 800763e:	d073      	beq.n	8007728 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	685b      	ldr	r3, [r3, #4]
 8007644:	2b03      	cmp	r3, #3
 8007646:	d129      	bne.n	800769c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007648:	4b81      	ldr	r3, [pc, #516]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007650:	2b00      	cmp	r3, #0
 8007652:	d101      	bne.n	8007658 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007654:	2301      	movs	r3, #1
 8007656:	e0f4      	b.n	8007842 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007658:	f000 f99e 	bl	8007998 <RCC_GetSysClockFreqFromPLLSource>
 800765c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	4a7c      	ldr	r2, [pc, #496]	@ (8007854 <HAL_RCC_ClockConfig+0x268>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d93f      	bls.n	80076e6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007666:	4b7a      	ldr	r3, [pc, #488]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 8007668:	689b      	ldr	r3, [r3, #8]
 800766a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800766e:	2b00      	cmp	r3, #0
 8007670:	d009      	beq.n	8007686 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800767a:	2b00      	cmp	r3, #0
 800767c:	d033      	beq.n	80076e6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007682:	2b00      	cmp	r3, #0
 8007684:	d12f      	bne.n	80076e6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007686:	4b72      	ldr	r3, [pc, #456]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 8007688:	689b      	ldr	r3, [r3, #8]
 800768a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800768e:	4a70      	ldr	r2, [pc, #448]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 8007690:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007694:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007696:	2380      	movs	r3, #128	@ 0x80
 8007698:	617b      	str	r3, [r7, #20]
 800769a:	e024      	b.n	80076e6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	685b      	ldr	r3, [r3, #4]
 80076a0:	2b02      	cmp	r3, #2
 80076a2:	d107      	bne.n	80076b4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80076a4:	4b6a      	ldr	r3, [pc, #424]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d109      	bne.n	80076c4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80076b0:	2301      	movs	r3, #1
 80076b2:	e0c6      	b.n	8007842 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80076b4:	4b66      	ldr	r3, [pc, #408]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d101      	bne.n	80076c4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80076c0:	2301      	movs	r3, #1
 80076c2:	e0be      	b.n	8007842 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80076c4:	f000 f8ce 	bl	8007864 <HAL_RCC_GetSysClockFreq>
 80076c8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	4a61      	ldr	r2, [pc, #388]	@ (8007854 <HAL_RCC_ClockConfig+0x268>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d909      	bls.n	80076e6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80076d2:	4b5f      	ldr	r3, [pc, #380]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80076da:	4a5d      	ldr	r2, [pc, #372]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 80076dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076e0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80076e2:	2380      	movs	r3, #128	@ 0x80
 80076e4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80076e6:	4b5a      	ldr	r3, [pc, #360]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 80076e8:	689b      	ldr	r3, [r3, #8]
 80076ea:	f023 0203 	bic.w	r2, r3, #3
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	685b      	ldr	r3, [r3, #4]
 80076f2:	4957      	ldr	r1, [pc, #348]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 80076f4:	4313      	orrs	r3, r2
 80076f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80076f8:	f7fa f9b2 	bl	8001a60 <HAL_GetTick>
 80076fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80076fe:	e00a      	b.n	8007716 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007700:	f7fa f9ae 	bl	8001a60 <HAL_GetTick>
 8007704:	4602      	mov	r2, r0
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	1ad3      	subs	r3, r2, r3
 800770a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800770e:	4293      	cmp	r3, r2
 8007710:	d901      	bls.n	8007716 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007712:	2303      	movs	r3, #3
 8007714:	e095      	b.n	8007842 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007716:	4b4e      	ldr	r3, [pc, #312]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 8007718:	689b      	ldr	r3, [r3, #8]
 800771a:	f003 020c 	and.w	r2, r3, #12
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	685b      	ldr	r3, [r3, #4]
 8007722:	009b      	lsls	r3, r3, #2
 8007724:	429a      	cmp	r2, r3
 8007726:	d1eb      	bne.n	8007700 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f003 0302 	and.w	r3, r3, #2
 8007730:	2b00      	cmp	r3, #0
 8007732:	d023      	beq.n	800777c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f003 0304 	and.w	r3, r3, #4
 800773c:	2b00      	cmp	r3, #0
 800773e:	d005      	beq.n	800774c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007740:	4b43      	ldr	r3, [pc, #268]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 8007742:	689b      	ldr	r3, [r3, #8]
 8007744:	4a42      	ldr	r2, [pc, #264]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 8007746:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800774a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f003 0308 	and.w	r3, r3, #8
 8007754:	2b00      	cmp	r3, #0
 8007756:	d007      	beq.n	8007768 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007758:	4b3d      	ldr	r3, [pc, #244]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 800775a:	689b      	ldr	r3, [r3, #8]
 800775c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007760:	4a3b      	ldr	r2, [pc, #236]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 8007762:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007766:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007768:	4b39      	ldr	r3, [pc, #228]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 800776a:	689b      	ldr	r3, [r3, #8]
 800776c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	689b      	ldr	r3, [r3, #8]
 8007774:	4936      	ldr	r1, [pc, #216]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 8007776:	4313      	orrs	r3, r2
 8007778:	608b      	str	r3, [r1, #8]
 800777a:	e008      	b.n	800778e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800777c:	697b      	ldr	r3, [r7, #20]
 800777e:	2b80      	cmp	r3, #128	@ 0x80
 8007780:	d105      	bne.n	800778e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007782:	4b33      	ldr	r3, [pc, #204]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 8007784:	689b      	ldr	r3, [r3, #8]
 8007786:	4a32      	ldr	r2, [pc, #200]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 8007788:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800778c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800778e:	4b2f      	ldr	r3, [pc, #188]	@ (800784c <HAL_RCC_ClockConfig+0x260>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f003 030f 	and.w	r3, r3, #15
 8007796:	683a      	ldr	r2, [r7, #0]
 8007798:	429a      	cmp	r2, r3
 800779a:	d21d      	bcs.n	80077d8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800779c:	4b2b      	ldr	r3, [pc, #172]	@ (800784c <HAL_RCC_ClockConfig+0x260>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f023 020f 	bic.w	r2, r3, #15
 80077a4:	4929      	ldr	r1, [pc, #164]	@ (800784c <HAL_RCC_ClockConfig+0x260>)
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	4313      	orrs	r3, r2
 80077aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80077ac:	f7fa f958 	bl	8001a60 <HAL_GetTick>
 80077b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80077b2:	e00a      	b.n	80077ca <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80077b4:	f7fa f954 	bl	8001a60 <HAL_GetTick>
 80077b8:	4602      	mov	r2, r0
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	1ad3      	subs	r3, r2, r3
 80077be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d901      	bls.n	80077ca <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80077c6:	2303      	movs	r3, #3
 80077c8:	e03b      	b.n	8007842 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80077ca:	4b20      	ldr	r3, [pc, #128]	@ (800784c <HAL_RCC_ClockConfig+0x260>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f003 030f 	and.w	r3, r3, #15
 80077d2:	683a      	ldr	r2, [r7, #0]
 80077d4:	429a      	cmp	r2, r3
 80077d6:	d1ed      	bne.n	80077b4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f003 0304 	and.w	r3, r3, #4
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d008      	beq.n	80077f6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80077e4:	4b1a      	ldr	r3, [pc, #104]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 80077e6:	689b      	ldr	r3, [r3, #8]
 80077e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	68db      	ldr	r3, [r3, #12]
 80077f0:	4917      	ldr	r1, [pc, #92]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 80077f2:	4313      	orrs	r3, r2
 80077f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f003 0308 	and.w	r3, r3, #8
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d009      	beq.n	8007816 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007802:	4b13      	ldr	r3, [pc, #76]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 8007804:	689b      	ldr	r3, [r3, #8]
 8007806:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	691b      	ldr	r3, [r3, #16]
 800780e:	00db      	lsls	r3, r3, #3
 8007810:	490f      	ldr	r1, [pc, #60]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 8007812:	4313      	orrs	r3, r2
 8007814:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007816:	f000 f825 	bl	8007864 <HAL_RCC_GetSysClockFreq>
 800781a:	4602      	mov	r2, r0
 800781c:	4b0c      	ldr	r3, [pc, #48]	@ (8007850 <HAL_RCC_ClockConfig+0x264>)
 800781e:	689b      	ldr	r3, [r3, #8]
 8007820:	091b      	lsrs	r3, r3, #4
 8007822:	f003 030f 	and.w	r3, r3, #15
 8007826:	490c      	ldr	r1, [pc, #48]	@ (8007858 <HAL_RCC_ClockConfig+0x26c>)
 8007828:	5ccb      	ldrb	r3, [r1, r3]
 800782a:	f003 031f 	and.w	r3, r3, #31
 800782e:	fa22 f303 	lsr.w	r3, r2, r3
 8007832:	4a0a      	ldr	r2, [pc, #40]	@ (800785c <HAL_RCC_ClockConfig+0x270>)
 8007834:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007836:	4b0a      	ldr	r3, [pc, #40]	@ (8007860 <HAL_RCC_ClockConfig+0x274>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4618      	mov	r0, r3
 800783c:	f7fa f8c4 	bl	80019c8 <HAL_InitTick>
 8007840:	4603      	mov	r3, r0
}
 8007842:	4618      	mov	r0, r3
 8007844:	3718      	adds	r7, #24
 8007846:	46bd      	mov	sp, r7
 8007848:	bd80      	pop	{r7, pc}
 800784a:	bf00      	nop
 800784c:	40022000 	.word	0x40022000
 8007850:	40021000 	.word	0x40021000
 8007854:	04c4b400 	.word	0x04c4b400
 8007858:	0800a430 	.word	0x0800a430
 800785c:	20000000 	.word	0x20000000
 8007860:	20000004 	.word	0x20000004

08007864 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007864:	b480      	push	{r7}
 8007866:	b087      	sub	sp, #28
 8007868:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800786a:	4b2c      	ldr	r3, [pc, #176]	@ (800791c <HAL_RCC_GetSysClockFreq+0xb8>)
 800786c:	689b      	ldr	r3, [r3, #8]
 800786e:	f003 030c 	and.w	r3, r3, #12
 8007872:	2b04      	cmp	r3, #4
 8007874:	d102      	bne.n	800787c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007876:	4b2a      	ldr	r3, [pc, #168]	@ (8007920 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007878:	613b      	str	r3, [r7, #16]
 800787a:	e047      	b.n	800790c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800787c:	4b27      	ldr	r3, [pc, #156]	@ (800791c <HAL_RCC_GetSysClockFreq+0xb8>)
 800787e:	689b      	ldr	r3, [r3, #8]
 8007880:	f003 030c 	and.w	r3, r3, #12
 8007884:	2b08      	cmp	r3, #8
 8007886:	d102      	bne.n	800788e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007888:	4b26      	ldr	r3, [pc, #152]	@ (8007924 <HAL_RCC_GetSysClockFreq+0xc0>)
 800788a:	613b      	str	r3, [r7, #16]
 800788c:	e03e      	b.n	800790c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800788e:	4b23      	ldr	r3, [pc, #140]	@ (800791c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007890:	689b      	ldr	r3, [r3, #8]
 8007892:	f003 030c 	and.w	r3, r3, #12
 8007896:	2b0c      	cmp	r3, #12
 8007898:	d136      	bne.n	8007908 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800789a:	4b20      	ldr	r3, [pc, #128]	@ (800791c <HAL_RCC_GetSysClockFreq+0xb8>)
 800789c:	68db      	ldr	r3, [r3, #12]
 800789e:	f003 0303 	and.w	r3, r3, #3
 80078a2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80078a4:	4b1d      	ldr	r3, [pc, #116]	@ (800791c <HAL_RCC_GetSysClockFreq+0xb8>)
 80078a6:	68db      	ldr	r3, [r3, #12]
 80078a8:	091b      	lsrs	r3, r3, #4
 80078aa:	f003 030f 	and.w	r3, r3, #15
 80078ae:	3301      	adds	r3, #1
 80078b0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	2b03      	cmp	r3, #3
 80078b6:	d10c      	bne.n	80078d2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80078b8:	4a1a      	ldr	r2, [pc, #104]	@ (8007924 <HAL_RCC_GetSysClockFreq+0xc0>)
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80078c0:	4a16      	ldr	r2, [pc, #88]	@ (800791c <HAL_RCC_GetSysClockFreq+0xb8>)
 80078c2:	68d2      	ldr	r2, [r2, #12]
 80078c4:	0a12      	lsrs	r2, r2, #8
 80078c6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80078ca:	fb02 f303 	mul.w	r3, r2, r3
 80078ce:	617b      	str	r3, [r7, #20]
      break;
 80078d0:	e00c      	b.n	80078ec <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80078d2:	4a13      	ldr	r2, [pc, #76]	@ (8007920 <HAL_RCC_GetSysClockFreq+0xbc>)
 80078d4:	68bb      	ldr	r3, [r7, #8]
 80078d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80078da:	4a10      	ldr	r2, [pc, #64]	@ (800791c <HAL_RCC_GetSysClockFreq+0xb8>)
 80078dc:	68d2      	ldr	r2, [r2, #12]
 80078de:	0a12      	lsrs	r2, r2, #8
 80078e0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80078e4:	fb02 f303 	mul.w	r3, r2, r3
 80078e8:	617b      	str	r3, [r7, #20]
      break;
 80078ea:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80078ec:	4b0b      	ldr	r3, [pc, #44]	@ (800791c <HAL_RCC_GetSysClockFreq+0xb8>)
 80078ee:	68db      	ldr	r3, [r3, #12]
 80078f0:	0e5b      	lsrs	r3, r3, #25
 80078f2:	f003 0303 	and.w	r3, r3, #3
 80078f6:	3301      	adds	r3, #1
 80078f8:	005b      	lsls	r3, r3, #1
 80078fa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80078fc:	697a      	ldr	r2, [r7, #20]
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	fbb2 f3f3 	udiv	r3, r2, r3
 8007904:	613b      	str	r3, [r7, #16]
 8007906:	e001      	b.n	800790c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007908:	2300      	movs	r3, #0
 800790a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800790c:	693b      	ldr	r3, [r7, #16]
}
 800790e:	4618      	mov	r0, r3
 8007910:	371c      	adds	r7, #28
 8007912:	46bd      	mov	sp, r7
 8007914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007918:	4770      	bx	lr
 800791a:	bf00      	nop
 800791c:	40021000 	.word	0x40021000
 8007920:	00f42400 	.word	0x00f42400
 8007924:	007a1200 	.word	0x007a1200

08007928 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007928:	b480      	push	{r7}
 800792a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800792c:	4b03      	ldr	r3, [pc, #12]	@ (800793c <HAL_RCC_GetHCLKFreq+0x14>)
 800792e:	681b      	ldr	r3, [r3, #0]
}
 8007930:	4618      	mov	r0, r3
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr
 800793a:	bf00      	nop
 800793c:	20000000 	.word	0x20000000

08007940 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007944:	f7ff fff0 	bl	8007928 <HAL_RCC_GetHCLKFreq>
 8007948:	4602      	mov	r2, r0
 800794a:	4b06      	ldr	r3, [pc, #24]	@ (8007964 <HAL_RCC_GetPCLK1Freq+0x24>)
 800794c:	689b      	ldr	r3, [r3, #8]
 800794e:	0a1b      	lsrs	r3, r3, #8
 8007950:	f003 0307 	and.w	r3, r3, #7
 8007954:	4904      	ldr	r1, [pc, #16]	@ (8007968 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007956:	5ccb      	ldrb	r3, [r1, r3]
 8007958:	f003 031f 	and.w	r3, r3, #31
 800795c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007960:	4618      	mov	r0, r3
 8007962:	bd80      	pop	{r7, pc}
 8007964:	40021000 	.word	0x40021000
 8007968:	0800a440 	.word	0x0800a440

0800796c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007970:	f7ff ffda 	bl	8007928 <HAL_RCC_GetHCLKFreq>
 8007974:	4602      	mov	r2, r0
 8007976:	4b06      	ldr	r3, [pc, #24]	@ (8007990 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007978:	689b      	ldr	r3, [r3, #8]
 800797a:	0adb      	lsrs	r3, r3, #11
 800797c:	f003 0307 	and.w	r3, r3, #7
 8007980:	4904      	ldr	r1, [pc, #16]	@ (8007994 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007982:	5ccb      	ldrb	r3, [r1, r3]
 8007984:	f003 031f 	and.w	r3, r3, #31
 8007988:	fa22 f303 	lsr.w	r3, r2, r3
}
 800798c:	4618      	mov	r0, r3
 800798e:	bd80      	pop	{r7, pc}
 8007990:	40021000 	.word	0x40021000
 8007994:	0800a440 	.word	0x0800a440

08007998 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007998:	b480      	push	{r7}
 800799a:	b087      	sub	sp, #28
 800799c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800799e:	4b1e      	ldr	r3, [pc, #120]	@ (8007a18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80079a0:	68db      	ldr	r3, [r3, #12]
 80079a2:	f003 0303 	and.w	r3, r3, #3
 80079a6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80079a8:	4b1b      	ldr	r3, [pc, #108]	@ (8007a18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80079aa:	68db      	ldr	r3, [r3, #12]
 80079ac:	091b      	lsrs	r3, r3, #4
 80079ae:	f003 030f 	and.w	r3, r3, #15
 80079b2:	3301      	adds	r3, #1
 80079b4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80079b6:	693b      	ldr	r3, [r7, #16]
 80079b8:	2b03      	cmp	r3, #3
 80079ba:	d10c      	bne.n	80079d6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80079bc:	4a17      	ldr	r2, [pc, #92]	@ (8007a1c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80079c4:	4a14      	ldr	r2, [pc, #80]	@ (8007a18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80079c6:	68d2      	ldr	r2, [r2, #12]
 80079c8:	0a12      	lsrs	r2, r2, #8
 80079ca:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80079ce:	fb02 f303 	mul.w	r3, r2, r3
 80079d2:	617b      	str	r3, [r7, #20]
    break;
 80079d4:	e00c      	b.n	80079f0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80079d6:	4a12      	ldr	r2, [pc, #72]	@ (8007a20 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	fbb2 f3f3 	udiv	r3, r2, r3
 80079de:	4a0e      	ldr	r2, [pc, #56]	@ (8007a18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80079e0:	68d2      	ldr	r2, [r2, #12]
 80079e2:	0a12      	lsrs	r2, r2, #8
 80079e4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80079e8:	fb02 f303 	mul.w	r3, r2, r3
 80079ec:	617b      	str	r3, [r7, #20]
    break;
 80079ee:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80079f0:	4b09      	ldr	r3, [pc, #36]	@ (8007a18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80079f2:	68db      	ldr	r3, [r3, #12]
 80079f4:	0e5b      	lsrs	r3, r3, #25
 80079f6:	f003 0303 	and.w	r3, r3, #3
 80079fa:	3301      	adds	r3, #1
 80079fc:	005b      	lsls	r3, r3, #1
 80079fe:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007a00:	697a      	ldr	r2, [r7, #20]
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a08:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007a0a:	687b      	ldr	r3, [r7, #4]
}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	371c      	adds	r7, #28
 8007a10:	46bd      	mov	sp, r7
 8007a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a16:	4770      	bx	lr
 8007a18:	40021000 	.word	0x40021000
 8007a1c:	007a1200 	.word	0x007a1200
 8007a20:	00f42400 	.word	0x00f42400

08007a24 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b086      	sub	sp, #24
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007a30:	2300      	movs	r3, #0
 8007a32:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	f000 8098 	beq.w	8007b72 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007a42:	2300      	movs	r3, #0
 8007a44:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007a46:	4b43      	ldr	r3, [pc, #268]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d10d      	bne.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007a52:	4b40      	ldr	r3, [pc, #256]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a56:	4a3f      	ldr	r2, [pc, #252]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007a58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8007a5e:	4b3d      	ldr	r3, [pc, #244]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a66:	60bb      	str	r3, [r7, #8]
 8007a68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007a6e:	4b3a      	ldr	r3, [pc, #232]	@ (8007b58 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	4a39      	ldr	r2, [pc, #228]	@ (8007b58 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007a74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a78:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007a7a:	f7f9 fff1 	bl	8001a60 <HAL_GetTick>
 8007a7e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007a80:	e009      	b.n	8007a96 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a82:	f7f9 ffed 	bl	8001a60 <HAL_GetTick>
 8007a86:	4602      	mov	r2, r0
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	1ad3      	subs	r3, r2, r3
 8007a8c:	2b02      	cmp	r3, #2
 8007a8e:	d902      	bls.n	8007a96 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007a90:	2303      	movs	r3, #3
 8007a92:	74fb      	strb	r3, [r7, #19]
        break;
 8007a94:	e005      	b.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007a96:	4b30      	ldr	r3, [pc, #192]	@ (8007b58 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d0ef      	beq.n	8007a82 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007aa2:	7cfb      	ldrb	r3, [r7, #19]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d159      	bne.n	8007b5c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007aa8:	4b2a      	ldr	r3, [pc, #168]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007aae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ab2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d01e      	beq.n	8007af8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007abe:	697a      	ldr	r2, [r7, #20]
 8007ac0:	429a      	cmp	r2, r3
 8007ac2:	d019      	beq.n	8007af8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007ac4:	4b23      	ldr	r3, [pc, #140]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007aca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ace:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007ad0:	4b20      	ldr	r3, [pc, #128]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ad6:	4a1f      	ldr	r2, [pc, #124]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ad8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007adc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007ae0:	4b1c      	ldr	r3, [pc, #112]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ae6:	4a1b      	ldr	r2, [pc, #108]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ae8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007aec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007af0:	4a18      	ldr	r2, [pc, #96]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	f003 0301 	and.w	r3, r3, #1
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d016      	beq.n	8007b30 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b02:	f7f9 ffad 	bl	8001a60 <HAL_GetTick>
 8007b06:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007b08:	e00b      	b.n	8007b22 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b0a:	f7f9 ffa9 	bl	8001a60 <HAL_GetTick>
 8007b0e:	4602      	mov	r2, r0
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	1ad3      	subs	r3, r2, r3
 8007b14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d902      	bls.n	8007b22 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007b1c:	2303      	movs	r3, #3
 8007b1e:	74fb      	strb	r3, [r7, #19]
            break;
 8007b20:	e006      	b.n	8007b30 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007b22:	4b0c      	ldr	r3, [pc, #48]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b28:	f003 0302 	and.w	r3, r3, #2
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d0ec      	beq.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007b30:	7cfb      	ldrb	r3, [r7, #19]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d10b      	bne.n	8007b4e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007b36:	4b07      	ldr	r3, [pc, #28]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b3c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b44:	4903      	ldr	r1, [pc, #12]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b46:	4313      	orrs	r3, r2
 8007b48:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007b4c:	e008      	b.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007b4e:	7cfb      	ldrb	r3, [r7, #19]
 8007b50:	74bb      	strb	r3, [r7, #18]
 8007b52:	e005      	b.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007b54:	40021000 	.word	0x40021000
 8007b58:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b5c:	7cfb      	ldrb	r3, [r7, #19]
 8007b5e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007b60:	7c7b      	ldrb	r3, [r7, #17]
 8007b62:	2b01      	cmp	r3, #1
 8007b64:	d105      	bne.n	8007b72 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007b66:	4ba7      	ldr	r3, [pc, #668]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b6a:	4aa6      	ldr	r2, [pc, #664]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b70:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f003 0301 	and.w	r3, r3, #1
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d00a      	beq.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007b7e:	4ba1      	ldr	r3, [pc, #644]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b84:	f023 0203 	bic.w	r2, r3, #3
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	499d      	ldr	r1, [pc, #628]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b8e:	4313      	orrs	r3, r2
 8007b90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f003 0302 	and.w	r3, r3, #2
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d00a      	beq.n	8007bb6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007ba0:	4b98      	ldr	r3, [pc, #608]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ba6:	f023 020c 	bic.w	r2, r3, #12
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	689b      	ldr	r3, [r3, #8]
 8007bae:	4995      	ldr	r1, [pc, #596]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f003 0304 	and.w	r3, r3, #4
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d00a      	beq.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007bc2:	4b90      	ldr	r3, [pc, #576]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bc8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	68db      	ldr	r3, [r3, #12]
 8007bd0:	498c      	ldr	r1, [pc, #560]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f003 0308 	and.w	r3, r3, #8
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d00a      	beq.n	8007bfa <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007be4:	4b87      	ldr	r3, [pc, #540]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bea:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	691b      	ldr	r3, [r3, #16]
 8007bf2:	4984      	ldr	r1, [pc, #528]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f003 0310 	and.w	r3, r3, #16
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d00a      	beq.n	8007c1c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007c06:	4b7f      	ldr	r3, [pc, #508]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c0c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	695b      	ldr	r3, [r3, #20]
 8007c14:	497b      	ldr	r1, [pc, #492]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c16:	4313      	orrs	r3, r2
 8007c18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f003 0320 	and.w	r3, r3, #32
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d00a      	beq.n	8007c3e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007c28:	4b76      	ldr	r3, [pc, #472]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c2e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	699b      	ldr	r3, [r3, #24]
 8007c36:	4973      	ldr	r1, [pc, #460]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d00a      	beq.n	8007c60 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007c4a:	4b6e      	ldr	r3, [pc, #440]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c50:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	69db      	ldr	r3, [r3, #28]
 8007c58:	496a      	ldr	r1, [pc, #424]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d00a      	beq.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007c6c:	4b65      	ldr	r3, [pc, #404]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c72:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6a1b      	ldr	r3, [r3, #32]
 8007c7a:	4962      	ldr	r1, [pc, #392]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d00a      	beq.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007c8e:	4b5d      	ldr	r3, [pc, #372]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c94:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c9c:	4959      	ldr	r1, [pc, #356]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d00a      	beq.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007cb0:	4b54      	ldr	r3, [pc, #336]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007cb6:	f023 0203 	bic.w	r2, r3, #3
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cbe:	4951      	ldr	r1, [pc, #324]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d00a      	beq.n	8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007cd2:	4b4c      	ldr	r3, [pc, #304]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cd8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ce0:	4948      	ldr	r1, [pc, #288]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ce2:	4313      	orrs	r3, r2
 8007ce4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d015      	beq.n	8007d20 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007cf4:	4b43      	ldr	r3, [pc, #268]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cfa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d02:	4940      	ldr	r1, [pc, #256]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d04:	4313      	orrs	r3, r2
 8007d06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d0e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d12:	d105      	bne.n	8007d20 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d14:	4b3b      	ldr	r3, [pc, #236]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d16:	68db      	ldr	r3, [r3, #12]
 8007d18:	4a3a      	ldr	r2, [pc, #232]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d1e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d015      	beq.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007d2c:	4b35      	ldr	r3, [pc, #212]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d32:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d3a:	4932      	ldr	r1, [pc, #200]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d3c:	4313      	orrs	r3, r2
 8007d3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007d4a:	d105      	bne.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d4c:	4b2d      	ldr	r3, [pc, #180]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d4e:	68db      	ldr	r3, [r3, #12]
 8007d50:	4a2c      	ldr	r2, [pc, #176]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d56:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d015      	beq.n	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007d64:	4b27      	ldr	r3, [pc, #156]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d6a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d72:	4924      	ldr	r1, [pc, #144]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d74:	4313      	orrs	r3, r2
 8007d76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d7e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007d82:	d105      	bne.n	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d84:	4b1f      	ldr	r3, [pc, #124]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d86:	68db      	ldr	r3, [r3, #12]
 8007d88:	4a1e      	ldr	r2, [pc, #120]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d8e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d015      	beq.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007d9c:	4b19      	ldr	r3, [pc, #100]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007da2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007daa:	4916      	ldr	r1, [pc, #88]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dac:	4313      	orrs	r3, r2
 8007dae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007db6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007dba:	d105      	bne.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007dbc:	4b11      	ldr	r3, [pc, #68]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dbe:	68db      	ldr	r3, [r3, #12]
 8007dc0:	4a10      	ldr	r2, [pc, #64]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dc2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007dc6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d019      	beq.n	8007e08 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dda:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007de2:	4908      	ldr	r1, [pc, #32]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007de4:	4313      	orrs	r3, r2
 8007de6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007df2:	d109      	bne.n	8007e08 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007df4:	4b03      	ldr	r3, [pc, #12]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007df6:	68db      	ldr	r3, [r3, #12]
 8007df8:	4a02      	ldr	r2, [pc, #8]	@ (8007e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dfa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007dfe:	60d3      	str	r3, [r2, #12]
 8007e00:	e002      	b.n	8007e08 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8007e02:	bf00      	nop
 8007e04:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d015      	beq.n	8007e40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007e14:	4b29      	ldr	r3, [pc, #164]	@ (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e1a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e22:	4926      	ldr	r1, [pc, #152]	@ (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007e24:	4313      	orrs	r3, r2
 8007e26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e2e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e32:	d105      	bne.n	8007e40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007e34:	4b21      	ldr	r3, [pc, #132]	@ (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007e36:	68db      	ldr	r3, [r3, #12]
 8007e38:	4a20      	ldr	r2, [pc, #128]	@ (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007e3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e3e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d015      	beq.n	8007e78 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007e4c:	4b1b      	ldr	r3, [pc, #108]	@ (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e52:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e5a:	4918      	ldr	r1, [pc, #96]	@ (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e6a:	d105      	bne.n	8007e78 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007e6c:	4b13      	ldr	r3, [pc, #76]	@ (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007e6e:	68db      	ldr	r3, [r3, #12]
 8007e70:	4a12      	ldr	r2, [pc, #72]	@ (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007e72:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e76:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d015      	beq.n	8007eb0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007e84:	4b0d      	ldr	r3, [pc, #52]	@ (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007e86:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007e8a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e92:	490a      	ldr	r1, [pc, #40]	@ (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007e94:	4313      	orrs	r3, r2
 8007e96:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e9e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007ea2:	d105      	bne.n	8007eb0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007ea4:	4b05      	ldr	r3, [pc, #20]	@ (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007ea6:	68db      	ldr	r3, [r3, #12]
 8007ea8:	4a04      	ldr	r2, [pc, #16]	@ (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007eaa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007eae:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007eb0:	7cbb      	ldrb	r3, [r7, #18]
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	3718      	adds	r7, #24
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	bd80      	pop	{r7, pc}
 8007eba:	bf00      	nop
 8007ebc:	40021000 	.word	0x40021000

08007ec0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b082      	sub	sp, #8
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d101      	bne.n	8007ed2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ece:	2301      	movs	r3, #1
 8007ed0:	e042      	b.n	8007f58 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d106      	bne.n	8007eea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2200      	movs	r2, #0
 8007ee0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ee4:	6878      	ldr	r0, [r7, #4]
 8007ee6:	f7f9 fbf9 	bl	80016dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2224      	movs	r2, #36	@ 0x24
 8007eee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	681a      	ldr	r2, [r3, #0]
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f022 0201 	bic.w	r2, r2, #1
 8007f00:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d002      	beq.n	8007f10 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	f000 fe86 	bl	8008c1c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007f10:	6878      	ldr	r0, [r7, #4]
 8007f12:	f000 fb87 	bl	8008624 <UART_SetConfig>
 8007f16:	4603      	mov	r3, r0
 8007f18:	2b01      	cmp	r3, #1
 8007f1a:	d101      	bne.n	8007f20 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	e01b      	b.n	8007f58 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	685a      	ldr	r2, [r3, #4]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007f2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	689a      	ldr	r2, [r3, #8]
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007f3e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	681a      	ldr	r2, [r3, #0]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f042 0201 	orr.w	r2, r2, #1
 8007f4e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007f50:	6878      	ldr	r0, [r7, #4]
 8007f52:	f000 ff05 	bl	8008d60 <UART_CheckIdleState>
 8007f56:	4603      	mov	r3, r0
}
 8007f58:	4618      	mov	r0, r3
 8007f5a:	3708      	adds	r7, #8
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	bd80      	pop	{r7, pc}

08007f60 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b0ba      	sub	sp, #232	@ 0xe8
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	69db      	ldr	r3, [r3, #28]
 8007f6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	689b      	ldr	r3, [r3, #8]
 8007f82:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007f86:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007f8a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007f8e:	4013      	ands	r3, r2
 8007f90:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007f94:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d11b      	bne.n	8007fd4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007f9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fa0:	f003 0320 	and.w	r3, r3, #32
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d015      	beq.n	8007fd4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007fa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fac:	f003 0320 	and.w	r3, r3, #32
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d105      	bne.n	8007fc0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007fb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007fb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d009      	beq.n	8007fd4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	f000 8300 	beq.w	80085ca <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007fce:	6878      	ldr	r0, [r7, #4]
 8007fd0:	4798      	blx	r3
      }
      return;
 8007fd2:	e2fa      	b.n	80085ca <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007fd4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	f000 8123 	beq.w	8008224 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007fde:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007fe2:	4b8d      	ldr	r3, [pc, #564]	@ (8008218 <HAL_UART_IRQHandler+0x2b8>)
 8007fe4:	4013      	ands	r3, r2
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d106      	bne.n	8007ff8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007fea:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007fee:	4b8b      	ldr	r3, [pc, #556]	@ (800821c <HAL_UART_IRQHandler+0x2bc>)
 8007ff0:	4013      	ands	r3, r2
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	f000 8116 	beq.w	8008224 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007ff8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ffc:	f003 0301 	and.w	r3, r3, #1
 8008000:	2b00      	cmp	r3, #0
 8008002:	d011      	beq.n	8008028 <HAL_UART_IRQHandler+0xc8>
 8008004:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008008:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800800c:	2b00      	cmp	r3, #0
 800800e:	d00b      	beq.n	8008028 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	2201      	movs	r2, #1
 8008016:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800801e:	f043 0201 	orr.w	r2, r3, #1
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008028:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800802c:	f003 0302 	and.w	r3, r3, #2
 8008030:	2b00      	cmp	r3, #0
 8008032:	d011      	beq.n	8008058 <HAL_UART_IRQHandler+0xf8>
 8008034:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008038:	f003 0301 	and.w	r3, r3, #1
 800803c:	2b00      	cmp	r3, #0
 800803e:	d00b      	beq.n	8008058 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	2202      	movs	r2, #2
 8008046:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800804e:	f043 0204 	orr.w	r2, r3, #4
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008058:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800805c:	f003 0304 	and.w	r3, r3, #4
 8008060:	2b00      	cmp	r3, #0
 8008062:	d011      	beq.n	8008088 <HAL_UART_IRQHandler+0x128>
 8008064:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008068:	f003 0301 	and.w	r3, r3, #1
 800806c:	2b00      	cmp	r3, #0
 800806e:	d00b      	beq.n	8008088 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	2204      	movs	r2, #4
 8008076:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800807e:	f043 0202 	orr.w	r2, r3, #2
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008088:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800808c:	f003 0308 	and.w	r3, r3, #8
 8008090:	2b00      	cmp	r3, #0
 8008092:	d017      	beq.n	80080c4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008094:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008098:	f003 0320 	and.w	r3, r3, #32
 800809c:	2b00      	cmp	r3, #0
 800809e:	d105      	bne.n	80080ac <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80080a0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80080a4:	4b5c      	ldr	r3, [pc, #368]	@ (8008218 <HAL_UART_IRQHandler+0x2b8>)
 80080a6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d00b      	beq.n	80080c4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2208      	movs	r2, #8
 80080b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080ba:	f043 0208 	orr.w	r2, r3, #8
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80080c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d012      	beq.n	80080f6 <HAL_UART_IRQHandler+0x196>
 80080d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080d4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d00c      	beq.n	80080f6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80080e4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080ec:	f043 0220 	orr.w	r2, r3, #32
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	f000 8266 	beq.w	80085ce <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008102:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008106:	f003 0320 	and.w	r3, r3, #32
 800810a:	2b00      	cmp	r3, #0
 800810c:	d013      	beq.n	8008136 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800810e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008112:	f003 0320 	and.w	r3, r3, #32
 8008116:	2b00      	cmp	r3, #0
 8008118:	d105      	bne.n	8008126 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800811a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800811e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008122:	2b00      	cmp	r3, #0
 8008124:	d007      	beq.n	8008136 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800812a:	2b00      	cmp	r3, #0
 800812c:	d003      	beq.n	8008136 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800813c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	689b      	ldr	r3, [r3, #8]
 8008146:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800814a:	2b40      	cmp	r3, #64	@ 0x40
 800814c:	d005      	beq.n	800815a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800814e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008152:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008156:	2b00      	cmp	r3, #0
 8008158:	d054      	beq.n	8008204 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800815a:	6878      	ldr	r0, [r7, #4]
 800815c:	f000 ff17 	bl	8008f8e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	689b      	ldr	r3, [r3, #8]
 8008166:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800816a:	2b40      	cmp	r3, #64	@ 0x40
 800816c:	d146      	bne.n	80081fc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	3308      	adds	r3, #8
 8008174:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008178:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800817c:	e853 3f00 	ldrex	r3, [r3]
 8008180:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008184:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008188:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800818c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	3308      	adds	r3, #8
 8008196:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800819a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800819e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80081a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80081aa:	e841 2300 	strex	r3, r2, [r1]
 80081ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80081b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d1d9      	bne.n	800816e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d017      	beq.n	80081f4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081ca:	4a15      	ldr	r2, [pc, #84]	@ (8008220 <HAL_UART_IRQHandler+0x2c0>)
 80081cc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081d4:	4618      	mov	r0, r3
 80081d6:	f7fb fe70 	bl	8003eba <HAL_DMA_Abort_IT>
 80081da:	4603      	mov	r3, r0
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d019      	beq.n	8008214 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081e8:	687a      	ldr	r2, [r7, #4]
 80081ea:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80081ee:	4610      	mov	r0, r2
 80081f0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081f2:	e00f      	b.n	8008214 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f000 f9ff 	bl	80085f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081fa:	e00b      	b.n	8008214 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f000 f9fb 	bl	80085f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008202:	e007      	b.n	8008214 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	f000 f9f7 	bl	80085f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2200      	movs	r2, #0
 800820e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008212:	e1dc      	b.n	80085ce <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008214:	bf00      	nop
    return;
 8008216:	e1da      	b.n	80085ce <HAL_UART_IRQHandler+0x66e>
 8008218:	10000001 	.word	0x10000001
 800821c:	04000120 	.word	0x04000120
 8008220:	0800905b 	.word	0x0800905b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008228:	2b01      	cmp	r3, #1
 800822a:	f040 8170 	bne.w	800850e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800822e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008232:	f003 0310 	and.w	r3, r3, #16
 8008236:	2b00      	cmp	r3, #0
 8008238:	f000 8169 	beq.w	800850e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800823c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008240:	f003 0310 	and.w	r3, r3, #16
 8008244:	2b00      	cmp	r3, #0
 8008246:	f000 8162 	beq.w	800850e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	2210      	movs	r2, #16
 8008250:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	689b      	ldr	r3, [r3, #8]
 8008258:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800825c:	2b40      	cmp	r3, #64	@ 0x40
 800825e:	f040 80d8 	bne.w	8008412 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008270:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008274:	2b00      	cmp	r3, #0
 8008276:	f000 80af 	beq.w	80083d8 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008280:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008284:	429a      	cmp	r2, r3
 8008286:	f080 80a7 	bcs.w	80083d8 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008290:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f003 0320 	and.w	r3, r3, #32
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	f040 8087 	bne.w	80083b6 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80082b4:	e853 3f00 	ldrex	r3, [r3]
 80082b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80082bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80082c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80082c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	461a      	mov	r2, r3
 80082ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80082d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80082d6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082da:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80082de:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80082e2:	e841 2300 	strex	r3, r2, [r1]
 80082e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80082ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d1da      	bne.n	80082a8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	3308      	adds	r3, #8
 80082f8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80082fc:	e853 3f00 	ldrex	r3, [r3]
 8008300:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008302:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008304:	f023 0301 	bic.w	r3, r3, #1
 8008308:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	3308      	adds	r3, #8
 8008312:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008316:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800831a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800831c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800831e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008322:	e841 2300 	strex	r3, r2, [r1]
 8008326:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008328:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800832a:	2b00      	cmp	r3, #0
 800832c:	d1e1      	bne.n	80082f2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	3308      	adds	r3, #8
 8008334:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008336:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008338:	e853 3f00 	ldrex	r3, [r3]
 800833c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800833e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008340:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008344:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	3308      	adds	r3, #8
 800834e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008352:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008354:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008356:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008358:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800835a:	e841 2300 	strex	r3, r2, [r1]
 800835e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008360:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008362:	2b00      	cmp	r3, #0
 8008364:	d1e3      	bne.n	800832e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2220      	movs	r2, #32
 800836a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2200      	movs	r2, #0
 8008372:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800837a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800837c:	e853 3f00 	ldrex	r3, [r3]
 8008380:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008382:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008384:	f023 0310 	bic.w	r3, r3, #16
 8008388:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	461a      	mov	r2, r3
 8008392:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008396:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008398:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800839a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800839c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800839e:	e841 2300 	strex	r3, r2, [r1]
 80083a2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80083a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d1e4      	bne.n	8008374 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083b0:	4618      	mov	r0, r3
 80083b2:	f7fb fd29 	bl	8003e08 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2202      	movs	r2, #2
 80083ba:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80083c8:	b29b      	uxth	r3, r3
 80083ca:	1ad3      	subs	r3, r2, r3
 80083cc:	b29b      	uxth	r3, r3
 80083ce:	4619      	mov	r1, r3
 80083d0:	6878      	ldr	r0, [r7, #4]
 80083d2:	f000 f91b 	bl	800860c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80083d6:	e0fc      	b.n	80085d2 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80083de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80083e2:	429a      	cmp	r2, r3
 80083e4:	f040 80f5 	bne.w	80085d2 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f003 0320 	and.w	r3, r3, #32
 80083f6:	2b20      	cmp	r3, #32
 80083f8:	f040 80eb 	bne.w	80085d2 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2202      	movs	r2, #2
 8008400:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008408:	4619      	mov	r1, r3
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f000 f8fe 	bl	800860c <HAL_UARTEx_RxEventCallback>
      return;
 8008410:	e0df      	b.n	80085d2 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800841e:	b29b      	uxth	r3, r3
 8008420:	1ad3      	subs	r3, r2, r3
 8008422:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800842c:	b29b      	uxth	r3, r3
 800842e:	2b00      	cmp	r3, #0
 8008430:	f000 80d1 	beq.w	80085d6 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8008434:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008438:	2b00      	cmp	r3, #0
 800843a:	f000 80cc 	beq.w	80085d6 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008446:	e853 3f00 	ldrex	r3, [r3]
 800844a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800844c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800844e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008452:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	461a      	mov	r2, r3
 800845c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008460:	647b      	str	r3, [r7, #68]	@ 0x44
 8008462:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008464:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008466:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008468:	e841 2300 	strex	r3, r2, [r1]
 800846c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800846e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008470:	2b00      	cmp	r3, #0
 8008472:	d1e4      	bne.n	800843e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	3308      	adds	r3, #8
 800847a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800847c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800847e:	e853 3f00 	ldrex	r3, [r3]
 8008482:	623b      	str	r3, [r7, #32]
   return(result);
 8008484:	6a3b      	ldr	r3, [r7, #32]
 8008486:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800848a:	f023 0301 	bic.w	r3, r3, #1
 800848e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	3308      	adds	r3, #8
 8008498:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800849c:	633a      	str	r2, [r7, #48]	@ 0x30
 800849e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80084a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084a4:	e841 2300 	strex	r3, r2, [r1]
 80084a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80084aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d1e1      	bne.n	8008474 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2220      	movs	r2, #32
 80084b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2200      	movs	r2, #0
 80084bc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2200      	movs	r2, #0
 80084c2:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	e853 3f00 	ldrex	r3, [r3]
 80084d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	f023 0310 	bic.w	r3, r3, #16
 80084d8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	461a      	mov	r2, r3
 80084e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80084e6:	61fb      	str	r3, [r7, #28]
 80084e8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ea:	69b9      	ldr	r1, [r7, #24]
 80084ec:	69fa      	ldr	r2, [r7, #28]
 80084ee:	e841 2300 	strex	r3, r2, [r1]
 80084f2:	617b      	str	r3, [r7, #20]
   return(result);
 80084f4:	697b      	ldr	r3, [r7, #20]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d1e4      	bne.n	80084c4 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2202      	movs	r2, #2
 80084fe:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008500:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008504:	4619      	mov	r1, r3
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	f000 f880 	bl	800860c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800850c:	e063      	b.n	80085d6 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800850e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008512:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008516:	2b00      	cmp	r3, #0
 8008518:	d00e      	beq.n	8008538 <HAL_UART_IRQHandler+0x5d8>
 800851a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800851e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008522:	2b00      	cmp	r3, #0
 8008524:	d008      	beq.n	8008538 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800852e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f000 fdcf 	bl	80090d4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008536:	e051      	b.n	80085dc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008538:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800853c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008540:	2b00      	cmp	r3, #0
 8008542:	d014      	beq.n	800856e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008544:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008548:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800854c:	2b00      	cmp	r3, #0
 800854e:	d105      	bne.n	800855c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008550:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008554:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008558:	2b00      	cmp	r3, #0
 800855a:	d008      	beq.n	800856e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008560:	2b00      	cmp	r3, #0
 8008562:	d03a      	beq.n	80085da <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008568:	6878      	ldr	r0, [r7, #4]
 800856a:	4798      	blx	r3
    }
    return;
 800856c:	e035      	b.n	80085da <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800856e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008572:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008576:	2b00      	cmp	r3, #0
 8008578:	d009      	beq.n	800858e <HAL_UART_IRQHandler+0x62e>
 800857a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800857e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008582:	2b00      	cmp	r3, #0
 8008584:	d003      	beq.n	800858e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f000 fd79 	bl	800907e <UART_EndTransmit_IT>
    return;
 800858c:	e026      	b.n	80085dc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800858e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008592:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008596:	2b00      	cmp	r3, #0
 8008598:	d009      	beq.n	80085ae <HAL_UART_IRQHandler+0x64e>
 800859a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800859e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d003      	beq.n	80085ae <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f000 fda8 	bl	80090fc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80085ac:	e016      	b.n	80085dc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80085ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d010      	beq.n	80085dc <HAL_UART_IRQHandler+0x67c>
 80085ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085be:	2b00      	cmp	r3, #0
 80085c0:	da0c      	bge.n	80085dc <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	f000 fd90 	bl	80090e8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80085c8:	e008      	b.n	80085dc <HAL_UART_IRQHandler+0x67c>
      return;
 80085ca:	bf00      	nop
 80085cc:	e006      	b.n	80085dc <HAL_UART_IRQHandler+0x67c>
    return;
 80085ce:	bf00      	nop
 80085d0:	e004      	b.n	80085dc <HAL_UART_IRQHandler+0x67c>
      return;
 80085d2:	bf00      	nop
 80085d4:	e002      	b.n	80085dc <HAL_UART_IRQHandler+0x67c>
      return;
 80085d6:	bf00      	nop
 80085d8:	e000      	b.n	80085dc <HAL_UART_IRQHandler+0x67c>
    return;
 80085da:	bf00      	nop
  }
}
 80085dc:	37e8      	adds	r7, #232	@ 0xe8
 80085de:	46bd      	mov	sp, r7
 80085e0:	bd80      	pop	{r7, pc}
 80085e2:	bf00      	nop

080085e4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80085e4:	b480      	push	{r7}
 80085e6:	b083      	sub	sp, #12
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80085ec:	bf00      	nop
 80085ee:	370c      	adds	r7, #12
 80085f0:	46bd      	mov	sp, r7
 80085f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f6:	4770      	bx	lr

080085f8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80085f8:	b480      	push	{r7}
 80085fa:	b083      	sub	sp, #12
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008600:	bf00      	nop
 8008602:	370c      	adds	r7, #12
 8008604:	46bd      	mov	sp, r7
 8008606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860a:	4770      	bx	lr

0800860c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800860c:	b480      	push	{r7}
 800860e:	b083      	sub	sp, #12
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
 8008614:	460b      	mov	r3, r1
 8008616:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008618:	bf00      	nop
 800861a:	370c      	adds	r7, #12
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr

08008624 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008624:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008628:	b08c      	sub	sp, #48	@ 0x30
 800862a:	af00      	add	r7, sp, #0
 800862c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800862e:	2300      	movs	r3, #0
 8008630:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008634:	697b      	ldr	r3, [r7, #20]
 8008636:	689a      	ldr	r2, [r3, #8]
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	691b      	ldr	r3, [r3, #16]
 800863c:	431a      	orrs	r2, r3
 800863e:	697b      	ldr	r3, [r7, #20]
 8008640:	695b      	ldr	r3, [r3, #20]
 8008642:	431a      	orrs	r2, r3
 8008644:	697b      	ldr	r3, [r7, #20]
 8008646:	69db      	ldr	r3, [r3, #28]
 8008648:	4313      	orrs	r3, r2
 800864a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800864c:	697b      	ldr	r3, [r7, #20]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	681a      	ldr	r2, [r3, #0]
 8008652:	4baa      	ldr	r3, [pc, #680]	@ (80088fc <UART_SetConfig+0x2d8>)
 8008654:	4013      	ands	r3, r2
 8008656:	697a      	ldr	r2, [r7, #20]
 8008658:	6812      	ldr	r2, [r2, #0]
 800865a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800865c:	430b      	orrs	r3, r1
 800865e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800866a:	697b      	ldr	r3, [r7, #20]
 800866c:	68da      	ldr	r2, [r3, #12]
 800866e:	697b      	ldr	r3, [r7, #20]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	430a      	orrs	r2, r1
 8008674:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008676:	697b      	ldr	r3, [r7, #20]
 8008678:	699b      	ldr	r3, [r3, #24]
 800867a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800867c:	697b      	ldr	r3, [r7, #20]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	4a9f      	ldr	r2, [pc, #636]	@ (8008900 <UART_SetConfig+0x2dc>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d004      	beq.n	8008690 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008686:	697b      	ldr	r3, [r7, #20]
 8008688:	6a1b      	ldr	r3, [r3, #32]
 800868a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800868c:	4313      	orrs	r3, r2
 800868e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008690:	697b      	ldr	r3, [r7, #20]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	689b      	ldr	r3, [r3, #8]
 8008696:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800869a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800869e:	697a      	ldr	r2, [r7, #20]
 80086a0:	6812      	ldr	r2, [r2, #0]
 80086a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80086a4:	430b      	orrs	r3, r1
 80086a6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086ae:	f023 010f 	bic.w	r1, r3, #15
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80086b6:	697b      	ldr	r3, [r7, #20]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	430a      	orrs	r2, r1
 80086bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80086be:	697b      	ldr	r3, [r7, #20]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	4a90      	ldr	r2, [pc, #576]	@ (8008904 <UART_SetConfig+0x2e0>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d125      	bne.n	8008714 <UART_SetConfig+0xf0>
 80086c8:	4b8f      	ldr	r3, [pc, #572]	@ (8008908 <UART_SetConfig+0x2e4>)
 80086ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086ce:	f003 0303 	and.w	r3, r3, #3
 80086d2:	2b03      	cmp	r3, #3
 80086d4:	d81a      	bhi.n	800870c <UART_SetConfig+0xe8>
 80086d6:	a201      	add	r2, pc, #4	@ (adr r2, 80086dc <UART_SetConfig+0xb8>)
 80086d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086dc:	080086ed 	.word	0x080086ed
 80086e0:	080086fd 	.word	0x080086fd
 80086e4:	080086f5 	.word	0x080086f5
 80086e8:	08008705 	.word	0x08008705
 80086ec:	2301      	movs	r3, #1
 80086ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80086f2:	e116      	b.n	8008922 <UART_SetConfig+0x2fe>
 80086f4:	2302      	movs	r3, #2
 80086f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80086fa:	e112      	b.n	8008922 <UART_SetConfig+0x2fe>
 80086fc:	2304      	movs	r3, #4
 80086fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008702:	e10e      	b.n	8008922 <UART_SetConfig+0x2fe>
 8008704:	2308      	movs	r3, #8
 8008706:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800870a:	e10a      	b.n	8008922 <UART_SetConfig+0x2fe>
 800870c:	2310      	movs	r3, #16
 800870e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008712:	e106      	b.n	8008922 <UART_SetConfig+0x2fe>
 8008714:	697b      	ldr	r3, [r7, #20]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	4a7c      	ldr	r2, [pc, #496]	@ (800890c <UART_SetConfig+0x2e8>)
 800871a:	4293      	cmp	r3, r2
 800871c:	d138      	bne.n	8008790 <UART_SetConfig+0x16c>
 800871e:	4b7a      	ldr	r3, [pc, #488]	@ (8008908 <UART_SetConfig+0x2e4>)
 8008720:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008724:	f003 030c 	and.w	r3, r3, #12
 8008728:	2b0c      	cmp	r3, #12
 800872a:	d82d      	bhi.n	8008788 <UART_SetConfig+0x164>
 800872c:	a201      	add	r2, pc, #4	@ (adr r2, 8008734 <UART_SetConfig+0x110>)
 800872e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008732:	bf00      	nop
 8008734:	08008769 	.word	0x08008769
 8008738:	08008789 	.word	0x08008789
 800873c:	08008789 	.word	0x08008789
 8008740:	08008789 	.word	0x08008789
 8008744:	08008779 	.word	0x08008779
 8008748:	08008789 	.word	0x08008789
 800874c:	08008789 	.word	0x08008789
 8008750:	08008789 	.word	0x08008789
 8008754:	08008771 	.word	0x08008771
 8008758:	08008789 	.word	0x08008789
 800875c:	08008789 	.word	0x08008789
 8008760:	08008789 	.word	0x08008789
 8008764:	08008781 	.word	0x08008781
 8008768:	2300      	movs	r3, #0
 800876a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800876e:	e0d8      	b.n	8008922 <UART_SetConfig+0x2fe>
 8008770:	2302      	movs	r3, #2
 8008772:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008776:	e0d4      	b.n	8008922 <UART_SetConfig+0x2fe>
 8008778:	2304      	movs	r3, #4
 800877a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800877e:	e0d0      	b.n	8008922 <UART_SetConfig+0x2fe>
 8008780:	2308      	movs	r3, #8
 8008782:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008786:	e0cc      	b.n	8008922 <UART_SetConfig+0x2fe>
 8008788:	2310      	movs	r3, #16
 800878a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800878e:	e0c8      	b.n	8008922 <UART_SetConfig+0x2fe>
 8008790:	697b      	ldr	r3, [r7, #20]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a5e      	ldr	r2, [pc, #376]	@ (8008910 <UART_SetConfig+0x2ec>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d125      	bne.n	80087e6 <UART_SetConfig+0x1c2>
 800879a:	4b5b      	ldr	r3, [pc, #364]	@ (8008908 <UART_SetConfig+0x2e4>)
 800879c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087a0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80087a4:	2b30      	cmp	r3, #48	@ 0x30
 80087a6:	d016      	beq.n	80087d6 <UART_SetConfig+0x1b2>
 80087a8:	2b30      	cmp	r3, #48	@ 0x30
 80087aa:	d818      	bhi.n	80087de <UART_SetConfig+0x1ba>
 80087ac:	2b20      	cmp	r3, #32
 80087ae:	d00a      	beq.n	80087c6 <UART_SetConfig+0x1a2>
 80087b0:	2b20      	cmp	r3, #32
 80087b2:	d814      	bhi.n	80087de <UART_SetConfig+0x1ba>
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d002      	beq.n	80087be <UART_SetConfig+0x19a>
 80087b8:	2b10      	cmp	r3, #16
 80087ba:	d008      	beq.n	80087ce <UART_SetConfig+0x1aa>
 80087bc:	e00f      	b.n	80087de <UART_SetConfig+0x1ba>
 80087be:	2300      	movs	r3, #0
 80087c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087c4:	e0ad      	b.n	8008922 <UART_SetConfig+0x2fe>
 80087c6:	2302      	movs	r3, #2
 80087c8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087cc:	e0a9      	b.n	8008922 <UART_SetConfig+0x2fe>
 80087ce:	2304      	movs	r3, #4
 80087d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087d4:	e0a5      	b.n	8008922 <UART_SetConfig+0x2fe>
 80087d6:	2308      	movs	r3, #8
 80087d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087dc:	e0a1      	b.n	8008922 <UART_SetConfig+0x2fe>
 80087de:	2310      	movs	r3, #16
 80087e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087e4:	e09d      	b.n	8008922 <UART_SetConfig+0x2fe>
 80087e6:	697b      	ldr	r3, [r7, #20]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	4a4a      	ldr	r2, [pc, #296]	@ (8008914 <UART_SetConfig+0x2f0>)
 80087ec:	4293      	cmp	r3, r2
 80087ee:	d125      	bne.n	800883c <UART_SetConfig+0x218>
 80087f0:	4b45      	ldr	r3, [pc, #276]	@ (8008908 <UART_SetConfig+0x2e4>)
 80087f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087f6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80087fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80087fc:	d016      	beq.n	800882c <UART_SetConfig+0x208>
 80087fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8008800:	d818      	bhi.n	8008834 <UART_SetConfig+0x210>
 8008802:	2b80      	cmp	r3, #128	@ 0x80
 8008804:	d00a      	beq.n	800881c <UART_SetConfig+0x1f8>
 8008806:	2b80      	cmp	r3, #128	@ 0x80
 8008808:	d814      	bhi.n	8008834 <UART_SetConfig+0x210>
 800880a:	2b00      	cmp	r3, #0
 800880c:	d002      	beq.n	8008814 <UART_SetConfig+0x1f0>
 800880e:	2b40      	cmp	r3, #64	@ 0x40
 8008810:	d008      	beq.n	8008824 <UART_SetConfig+0x200>
 8008812:	e00f      	b.n	8008834 <UART_SetConfig+0x210>
 8008814:	2300      	movs	r3, #0
 8008816:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800881a:	e082      	b.n	8008922 <UART_SetConfig+0x2fe>
 800881c:	2302      	movs	r3, #2
 800881e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008822:	e07e      	b.n	8008922 <UART_SetConfig+0x2fe>
 8008824:	2304      	movs	r3, #4
 8008826:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800882a:	e07a      	b.n	8008922 <UART_SetConfig+0x2fe>
 800882c:	2308      	movs	r3, #8
 800882e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008832:	e076      	b.n	8008922 <UART_SetConfig+0x2fe>
 8008834:	2310      	movs	r3, #16
 8008836:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800883a:	e072      	b.n	8008922 <UART_SetConfig+0x2fe>
 800883c:	697b      	ldr	r3, [r7, #20]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	4a35      	ldr	r2, [pc, #212]	@ (8008918 <UART_SetConfig+0x2f4>)
 8008842:	4293      	cmp	r3, r2
 8008844:	d12a      	bne.n	800889c <UART_SetConfig+0x278>
 8008846:	4b30      	ldr	r3, [pc, #192]	@ (8008908 <UART_SetConfig+0x2e4>)
 8008848:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800884c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008850:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008854:	d01a      	beq.n	800888c <UART_SetConfig+0x268>
 8008856:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800885a:	d81b      	bhi.n	8008894 <UART_SetConfig+0x270>
 800885c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008860:	d00c      	beq.n	800887c <UART_SetConfig+0x258>
 8008862:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008866:	d815      	bhi.n	8008894 <UART_SetConfig+0x270>
 8008868:	2b00      	cmp	r3, #0
 800886a:	d003      	beq.n	8008874 <UART_SetConfig+0x250>
 800886c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008870:	d008      	beq.n	8008884 <UART_SetConfig+0x260>
 8008872:	e00f      	b.n	8008894 <UART_SetConfig+0x270>
 8008874:	2300      	movs	r3, #0
 8008876:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800887a:	e052      	b.n	8008922 <UART_SetConfig+0x2fe>
 800887c:	2302      	movs	r3, #2
 800887e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008882:	e04e      	b.n	8008922 <UART_SetConfig+0x2fe>
 8008884:	2304      	movs	r3, #4
 8008886:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800888a:	e04a      	b.n	8008922 <UART_SetConfig+0x2fe>
 800888c:	2308      	movs	r3, #8
 800888e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008892:	e046      	b.n	8008922 <UART_SetConfig+0x2fe>
 8008894:	2310      	movs	r3, #16
 8008896:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800889a:	e042      	b.n	8008922 <UART_SetConfig+0x2fe>
 800889c:	697b      	ldr	r3, [r7, #20]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	4a17      	ldr	r2, [pc, #92]	@ (8008900 <UART_SetConfig+0x2dc>)
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d13a      	bne.n	800891c <UART_SetConfig+0x2f8>
 80088a6:	4b18      	ldr	r3, [pc, #96]	@ (8008908 <UART_SetConfig+0x2e4>)
 80088a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088ac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80088b0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80088b4:	d01a      	beq.n	80088ec <UART_SetConfig+0x2c8>
 80088b6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80088ba:	d81b      	bhi.n	80088f4 <UART_SetConfig+0x2d0>
 80088bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80088c0:	d00c      	beq.n	80088dc <UART_SetConfig+0x2b8>
 80088c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80088c6:	d815      	bhi.n	80088f4 <UART_SetConfig+0x2d0>
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d003      	beq.n	80088d4 <UART_SetConfig+0x2b0>
 80088cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80088d0:	d008      	beq.n	80088e4 <UART_SetConfig+0x2c0>
 80088d2:	e00f      	b.n	80088f4 <UART_SetConfig+0x2d0>
 80088d4:	2300      	movs	r3, #0
 80088d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088da:	e022      	b.n	8008922 <UART_SetConfig+0x2fe>
 80088dc:	2302      	movs	r3, #2
 80088de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088e2:	e01e      	b.n	8008922 <UART_SetConfig+0x2fe>
 80088e4:	2304      	movs	r3, #4
 80088e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088ea:	e01a      	b.n	8008922 <UART_SetConfig+0x2fe>
 80088ec:	2308      	movs	r3, #8
 80088ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088f2:	e016      	b.n	8008922 <UART_SetConfig+0x2fe>
 80088f4:	2310      	movs	r3, #16
 80088f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088fa:	e012      	b.n	8008922 <UART_SetConfig+0x2fe>
 80088fc:	cfff69f3 	.word	0xcfff69f3
 8008900:	40008000 	.word	0x40008000
 8008904:	40013800 	.word	0x40013800
 8008908:	40021000 	.word	0x40021000
 800890c:	40004400 	.word	0x40004400
 8008910:	40004800 	.word	0x40004800
 8008914:	40004c00 	.word	0x40004c00
 8008918:	40005000 	.word	0x40005000
 800891c:	2310      	movs	r3, #16
 800891e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	4aae      	ldr	r2, [pc, #696]	@ (8008be0 <UART_SetConfig+0x5bc>)
 8008928:	4293      	cmp	r3, r2
 800892a:	f040 8097 	bne.w	8008a5c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800892e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008932:	2b08      	cmp	r3, #8
 8008934:	d823      	bhi.n	800897e <UART_SetConfig+0x35a>
 8008936:	a201      	add	r2, pc, #4	@ (adr r2, 800893c <UART_SetConfig+0x318>)
 8008938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800893c:	08008961 	.word	0x08008961
 8008940:	0800897f 	.word	0x0800897f
 8008944:	08008969 	.word	0x08008969
 8008948:	0800897f 	.word	0x0800897f
 800894c:	0800896f 	.word	0x0800896f
 8008950:	0800897f 	.word	0x0800897f
 8008954:	0800897f 	.word	0x0800897f
 8008958:	0800897f 	.word	0x0800897f
 800895c:	08008977 	.word	0x08008977
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008960:	f7fe ffee 	bl	8007940 <HAL_RCC_GetPCLK1Freq>
 8008964:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008966:	e010      	b.n	800898a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008968:	4b9e      	ldr	r3, [pc, #632]	@ (8008be4 <UART_SetConfig+0x5c0>)
 800896a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800896c:	e00d      	b.n	800898a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800896e:	f7fe ff79 	bl	8007864 <HAL_RCC_GetSysClockFreq>
 8008972:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008974:	e009      	b.n	800898a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008976:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800897a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800897c:	e005      	b.n	800898a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800897e:	2300      	movs	r3, #0
 8008980:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008982:	2301      	movs	r3, #1
 8008984:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008988:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800898a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800898c:	2b00      	cmp	r3, #0
 800898e:	f000 8130 	beq.w	8008bf2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008992:	697b      	ldr	r3, [r7, #20]
 8008994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008996:	4a94      	ldr	r2, [pc, #592]	@ (8008be8 <UART_SetConfig+0x5c4>)
 8008998:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800899c:	461a      	mov	r2, r3
 800899e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80089a4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	685a      	ldr	r2, [r3, #4]
 80089aa:	4613      	mov	r3, r2
 80089ac:	005b      	lsls	r3, r3, #1
 80089ae:	4413      	add	r3, r2
 80089b0:	69ba      	ldr	r2, [r7, #24]
 80089b2:	429a      	cmp	r2, r3
 80089b4:	d305      	bcc.n	80089c2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80089b6:	697b      	ldr	r3, [r7, #20]
 80089b8:	685b      	ldr	r3, [r3, #4]
 80089ba:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80089bc:	69ba      	ldr	r2, [r7, #24]
 80089be:	429a      	cmp	r2, r3
 80089c0:	d903      	bls.n	80089ca <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80089c2:	2301      	movs	r3, #1
 80089c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80089c8:	e113      	b.n	8008bf2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80089ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089cc:	2200      	movs	r2, #0
 80089ce:	60bb      	str	r3, [r7, #8]
 80089d0:	60fa      	str	r2, [r7, #12]
 80089d2:	697b      	ldr	r3, [r7, #20]
 80089d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089d6:	4a84      	ldr	r2, [pc, #528]	@ (8008be8 <UART_SetConfig+0x5c4>)
 80089d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80089dc:	b29b      	uxth	r3, r3
 80089de:	2200      	movs	r2, #0
 80089e0:	603b      	str	r3, [r7, #0]
 80089e2:	607a      	str	r2, [r7, #4]
 80089e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80089e8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80089ec:	f7f7 fc14 	bl	8000218 <__aeabi_uldivmod>
 80089f0:	4602      	mov	r2, r0
 80089f2:	460b      	mov	r3, r1
 80089f4:	4610      	mov	r0, r2
 80089f6:	4619      	mov	r1, r3
 80089f8:	f04f 0200 	mov.w	r2, #0
 80089fc:	f04f 0300 	mov.w	r3, #0
 8008a00:	020b      	lsls	r3, r1, #8
 8008a02:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008a06:	0202      	lsls	r2, r0, #8
 8008a08:	6979      	ldr	r1, [r7, #20]
 8008a0a:	6849      	ldr	r1, [r1, #4]
 8008a0c:	0849      	lsrs	r1, r1, #1
 8008a0e:	2000      	movs	r0, #0
 8008a10:	460c      	mov	r4, r1
 8008a12:	4605      	mov	r5, r0
 8008a14:	eb12 0804 	adds.w	r8, r2, r4
 8008a18:	eb43 0905 	adc.w	r9, r3, r5
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	2200      	movs	r2, #0
 8008a22:	469a      	mov	sl, r3
 8008a24:	4693      	mov	fp, r2
 8008a26:	4652      	mov	r2, sl
 8008a28:	465b      	mov	r3, fp
 8008a2a:	4640      	mov	r0, r8
 8008a2c:	4649      	mov	r1, r9
 8008a2e:	f7f7 fbf3 	bl	8000218 <__aeabi_uldivmod>
 8008a32:	4602      	mov	r2, r0
 8008a34:	460b      	mov	r3, r1
 8008a36:	4613      	mov	r3, r2
 8008a38:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008a3a:	6a3b      	ldr	r3, [r7, #32]
 8008a3c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008a40:	d308      	bcc.n	8008a54 <UART_SetConfig+0x430>
 8008a42:	6a3b      	ldr	r3, [r7, #32]
 8008a44:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008a48:	d204      	bcs.n	8008a54 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008a4a:	697b      	ldr	r3, [r7, #20]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	6a3a      	ldr	r2, [r7, #32]
 8008a50:	60da      	str	r2, [r3, #12]
 8008a52:	e0ce      	b.n	8008bf2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008a54:	2301      	movs	r3, #1
 8008a56:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008a5a:	e0ca      	b.n	8008bf2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008a5c:	697b      	ldr	r3, [r7, #20]
 8008a5e:	69db      	ldr	r3, [r3, #28]
 8008a60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008a64:	d166      	bne.n	8008b34 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008a66:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008a6a:	2b08      	cmp	r3, #8
 8008a6c:	d827      	bhi.n	8008abe <UART_SetConfig+0x49a>
 8008a6e:	a201      	add	r2, pc, #4	@ (adr r2, 8008a74 <UART_SetConfig+0x450>)
 8008a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a74:	08008a99 	.word	0x08008a99
 8008a78:	08008aa1 	.word	0x08008aa1
 8008a7c:	08008aa9 	.word	0x08008aa9
 8008a80:	08008abf 	.word	0x08008abf
 8008a84:	08008aaf 	.word	0x08008aaf
 8008a88:	08008abf 	.word	0x08008abf
 8008a8c:	08008abf 	.word	0x08008abf
 8008a90:	08008abf 	.word	0x08008abf
 8008a94:	08008ab7 	.word	0x08008ab7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a98:	f7fe ff52 	bl	8007940 <HAL_RCC_GetPCLK1Freq>
 8008a9c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008a9e:	e014      	b.n	8008aca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008aa0:	f7fe ff64 	bl	800796c <HAL_RCC_GetPCLK2Freq>
 8008aa4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008aa6:	e010      	b.n	8008aca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008aa8:	4b4e      	ldr	r3, [pc, #312]	@ (8008be4 <UART_SetConfig+0x5c0>)
 8008aaa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008aac:	e00d      	b.n	8008aca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008aae:	f7fe fed9 	bl	8007864 <HAL_RCC_GetSysClockFreq>
 8008ab2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008ab4:	e009      	b.n	8008aca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008ab6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008aba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008abc:	e005      	b.n	8008aca <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008abe:	2300      	movs	r3, #0
 8008ac0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008ac2:	2301      	movs	r3, #1
 8008ac4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008ac8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	f000 8090 	beq.w	8008bf2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ad2:	697b      	ldr	r3, [r7, #20]
 8008ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ad6:	4a44      	ldr	r2, [pc, #272]	@ (8008be8 <UART_SetConfig+0x5c4>)
 8008ad8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008adc:	461a      	mov	r2, r3
 8008ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ae0:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ae4:	005a      	lsls	r2, r3, #1
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	685b      	ldr	r3, [r3, #4]
 8008aea:	085b      	lsrs	r3, r3, #1
 8008aec:	441a      	add	r2, r3
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	685b      	ldr	r3, [r3, #4]
 8008af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008af6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008af8:	6a3b      	ldr	r3, [r7, #32]
 8008afa:	2b0f      	cmp	r3, #15
 8008afc:	d916      	bls.n	8008b2c <UART_SetConfig+0x508>
 8008afe:	6a3b      	ldr	r3, [r7, #32]
 8008b00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b04:	d212      	bcs.n	8008b2c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008b06:	6a3b      	ldr	r3, [r7, #32]
 8008b08:	b29b      	uxth	r3, r3
 8008b0a:	f023 030f 	bic.w	r3, r3, #15
 8008b0e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008b10:	6a3b      	ldr	r3, [r7, #32]
 8008b12:	085b      	lsrs	r3, r3, #1
 8008b14:	b29b      	uxth	r3, r3
 8008b16:	f003 0307 	and.w	r3, r3, #7
 8008b1a:	b29a      	uxth	r2, r3
 8008b1c:	8bfb      	ldrh	r3, [r7, #30]
 8008b1e:	4313      	orrs	r3, r2
 8008b20:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008b22:	697b      	ldr	r3, [r7, #20]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	8bfa      	ldrh	r2, [r7, #30]
 8008b28:	60da      	str	r2, [r3, #12]
 8008b2a:	e062      	b.n	8008bf2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008b2c:	2301      	movs	r3, #1
 8008b2e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008b32:	e05e      	b.n	8008bf2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008b34:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008b38:	2b08      	cmp	r3, #8
 8008b3a:	d828      	bhi.n	8008b8e <UART_SetConfig+0x56a>
 8008b3c:	a201      	add	r2, pc, #4	@ (adr r2, 8008b44 <UART_SetConfig+0x520>)
 8008b3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b42:	bf00      	nop
 8008b44:	08008b69 	.word	0x08008b69
 8008b48:	08008b71 	.word	0x08008b71
 8008b4c:	08008b79 	.word	0x08008b79
 8008b50:	08008b8f 	.word	0x08008b8f
 8008b54:	08008b7f 	.word	0x08008b7f
 8008b58:	08008b8f 	.word	0x08008b8f
 8008b5c:	08008b8f 	.word	0x08008b8f
 8008b60:	08008b8f 	.word	0x08008b8f
 8008b64:	08008b87 	.word	0x08008b87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b68:	f7fe feea 	bl	8007940 <HAL_RCC_GetPCLK1Freq>
 8008b6c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008b6e:	e014      	b.n	8008b9a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b70:	f7fe fefc 	bl	800796c <HAL_RCC_GetPCLK2Freq>
 8008b74:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008b76:	e010      	b.n	8008b9a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b78:	4b1a      	ldr	r3, [pc, #104]	@ (8008be4 <UART_SetConfig+0x5c0>)
 8008b7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008b7c:	e00d      	b.n	8008b9a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b7e:	f7fe fe71 	bl	8007864 <HAL_RCC_GetSysClockFreq>
 8008b82:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008b84:	e009      	b.n	8008b9a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008b8c:	e005      	b.n	8008b9a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008b8e:	2300      	movs	r3, #0
 8008b90:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008b92:	2301      	movs	r3, #1
 8008b94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008b98:	bf00      	nop
    }

    if (pclk != 0U)
 8008b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d028      	beq.n	8008bf2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ba0:	697b      	ldr	r3, [r7, #20]
 8008ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ba4:	4a10      	ldr	r2, [pc, #64]	@ (8008be8 <UART_SetConfig+0x5c4>)
 8008ba6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008baa:	461a      	mov	r2, r3
 8008bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bae:	fbb3 f2f2 	udiv	r2, r3, r2
 8008bb2:	697b      	ldr	r3, [r7, #20]
 8008bb4:	685b      	ldr	r3, [r3, #4]
 8008bb6:	085b      	lsrs	r3, r3, #1
 8008bb8:	441a      	add	r2, r3
 8008bba:	697b      	ldr	r3, [r7, #20]
 8008bbc:	685b      	ldr	r3, [r3, #4]
 8008bbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bc2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008bc4:	6a3b      	ldr	r3, [r7, #32]
 8008bc6:	2b0f      	cmp	r3, #15
 8008bc8:	d910      	bls.n	8008bec <UART_SetConfig+0x5c8>
 8008bca:	6a3b      	ldr	r3, [r7, #32]
 8008bcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008bd0:	d20c      	bcs.n	8008bec <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008bd2:	6a3b      	ldr	r3, [r7, #32]
 8008bd4:	b29a      	uxth	r2, r3
 8008bd6:	697b      	ldr	r3, [r7, #20]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	60da      	str	r2, [r3, #12]
 8008bdc:	e009      	b.n	8008bf2 <UART_SetConfig+0x5ce>
 8008bde:	bf00      	nop
 8008be0:	40008000 	.word	0x40008000
 8008be4:	00f42400 	.word	0x00f42400
 8008be8:	0800a448 	.word	0x0800a448
      }
      else
      {
        ret = HAL_ERROR;
 8008bec:	2301      	movs	r3, #1
 8008bee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008bf2:	697b      	ldr	r3, [r7, #20]
 8008bf4:	2201      	movs	r2, #1
 8008bf6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008bfa:	697b      	ldr	r3, [r7, #20]
 8008bfc:	2201      	movs	r2, #1
 8008bfe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008c02:	697b      	ldr	r3, [r7, #20]
 8008c04:	2200      	movs	r2, #0
 8008c06:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008c08:	697b      	ldr	r3, [r7, #20]
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008c0e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	3730      	adds	r7, #48	@ 0x30
 8008c16:	46bd      	mov	sp, r7
 8008c18:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008c1c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b083      	sub	sp, #12
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c28:	f003 0308 	and.w	r3, r3, #8
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d00a      	beq.n	8008c46 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	685b      	ldr	r3, [r3, #4]
 8008c36:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	430a      	orrs	r2, r1
 8008c44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c4a:	f003 0301 	and.w	r3, r3, #1
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d00a      	beq.n	8008c68 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	430a      	orrs	r2, r1
 8008c66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c6c:	f003 0302 	and.w	r3, r3, #2
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d00a      	beq.n	8008c8a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	685b      	ldr	r3, [r3, #4]
 8008c7a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	430a      	orrs	r2, r1
 8008c88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c8e:	f003 0304 	and.w	r3, r3, #4
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d00a      	beq.n	8008cac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	685b      	ldr	r3, [r3, #4]
 8008c9c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	430a      	orrs	r2, r1
 8008caa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cb0:	f003 0310 	and.w	r3, r3, #16
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d00a      	beq.n	8008cce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	689b      	ldr	r3, [r3, #8]
 8008cbe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	430a      	orrs	r2, r1
 8008ccc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cd2:	f003 0320 	and.w	r3, r3, #32
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d00a      	beq.n	8008cf0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	689b      	ldr	r3, [r3, #8]
 8008ce0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	430a      	orrs	r2, r1
 8008cee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d01a      	beq.n	8008d32 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	685b      	ldr	r3, [r3, #4]
 8008d02:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	430a      	orrs	r2, r1
 8008d10:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008d1a:	d10a      	bne.n	8008d32 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	685b      	ldr	r3, [r3, #4]
 8008d22:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	430a      	orrs	r2, r1
 8008d30:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d00a      	beq.n	8008d54 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	685b      	ldr	r3, [r3, #4]
 8008d44:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	430a      	orrs	r2, r1
 8008d52:	605a      	str	r2, [r3, #4]
  }
}
 8008d54:	bf00      	nop
 8008d56:	370c      	adds	r7, #12
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5e:	4770      	bx	lr

08008d60 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b098      	sub	sp, #96	@ 0x60
 8008d64:	af02      	add	r7, sp, #8
 8008d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008d70:	f7f8 fe76 	bl	8001a60 <HAL_GetTick>
 8008d74:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f003 0308 	and.w	r3, r3, #8
 8008d80:	2b08      	cmp	r3, #8
 8008d82:	d12f      	bne.n	8008de4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d84:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008d88:	9300      	str	r3, [sp, #0]
 8008d8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008d92:	6878      	ldr	r0, [r7, #4]
 8008d94:	f000 f88e 	bl	8008eb4 <UART_WaitOnFlagUntilTimeout>
 8008d98:	4603      	mov	r3, r0
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d022      	beq.n	8008de4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008da4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008da6:	e853 3f00 	ldrex	r3, [r3]
 8008daa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008dac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008db2:	653b      	str	r3, [r7, #80]	@ 0x50
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	461a      	mov	r2, r3
 8008dba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008dbc:	647b      	str	r3, [r7, #68]	@ 0x44
 8008dbe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dc0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008dc2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008dc4:	e841 2300 	strex	r3, r2, [r1]
 8008dc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008dca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d1e6      	bne.n	8008d9e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2220      	movs	r2, #32
 8008dd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008de0:	2303      	movs	r3, #3
 8008de2:	e063      	b.n	8008eac <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f003 0304 	and.w	r3, r3, #4
 8008dee:	2b04      	cmp	r3, #4
 8008df0:	d149      	bne.n	8008e86 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008df2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008df6:	9300      	str	r3, [sp, #0]
 8008df8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008e00:	6878      	ldr	r0, [r7, #4]
 8008e02:	f000 f857 	bl	8008eb4 <UART_WaitOnFlagUntilTimeout>
 8008e06:	4603      	mov	r3, r0
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d03c      	beq.n	8008e86 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e14:	e853 3f00 	ldrex	r3, [r3]
 8008e18:	623b      	str	r3, [r7, #32]
   return(result);
 8008e1a:	6a3b      	ldr	r3, [r7, #32]
 8008e1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e20:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	461a      	mov	r2, r3
 8008e28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e2a:	633b      	str	r3, [r7, #48]	@ 0x30
 8008e2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008e30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e32:	e841 2300 	strex	r3, r2, [r1]
 8008e36:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d1e6      	bne.n	8008e0c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	3308      	adds	r3, #8
 8008e44:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e46:	693b      	ldr	r3, [r7, #16]
 8008e48:	e853 3f00 	ldrex	r3, [r3]
 8008e4c:	60fb      	str	r3, [r7, #12]
   return(result);
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	f023 0301 	bic.w	r3, r3, #1
 8008e54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	3308      	adds	r3, #8
 8008e5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008e5e:	61fa      	str	r2, [r7, #28]
 8008e60:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e62:	69b9      	ldr	r1, [r7, #24]
 8008e64:	69fa      	ldr	r2, [r7, #28]
 8008e66:	e841 2300 	strex	r3, r2, [r1]
 8008e6a:	617b      	str	r3, [r7, #20]
   return(result);
 8008e6c:	697b      	ldr	r3, [r7, #20]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d1e5      	bne.n	8008e3e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2220      	movs	r2, #32
 8008e76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e82:	2303      	movs	r3, #3
 8008e84:	e012      	b.n	8008eac <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2220      	movs	r2, #32
 8008e8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2220      	movs	r2, #32
 8008e92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2200      	movs	r2, #0
 8008e9a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008eaa:	2300      	movs	r3, #0
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	3758      	adds	r7, #88	@ 0x58
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	bd80      	pop	{r7, pc}

08008eb4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b084      	sub	sp, #16
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	60f8      	str	r0, [r7, #12]
 8008ebc:	60b9      	str	r1, [r7, #8]
 8008ebe:	603b      	str	r3, [r7, #0]
 8008ec0:	4613      	mov	r3, r2
 8008ec2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ec4:	e04f      	b.n	8008f66 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ec6:	69bb      	ldr	r3, [r7, #24]
 8008ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ecc:	d04b      	beq.n	8008f66 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ece:	f7f8 fdc7 	bl	8001a60 <HAL_GetTick>
 8008ed2:	4602      	mov	r2, r0
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	1ad3      	subs	r3, r2, r3
 8008ed8:	69ba      	ldr	r2, [r7, #24]
 8008eda:	429a      	cmp	r2, r3
 8008edc:	d302      	bcc.n	8008ee4 <UART_WaitOnFlagUntilTimeout+0x30>
 8008ede:	69bb      	ldr	r3, [r7, #24]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d101      	bne.n	8008ee8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008ee4:	2303      	movs	r3, #3
 8008ee6:	e04e      	b.n	8008f86 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f003 0304 	and.w	r3, r3, #4
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d037      	beq.n	8008f66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	2b80      	cmp	r3, #128	@ 0x80
 8008efa:	d034      	beq.n	8008f66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	2b40      	cmp	r3, #64	@ 0x40
 8008f00:	d031      	beq.n	8008f66 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	69db      	ldr	r3, [r3, #28]
 8008f08:	f003 0308 	and.w	r3, r3, #8
 8008f0c:	2b08      	cmp	r3, #8
 8008f0e:	d110      	bne.n	8008f32 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	2208      	movs	r2, #8
 8008f16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008f18:	68f8      	ldr	r0, [r7, #12]
 8008f1a:	f000 f838 	bl	8008f8e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	2208      	movs	r2, #8
 8008f22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	2200      	movs	r2, #0
 8008f2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008f2e:	2301      	movs	r3, #1
 8008f30:	e029      	b.n	8008f86 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	69db      	ldr	r3, [r3, #28]
 8008f38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008f3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f40:	d111      	bne.n	8008f66 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008f4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008f4c:	68f8      	ldr	r0, [r7, #12]
 8008f4e:	f000 f81e 	bl	8008f8e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	2220      	movs	r2, #32
 8008f56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008f62:	2303      	movs	r3, #3
 8008f64:	e00f      	b.n	8008f86 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	69da      	ldr	r2, [r3, #28]
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	4013      	ands	r3, r2
 8008f70:	68ba      	ldr	r2, [r7, #8]
 8008f72:	429a      	cmp	r2, r3
 8008f74:	bf0c      	ite	eq
 8008f76:	2301      	moveq	r3, #1
 8008f78:	2300      	movne	r3, #0
 8008f7a:	b2db      	uxtb	r3, r3
 8008f7c:	461a      	mov	r2, r3
 8008f7e:	79fb      	ldrb	r3, [r7, #7]
 8008f80:	429a      	cmp	r2, r3
 8008f82:	d0a0      	beq.n	8008ec6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008f84:	2300      	movs	r3, #0
}
 8008f86:	4618      	mov	r0, r3
 8008f88:	3710      	adds	r7, #16
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	bd80      	pop	{r7, pc}

08008f8e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008f8e:	b480      	push	{r7}
 8008f90:	b095      	sub	sp, #84	@ 0x54
 8008f92:	af00      	add	r7, sp, #0
 8008f94:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f9e:	e853 3f00 	ldrex	r3, [r3]
 8008fa2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fa6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008faa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	461a      	mov	r2, r3
 8008fb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008fb4:	643b      	str	r3, [r7, #64]	@ 0x40
 8008fb6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fb8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008fba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008fbc:	e841 2300 	strex	r3, r2, [r1]
 8008fc0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d1e6      	bne.n	8008f96 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	3308      	adds	r3, #8
 8008fce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fd0:	6a3b      	ldr	r3, [r7, #32]
 8008fd2:	e853 3f00 	ldrex	r3, [r3]
 8008fd6:	61fb      	str	r3, [r7, #28]
   return(result);
 8008fd8:	69fb      	ldr	r3, [r7, #28]
 8008fda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008fde:	f023 0301 	bic.w	r3, r3, #1
 8008fe2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	3308      	adds	r3, #8
 8008fea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008fec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008fee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ff0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ff2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ff4:	e841 2300 	strex	r3, r2, [r1]
 8008ff8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d1e3      	bne.n	8008fc8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009004:	2b01      	cmp	r3, #1
 8009006:	d118      	bne.n	800903a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	e853 3f00 	ldrex	r3, [r3]
 8009014:	60bb      	str	r3, [r7, #8]
   return(result);
 8009016:	68bb      	ldr	r3, [r7, #8]
 8009018:	f023 0310 	bic.w	r3, r3, #16
 800901c:	647b      	str	r3, [r7, #68]	@ 0x44
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	461a      	mov	r2, r3
 8009024:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009026:	61bb      	str	r3, [r7, #24]
 8009028:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800902a:	6979      	ldr	r1, [r7, #20]
 800902c:	69ba      	ldr	r2, [r7, #24]
 800902e:	e841 2300 	strex	r3, r2, [r1]
 8009032:	613b      	str	r3, [r7, #16]
   return(result);
 8009034:	693b      	ldr	r3, [r7, #16]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d1e6      	bne.n	8009008 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2220      	movs	r2, #32
 800903e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	2200      	movs	r2, #0
 8009046:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	2200      	movs	r2, #0
 800904c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800904e:	bf00      	nop
 8009050:	3754      	adds	r7, #84	@ 0x54
 8009052:	46bd      	mov	sp, r7
 8009054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009058:	4770      	bx	lr

0800905a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800905a:	b580      	push	{r7, lr}
 800905c:	b084      	sub	sp, #16
 800905e:	af00      	add	r7, sp, #0
 8009060:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009066:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	2200      	movs	r2, #0
 800906c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009070:	68f8      	ldr	r0, [r7, #12]
 8009072:	f7ff fac1 	bl	80085f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009076:	bf00      	nop
 8009078:	3710      	adds	r7, #16
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}

0800907e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800907e:	b580      	push	{r7, lr}
 8009080:	b088      	sub	sp, #32
 8009082:	af00      	add	r7, sp, #0
 8009084:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	e853 3f00 	ldrex	r3, [r3]
 8009092:	60bb      	str	r3, [r7, #8]
   return(result);
 8009094:	68bb      	ldr	r3, [r7, #8]
 8009096:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800909a:	61fb      	str	r3, [r7, #28]
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	461a      	mov	r2, r3
 80090a2:	69fb      	ldr	r3, [r7, #28]
 80090a4:	61bb      	str	r3, [r7, #24]
 80090a6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090a8:	6979      	ldr	r1, [r7, #20]
 80090aa:	69ba      	ldr	r2, [r7, #24]
 80090ac:	e841 2300 	strex	r3, r2, [r1]
 80090b0:	613b      	str	r3, [r7, #16]
   return(result);
 80090b2:	693b      	ldr	r3, [r7, #16]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d1e6      	bne.n	8009086 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2220      	movs	r2, #32
 80090bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2200      	movs	r2, #0
 80090c4:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80090c6:	6878      	ldr	r0, [r7, #4]
 80090c8:	f7ff fa8c 	bl	80085e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80090cc:	bf00      	nop
 80090ce:	3720      	adds	r7, #32
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bd80      	pop	{r7, pc}

080090d4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80090d4:	b480      	push	{r7}
 80090d6:	b083      	sub	sp, #12
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80090dc:	bf00      	nop
 80090de:	370c      	adds	r7, #12
 80090e0:	46bd      	mov	sp, r7
 80090e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e6:	4770      	bx	lr

080090e8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b083      	sub	sp, #12
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80090f0:	bf00      	nop
 80090f2:	370c      	adds	r7, #12
 80090f4:	46bd      	mov	sp, r7
 80090f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fa:	4770      	bx	lr

080090fc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80090fc:	b480      	push	{r7}
 80090fe:	b083      	sub	sp, #12
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009104:	bf00      	nop
 8009106:	370c      	adds	r7, #12
 8009108:	46bd      	mov	sp, r7
 800910a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910e:	4770      	bx	lr

08009110 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009110:	b480      	push	{r7}
 8009112:	b085      	sub	sp, #20
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800911e:	2b01      	cmp	r3, #1
 8009120:	d101      	bne.n	8009126 <HAL_UARTEx_DisableFifoMode+0x16>
 8009122:	2302      	movs	r3, #2
 8009124:	e027      	b.n	8009176 <HAL_UARTEx_DisableFifoMode+0x66>
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2201      	movs	r2, #1
 800912a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2224      	movs	r2, #36	@ 0x24
 8009132:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	681a      	ldr	r2, [r3, #0]
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	f022 0201 	bic.w	r2, r2, #1
 800914c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009154:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	2200      	movs	r2, #0
 800915a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	68fa      	ldr	r2, [r7, #12]
 8009162:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	2220      	movs	r2, #32
 8009168:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	2200      	movs	r2, #0
 8009170:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009174:	2300      	movs	r3, #0
}
 8009176:	4618      	mov	r0, r3
 8009178:	3714      	adds	r7, #20
 800917a:	46bd      	mov	sp, r7
 800917c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009180:	4770      	bx	lr

08009182 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009182:	b580      	push	{r7, lr}
 8009184:	b084      	sub	sp, #16
 8009186:	af00      	add	r7, sp, #0
 8009188:	6078      	str	r0, [r7, #4]
 800918a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009192:	2b01      	cmp	r3, #1
 8009194:	d101      	bne.n	800919a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009196:	2302      	movs	r3, #2
 8009198:	e02d      	b.n	80091f6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2201      	movs	r2, #1
 800919e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2224      	movs	r2, #36	@ 0x24
 80091a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	681a      	ldr	r2, [r3, #0]
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f022 0201 	bic.w	r2, r2, #1
 80091c0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	689b      	ldr	r3, [r3, #8]
 80091c8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	683a      	ldr	r2, [r7, #0]
 80091d2:	430a      	orrs	r2, r1
 80091d4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80091d6:	6878      	ldr	r0, [r7, #4]
 80091d8:	f000 f850 	bl	800927c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	68fa      	ldr	r2, [r7, #12]
 80091e2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2220      	movs	r2, #32
 80091e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2200      	movs	r2, #0
 80091f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80091f4:	2300      	movs	r3, #0
}
 80091f6:	4618      	mov	r0, r3
 80091f8:	3710      	adds	r7, #16
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}

080091fe <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80091fe:	b580      	push	{r7, lr}
 8009200:	b084      	sub	sp, #16
 8009202:	af00      	add	r7, sp, #0
 8009204:	6078      	str	r0, [r7, #4]
 8009206:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800920e:	2b01      	cmp	r3, #1
 8009210:	d101      	bne.n	8009216 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009212:	2302      	movs	r3, #2
 8009214:	e02d      	b.n	8009272 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	2201      	movs	r2, #1
 800921a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	2224      	movs	r2, #36	@ 0x24
 8009222:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	681a      	ldr	r2, [r3, #0]
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	f022 0201 	bic.w	r2, r2, #1
 800923c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	689b      	ldr	r3, [r3, #8]
 8009244:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	683a      	ldr	r2, [r7, #0]
 800924e:	430a      	orrs	r2, r1
 8009250:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009252:	6878      	ldr	r0, [r7, #4]
 8009254:	f000 f812 	bl	800927c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	68fa      	ldr	r2, [r7, #12]
 800925e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2220      	movs	r2, #32
 8009264:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2200      	movs	r2, #0
 800926c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009270:	2300      	movs	r3, #0
}
 8009272:	4618      	mov	r0, r3
 8009274:	3710      	adds	r7, #16
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}
	...

0800927c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800927c:	b480      	push	{r7}
 800927e:	b085      	sub	sp, #20
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009288:	2b00      	cmp	r3, #0
 800928a:	d108      	bne.n	800929e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2201      	movs	r2, #1
 8009290:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2201      	movs	r2, #1
 8009298:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800929c:	e031      	b.n	8009302 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800929e:	2308      	movs	r3, #8
 80092a0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80092a2:	2308      	movs	r3, #8
 80092a4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	689b      	ldr	r3, [r3, #8]
 80092ac:	0e5b      	lsrs	r3, r3, #25
 80092ae:	b2db      	uxtb	r3, r3
 80092b0:	f003 0307 	and.w	r3, r3, #7
 80092b4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	689b      	ldr	r3, [r3, #8]
 80092bc:	0f5b      	lsrs	r3, r3, #29
 80092be:	b2db      	uxtb	r3, r3
 80092c0:	f003 0307 	and.w	r3, r3, #7
 80092c4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80092c6:	7bbb      	ldrb	r3, [r7, #14]
 80092c8:	7b3a      	ldrb	r2, [r7, #12]
 80092ca:	4911      	ldr	r1, [pc, #68]	@ (8009310 <UARTEx_SetNbDataToProcess+0x94>)
 80092cc:	5c8a      	ldrb	r2, [r1, r2]
 80092ce:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80092d2:	7b3a      	ldrb	r2, [r7, #12]
 80092d4:	490f      	ldr	r1, [pc, #60]	@ (8009314 <UARTEx_SetNbDataToProcess+0x98>)
 80092d6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80092d8:	fb93 f3f2 	sdiv	r3, r3, r2
 80092dc:	b29a      	uxth	r2, r3
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80092e4:	7bfb      	ldrb	r3, [r7, #15]
 80092e6:	7b7a      	ldrb	r2, [r7, #13]
 80092e8:	4909      	ldr	r1, [pc, #36]	@ (8009310 <UARTEx_SetNbDataToProcess+0x94>)
 80092ea:	5c8a      	ldrb	r2, [r1, r2]
 80092ec:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80092f0:	7b7a      	ldrb	r2, [r7, #13]
 80092f2:	4908      	ldr	r1, [pc, #32]	@ (8009314 <UARTEx_SetNbDataToProcess+0x98>)
 80092f4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80092f6:	fb93 f3f2 	sdiv	r3, r3, r2
 80092fa:	b29a      	uxth	r2, r3
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009302:	bf00      	nop
 8009304:	3714      	adds	r7, #20
 8009306:	46bd      	mov	sp, r7
 8009308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930c:	4770      	bx	lr
 800930e:	bf00      	nop
 8009310:	0800a460 	.word	0x0800a460
 8009314:	0800a468 	.word	0x0800a468

08009318 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8009318:	b480      	push	{r7}
 800931a:	b08b      	sub	sp, #44	@ 0x2c
 800931c:	af00      	add	r7, sp, #0
 800931e:	60f8      	str	r0, [r7, #12]
 8009320:	60b9      	str	r1, [r7, #8]
 8009322:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	681a      	ldr	r2, [r3, #0]
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800932c:	697b      	ldr	r3, [r7, #20]
 800932e:	fa93 f3a3 	rbit	r3, r3
 8009332:	613b      	str	r3, [r7, #16]
  return result;
 8009334:	693b      	ldr	r3, [r7, #16]
 8009336:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009338:	69bb      	ldr	r3, [r7, #24]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d101      	bne.n	8009342 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800933e:	2320      	movs	r3, #32
 8009340:	e003      	b.n	800934a <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8009342:	69bb      	ldr	r3, [r7, #24]
 8009344:	fab3 f383 	clz	r3, r3
 8009348:	b2db      	uxtb	r3, r3
 800934a:	005b      	lsls	r3, r3, #1
 800934c:	2103      	movs	r1, #3
 800934e:	fa01 f303 	lsl.w	r3, r1, r3
 8009352:	43db      	mvns	r3, r3
 8009354:	401a      	ands	r2, r3
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800935a:	6a3b      	ldr	r3, [r7, #32]
 800935c:	fa93 f3a3 	rbit	r3, r3
 8009360:	61fb      	str	r3, [r7, #28]
  return result;
 8009362:	69fb      	ldr	r3, [r7, #28]
 8009364:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009368:	2b00      	cmp	r3, #0
 800936a:	d101      	bne.n	8009370 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800936c:	2320      	movs	r3, #32
 800936e:	e003      	b.n	8009378 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8009370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009372:	fab3 f383 	clz	r3, r3
 8009376:	b2db      	uxtb	r3, r3
 8009378:	005b      	lsls	r3, r3, #1
 800937a:	6879      	ldr	r1, [r7, #4]
 800937c:	fa01 f303 	lsl.w	r3, r1, r3
 8009380:	431a      	orrs	r2, r3
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	601a      	str	r2, [r3, #0]
}
 8009386:	bf00      	nop
 8009388:	372c      	adds	r7, #44	@ 0x2c
 800938a:	46bd      	mov	sp, r7
 800938c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009390:	4770      	bx	lr

08009392 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8009392:	b480      	push	{r7}
 8009394:	b085      	sub	sp, #20
 8009396:	af00      	add	r7, sp, #0
 8009398:	60f8      	str	r0, [r7, #12]
 800939a:	60b9      	str	r1, [r7, #8]
 800939c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	685a      	ldr	r2, [r3, #4]
 80093a2:	68bb      	ldr	r3, [r7, #8]
 80093a4:	43db      	mvns	r3, r3
 80093a6:	401a      	ands	r2, r3
 80093a8:	68bb      	ldr	r3, [r7, #8]
 80093aa:	6879      	ldr	r1, [r7, #4]
 80093ac:	fb01 f303 	mul.w	r3, r1, r3
 80093b0:	431a      	orrs	r2, r3
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	605a      	str	r2, [r3, #4]
}
 80093b6:	bf00      	nop
 80093b8:	3714      	adds	r7, #20
 80093ba:	46bd      	mov	sp, r7
 80093bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c0:	4770      	bx	lr

080093c2 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80093c2:	b480      	push	{r7}
 80093c4:	b08b      	sub	sp, #44	@ 0x2c
 80093c6:	af00      	add	r7, sp, #0
 80093c8:	60f8      	str	r0, [r7, #12]
 80093ca:	60b9      	str	r1, [r7, #8]
 80093cc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	689a      	ldr	r2, [r3, #8]
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80093d6:	697b      	ldr	r3, [r7, #20]
 80093d8:	fa93 f3a3 	rbit	r3, r3
 80093dc:	613b      	str	r3, [r7, #16]
  return result;
 80093de:	693b      	ldr	r3, [r7, #16]
 80093e0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80093e2:	69bb      	ldr	r3, [r7, #24]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d101      	bne.n	80093ec <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80093e8:	2320      	movs	r3, #32
 80093ea:	e003      	b.n	80093f4 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80093ec:	69bb      	ldr	r3, [r7, #24]
 80093ee:	fab3 f383 	clz	r3, r3
 80093f2:	b2db      	uxtb	r3, r3
 80093f4:	005b      	lsls	r3, r3, #1
 80093f6:	2103      	movs	r1, #3
 80093f8:	fa01 f303 	lsl.w	r3, r1, r3
 80093fc:	43db      	mvns	r3, r3
 80093fe:	401a      	ands	r2, r3
 8009400:	68bb      	ldr	r3, [r7, #8]
 8009402:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009404:	6a3b      	ldr	r3, [r7, #32]
 8009406:	fa93 f3a3 	rbit	r3, r3
 800940a:	61fb      	str	r3, [r7, #28]
  return result;
 800940c:	69fb      	ldr	r3, [r7, #28]
 800940e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009412:	2b00      	cmp	r3, #0
 8009414:	d101      	bne.n	800941a <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8009416:	2320      	movs	r3, #32
 8009418:	e003      	b.n	8009422 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800941a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800941c:	fab3 f383 	clz	r3, r3
 8009420:	b2db      	uxtb	r3, r3
 8009422:	005b      	lsls	r3, r3, #1
 8009424:	6879      	ldr	r1, [r7, #4]
 8009426:	fa01 f303 	lsl.w	r3, r1, r3
 800942a:	431a      	orrs	r2, r3
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8009430:	bf00      	nop
 8009432:	372c      	adds	r7, #44	@ 0x2c
 8009434:	46bd      	mov	sp, r7
 8009436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943a:	4770      	bx	lr

0800943c <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800943c:	b480      	push	{r7}
 800943e:	b08b      	sub	sp, #44	@ 0x2c
 8009440:	af00      	add	r7, sp, #0
 8009442:	60f8      	str	r0, [r7, #12]
 8009444:	60b9      	str	r1, [r7, #8]
 8009446:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	68da      	ldr	r2, [r3, #12]
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009450:	697b      	ldr	r3, [r7, #20]
 8009452:	fa93 f3a3 	rbit	r3, r3
 8009456:	613b      	str	r3, [r7, #16]
  return result;
 8009458:	693b      	ldr	r3, [r7, #16]
 800945a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800945c:	69bb      	ldr	r3, [r7, #24]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d101      	bne.n	8009466 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8009462:	2320      	movs	r3, #32
 8009464:	e003      	b.n	800946e <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8009466:	69bb      	ldr	r3, [r7, #24]
 8009468:	fab3 f383 	clz	r3, r3
 800946c:	b2db      	uxtb	r3, r3
 800946e:	005b      	lsls	r3, r3, #1
 8009470:	2103      	movs	r1, #3
 8009472:	fa01 f303 	lsl.w	r3, r1, r3
 8009476:	43db      	mvns	r3, r3
 8009478:	401a      	ands	r2, r3
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800947e:	6a3b      	ldr	r3, [r7, #32]
 8009480:	fa93 f3a3 	rbit	r3, r3
 8009484:	61fb      	str	r3, [r7, #28]
  return result;
 8009486:	69fb      	ldr	r3, [r7, #28]
 8009488:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800948a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800948c:	2b00      	cmp	r3, #0
 800948e:	d101      	bne.n	8009494 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8009490:	2320      	movs	r3, #32
 8009492:	e003      	b.n	800949c <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8009494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009496:	fab3 f383 	clz	r3, r3
 800949a:	b2db      	uxtb	r3, r3
 800949c:	005b      	lsls	r3, r3, #1
 800949e:	6879      	ldr	r1, [r7, #4]
 80094a0:	fa01 f303 	lsl.w	r3, r1, r3
 80094a4:	431a      	orrs	r2, r3
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	60da      	str	r2, [r3, #12]
}
 80094aa:	bf00      	nop
 80094ac:	372c      	adds	r7, #44	@ 0x2c
 80094ae:	46bd      	mov	sp, r7
 80094b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b4:	4770      	bx	lr

080094b6 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80094b6:	b480      	push	{r7}
 80094b8:	b08b      	sub	sp, #44	@ 0x2c
 80094ba:	af00      	add	r7, sp, #0
 80094bc:	60f8      	str	r0, [r7, #12]
 80094be:	60b9      	str	r1, [r7, #8]
 80094c0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	6a1a      	ldr	r2, [r3, #32]
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80094ca:	697b      	ldr	r3, [r7, #20]
 80094cc:	fa93 f3a3 	rbit	r3, r3
 80094d0:	613b      	str	r3, [r7, #16]
  return result;
 80094d2:	693b      	ldr	r3, [r7, #16]
 80094d4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80094d6:	69bb      	ldr	r3, [r7, #24]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d101      	bne.n	80094e0 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80094dc:	2320      	movs	r3, #32
 80094de:	e003      	b.n	80094e8 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80094e0:	69bb      	ldr	r3, [r7, #24]
 80094e2:	fab3 f383 	clz	r3, r3
 80094e6:	b2db      	uxtb	r3, r3
 80094e8:	009b      	lsls	r3, r3, #2
 80094ea:	210f      	movs	r1, #15
 80094ec:	fa01 f303 	lsl.w	r3, r1, r3
 80094f0:	43db      	mvns	r3, r3
 80094f2:	401a      	ands	r2, r3
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80094f8:	6a3b      	ldr	r3, [r7, #32]
 80094fa:	fa93 f3a3 	rbit	r3, r3
 80094fe:	61fb      	str	r3, [r7, #28]
  return result;
 8009500:	69fb      	ldr	r3, [r7, #28]
 8009502:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009506:	2b00      	cmp	r3, #0
 8009508:	d101      	bne.n	800950e <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800950a:	2320      	movs	r3, #32
 800950c:	e003      	b.n	8009516 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800950e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009510:	fab3 f383 	clz	r3, r3
 8009514:	b2db      	uxtb	r3, r3
 8009516:	009b      	lsls	r3, r3, #2
 8009518:	6879      	ldr	r1, [r7, #4]
 800951a:	fa01 f303 	lsl.w	r3, r1, r3
 800951e:	431a      	orrs	r2, r3
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8009524:	bf00      	nop
 8009526:	372c      	adds	r7, #44	@ 0x2c
 8009528:	46bd      	mov	sp, r7
 800952a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952e:	4770      	bx	lr

08009530 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8009530:	b480      	push	{r7}
 8009532:	b08b      	sub	sp, #44	@ 0x2c
 8009534:	af00      	add	r7, sp, #0
 8009536:	60f8      	str	r0, [r7, #12]
 8009538:	60b9      	str	r1, [r7, #8]
 800953a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009540:	68bb      	ldr	r3, [r7, #8]
 8009542:	0a1b      	lsrs	r3, r3, #8
 8009544:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009546:	697b      	ldr	r3, [r7, #20]
 8009548:	fa93 f3a3 	rbit	r3, r3
 800954c:	613b      	str	r3, [r7, #16]
  return result;
 800954e:	693b      	ldr	r3, [r7, #16]
 8009550:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009552:	69bb      	ldr	r3, [r7, #24]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d101      	bne.n	800955c <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8009558:	2320      	movs	r3, #32
 800955a:	e003      	b.n	8009564 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800955c:	69bb      	ldr	r3, [r7, #24]
 800955e:	fab3 f383 	clz	r3, r3
 8009562:	b2db      	uxtb	r3, r3
 8009564:	009b      	lsls	r3, r3, #2
 8009566:	210f      	movs	r1, #15
 8009568:	fa01 f303 	lsl.w	r3, r1, r3
 800956c:	43db      	mvns	r3, r3
 800956e:	401a      	ands	r2, r3
 8009570:	68bb      	ldr	r3, [r7, #8]
 8009572:	0a1b      	lsrs	r3, r3, #8
 8009574:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009576:	6a3b      	ldr	r3, [r7, #32]
 8009578:	fa93 f3a3 	rbit	r3, r3
 800957c:	61fb      	str	r3, [r7, #28]
  return result;
 800957e:	69fb      	ldr	r3, [r7, #28]
 8009580:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009584:	2b00      	cmp	r3, #0
 8009586:	d101      	bne.n	800958c <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8009588:	2320      	movs	r3, #32
 800958a:	e003      	b.n	8009594 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800958c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800958e:	fab3 f383 	clz	r3, r3
 8009592:	b2db      	uxtb	r3, r3
 8009594:	009b      	lsls	r3, r3, #2
 8009596:	6879      	ldr	r1, [r7, #4]
 8009598:	fa01 f303 	lsl.w	r3, r1, r3
 800959c:	431a      	orrs	r2, r3
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 80095a2:	bf00      	nop
 80095a4:	372c      	adds	r7, #44	@ 0x2c
 80095a6:	46bd      	mov	sp, r7
 80095a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ac:	4770      	bx	lr

080095ae <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80095ae:	b580      	push	{r7, lr}
 80095b0:	b088      	sub	sp, #32
 80095b2:	af00      	add	r7, sp, #0
 80095b4:	6078      	str	r0, [r7, #4]
 80095b6:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80095be:	693b      	ldr	r3, [r7, #16]
 80095c0:	fa93 f3a3 	rbit	r3, r3
 80095c4:	60fb      	str	r3, [r7, #12]
  return result;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80095ca:	697b      	ldr	r3, [r7, #20]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d101      	bne.n	80095d4 <LL_GPIO_Init+0x26>
    return 32U;
 80095d0:	2320      	movs	r3, #32
 80095d2:	e003      	b.n	80095dc <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80095d4:	697b      	ldr	r3, [r7, #20]
 80095d6:	fab3 f383 	clz	r3, r3
 80095da:	b2db      	uxtb	r3, r3
 80095dc:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80095de:	e048      	b.n	8009672 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	681a      	ldr	r2, [r3, #0]
 80095e4:	2101      	movs	r1, #1
 80095e6:	69fb      	ldr	r3, [r7, #28]
 80095e8:	fa01 f303 	lsl.w	r3, r1, r3
 80095ec:	4013      	ands	r3, r2
 80095ee:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 80095f0:	69bb      	ldr	r3, [r7, #24]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d03a      	beq.n	800966c <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	685b      	ldr	r3, [r3, #4]
 80095fa:	2b01      	cmp	r3, #1
 80095fc:	d003      	beq.n	8009606 <LL_GPIO_Init+0x58>
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	685b      	ldr	r3, [r3, #4]
 8009602:	2b02      	cmp	r3, #2
 8009604:	d10e      	bne.n	8009624 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	689b      	ldr	r3, [r3, #8]
 800960a:	461a      	mov	r2, r3
 800960c:	69b9      	ldr	r1, [r7, #24]
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	f7ff fed7 	bl	80093c2 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	6819      	ldr	r1, [r3, #0]
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	68db      	ldr	r3, [r3, #12]
 800961c:	461a      	mov	r2, r3
 800961e:	6878      	ldr	r0, [r7, #4]
 8009620:	f7ff feb7 	bl	8009392 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	691b      	ldr	r3, [r3, #16]
 8009628:	461a      	mov	r2, r3
 800962a:	69b9      	ldr	r1, [r7, #24]
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	f7ff ff05 	bl	800943c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8009632:	683b      	ldr	r3, [r7, #0]
 8009634:	685b      	ldr	r3, [r3, #4]
 8009636:	2b02      	cmp	r3, #2
 8009638:	d111      	bne.n	800965e <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800963a:	69bb      	ldr	r3, [r7, #24]
 800963c:	2bff      	cmp	r3, #255	@ 0xff
 800963e:	d807      	bhi.n	8009650 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	695b      	ldr	r3, [r3, #20]
 8009644:	461a      	mov	r2, r3
 8009646:	69b9      	ldr	r1, [r7, #24]
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f7ff ff34 	bl	80094b6 <LL_GPIO_SetAFPin_0_7>
 800964e:	e006      	b.n	800965e <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	695b      	ldr	r3, [r3, #20]
 8009654:	461a      	mov	r2, r3
 8009656:	69b9      	ldr	r1, [r7, #24]
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	f7ff ff69 	bl	8009530 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800965e:	683b      	ldr	r3, [r7, #0]
 8009660:	685b      	ldr	r3, [r3, #4]
 8009662:	461a      	mov	r2, r3
 8009664:	69b9      	ldr	r1, [r7, #24]
 8009666:	6878      	ldr	r0, [r7, #4]
 8009668:	f7ff fe56 	bl	8009318 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800966c:	69fb      	ldr	r3, [r7, #28]
 800966e:	3301      	adds	r3, #1
 8009670:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	681a      	ldr	r2, [r3, #0]
 8009676:	69fb      	ldr	r3, [r7, #28]
 8009678:	fa22 f303 	lsr.w	r3, r2, r3
 800967c:	2b00      	cmp	r3, #0
 800967e:	d1af      	bne.n	80095e0 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 8009680:	2300      	movs	r3, #0
}
 8009682:	4618      	mov	r0, r3
 8009684:	3720      	adds	r7, #32
 8009686:	46bd      	mov	sp, r7
 8009688:	bd80      	pop	{r7, pc}

0800968a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800968a:	b480      	push	{r7}
 800968c:	b085      	sub	sp, #20
 800968e:	af00      	add	r7, sp, #0
 8009690:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009692:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8009696:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800969e:	b29a      	uxth	r2, r3
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	b29b      	uxth	r3, r3
 80096a4:	43db      	mvns	r3, r3
 80096a6:	b29b      	uxth	r3, r3
 80096a8:	4013      	ands	r3, r2
 80096aa:	b29a      	uxth	r2, r3
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80096b2:	2300      	movs	r3, #0
}
 80096b4:	4618      	mov	r0, r3
 80096b6:	3714      	adds	r7, #20
 80096b8:	46bd      	mov	sp, r7
 80096ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096be:	4770      	bx	lr

080096c0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80096c0:	b480      	push	{r7}
 80096c2:	b085      	sub	sp, #20
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	60f8      	str	r0, [r7, #12]
 80096c8:	1d3b      	adds	r3, r7, #4
 80096ca:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	2201      	movs	r2, #1
 80096d2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	2200      	movs	r2, #0
 80096da:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	2200      	movs	r2, #0
 80096e2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	2200      	movs	r2, #0
 80096ea:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80096ee:	2300      	movs	r3, #0
}
 80096f0:	4618      	mov	r0, r3
 80096f2:	3714      	adds	r7, #20
 80096f4:	46bd      	mov	sp, r7
 80096f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fa:	4770      	bx	lr

080096fc <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80096fc:	b580      	push	{r7, lr}
 80096fe:	b0ac      	sub	sp, #176	@ 0xb0
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
 8009704:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	785b      	ldrb	r3, [r3, #1]
 800970a:	2b01      	cmp	r3, #1
 800970c:	f040 84ca 	bne.w	800a0a4 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	699a      	ldr	r2, [r3, #24]
 8009714:	683b      	ldr	r3, [r7, #0]
 8009716:	691b      	ldr	r3, [r3, #16]
 8009718:	429a      	cmp	r2, r3
 800971a:	d904      	bls.n	8009726 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	691b      	ldr	r3, [r3, #16]
 8009720:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009724:	e003      	b.n	800972e <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	699b      	ldr	r3, [r3, #24]
 800972a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	7b1b      	ldrb	r3, [r3, #12]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d122      	bne.n	800977c <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8009736:	683b      	ldr	r3, [r7, #0]
 8009738:	6959      	ldr	r1, [r3, #20]
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	88da      	ldrh	r2, [r3, #6]
 800973e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009742:	b29b      	uxth	r3, r3
 8009744:	6878      	ldr	r0, [r7, #4]
 8009746:	f000 fdac 	bl	800a2a2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	613b      	str	r3, [r7, #16]
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009754:	b29b      	uxth	r3, r3
 8009756:	461a      	mov	r2, r3
 8009758:	693b      	ldr	r3, [r7, #16]
 800975a:	4413      	add	r3, r2
 800975c:	613b      	str	r3, [r7, #16]
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	781b      	ldrb	r3, [r3, #0]
 8009762:	00da      	lsls	r2, r3, #3
 8009764:	693b      	ldr	r3, [r7, #16]
 8009766:	4413      	add	r3, r2
 8009768:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800976c:	60fb      	str	r3, [r7, #12]
 800976e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009772:	b29a      	uxth	r2, r3
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	801a      	strh	r2, [r3, #0]
 8009778:	f000 bc6f 	b.w	800a05a <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	78db      	ldrb	r3, [r3, #3]
 8009780:	2b02      	cmp	r3, #2
 8009782:	f040 831e 	bne.w	8009dc2 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8009786:	683b      	ldr	r3, [r7, #0]
 8009788:	6a1a      	ldr	r2, [r3, #32]
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	691b      	ldr	r3, [r3, #16]
 800978e:	429a      	cmp	r2, r3
 8009790:	f240 82cf 	bls.w	8009d32 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8009794:	687a      	ldr	r2, [r7, #4]
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	781b      	ldrb	r3, [r3, #0]
 800979a:	009b      	lsls	r3, r3, #2
 800979c:	4413      	add	r3, r2
 800979e:	881b      	ldrh	r3, [r3, #0]
 80097a0:	b29b      	uxth	r3, r3
 80097a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80097a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097aa:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80097ae:	687a      	ldr	r2, [r7, #4]
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	781b      	ldrb	r3, [r3, #0]
 80097b4:	009b      	lsls	r3, r3, #2
 80097b6:	441a      	add	r2, r3
 80097b8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80097bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80097c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80097c4:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80097c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097cc:	b29b      	uxth	r3, r3
 80097ce:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	6a1a      	ldr	r2, [r3, #32]
 80097d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80097d8:	1ad2      	subs	r2, r2, r3
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80097de:	687a      	ldr	r2, [r7, #4]
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	781b      	ldrb	r3, [r3, #0]
 80097e4:	009b      	lsls	r3, r3, #2
 80097e6:	4413      	add	r3, r2
 80097e8:	881b      	ldrh	r3, [r3, #0]
 80097ea:	b29b      	uxth	r3, r3
 80097ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	f000 814f 	beq.w	8009a94 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	785b      	ldrb	r3, [r3, #1]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d16b      	bne.n	80098da <USB_EPStartXfer+0x1de>
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800980c:	b29b      	uxth	r3, r3
 800980e:	461a      	mov	r2, r3
 8009810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009812:	4413      	add	r3, r2
 8009814:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	781b      	ldrb	r3, [r3, #0]
 800981a:	00da      	lsls	r2, r3, #3
 800981c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800981e:	4413      	add	r3, r2
 8009820:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009824:	627b      	str	r3, [r7, #36]	@ 0x24
 8009826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009828:	881b      	ldrh	r3, [r3, #0]
 800982a:	b29b      	uxth	r3, r3
 800982c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009830:	b29a      	uxth	r2, r3
 8009832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009834:	801a      	strh	r2, [r3, #0]
 8009836:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800983a:	2b00      	cmp	r3, #0
 800983c:	d10a      	bne.n	8009854 <USB_EPStartXfer+0x158>
 800983e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009840:	881b      	ldrh	r3, [r3, #0]
 8009842:	b29b      	uxth	r3, r3
 8009844:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009848:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800984c:	b29a      	uxth	r2, r3
 800984e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009850:	801a      	strh	r2, [r3, #0]
 8009852:	e05b      	b.n	800990c <USB_EPStartXfer+0x210>
 8009854:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009858:	2b3e      	cmp	r3, #62	@ 0x3e
 800985a:	d81c      	bhi.n	8009896 <USB_EPStartXfer+0x19a>
 800985c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009860:	085b      	lsrs	r3, r3, #1
 8009862:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009866:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800986a:	f003 0301 	and.w	r3, r3, #1
 800986e:	2b00      	cmp	r3, #0
 8009870:	d004      	beq.n	800987c <USB_EPStartXfer+0x180>
 8009872:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009876:	3301      	adds	r3, #1
 8009878:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800987c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800987e:	881b      	ldrh	r3, [r3, #0]
 8009880:	b29a      	uxth	r2, r3
 8009882:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009886:	b29b      	uxth	r3, r3
 8009888:	029b      	lsls	r3, r3, #10
 800988a:	b29b      	uxth	r3, r3
 800988c:	4313      	orrs	r3, r2
 800988e:	b29a      	uxth	r2, r3
 8009890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009892:	801a      	strh	r2, [r3, #0]
 8009894:	e03a      	b.n	800990c <USB_EPStartXfer+0x210>
 8009896:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800989a:	095b      	lsrs	r3, r3, #5
 800989c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80098a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80098a4:	f003 031f 	and.w	r3, r3, #31
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d104      	bne.n	80098b6 <USB_EPStartXfer+0x1ba>
 80098ac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80098b0:	3b01      	subs	r3, #1
 80098b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80098b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098b8:	881b      	ldrh	r3, [r3, #0]
 80098ba:	b29a      	uxth	r2, r3
 80098bc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80098c0:	b29b      	uxth	r3, r3
 80098c2:	029b      	lsls	r3, r3, #10
 80098c4:	b29b      	uxth	r3, r3
 80098c6:	4313      	orrs	r3, r2
 80098c8:	b29b      	uxth	r3, r3
 80098ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80098ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80098d2:	b29a      	uxth	r2, r3
 80098d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098d6:	801a      	strh	r2, [r3, #0]
 80098d8:	e018      	b.n	800990c <USB_EPStartXfer+0x210>
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	785b      	ldrb	r3, [r3, #1]
 80098de:	2b01      	cmp	r3, #1
 80098e0:	d114      	bne.n	800990c <USB_EPStartXfer+0x210>
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80098e8:	b29b      	uxth	r3, r3
 80098ea:	461a      	mov	r2, r3
 80098ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098ee:	4413      	add	r3, r2
 80098f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	781b      	ldrb	r3, [r3, #0]
 80098f6:	00da      	lsls	r2, r3, #3
 80098f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098fa:	4413      	add	r3, r2
 80098fc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009900:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009902:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009906:	b29a      	uxth	r2, r3
 8009908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800990a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	895b      	ldrh	r3, [r3, #10]
 8009910:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	6959      	ldr	r1, [r3, #20]
 8009918:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800991c:	b29b      	uxth	r3, r3
 800991e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f000 fcbd 	bl	800a2a2 <USB_WritePMA>
            ep->xfer_buff += len;
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	695a      	ldr	r2, [r3, #20]
 800992c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009930:	441a      	add	r2, r3
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	6a1a      	ldr	r2, [r3, #32]
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	691b      	ldr	r3, [r3, #16]
 800993e:	429a      	cmp	r2, r3
 8009940:	d907      	bls.n	8009952 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	6a1a      	ldr	r2, [r3, #32]
 8009946:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800994a:	1ad2      	subs	r2, r2, r3
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	621a      	str	r2, [r3, #32]
 8009950:	e006      	b.n	8009960 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	6a1b      	ldr	r3, [r3, #32]
 8009956:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	2200      	movs	r2, #0
 800995e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	785b      	ldrb	r3, [r3, #1]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d16b      	bne.n	8009a40 <USB_EPStartXfer+0x344>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	61bb      	str	r3, [r7, #24]
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009972:	b29b      	uxth	r3, r3
 8009974:	461a      	mov	r2, r3
 8009976:	69bb      	ldr	r3, [r7, #24]
 8009978:	4413      	add	r3, r2
 800997a:	61bb      	str	r3, [r7, #24]
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	781b      	ldrb	r3, [r3, #0]
 8009980:	00da      	lsls	r2, r3, #3
 8009982:	69bb      	ldr	r3, [r7, #24]
 8009984:	4413      	add	r3, r2
 8009986:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800998a:	617b      	str	r3, [r7, #20]
 800998c:	697b      	ldr	r3, [r7, #20]
 800998e:	881b      	ldrh	r3, [r3, #0]
 8009990:	b29b      	uxth	r3, r3
 8009992:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009996:	b29a      	uxth	r2, r3
 8009998:	697b      	ldr	r3, [r7, #20]
 800999a:	801a      	strh	r2, [r3, #0]
 800999c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d10a      	bne.n	80099ba <USB_EPStartXfer+0x2be>
 80099a4:	697b      	ldr	r3, [r7, #20]
 80099a6:	881b      	ldrh	r3, [r3, #0]
 80099a8:	b29b      	uxth	r3, r3
 80099aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80099b2:	b29a      	uxth	r2, r3
 80099b4:	697b      	ldr	r3, [r7, #20]
 80099b6:	801a      	strh	r2, [r3, #0]
 80099b8:	e05d      	b.n	8009a76 <USB_EPStartXfer+0x37a>
 80099ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80099be:	2b3e      	cmp	r3, #62	@ 0x3e
 80099c0:	d81c      	bhi.n	80099fc <USB_EPStartXfer+0x300>
 80099c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80099c6:	085b      	lsrs	r3, r3, #1
 80099c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80099cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80099d0:	f003 0301 	and.w	r3, r3, #1
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d004      	beq.n	80099e2 <USB_EPStartXfer+0x2e6>
 80099d8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80099dc:	3301      	adds	r3, #1
 80099de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80099e2:	697b      	ldr	r3, [r7, #20]
 80099e4:	881b      	ldrh	r3, [r3, #0]
 80099e6:	b29a      	uxth	r2, r3
 80099e8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80099ec:	b29b      	uxth	r3, r3
 80099ee:	029b      	lsls	r3, r3, #10
 80099f0:	b29b      	uxth	r3, r3
 80099f2:	4313      	orrs	r3, r2
 80099f4:	b29a      	uxth	r2, r3
 80099f6:	697b      	ldr	r3, [r7, #20]
 80099f8:	801a      	strh	r2, [r3, #0]
 80099fa:	e03c      	b.n	8009a76 <USB_EPStartXfer+0x37a>
 80099fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a00:	095b      	lsrs	r3, r3, #5
 8009a02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009a06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a0a:	f003 031f 	and.w	r3, r3, #31
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d104      	bne.n	8009a1c <USB_EPStartXfer+0x320>
 8009a12:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009a16:	3b01      	subs	r3, #1
 8009a18:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009a1c:	697b      	ldr	r3, [r7, #20]
 8009a1e:	881b      	ldrh	r3, [r3, #0]
 8009a20:	b29a      	uxth	r2, r3
 8009a22:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009a26:	b29b      	uxth	r3, r3
 8009a28:	029b      	lsls	r3, r3, #10
 8009a2a:	b29b      	uxth	r3, r3
 8009a2c:	4313      	orrs	r3, r2
 8009a2e:	b29b      	uxth	r3, r3
 8009a30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009a34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009a38:	b29a      	uxth	r2, r3
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	801a      	strh	r2, [r3, #0]
 8009a3e:	e01a      	b.n	8009a76 <USB_EPStartXfer+0x37a>
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	785b      	ldrb	r3, [r3, #1]
 8009a44:	2b01      	cmp	r3, #1
 8009a46:	d116      	bne.n	8009a76 <USB_EPStartXfer+0x37a>
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	623b      	str	r3, [r7, #32]
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009a52:	b29b      	uxth	r3, r3
 8009a54:	461a      	mov	r2, r3
 8009a56:	6a3b      	ldr	r3, [r7, #32]
 8009a58:	4413      	add	r3, r2
 8009a5a:	623b      	str	r3, [r7, #32]
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	781b      	ldrb	r3, [r3, #0]
 8009a60:	00da      	lsls	r2, r3, #3
 8009a62:	6a3b      	ldr	r3, [r7, #32]
 8009a64:	4413      	add	r3, r2
 8009a66:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009a6a:	61fb      	str	r3, [r7, #28]
 8009a6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a70:	b29a      	uxth	r2, r3
 8009a72:	69fb      	ldr	r3, [r7, #28]
 8009a74:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	891b      	ldrh	r3, [r3, #8]
 8009a7a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	6959      	ldr	r1, [r3, #20]
 8009a82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a86:	b29b      	uxth	r3, r3
 8009a88:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	f000 fc08 	bl	800a2a2 <USB_WritePMA>
 8009a92:	e2e2      	b.n	800a05a <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	785b      	ldrb	r3, [r3, #1]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d16b      	bne.n	8009b74 <USB_EPStartXfer+0x478>
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009aa6:	b29b      	uxth	r3, r3
 8009aa8:	461a      	mov	r2, r3
 8009aaa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009aac:	4413      	add	r3, r2
 8009aae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	781b      	ldrb	r3, [r3, #0]
 8009ab4:	00da      	lsls	r2, r3, #3
 8009ab6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ab8:	4413      	add	r3, r2
 8009aba:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009abe:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ac0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ac2:	881b      	ldrh	r3, [r3, #0]
 8009ac4:	b29b      	uxth	r3, r3
 8009ac6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009aca:	b29a      	uxth	r2, r3
 8009acc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ace:	801a      	strh	r2, [r3, #0]
 8009ad0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d10a      	bne.n	8009aee <USB_EPStartXfer+0x3f2>
 8009ad8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ada:	881b      	ldrh	r3, [r3, #0]
 8009adc:	b29b      	uxth	r3, r3
 8009ade:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009ae2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ae6:	b29a      	uxth	r2, r3
 8009ae8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009aea:	801a      	strh	r2, [r3, #0]
 8009aec:	e05d      	b.n	8009baa <USB_EPStartXfer+0x4ae>
 8009aee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009af2:	2b3e      	cmp	r3, #62	@ 0x3e
 8009af4:	d81c      	bhi.n	8009b30 <USB_EPStartXfer+0x434>
 8009af6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009afa:	085b      	lsrs	r3, r3, #1
 8009afc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009b00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b04:	f003 0301 	and.w	r3, r3, #1
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d004      	beq.n	8009b16 <USB_EPStartXfer+0x41a>
 8009b0c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009b10:	3301      	adds	r3, #1
 8009b12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009b16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b18:	881b      	ldrh	r3, [r3, #0]
 8009b1a:	b29a      	uxth	r2, r3
 8009b1c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009b20:	b29b      	uxth	r3, r3
 8009b22:	029b      	lsls	r3, r3, #10
 8009b24:	b29b      	uxth	r3, r3
 8009b26:	4313      	orrs	r3, r2
 8009b28:	b29a      	uxth	r2, r3
 8009b2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b2c:	801a      	strh	r2, [r3, #0]
 8009b2e:	e03c      	b.n	8009baa <USB_EPStartXfer+0x4ae>
 8009b30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b34:	095b      	lsrs	r3, r3, #5
 8009b36:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009b3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b3e:	f003 031f 	and.w	r3, r3, #31
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d104      	bne.n	8009b50 <USB_EPStartXfer+0x454>
 8009b46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009b4a:	3b01      	subs	r3, #1
 8009b4c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009b50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b52:	881b      	ldrh	r3, [r3, #0]
 8009b54:	b29a      	uxth	r2, r3
 8009b56:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009b5a:	b29b      	uxth	r3, r3
 8009b5c:	029b      	lsls	r3, r3, #10
 8009b5e:	b29b      	uxth	r3, r3
 8009b60:	4313      	orrs	r3, r2
 8009b62:	b29b      	uxth	r3, r3
 8009b64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009b68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009b6c:	b29a      	uxth	r2, r3
 8009b6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b70:	801a      	strh	r2, [r3, #0]
 8009b72:	e01a      	b.n	8009baa <USB_EPStartXfer+0x4ae>
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	785b      	ldrb	r3, [r3, #1]
 8009b78:	2b01      	cmp	r3, #1
 8009b7a:	d116      	bne.n	8009baa <USB_EPStartXfer+0x4ae>
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009b86:	b29b      	uxth	r3, r3
 8009b88:	461a      	mov	r2, r3
 8009b8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b8c:	4413      	add	r3, r2
 8009b8e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	781b      	ldrb	r3, [r3, #0]
 8009b94:	00da      	lsls	r2, r3, #3
 8009b96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b98:	4413      	add	r3, r2
 8009b9a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009b9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ba0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ba4:	b29a      	uxth	r2, r3
 8009ba6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ba8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	891b      	ldrh	r3, [r3, #8]
 8009bae:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	6959      	ldr	r1, [r3, #20]
 8009bb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bba:	b29b      	uxth	r3, r3
 8009bbc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009bc0:	6878      	ldr	r0, [r7, #4]
 8009bc2:	f000 fb6e 	bl	800a2a2 <USB_WritePMA>
            ep->xfer_buff += len;
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	695a      	ldr	r2, [r3, #20]
 8009bca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bce:	441a      	add	r2, r3
 8009bd0:	683b      	ldr	r3, [r7, #0]
 8009bd2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	6a1a      	ldr	r2, [r3, #32]
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	691b      	ldr	r3, [r3, #16]
 8009bdc:	429a      	cmp	r2, r3
 8009bde:	d907      	bls.n	8009bf0 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	6a1a      	ldr	r2, [r3, #32]
 8009be4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009be8:	1ad2      	subs	r2, r2, r3
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	621a      	str	r2, [r3, #32]
 8009bee:	e006      	b.n	8009bfe <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8009bf0:	683b      	ldr	r3, [r7, #0]
 8009bf2:	6a1b      	ldr	r3, [r3, #32]
 8009bf4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	785b      	ldrb	r3, [r3, #1]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d16b      	bne.n	8009ce2 <USB_EPStartXfer+0x5e6>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009c14:	b29b      	uxth	r3, r3
 8009c16:	461a      	mov	r2, r3
 8009c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c1a:	4413      	add	r3, r2
 8009c1c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009c1e:	683b      	ldr	r3, [r7, #0]
 8009c20:	781b      	ldrb	r3, [r3, #0]
 8009c22:	00da      	lsls	r2, r3, #3
 8009c24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c26:	4413      	add	r3, r2
 8009c28:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009c2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c30:	881b      	ldrh	r3, [r3, #0]
 8009c32:	b29b      	uxth	r3, r3
 8009c34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009c38:	b29a      	uxth	r2, r3
 8009c3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c3c:	801a      	strh	r2, [r3, #0]
 8009c3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d10a      	bne.n	8009c5c <USB_EPStartXfer+0x560>
 8009c46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c48:	881b      	ldrh	r3, [r3, #0]
 8009c4a:	b29b      	uxth	r3, r3
 8009c4c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009c50:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009c54:	b29a      	uxth	r2, r3
 8009c56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c58:	801a      	strh	r2, [r3, #0]
 8009c5a:	e05b      	b.n	8009d14 <USB_EPStartXfer+0x618>
 8009c5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c60:	2b3e      	cmp	r3, #62	@ 0x3e
 8009c62:	d81c      	bhi.n	8009c9e <USB_EPStartXfer+0x5a2>
 8009c64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c68:	085b      	lsrs	r3, r3, #1
 8009c6a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009c6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c72:	f003 0301 	and.w	r3, r3, #1
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d004      	beq.n	8009c84 <USB_EPStartXfer+0x588>
 8009c7a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009c7e:	3301      	adds	r3, #1
 8009c80:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009c84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c86:	881b      	ldrh	r3, [r3, #0]
 8009c88:	b29a      	uxth	r2, r3
 8009c8a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009c8e:	b29b      	uxth	r3, r3
 8009c90:	029b      	lsls	r3, r3, #10
 8009c92:	b29b      	uxth	r3, r3
 8009c94:	4313      	orrs	r3, r2
 8009c96:	b29a      	uxth	r2, r3
 8009c98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c9a:	801a      	strh	r2, [r3, #0]
 8009c9c:	e03a      	b.n	8009d14 <USB_EPStartXfer+0x618>
 8009c9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ca2:	095b      	lsrs	r3, r3, #5
 8009ca4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009ca8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009cac:	f003 031f 	and.w	r3, r3, #31
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d104      	bne.n	8009cbe <USB_EPStartXfer+0x5c2>
 8009cb4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009cb8:	3b01      	subs	r3, #1
 8009cba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009cbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cc0:	881b      	ldrh	r3, [r3, #0]
 8009cc2:	b29a      	uxth	r2, r3
 8009cc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009cc8:	b29b      	uxth	r3, r3
 8009cca:	029b      	lsls	r3, r3, #10
 8009ccc:	b29b      	uxth	r3, r3
 8009cce:	4313      	orrs	r3, r2
 8009cd0:	b29b      	uxth	r3, r3
 8009cd2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009cd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009cda:	b29a      	uxth	r2, r3
 8009cdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cde:	801a      	strh	r2, [r3, #0]
 8009ce0:	e018      	b.n	8009d14 <USB_EPStartXfer+0x618>
 8009ce2:	683b      	ldr	r3, [r7, #0]
 8009ce4:	785b      	ldrb	r3, [r3, #1]
 8009ce6:	2b01      	cmp	r3, #1
 8009ce8:	d114      	bne.n	8009d14 <USB_EPStartXfer+0x618>
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009cf0:	b29b      	uxth	r3, r3
 8009cf2:	461a      	mov	r2, r3
 8009cf4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009cf6:	4413      	add	r3, r2
 8009cf8:	643b      	str	r3, [r7, #64]	@ 0x40
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	781b      	ldrb	r3, [r3, #0]
 8009cfe:	00da      	lsls	r2, r3, #3
 8009d00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d02:	4413      	add	r3, r2
 8009d04:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009d08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d0e:	b29a      	uxth	r2, r3
 8009d10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d12:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009d14:	683b      	ldr	r3, [r7, #0]
 8009d16:	895b      	ldrh	r3, [r3, #10]
 8009d18:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	6959      	ldr	r1, [r3, #20]
 8009d20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d24:	b29b      	uxth	r3, r3
 8009d26:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	f000 fab9 	bl	800a2a2 <USB_WritePMA>
 8009d30:	e193      	b.n	800a05a <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	6a1b      	ldr	r3, [r3, #32]
 8009d36:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8009d3a:	687a      	ldr	r2, [r7, #4]
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	781b      	ldrb	r3, [r3, #0]
 8009d40:	009b      	lsls	r3, r3, #2
 8009d42:	4413      	add	r3, r2
 8009d44:	881b      	ldrh	r3, [r3, #0]
 8009d46:	b29b      	uxth	r3, r3
 8009d48:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8009d4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d50:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8009d54:	687a      	ldr	r2, [r7, #4]
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	781b      	ldrb	r3, [r3, #0]
 8009d5a:	009b      	lsls	r3, r3, #2
 8009d5c:	441a      	add	r2, r3
 8009d5e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8009d62:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009d66:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009d6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009d6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d72:	b29b      	uxth	r3, r3
 8009d74:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009d80:	b29b      	uxth	r3, r3
 8009d82:	461a      	mov	r2, r3
 8009d84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009d86:	4413      	add	r3, r2
 8009d88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009d8a:	683b      	ldr	r3, [r7, #0]
 8009d8c:	781b      	ldrb	r3, [r3, #0]
 8009d8e:	00da      	lsls	r2, r3, #3
 8009d90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009d92:	4413      	add	r3, r2
 8009d94:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009d98:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009d9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d9e:	b29a      	uxth	r2, r3
 8009da0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009da2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	891b      	ldrh	r3, [r3, #8]
 8009da8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	6959      	ldr	r1, [r3, #20]
 8009db0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009db4:	b29b      	uxth	r3, r3
 8009db6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009dba:	6878      	ldr	r0, [r7, #4]
 8009dbc:	f000 fa71 	bl	800a2a2 <USB_WritePMA>
 8009dc0:	e14b      	b.n	800a05a <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	6a1a      	ldr	r2, [r3, #32]
 8009dc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009dca:	1ad2      	subs	r2, r2, r3
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009dd0:	687a      	ldr	r2, [r7, #4]
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	781b      	ldrb	r3, [r3, #0]
 8009dd6:	009b      	lsls	r3, r3, #2
 8009dd8:	4413      	add	r3, r2
 8009dda:	881b      	ldrh	r3, [r3, #0]
 8009ddc:	b29b      	uxth	r3, r3
 8009dde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	f000 809a 	beq.w	8009f1c <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	673b      	str	r3, [r7, #112]	@ 0x70
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	785b      	ldrb	r3, [r3, #1]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d16b      	bne.n	8009ecc <USB_EPStartXfer+0x7d0>
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009dfe:	b29b      	uxth	r3, r3
 8009e00:	461a      	mov	r2, r3
 8009e02:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009e04:	4413      	add	r3, r2
 8009e06:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	781b      	ldrb	r3, [r3, #0]
 8009e0c:	00da      	lsls	r2, r3, #3
 8009e0e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009e10:	4413      	add	r3, r2
 8009e12:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009e16:	667b      	str	r3, [r7, #100]	@ 0x64
 8009e18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009e1a:	881b      	ldrh	r3, [r3, #0]
 8009e1c:	b29b      	uxth	r3, r3
 8009e1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009e22:	b29a      	uxth	r2, r3
 8009e24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009e26:	801a      	strh	r2, [r3, #0]
 8009e28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d10a      	bne.n	8009e46 <USB_EPStartXfer+0x74a>
 8009e30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009e32:	881b      	ldrh	r3, [r3, #0]
 8009e34:	b29b      	uxth	r3, r3
 8009e36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e3e:	b29a      	uxth	r2, r3
 8009e40:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009e42:	801a      	strh	r2, [r3, #0]
 8009e44:	e05b      	b.n	8009efe <USB_EPStartXfer+0x802>
 8009e46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e4a:	2b3e      	cmp	r3, #62	@ 0x3e
 8009e4c:	d81c      	bhi.n	8009e88 <USB_EPStartXfer+0x78c>
 8009e4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e52:	085b      	lsrs	r3, r3, #1
 8009e54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009e58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e5c:	f003 0301 	and.w	r3, r3, #1
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d004      	beq.n	8009e6e <USB_EPStartXfer+0x772>
 8009e64:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009e68:	3301      	adds	r3, #1
 8009e6a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009e6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009e70:	881b      	ldrh	r3, [r3, #0]
 8009e72:	b29a      	uxth	r2, r3
 8009e74:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009e78:	b29b      	uxth	r3, r3
 8009e7a:	029b      	lsls	r3, r3, #10
 8009e7c:	b29b      	uxth	r3, r3
 8009e7e:	4313      	orrs	r3, r2
 8009e80:	b29a      	uxth	r2, r3
 8009e82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009e84:	801a      	strh	r2, [r3, #0]
 8009e86:	e03a      	b.n	8009efe <USB_EPStartXfer+0x802>
 8009e88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e8c:	095b      	lsrs	r3, r3, #5
 8009e8e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009e92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e96:	f003 031f 	and.w	r3, r3, #31
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d104      	bne.n	8009ea8 <USB_EPStartXfer+0x7ac>
 8009e9e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009ea2:	3b01      	subs	r3, #1
 8009ea4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009ea8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009eaa:	881b      	ldrh	r3, [r3, #0]
 8009eac:	b29a      	uxth	r2, r3
 8009eae:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009eb2:	b29b      	uxth	r3, r3
 8009eb4:	029b      	lsls	r3, r3, #10
 8009eb6:	b29b      	uxth	r3, r3
 8009eb8:	4313      	orrs	r3, r2
 8009eba:	b29b      	uxth	r3, r3
 8009ebc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009ec0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ec4:	b29a      	uxth	r2, r3
 8009ec6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009ec8:	801a      	strh	r2, [r3, #0]
 8009eca:	e018      	b.n	8009efe <USB_EPStartXfer+0x802>
 8009ecc:	683b      	ldr	r3, [r7, #0]
 8009ece:	785b      	ldrb	r3, [r3, #1]
 8009ed0:	2b01      	cmp	r3, #1
 8009ed2:	d114      	bne.n	8009efe <USB_EPStartXfer+0x802>
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009eda:	b29b      	uxth	r3, r3
 8009edc:	461a      	mov	r2, r3
 8009ede:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009ee0:	4413      	add	r3, r2
 8009ee2:	673b      	str	r3, [r7, #112]	@ 0x70
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	781b      	ldrb	r3, [r3, #0]
 8009ee8:	00da      	lsls	r2, r3, #3
 8009eea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009eec:	4413      	add	r3, r2
 8009eee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009ef2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009ef4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ef8:	b29a      	uxth	r2, r3
 8009efa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009efc:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	895b      	ldrh	r3, [r3, #10]
 8009f02:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009f06:	683b      	ldr	r3, [r7, #0]
 8009f08:	6959      	ldr	r1, [r3, #20]
 8009f0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f0e:	b29b      	uxth	r3, r3
 8009f10:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009f14:	6878      	ldr	r0, [r7, #4]
 8009f16:	f000 f9c4 	bl	800a2a2 <USB_WritePMA>
 8009f1a:	e09e      	b.n	800a05a <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	785b      	ldrb	r3, [r3, #1]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d16b      	bne.n	8009ffc <USB_EPStartXfer+0x900>
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009f2e:	b29b      	uxth	r3, r3
 8009f30:	461a      	mov	r2, r3
 8009f32:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009f34:	4413      	add	r3, r2
 8009f36:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	781b      	ldrb	r3, [r3, #0]
 8009f3c:	00da      	lsls	r2, r3, #3
 8009f3e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009f40:	4413      	add	r3, r2
 8009f42:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009f46:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009f48:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009f4a:	881b      	ldrh	r3, [r3, #0]
 8009f4c:	b29b      	uxth	r3, r3
 8009f4e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009f52:	b29a      	uxth	r2, r3
 8009f54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009f56:	801a      	strh	r2, [r3, #0]
 8009f58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d10a      	bne.n	8009f76 <USB_EPStartXfer+0x87a>
 8009f60:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009f62:	881b      	ldrh	r3, [r3, #0]
 8009f64:	b29b      	uxth	r3, r3
 8009f66:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009f6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009f6e:	b29a      	uxth	r2, r3
 8009f70:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009f72:	801a      	strh	r2, [r3, #0]
 8009f74:	e063      	b.n	800a03e <USB_EPStartXfer+0x942>
 8009f76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f7a:	2b3e      	cmp	r3, #62	@ 0x3e
 8009f7c:	d81c      	bhi.n	8009fb8 <USB_EPStartXfer+0x8bc>
 8009f7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f82:	085b      	lsrs	r3, r3, #1
 8009f84:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009f88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f8c:	f003 0301 	and.w	r3, r3, #1
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d004      	beq.n	8009f9e <USB_EPStartXfer+0x8a2>
 8009f94:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009f98:	3301      	adds	r3, #1
 8009f9a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009f9e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009fa0:	881b      	ldrh	r3, [r3, #0]
 8009fa2:	b29a      	uxth	r2, r3
 8009fa4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009fa8:	b29b      	uxth	r3, r3
 8009faa:	029b      	lsls	r3, r3, #10
 8009fac:	b29b      	uxth	r3, r3
 8009fae:	4313      	orrs	r3, r2
 8009fb0:	b29a      	uxth	r2, r3
 8009fb2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009fb4:	801a      	strh	r2, [r3, #0]
 8009fb6:	e042      	b.n	800a03e <USB_EPStartXfer+0x942>
 8009fb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fbc:	095b      	lsrs	r3, r3, #5
 8009fbe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009fc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fc6:	f003 031f 	and.w	r3, r3, #31
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d104      	bne.n	8009fd8 <USB_EPStartXfer+0x8dc>
 8009fce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009fd2:	3b01      	subs	r3, #1
 8009fd4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009fd8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009fda:	881b      	ldrh	r3, [r3, #0]
 8009fdc:	b29a      	uxth	r2, r3
 8009fde:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009fe2:	b29b      	uxth	r3, r3
 8009fe4:	029b      	lsls	r3, r3, #10
 8009fe6:	b29b      	uxth	r3, r3
 8009fe8:	4313      	orrs	r3, r2
 8009fea:	b29b      	uxth	r3, r3
 8009fec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009ff0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ff4:	b29a      	uxth	r2, r3
 8009ff6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009ff8:	801a      	strh	r2, [r3, #0]
 8009ffa:	e020      	b.n	800a03e <USB_EPStartXfer+0x942>
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	785b      	ldrb	r3, [r3, #1]
 800a000:	2b01      	cmp	r3, #1
 800a002:	d11c      	bne.n	800a03e <USB_EPStartXfer+0x942>
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a010:	b29b      	uxth	r3, r3
 800a012:	461a      	mov	r2, r3
 800a014:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a018:	4413      	add	r3, r2
 800a01a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	781b      	ldrb	r3, [r3, #0]
 800a022:	00da      	lsls	r2, r3, #3
 800a024:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a028:	4413      	add	r3, r2
 800a02a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a02e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a032:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a036:	b29a      	uxth	r2, r3
 800a038:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a03c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	891b      	ldrh	r3, [r3, #8]
 800a042:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a046:	683b      	ldr	r3, [r7, #0]
 800a048:	6959      	ldr	r1, [r3, #20]
 800a04a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a04e:	b29b      	uxth	r3, r3
 800a050:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a054:	6878      	ldr	r0, [r7, #4]
 800a056:	f000 f924 	bl	800a2a2 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800a05a:	687a      	ldr	r2, [r7, #4]
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	781b      	ldrb	r3, [r3, #0]
 800a060:	009b      	lsls	r3, r3, #2
 800a062:	4413      	add	r3, r2
 800a064:	881b      	ldrh	r3, [r3, #0]
 800a066:	b29b      	uxth	r3, r3
 800a068:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a06c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a070:	817b      	strh	r3, [r7, #10]
 800a072:	897b      	ldrh	r3, [r7, #10]
 800a074:	f083 0310 	eor.w	r3, r3, #16
 800a078:	817b      	strh	r3, [r7, #10]
 800a07a:	897b      	ldrh	r3, [r7, #10]
 800a07c:	f083 0320 	eor.w	r3, r3, #32
 800a080:	817b      	strh	r3, [r7, #10]
 800a082:	687a      	ldr	r2, [r7, #4]
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	781b      	ldrb	r3, [r3, #0]
 800a088:	009b      	lsls	r3, r3, #2
 800a08a:	441a      	add	r2, r3
 800a08c:	897b      	ldrh	r3, [r7, #10]
 800a08e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a092:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a096:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a09a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a09e:	b29b      	uxth	r3, r3
 800a0a0:	8013      	strh	r3, [r2, #0]
 800a0a2:	e0d5      	b.n	800a250 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	7b1b      	ldrb	r3, [r3, #12]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d156      	bne.n	800a15a <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	699b      	ldr	r3, [r3, #24]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d122      	bne.n	800a0fa <USB_EPStartXfer+0x9fe>
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	78db      	ldrb	r3, [r3, #3]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d11e      	bne.n	800a0fa <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800a0bc:	687a      	ldr	r2, [r7, #4]
 800a0be:	683b      	ldr	r3, [r7, #0]
 800a0c0:	781b      	ldrb	r3, [r3, #0]
 800a0c2:	009b      	lsls	r3, r3, #2
 800a0c4:	4413      	add	r3, r2
 800a0c6:	881b      	ldrh	r3, [r3, #0]
 800a0c8:	b29b      	uxth	r3, r3
 800a0ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a0ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a0d2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800a0d6:	687a      	ldr	r2, [r7, #4]
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	781b      	ldrb	r3, [r3, #0]
 800a0dc:	009b      	lsls	r3, r3, #2
 800a0de:	441a      	add	r2, r3
 800a0e0:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800a0e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a0e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a0ec:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800a0f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0f4:	b29b      	uxth	r3, r3
 800a0f6:	8013      	strh	r3, [r2, #0]
 800a0f8:	e01d      	b.n	800a136 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800a0fa:	687a      	ldr	r2, [r7, #4]
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	781b      	ldrb	r3, [r3, #0]
 800a100:	009b      	lsls	r3, r3, #2
 800a102:	4413      	add	r3, r2
 800a104:	881b      	ldrh	r3, [r3, #0]
 800a106:	b29b      	uxth	r3, r3
 800a108:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800a10c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a110:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800a114:	687a      	ldr	r2, [r7, #4]
 800a116:	683b      	ldr	r3, [r7, #0]
 800a118:	781b      	ldrb	r3, [r3, #0]
 800a11a:	009b      	lsls	r3, r3, #2
 800a11c:	441a      	add	r2, r3
 800a11e:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800a122:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a126:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a12a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a12e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a132:	b29b      	uxth	r3, r3
 800a134:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	699a      	ldr	r2, [r3, #24]
 800a13a:	683b      	ldr	r3, [r7, #0]
 800a13c:	691b      	ldr	r3, [r3, #16]
 800a13e:	429a      	cmp	r2, r3
 800a140:	d907      	bls.n	800a152 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800a142:	683b      	ldr	r3, [r7, #0]
 800a144:	699a      	ldr	r2, [r3, #24]
 800a146:	683b      	ldr	r3, [r7, #0]
 800a148:	691b      	ldr	r3, [r3, #16]
 800a14a:	1ad2      	subs	r2, r2, r3
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	619a      	str	r2, [r3, #24]
 800a150:	e054      	b.n	800a1fc <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	2200      	movs	r2, #0
 800a156:	619a      	str	r2, [r3, #24]
 800a158:	e050      	b.n	800a1fc <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	78db      	ldrb	r3, [r3, #3]
 800a15e:	2b02      	cmp	r3, #2
 800a160:	d142      	bne.n	800a1e8 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	69db      	ldr	r3, [r3, #28]
 800a166:	2b00      	cmp	r3, #0
 800a168:	d048      	beq.n	800a1fc <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800a16a:	687a      	ldr	r2, [r7, #4]
 800a16c:	683b      	ldr	r3, [r7, #0]
 800a16e:	781b      	ldrb	r3, [r3, #0]
 800a170:	009b      	lsls	r3, r3, #2
 800a172:	4413      	add	r3, r2
 800a174:	881b      	ldrh	r3, [r3, #0]
 800a176:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a17a:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a17e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a182:	2b00      	cmp	r3, #0
 800a184:	d005      	beq.n	800a192 <USB_EPStartXfer+0xa96>
 800a186:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a18a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d10b      	bne.n	800a1aa <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a192:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a196:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d12e      	bne.n	800a1fc <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a19e:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a1a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d128      	bne.n	800a1fc <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800a1aa:	687a      	ldr	r2, [r7, #4]
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	781b      	ldrb	r3, [r3, #0]
 800a1b0:	009b      	lsls	r3, r3, #2
 800a1b2:	4413      	add	r3, r2
 800a1b4:	881b      	ldrh	r3, [r3, #0]
 800a1b6:	b29b      	uxth	r3, r3
 800a1b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a1bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a1c0:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800a1c4:	687a      	ldr	r2, [r7, #4]
 800a1c6:	683b      	ldr	r3, [r7, #0]
 800a1c8:	781b      	ldrb	r3, [r3, #0]
 800a1ca:	009b      	lsls	r3, r3, #2
 800a1cc:	441a      	add	r2, r3
 800a1ce:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800a1d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a1d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a1da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a1de:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a1e2:	b29b      	uxth	r3, r3
 800a1e4:	8013      	strh	r3, [r2, #0]
 800a1e6:	e009      	b.n	800a1fc <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	78db      	ldrb	r3, [r3, #3]
 800a1ec:	2b01      	cmp	r3, #1
 800a1ee:	d103      	bne.n	800a1f8 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	619a      	str	r2, [r3, #24]
 800a1f6:	e001      	b.n	800a1fc <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800a1f8:	2301      	movs	r3, #1
 800a1fa:	e02a      	b.n	800a252 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a1fc:	687a      	ldr	r2, [r7, #4]
 800a1fe:	683b      	ldr	r3, [r7, #0]
 800a200:	781b      	ldrb	r3, [r3, #0]
 800a202:	009b      	lsls	r3, r3, #2
 800a204:	4413      	add	r3, r2
 800a206:	881b      	ldrh	r3, [r3, #0]
 800a208:	b29b      	uxth	r3, r3
 800a20a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a20e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a212:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800a216:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a21a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a21e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800a222:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a226:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a22a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800a22e:	687a      	ldr	r2, [r7, #4]
 800a230:	683b      	ldr	r3, [r7, #0]
 800a232:	781b      	ldrb	r3, [r3, #0]
 800a234:	009b      	lsls	r3, r3, #2
 800a236:	441a      	add	r2, r3
 800a238:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a23c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a240:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a244:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a248:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a24c:	b29b      	uxth	r3, r3
 800a24e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800a250:	2300      	movs	r3, #0
}
 800a252:	4618      	mov	r0, r3
 800a254:	37b0      	adds	r7, #176	@ 0xb0
 800a256:	46bd      	mov	sp, r7
 800a258:	bd80      	pop	{r7, pc}

0800a25a <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800a25a:	b480      	push	{r7}
 800a25c:	b083      	sub	sp, #12
 800a25e:	af00      	add	r7, sp, #0
 800a260:	6078      	str	r0, [r7, #4]
 800a262:	460b      	mov	r3, r1
 800a264:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800a266:	78fb      	ldrb	r3, [r7, #3]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d103      	bne.n	800a274 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	2280      	movs	r2, #128	@ 0x80
 800a270:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800a274:	2300      	movs	r3, #0
}
 800a276:	4618      	mov	r0, r3
 800a278:	370c      	adds	r7, #12
 800a27a:	46bd      	mov	sp, r7
 800a27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a280:	4770      	bx	lr

0800a282 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800a282:	b480      	push	{r7}
 800a284:	b085      	sub	sp, #20
 800a286:	af00      	add	r7, sp, #0
 800a288:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a290:	b29b      	uxth	r3, r3
 800a292:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800a294:	68fb      	ldr	r3, [r7, #12]
}
 800a296:	4618      	mov	r0, r3
 800a298:	3714      	adds	r7, #20
 800a29a:	46bd      	mov	sp, r7
 800a29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a0:	4770      	bx	lr

0800a2a2 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a2a2:	b480      	push	{r7}
 800a2a4:	b08b      	sub	sp, #44	@ 0x2c
 800a2a6:	af00      	add	r7, sp, #0
 800a2a8:	60f8      	str	r0, [r7, #12]
 800a2aa:	60b9      	str	r1, [r7, #8]
 800a2ac:	4611      	mov	r1, r2
 800a2ae:	461a      	mov	r2, r3
 800a2b0:	460b      	mov	r3, r1
 800a2b2:	80fb      	strh	r3, [r7, #6]
 800a2b4:	4613      	mov	r3, r2
 800a2b6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800a2b8:	88bb      	ldrh	r3, [r7, #4]
 800a2ba:	3301      	adds	r3, #1
 800a2bc:	085b      	lsrs	r3, r3, #1
 800a2be:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a2c4:	68bb      	ldr	r3, [r7, #8]
 800a2c6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a2c8:	88fa      	ldrh	r2, [r7, #6]
 800a2ca:	697b      	ldr	r3, [r7, #20]
 800a2cc:	4413      	add	r3, r2
 800a2ce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a2d2:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800a2d4:	69bb      	ldr	r3, [r7, #24]
 800a2d6:	627b      	str	r3, [r7, #36]	@ 0x24
 800a2d8:	e01b      	b.n	800a312 <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 800a2da:	69fb      	ldr	r3, [r7, #28]
 800a2dc:	781b      	ldrb	r3, [r3, #0]
 800a2de:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800a2e0:	69fb      	ldr	r3, [r7, #28]
 800a2e2:	3301      	adds	r3, #1
 800a2e4:	781b      	ldrb	r3, [r3, #0]
 800a2e6:	021b      	lsls	r3, r3, #8
 800a2e8:	b21a      	sxth	r2, r3
 800a2ea:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a2ee:	4313      	orrs	r3, r2
 800a2f0:	b21b      	sxth	r3, r3
 800a2f2:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800a2f4:	6a3b      	ldr	r3, [r7, #32]
 800a2f6:	8a7a      	ldrh	r2, [r7, #18]
 800a2f8:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800a2fa:	6a3b      	ldr	r3, [r7, #32]
 800a2fc:	3302      	adds	r3, #2
 800a2fe:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800a300:	69fb      	ldr	r3, [r7, #28]
 800a302:	3301      	adds	r3, #1
 800a304:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800a306:	69fb      	ldr	r3, [r7, #28]
 800a308:	3301      	adds	r3, #1
 800a30a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800a30c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a30e:	3b01      	subs	r3, #1
 800a310:	627b      	str	r3, [r7, #36]	@ 0x24
 800a312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a314:	2b00      	cmp	r3, #0
 800a316:	d1e0      	bne.n	800a2da <USB_WritePMA+0x38>
  }
}
 800a318:	bf00      	nop
 800a31a:	bf00      	nop
 800a31c:	372c      	adds	r7, #44	@ 0x2c
 800a31e:	46bd      	mov	sp, r7
 800a320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a324:	4770      	bx	lr

0800a326 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a326:	b480      	push	{r7}
 800a328:	b08b      	sub	sp, #44	@ 0x2c
 800a32a:	af00      	add	r7, sp, #0
 800a32c:	60f8      	str	r0, [r7, #12]
 800a32e:	60b9      	str	r1, [r7, #8]
 800a330:	4611      	mov	r1, r2
 800a332:	461a      	mov	r2, r3
 800a334:	460b      	mov	r3, r1
 800a336:	80fb      	strh	r3, [r7, #6]
 800a338:	4613      	mov	r3, r2
 800a33a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800a33c:	88bb      	ldrh	r3, [r7, #4]
 800a33e:	085b      	lsrs	r3, r3, #1
 800a340:	b29b      	uxth	r3, r3
 800a342:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a348:	68bb      	ldr	r3, [r7, #8]
 800a34a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a34c:	88fa      	ldrh	r2, [r7, #6]
 800a34e:	697b      	ldr	r3, [r7, #20]
 800a350:	4413      	add	r3, r2
 800a352:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a356:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800a358:	69bb      	ldr	r3, [r7, #24]
 800a35a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a35c:	e018      	b.n	800a390 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800a35e:	6a3b      	ldr	r3, [r7, #32]
 800a360:	881b      	ldrh	r3, [r3, #0]
 800a362:	b29b      	uxth	r3, r3
 800a364:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800a366:	6a3b      	ldr	r3, [r7, #32]
 800a368:	3302      	adds	r3, #2
 800a36a:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a36c:	693b      	ldr	r3, [r7, #16]
 800a36e:	b2da      	uxtb	r2, r3
 800a370:	69fb      	ldr	r3, [r7, #28]
 800a372:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a374:	69fb      	ldr	r3, [r7, #28]
 800a376:	3301      	adds	r3, #1
 800a378:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800a37a:	693b      	ldr	r3, [r7, #16]
 800a37c:	0a1b      	lsrs	r3, r3, #8
 800a37e:	b2da      	uxtb	r2, r3
 800a380:	69fb      	ldr	r3, [r7, #28]
 800a382:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a384:	69fb      	ldr	r3, [r7, #28]
 800a386:	3301      	adds	r3, #1
 800a388:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800a38a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a38c:	3b01      	subs	r3, #1
 800a38e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a392:	2b00      	cmp	r3, #0
 800a394:	d1e3      	bne.n	800a35e <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800a396:	88bb      	ldrh	r3, [r7, #4]
 800a398:	f003 0301 	and.w	r3, r3, #1
 800a39c:	b29b      	uxth	r3, r3
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d007      	beq.n	800a3b2 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800a3a2:	6a3b      	ldr	r3, [r7, #32]
 800a3a4:	881b      	ldrh	r3, [r3, #0]
 800a3a6:	b29b      	uxth	r3, r3
 800a3a8:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a3aa:	693b      	ldr	r3, [r7, #16]
 800a3ac:	b2da      	uxtb	r2, r3
 800a3ae:	69fb      	ldr	r3, [r7, #28]
 800a3b0:	701a      	strb	r2, [r3, #0]
  }
}
 800a3b2:	bf00      	nop
 800a3b4:	372c      	adds	r7, #44	@ 0x2c
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3bc:	4770      	bx	lr

0800a3be <memset>:
 800a3be:	4402      	add	r2, r0
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	4293      	cmp	r3, r2
 800a3c4:	d100      	bne.n	800a3c8 <memset+0xa>
 800a3c6:	4770      	bx	lr
 800a3c8:	f803 1b01 	strb.w	r1, [r3], #1
 800a3cc:	e7f9      	b.n	800a3c2 <memset+0x4>
	...

0800a3d0 <__libc_init_array>:
 800a3d0:	b570      	push	{r4, r5, r6, lr}
 800a3d2:	4d0d      	ldr	r5, [pc, #52]	@ (800a408 <__libc_init_array+0x38>)
 800a3d4:	4c0d      	ldr	r4, [pc, #52]	@ (800a40c <__libc_init_array+0x3c>)
 800a3d6:	1b64      	subs	r4, r4, r5
 800a3d8:	10a4      	asrs	r4, r4, #2
 800a3da:	2600      	movs	r6, #0
 800a3dc:	42a6      	cmp	r6, r4
 800a3de:	d109      	bne.n	800a3f4 <__libc_init_array+0x24>
 800a3e0:	4d0b      	ldr	r5, [pc, #44]	@ (800a410 <__libc_init_array+0x40>)
 800a3e2:	4c0c      	ldr	r4, [pc, #48]	@ (800a414 <__libc_init_array+0x44>)
 800a3e4:	f000 f818 	bl	800a418 <_init>
 800a3e8:	1b64      	subs	r4, r4, r5
 800a3ea:	10a4      	asrs	r4, r4, #2
 800a3ec:	2600      	movs	r6, #0
 800a3ee:	42a6      	cmp	r6, r4
 800a3f0:	d105      	bne.n	800a3fe <__libc_init_array+0x2e>
 800a3f2:	bd70      	pop	{r4, r5, r6, pc}
 800a3f4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3f8:	4798      	blx	r3
 800a3fa:	3601      	adds	r6, #1
 800a3fc:	e7ee      	b.n	800a3dc <__libc_init_array+0xc>
 800a3fe:	f855 3b04 	ldr.w	r3, [r5], #4
 800a402:	4798      	blx	r3
 800a404:	3601      	adds	r6, #1
 800a406:	e7f2      	b.n	800a3ee <__libc_init_array+0x1e>
 800a408:	0800a478 	.word	0x0800a478
 800a40c:	0800a478 	.word	0x0800a478
 800a410:	0800a478 	.word	0x0800a478
 800a414:	0800a47c 	.word	0x0800a47c

0800a418 <_init>:
 800a418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a41a:	bf00      	nop
 800a41c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a41e:	bc08      	pop	{r3}
 800a420:	469e      	mov	lr, r3
 800a422:	4770      	bx	lr

0800a424 <_fini>:
 800a424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a426:	bf00      	nop
 800a428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a42a:	bc08      	pop	{r3}
 800a42c:	469e      	mov	lr, r3
 800a42e:	4770      	bx	lr
