Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TrafficControllerMain_test_behav xil_defaultlib.TrafficControllerMain_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.TimeParameter
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.WalkRegister
Compiling module xil_defaultlib.TrafficControllerMain
Compiling module xil_defaultlib.TrafficControllerMain_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot TrafficControllerMain_test_behav
