[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  14360       tick       2320526       1053155       1006595       2320526 
      2  14360       tick       4255036       2073041       2053159       4255036 
      3  14360       tick       4256187       2073738       2054733       4256187 
      4  14360       tick       4247323       2069795       2050554       4247323 
      5  14360       tick       4256103       2073983       2051802       4256103 
      6  14360       tick       4255585       2073557       2057589       4255585 
      7  14360       tick       4256773       2073303       2055555       4256773 
      8  14360       tick       4255426       2072924       2057573       4255426 
      9  14360       tick       4256044       2073338       2055527       4256044 
     10  14360       tick       4256039       2072962       2056484       4256039 
     11  14360       tick       4256986       2073548       2052023       4256986 
     12  14360       tick       4252730       2072452       2054346       4252730 
     13  14360       tick       4263099       2076484       2053649       4263099 
     14  14360       tick       4253549       2072433       2052295       4253549 
     15  14360       tick       4254483       2072450       2051125       4254483 
     16  14360       tick       4264873       2078736       1877266       4264873 
     17  14360       tick       4258057       2074767       2048293       4258057 
     18  14360       tick       4258030       2073834       2054234       4258030 
     19  14360       tick       4255747       2072695       2052030       4255747 
     20  14360       tick       4252767       2071671       2056161       4252767 
     21  14360       tick       4256153       2073128       2054189       4256153 
     22  14360       exit       2902595       1414795       1402933       2902595 
