Warning: Design 'Bicubic' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Bicubic
Version: W-2024.09-SP2
Date   : Fri Aug 22 16:49:02 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: TH[2] (input port clocked by CLK)
  Endpoint: next_rem_v_reg[5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Bicubic            tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 f
  TH[2] (in)                               0.01       1.51 f
  U1126/Y (NOR2X1)                         0.23       1.74 r
  U999/Y (NAND2X2)                         0.19       1.93 f
  U993/Y (NOR2X4)                          0.16       2.08 r
  U862/Y (XOR2X1)                          0.33       2.42 r
  U853/Y (CLKINVX1)                        0.32       2.74 f
  U905/Y (XOR2X1)                          0.27       3.01 r
  U1208/Y (NAND2X1)                        0.21       3.22 f
  U969/Y (NOR2X2)                          0.16       3.38 r
  U825/Y (NAND2X1)                         0.13       3.51 f
  U906/Y (NOR2X1)                          0.44       3.95 r
  U1394/Y (NAND2X2)                        0.22       4.17 f
  U1041/Y (NAND2X1)                        0.20       4.37 r
  U1038/Y (NAND2X1)                        0.17       4.54 f
  U1432/Y (NAND2X1)                        0.19       4.73 r
  U1030/Y (MXI2X2)                         0.29       5.02 f
  U1027/Y (NOR3X4)                         0.27       5.29 r
  U949/Y (BUFX8)                           0.25       5.54 r
  U909/Y (INVX6)                           0.12       5.66 f
  U1495/Y (NOR2X1)                         0.23       5.89 r
  U1527/S (ADDFX2)                         0.63       6.52 f
  U872/Y (NOR2X2)                          0.32       6.84 r
  U1529/Y (NOR2X1)                         0.20       7.03 f
  U1540/Y (AOI21X2)                        0.37       7.40 r
  U1006/Y (OAI21X2)                        0.15       7.55 f
  U1549/Y (XNOR2X1)                        0.25       7.79 f
  U1555/Y (AOI222X2)                       0.25       8.05 r
  U1556/Y (INVX3)                          0.09       8.14 f
  next_rem_v_reg[5]/D (DFFQX1)             0.00       8.14 f
  data arrival time                                   8.14

  clock CLK (rise edge)                    8.00       8.00
  clock network delay (ideal)              0.50       8.50
  clock uncertainty                       -0.10       8.40
  next_rem_v_reg[5]/CK (DFFQX1)            0.00       8.40 r
  library setup time                      -0.26       8.14
  data required time                                  8.14
  -----------------------------------------------------------
  data required time                                  8.14
  data arrival time                                  -8.14
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
