; ModuleID = '1maapa6fanrcvkeqk296suh5o'
source_filename = "1maapa6fanrcvkeqk296suh5o"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@alloc_0ed0763d8bf93ac79247e07858374e35 = private unnamed_addr constant [210 x i8] c"unsafe precondition(s) violated: ptr::offset requires the address calculation to not overflow\0A\0AThis indicates a bug in the program. This Undefined Behavior check is optional, and cannot be relied on for safety.", align 1
@alloc_f5ffd2fd1476bab43ad89fb40c72d0c5 = private unnamed_addr constant [10 x i8] c"src/lib.rs", align 1
@alloc_56909608585c3f470ca913e6a53d636f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\1C\00\00\00\09\00\00\00" }>, align 8
@alloc_943c64dbb7e2939c3fb5ed797e286c66 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\1D\00\00\00\0A\00\00\00" }>, align 8
@alloc_83bd3e184816016d2db07eaca5f688f4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\1D\00\00\00\05\00\00\00" }>, align 8
@alloc_b2c24fd47c6e1635e3735559a0fcbe2a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\1E\00\00\00\05\00\00\00" }>, align 8
@alloc_39d59aa2dd3901e5785ccaa6acf59b06 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\003\00\00\00\0A\00\00\00" }>, align 8
@alloc_df966b3466bd7baedccca053f893854b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\004\00\00\00\10\00\00\00" }>, align 8
@alloc_c811bd48261abb27ec6d985360e78971 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00P\00\00\00*\00\00\00" }>, align 8
@alloc_77c07e09daf9f825eef90877f205c540 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00P\00\00\00\0D\00\00\00" }>, align 8
@alloc_ca19eac3a00afe7f0700783968655ef8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00E\00\00\00\14\00\00\00" }>, align 8
@alloc_7e2532c6efe2a8886ea813b91a31c9cf = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00W\00\00\00!\00\00\00" }>, align 8
@alloc_2116a9496aa5eec09b74b7fb982edea0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00W\00\00\00\09\00\00\00" }>, align 8
@alloc_a827e8ade07c167b780acb4612bebb3c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00H\00\00\00*\00\00\00" }>, align 8
@alloc_ca9c7a8ec747e6a07d2425f3cbee161b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00H\00\00\00\0D\00\00\00" }>, align 8
@alloc_a752eb304d291824b7bf074cdfdcd040 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\006\00\00\00\0C\00\00\00" }>, align 8
@alloc_09afb3eacbe7bb002f6dcf9220718ae2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\006\00\00\00&\00\00\00" }>, align 8
@alloc_0b9626368470ee3d3c0a9a5c22562ab6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00?\00\00\00*\00\00\00" }>, align 8
@alloc_02c0f529da8194e8289fcfc1fa14ae9c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00?\00\00\00\0D\00\00\00" }>, align 8
@alloc_49696661fe64eda390573e06cafb068d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\009\00\00\00*\00\00\00" }>, align 8
@alloc_eb916993f495b1b8cb4f8207c8f79449 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\009\00\00\00\0D\00\00\00" }>, align 8
@alloc_c3774397dec79a021335419c392d99e3 = private unnamed_addr constant [32 x i8] c"Can't Malloc! Please try again.\00", align 1
@alloc_9c6602bad505c135df088031baed65c8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00e\00\00\00\0C\00\00\00" }>, align 8
@alloc_f3f703a3ec70cb81761e1db90fd166bb = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00e\00\00\00$\00\00\00" }>, align 8
@alloc_068c4b5a9cf0338b8f00bda23c7b20da = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00f\00\00\00\12\00\00\00" }>, align 8
@alloc_1611ada4a3e9e6534be3018895065a72 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00f\00\00\00.\00\00\00" }>, align 8
@alloc_3fad4eb574ba7f84158a4fe589e94edb = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00i\00\00\00\1D\00\00\00" }>, align 8
@alloc_7173a9f7e61423a8448fc3c3a28bf706 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00j\00\00\00\1A\00\00\00" }>, align 8

; core::intrinsics::cold_path
; Function Attrs: cold nounwind nonlazybind
define internal void @_ZN4core10intrinsics9cold_path17h010de438eb5fb037E() unnamed_addr #0 {
start:
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
; Function Attrs: inlinehint nounwind nonlazybind
define internal void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h79165fd843f313b7E"(ptr %this, i64 %count, i64 %size) unnamed_addr #1 {
start:
  %0 = call { i64, i1 } @llvm.smul.with.overflow.i64(i64 %count, i64 %size)
  %_10.0 = extractvalue { i64, i1 } %0, 0
  %_10.1 = extractvalue { i64, i1 } %0, 1
  br i1 %_10.1, label %bb3, label %bb5

bb5:                                              ; preds = %start
  %self = ptrtoint ptr %this to i64
  %1 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %_10.0)
  %_19.0 = extractvalue { i64, i1 } %1, 0
  %_19.1 = extractvalue { i64, i1 } %1, 1
  %_17 = icmp slt i64 %_10.0, 0
  %overflow = xor i1 %_19.1, %_17
  %_4 = xor i1 %overflow, true
  br i1 %_4, label %bb1, label %bb2

bb3:                                              ; preds = %start
  br label %bb2

bb2:                                              ; preds = %bb3, %bb5
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1 @alloc_0ed0763d8bf93ac79247e07858374e35, i64 210) #7
  unreachable

bb1:                                              ; preds = %bb5
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint nounwind nonlazybind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h6996dc3bb9ba138fE"(ptr %self) unnamed_addr #1 {
start:
  %_3 = ptrtoint ptr %self to i64
  %_0 = icmp eq i64 %_3, 0
  ret i1 %_0
}

; Function Attrs: nounwind nonlazybind
define void @swap(ptr %a, ptr %b) unnamed_addr #2 {
start:
  %t = alloca [4 x i8], align 4
  store i32 0, ptr %t, align 4
  %_26 = ptrtoint ptr %a to i64
  %_29 = and i64 %_26, 3
  %_30 = icmp eq i64 %_29, 0
  br i1 %_30, label %bb4, label %panic

bb4:                                              ; preds = %start
  %_32 = ptrtoint ptr %a to i64
  %_35 = icmp eq i64 %_32, 0
  %_36 = and i1 %_35, true
  %_37 = xor i1 %_36, true
  br i1 %_37, label %bb5, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_26, ptr align 8 @alloc_56909608585c3f470ca913e6a53d636f) #7
  unreachable

bb5:                                              ; preds = %bb4
  %_4 = load i32, ptr %a, align 4
  store i32 %_4, ptr %t, align 4
  %_20 = ptrtoint ptr %b to i64
  %_23 = and i64 %_20, 3
  %_24 = icmp eq i64 %_23, 0
  br i1 %_24, label %bb3, label %panic2

panic1:                                           ; preds = %bb4
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_56909608585c3f470ca913e6a53d636f) #7
  unreachable

bb3:                                              ; preds = %bb5
  %_39 = ptrtoint ptr %b to i64
  %_42 = icmp eq i64 %_39, 0
  %_43 = and i1 %_42, true
  %_44 = xor i1 %_43, true
  br i1 %_44, label %bb6, label %panic3

panic2:                                           ; preds = %bb5
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_20, ptr align 8 @alloc_943c64dbb7e2939c3fb5ed797e286c66) #7
  unreachable

bb6:                                              ; preds = %bb3
  %_5 = load i32, ptr %b, align 4
  %_14 = ptrtoint ptr %a to i64
  %_17 = and i64 %_14, 3
  %_18 = icmp eq i64 %_17, 0
  br i1 %_18, label %bb2, label %panic4

panic3:                                           ; preds = %bb3
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_943c64dbb7e2939c3fb5ed797e286c66) #7
  unreachable

bb2:                                              ; preds = %bb6
  %_46 = ptrtoint ptr %a to i64
  %_49 = icmp eq i64 %_46, 0
  %_50 = and i1 %_49, true
  %_51 = xor i1 %_50, true
  br i1 %_51, label %bb7, label %panic5

panic4:                                           ; preds = %bb6
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_14, ptr align 8 @alloc_83bd3e184816016d2db07eaca5f688f4) #7
  unreachable

bb7:                                              ; preds = %bb2
  store i32 %_5, ptr %a, align 4
  %_6 = load i32, ptr %t, align 4
  %_8 = ptrtoint ptr %b to i64
  %_11 = and i64 %_8, 3
  %_12 = icmp eq i64 %_11, 0
  br i1 %_12, label %bb1, label %panic6

panic5:                                           ; preds = %bb2
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_83bd3e184816016d2db07eaca5f688f4) #7
  unreachable

bb1:                                              ; preds = %bb7
  %_53 = ptrtoint ptr %b to i64
  %_56 = icmp eq i64 %_53, 0
  %_57 = and i1 %_56, true
  %_58 = xor i1 %_57, true
  br i1 %_58, label %bb8, label %panic7

panic6:                                           ; preds = %bb7
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_8, ptr align 8 @alloc_b2c24fd47c6e1635e3735559a0fcbe2a) #7
  unreachable

bb8:                                              ; preds = %bb1
  store i32 %_6, ptr %b, align 4
  ret void

panic7:                                           ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b2c24fd47c6e1635e3735559a0fcbe2a) #7
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @merge(ptr %a, i32 %l, i32 %r, i32 %n) unnamed_addr #2 {
start:
  %p2 = alloca [4 x i8], align 4
  %p1 = alloca [4 x i8], align 4
  %c = alloca [4 x i8], align 4
  %_8 = sext i32 %n to i64
  %_0.i = mul i64 %_8, 4
  %_6 = call ptr @malloc(i64 %_0.i) #8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_11 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h6996dc3bb9ba138fE"(ptr %_6) #8
  br i1 %_11, label %bb5, label %bb7

bb7:                                              ; preds = %start
  store i32 %l, ptr %c, align 4
  store i32 0, ptr %p1, align 4
  store i32 0, ptr %p2, align 4
  store i32 %l, ptr %p1, align 4
  %_22 = add i32 %l, %r
  %_26 = icmp eq i32 %_22, -2147483648
  %_27 = and i1 false, %_26
  br i1 %_27, label %panic, label %bb9

bb5:                                              ; preds = %start
  %_12 = call i32 (ptr, ...) @printf(ptr @alloc_c3774397dec79a021335419c392d99e3) #8
  call void @exit(i32 1) #7
  unreachable

bb9:                                              ; preds = %bb7
  %_21 = sdiv i32 %_22, 2
  %0 = add i32 %_21, 1
  store i32 %0, ptr %p2, align 4
  br label %bb10

panic:                                            ; preds = %bb7
; call core::panicking::panic_const::panic_const_div_overflow
  call void @_ZN4core9panicking11panic_const24panic_const_div_overflow17h1ac73c9e33e18298E(ptr align 8 @alloc_39d59aa2dd3901e5785ccaa6acf59b06) #7
  unreachable

bb10:                                             ; preds = %bb56, %bb58, %bb9
  %_29 = load i32, ptr %p1, align 4
  %_32 = add i32 %l, %r
  %_36 = icmp eq i32 %_32, -2147483648
  %_37 = and i1 false, %_36
  br i1 %_37, label %panic1, label %bb12

bb12:                                             ; preds = %bb10
  %_31 = sdiv i32 %_32, 2
  %_30 = add i32 %_31, 1
  %_28 = icmp slt i32 %_29, %_30
  br i1 %_28, label %bb13, label %bb23

panic1:                                           ; preds = %bb10
; call core::panicking::panic_const::panic_const_div_overflow
  call void @_ZN4core9panicking11panic_const24panic_const_div_overflow17h1ac73c9e33e18298E(ptr align 8 @alloc_df966b3466bd7baedccca053f893854b) #7
  unreachable

bb23:                                             ; preds = %bb13, %bb12
  %_67 = load i32, ptr %p2, align 4
  %_68 = add i32 %r, 1
  %_66 = icmp eq i32 %_67, %_68
  br i1 %_66, label %bb24, label %bb30

bb13:                                             ; preds = %bb12
  %_39 = load i32, ptr %p2, align 4
  %_40 = add i32 %r, 1
  %_38 = icmp slt i32 %_39, %_40
  br i1 %_38, label %bb14, label %bb23

bb14:                                             ; preds = %bb13
  %_45 = load i32, ptr %p1, align 4
  %_44 = sext i32 %_45 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h79165fd843f313b7E"(ptr %a, i64 %_44, i64 4) #8
  %_0.i32 = getelementptr inbounds i32, ptr %a, i64 %_44
  %_177 = ptrtoint ptr %_0.i32 to i64
  %_180 = and i64 %_177, 3
  %_181 = icmp eq i64 %_180, 0
  br i1 %_181, label %bb52, label %panic15

bb30:                                             ; preds = %bb62, %bb23
  %_88 = load i32, ptr %p2, align 4
  %_89 = add i32 %r, 1
  %_87 = icmp slt i32 %_88, %_89
  br i1 %_87, label %bb31, label %bb34

bb24:                                             ; preds = %bb60, %bb23
  %_70 = load i32, ptr %p1, align 4
  %_73 = add i32 %l, %r
  %_77 = icmp eq i32 %_73, -2147483648
  %_78 = and i1 false, %_77
  br i1 %_78, label %panic6, label %bb26

bb34:                                             ; preds = %bb26, %bb30
  store i32 %l, ptr %c, align 4
  br label %bb35

bb31:                                             ; preds = %bb30
  %fresh3 = load i32, ptr %c, align 4
  %_91 = load i32, ptr %c, align 4
  %1 = add i32 %_91, 1
  store i32 %1, ptr %c, align 4
  %_95 = load i32, ptr %p2, align 4
  %_94 = sext i32 %_95 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h79165fd843f313b7E"(ptr %a, i64 %_94, i64 4) #8
  %_0.i38 = getelementptr inbounds i32, ptr %a, i64 %_94
  %_129 = ptrtoint ptr %_0.i38 to i64
  %_132 = and i64 %_129, 3
  %_133 = icmp eq i64 %_132, 0
  br i1 %_133, label %bb44, label %panic2

bb44:                                             ; preds = %bb31
  %_239 = ptrtoint ptr %_0.i38 to i64
  %_242 = icmp eq i64 %_239, 0
  %_243 = and i1 %_242, true
  %_244 = xor i1 %_243, true
  br i1 %_244, label %bb61, label %panic3

panic2:                                           ; preds = %bb31
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_129, ptr align 8 @alloc_c811bd48261abb27ec6d985360e78971) #7
  unreachable

bb61:                                             ; preds = %bb44
  %_92 = load i32, ptr %_0.i38, align 4
  %_97 = sext i32 %fresh3 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h79165fd843f313b7E"(ptr %_6, i64 %_97, i64 4) #8
  %_0.i37 = getelementptr inbounds i32, ptr %_6, i64 %_97
  %_123 = ptrtoint ptr %_0.i37 to i64
  %_126 = and i64 %_123, 3
  %_127 = icmp eq i64 %_126, 0
  br i1 %_127, label %bb43, label %panic4

panic3:                                           ; preds = %bb44
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_c811bd48261abb27ec6d985360e78971) #7
  unreachable

bb43:                                             ; preds = %bb61
  %_246 = ptrtoint ptr %_0.i37 to i64
  %_249 = icmp eq i64 %_246, 0
  %_250 = and i1 %_249, true
  %_251 = xor i1 %_250, true
  br i1 %_251, label %bb62, label %panic5

panic4:                                           ; preds = %bb61
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_123, ptr align 8 @alloc_77c07e09daf9f825eef90877f205c540) #7
  unreachable

bb62:                                             ; preds = %bb43
  store i32 %_92, ptr %_0.i37, align 4
  %2 = load i32, ptr %p2, align 4
  %3 = add i32 %2, 1
  store i32 %3, ptr %p2, align 4
  br label %bb30

panic5:                                           ; preds = %bb43
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_77c07e09daf9f825eef90877f205c540) #7
  unreachable

bb26:                                             ; preds = %bb24
  %_72 = sdiv i32 %_73, 2
  %_71 = add i32 %_72, 1
  %_69 = icmp slt i32 %_70, %_71
  br i1 %_69, label %bb27, label %bb34

panic6:                                           ; preds = %bb24
; call core::panicking::panic_const::panic_const_div_overflow
  call void @_ZN4core9panicking11panic_const24panic_const_div_overflow17h1ac73c9e33e18298E(ptr align 8 @alloc_ca19eac3a00afe7f0700783968655ef8) #7
  unreachable

bb27:                                             ; preds = %bb26
  %fresh2 = load i32, ptr %c, align 4
  %_80 = load i32, ptr %c, align 4
  %4 = add i32 %_80, 1
  store i32 %4, ptr %c, align 4
  %_84 = load i32, ptr %p1, align 4
  %_83 = sext i32 %_84 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h79165fd843f313b7E"(ptr %a, i64 %_83, i64 4) #8
  %_0.i34 = getelementptr inbounds i32, ptr %a, i64 %_83
  %_141 = ptrtoint ptr %_0.i34 to i64
  %_144 = and i64 %_141, 3
  %_145 = icmp eq i64 %_144, 0
  br i1 %_145, label %bb46, label %panic11

bb35:                                             ; preds = %bb64, %bb34
  %_99 = load i32, ptr %c, align 4
  %_100 = add i32 %r, 1
  %_98 = icmp slt i32 %_99, %_100
  br i1 %_98, label %bb36, label %bb39

bb39:                                             ; preds = %bb35
  call void @free(ptr %_6) #8
  ret void

bb36:                                             ; preds = %bb35
  %_104 = load i32, ptr %c, align 4
  %_103 = sext i32 %_104 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h79165fd843f313b7E"(ptr %_6, i64 %_103, i64 4) #8
  %_0.i36 = getelementptr inbounds i32, ptr %_6, i64 %_103
  %_117 = ptrtoint ptr %_0.i36 to i64
  %_120 = and i64 %_117, 3
  %_121 = icmp eq i64 %_120, 0
  br i1 %_121, label %bb42, label %panic7

bb42:                                             ; preds = %bb36
  %_253 = ptrtoint ptr %_0.i36 to i64
  %_256 = icmp eq i64 %_253, 0
  %_257 = and i1 %_256, true
  %_258 = xor i1 %_257, true
  br i1 %_258, label %bb63, label %panic8

panic7:                                           ; preds = %bb36
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_117, ptr align 8 @alloc_7e2532c6efe2a8886ea813b91a31c9cf) #7
  unreachable

bb63:                                             ; preds = %bb42
  %_101 = load i32, ptr %_0.i36, align 4
  %_107 = load i32, ptr %c, align 4
  %_106 = sext i32 %_107 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h79165fd843f313b7E"(ptr %a, i64 %_106, i64 4) #8
  %_0.i35 = getelementptr inbounds i32, ptr %a, i64 %_106
  %_111 = ptrtoint ptr %_0.i35 to i64
  %_114 = and i64 %_111, 3
  %_115 = icmp eq i64 %_114, 0
  br i1 %_115, label %bb41, label %panic9

panic8:                                           ; preds = %bb42
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_7e2532c6efe2a8886ea813b91a31c9cf) #7
  unreachable

bb41:                                             ; preds = %bb63
  %_260 = ptrtoint ptr %_0.i35 to i64
  %_263 = icmp eq i64 %_260, 0
  %_264 = and i1 %_263, true
  %_265 = xor i1 %_264, true
  br i1 %_265, label %bb64, label %panic10

panic9:                                           ; preds = %bb63
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_111, ptr align 8 @alloc_2116a9496aa5eec09b74b7fb982edea0) #7
  unreachable

bb64:                                             ; preds = %bb41
  store i32 %_101, ptr %_0.i35, align 4
  %5 = load i32, ptr %c, align 4
  %6 = add i32 %5, 1
  store i32 %6, ptr %c, align 4
  br label %bb35

panic10:                                          ; preds = %bb41
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_2116a9496aa5eec09b74b7fb982edea0) #7
  unreachable

bb46:                                             ; preds = %bb27
  %_225 = ptrtoint ptr %_0.i34 to i64
  %_228 = icmp eq i64 %_225, 0
  %_229 = and i1 %_228, true
  %_230 = xor i1 %_229, true
  br i1 %_230, label %bb59, label %panic12

panic11:                                          ; preds = %bb27
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_141, ptr align 8 @alloc_a827e8ade07c167b780acb4612bebb3c) #7
  unreachable

bb59:                                             ; preds = %bb46
  %_81 = load i32, ptr %_0.i34, align 4
  %_86 = sext i32 %fresh2 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h79165fd843f313b7E"(ptr %_6, i64 %_86, i64 4) #8
  %_0.i33 = getelementptr inbounds i32, ptr %_6, i64 %_86
  %_135 = ptrtoint ptr %_0.i33 to i64
  %_138 = and i64 %_135, 3
  %_139 = icmp eq i64 %_138, 0
  br i1 %_139, label %bb45, label %panic13

panic12:                                          ; preds = %bb46
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_a827e8ade07c167b780acb4612bebb3c) #7
  unreachable

bb45:                                             ; preds = %bb59
  %_232 = ptrtoint ptr %_0.i33 to i64
  %_235 = icmp eq i64 %_232, 0
  %_236 = and i1 %_235, true
  %_237 = xor i1 %_236, true
  br i1 %_237, label %bb60, label %panic14

panic13:                                          ; preds = %bb59
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_135, ptr align 8 @alloc_ca9c7a8ec747e6a07d2425f3cbee161b) #7
  unreachable

bb60:                                             ; preds = %bb45
  store i32 %_81, ptr %_0.i33, align 4
  %7 = load i32, ptr %p1, align 4
  %8 = add i32 %7, 1
  store i32 %8, ptr %p1, align 4
  br label %bb24

panic14:                                          ; preds = %bb45
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ca9c7a8ec747e6a07d2425f3cbee161b) #7
  unreachable

bb52:                                             ; preds = %bb14
  %_183 = ptrtoint ptr %_0.i32 to i64
  %_186 = icmp eq i64 %_183, 0
  %_187 = and i1 %_186, true
  %_188 = xor i1 %_187, true
  br i1 %_188, label %bb53, label %panic16

panic15:                                          ; preds = %bb14
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_177, ptr align 8 @alloc_a752eb304d291824b7bf074cdfdcd040) #7
  unreachable

bb53:                                             ; preds = %bb52
  %_42 = load i32, ptr %_0.i32, align 4
  %_49 = load i32, ptr %p2, align 4
  %_48 = sext i32 %_49 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h79165fd843f313b7E"(ptr %a, i64 %_48, i64 4) #8
  %_0.i31 = getelementptr inbounds i32, ptr %a, i64 %_48
  %_171 = ptrtoint ptr %_0.i31 to i64
  %_174 = and i64 %_171, 3
  %_175 = icmp eq i64 %_174, 0
  br i1 %_175, label %bb51, label %panic17

panic16:                                          ; preds = %bb52
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_a752eb304d291824b7bf074cdfdcd040) #7
  unreachable

bb51:                                             ; preds = %bb53
  %_190 = ptrtoint ptr %_0.i31 to i64
  %_193 = icmp eq i64 %_190, 0
  %_194 = and i1 %_193, true
  %_195 = xor i1 %_194, true
  br i1 %_195, label %bb54, label %panic18

panic17:                                          ; preds = %bb53
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_171, ptr align 8 @alloc_09afb3eacbe7bb002f6dcf9220718ae2) #7
  unreachable

bb54:                                             ; preds = %bb51
  %_46 = load i32, ptr %_0.i31, align 4
  %_41 = icmp sle i32 %_42, %_46
  br i1 %_41, label %bb17, label %bb20

panic18:                                          ; preds = %bb51
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_09afb3eacbe7bb002f6dcf9220718ae2) #7
  unreachable

bb20:                                             ; preds = %bb54
  %fresh1 = load i32, ptr %c, align 4
  %_59 = load i32, ptr %c, align 4
  %9 = add i32 %_59, 1
  store i32 %9, ptr %c, align 4
  %_63 = load i32, ptr %p2, align 4
  %_62 = sext i32 %_63 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h79165fd843f313b7E"(ptr %a, i64 %_62, i64 4) #8
  %_0.i30 = getelementptr inbounds i32, ptr %a, i64 %_62
  %_153 = ptrtoint ptr %_0.i30 to i64
  %_156 = and i64 %_153, 3
  %_157 = icmp eq i64 %_156, 0
  br i1 %_157, label %bb48, label %panic19

bb17:                                             ; preds = %bb54
  %fresh0 = load i32, ptr %c, align 4
  %_51 = load i32, ptr %c, align 4
  %10 = add i32 %_51, 1
  store i32 %10, ptr %c, align 4
  %_55 = load i32, ptr %p1, align 4
  %_54 = sext i32 %_55 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h79165fd843f313b7E"(ptr %a, i64 %_54, i64 4) #8
  %_0.i28 = getelementptr inbounds i32, ptr %a, i64 %_54
  %_165 = ptrtoint ptr %_0.i28 to i64
  %_168 = and i64 %_165, 3
  %_169 = icmp eq i64 %_168, 0
  br i1 %_169, label %bb50, label %panic23

bb48:                                             ; preds = %bb20
  %_211 = ptrtoint ptr %_0.i30 to i64
  %_214 = icmp eq i64 %_211, 0
  %_215 = and i1 %_214, true
  %_216 = xor i1 %_215, true
  br i1 %_216, label %bb57, label %panic20

panic19:                                          ; preds = %bb20
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_153, ptr align 8 @alloc_0b9626368470ee3d3c0a9a5c22562ab6) #7
  unreachable

bb57:                                             ; preds = %bb48
  %_60 = load i32, ptr %_0.i30, align 4
  %_65 = sext i32 %fresh1 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h79165fd843f313b7E"(ptr %_6, i64 %_65, i64 4) #8
  %_0.i29 = getelementptr inbounds i32, ptr %_6, i64 %_65
  %_147 = ptrtoint ptr %_0.i29 to i64
  %_150 = and i64 %_147, 3
  %_151 = icmp eq i64 %_150, 0
  br i1 %_151, label %bb47, label %panic21

panic20:                                          ; preds = %bb48
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_0b9626368470ee3d3c0a9a5c22562ab6) #7
  unreachable

bb47:                                             ; preds = %bb57
  %_218 = ptrtoint ptr %_0.i29 to i64
  %_221 = icmp eq i64 %_218, 0
  %_222 = and i1 %_221, true
  %_223 = xor i1 %_222, true
  br i1 %_223, label %bb58, label %panic22

panic21:                                          ; preds = %bb57
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_147, ptr align 8 @alloc_02c0f529da8194e8289fcfc1fa14ae9c) #7
  unreachable

bb58:                                             ; preds = %bb47
  store i32 %_60, ptr %_0.i29, align 4
  %11 = load i32, ptr %p2, align 4
  %12 = add i32 %11, 1
  store i32 %12, ptr %p2, align 4
  br label %bb10

panic22:                                          ; preds = %bb47
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_02c0f529da8194e8289fcfc1fa14ae9c) #7
  unreachable

bb50:                                             ; preds = %bb17
  %_197 = ptrtoint ptr %_0.i28 to i64
  %_200 = icmp eq i64 %_197, 0
  %_201 = and i1 %_200, true
  %_202 = xor i1 %_201, true
  br i1 %_202, label %bb55, label %panic24

panic23:                                          ; preds = %bb17
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_165, ptr align 8 @alloc_49696661fe64eda390573e06cafb068d) #7
  unreachable

bb55:                                             ; preds = %bb50
  %_52 = load i32, ptr %_0.i28, align 4
  %_57 = sext i32 %fresh0 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h79165fd843f313b7E"(ptr %_6, i64 %_57, i64 4) #8
  %_0.i27 = getelementptr inbounds i32, ptr %_6, i64 %_57
  %_159 = ptrtoint ptr %_0.i27 to i64
  %_162 = and i64 %_159, 3
  %_163 = icmp eq i64 %_162, 0
  br i1 %_163, label %bb49, label %panic25

panic24:                                          ; preds = %bb50
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_49696661fe64eda390573e06cafb068d) #7
  unreachable

bb49:                                             ; preds = %bb55
  %_204 = ptrtoint ptr %_0.i27 to i64
  %_207 = icmp eq i64 %_204, 0
  %_208 = and i1 %_207, true
  %_209 = xor i1 %_208, true
  br i1 %_209, label %bb56, label %panic26

panic25:                                          ; preds = %bb55
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_159, ptr align 8 @alloc_eb916993f495b1b8cb4f8207c8f79449) #7
  unreachable

bb56:                                             ; preds = %bb49
  store i32 %_52, ptr %_0.i27, align 4
  %13 = load i32, ptr %p1, align 4
  %14 = add i32 %13, 1
  store i32 %14, ptr %p1, align 4
  br label %bb10

panic26:                                          ; preds = %bb49
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_eb916993f495b1b8cb4f8207c8f79449) #7
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @merge_sort(ptr %a, i32 %n, i32 %l, i32 %r) unnamed_addr #2 {
start:
  %_5 = sub i32 %r, %l
  %0 = icmp eq i32 %_5, 1
  br i1 %0, label %bb1, label %bb7

bb1:                                              ; preds = %start
  %_9 = sext i32 %l to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h79165fd843f313b7E"(ptr %a, i64 %_9, i64 4) #8
  %_0.i10 = getelementptr inbounds i32, ptr %a, i64 %_9
  %_48 = ptrtoint ptr %_0.i10 to i64
  %_51 = and i64 %_48, 3
  %_52 = icmp eq i64 %_51, 0
  br i1 %_52, label %bb17, label %panic

bb7:                                              ; preds = %start
  %_22 = icmp ne i32 %l, %r
  br i1 %_22, label %bb8, label %bb15

bb17:                                             ; preds = %bb1
  %_54 = ptrtoint ptr %_0.i10 to i64
  %_57 = icmp eq i64 %_54, 0
  %_58 = and i1 %_57, true
  %_59 = xor i1 %_58, true
  br i1 %_59, label %bb18, label %panic1

panic:                                            ; preds = %bb1
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_48, ptr align 8 @alloc_9c6602bad505c135df088031baed65c8) #7
  unreachable

bb18:                                             ; preds = %bb17
  %_7 = load i32, ptr %_0.i10, align 4
  %_12 = sext i32 %r to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h79165fd843f313b7E"(ptr %a, i64 %_12, i64 4) #8
  %_0.i9 = getelementptr inbounds i32, ptr %a, i64 %_12
  %_42 = ptrtoint ptr %_0.i9 to i64
  %_45 = and i64 %_42, 3
  %_46 = icmp eq i64 %_45, 0
  br i1 %_46, label %bb16, label %panic2

panic1:                                           ; preds = %bb17
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_9c6602bad505c135df088031baed65c8) #7
  unreachable

bb16:                                             ; preds = %bb18
  %_61 = ptrtoint ptr %_0.i9 to i64
  %_64 = icmp eq i64 %_61, 0
  %_65 = and i1 %_64, true
  %_66 = xor i1 %_65, true
  br i1 %_66, label %bb19, label %panic3

panic2:                                           ; preds = %bb18
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_42, ptr align 8 @alloc_f3f703a3ec70cb81761e1db90fd166bb) #7
  unreachable

bb19:                                             ; preds = %bb16
  %_10 = load i32, ptr %_0.i9, align 4
  %_6 = icmp sgt i32 %_7, %_10
  br i1 %_6, label %bb4, label %bb15

panic3:                                           ; preds = %bb16
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_f3f703a3ec70cb81761e1db90fd166bb) #7
  unreachable

bb15:                                             ; preds = %bb13, %bb7, %bb20, %bb19
  ret void

bb4:                                              ; preds = %bb19
  %_17 = sext i32 %l to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h79165fd843f313b7E"(ptr %a, i64 %_17, i64 4) #8
  %_0.i8 = getelementptr inbounds i32, ptr %a, i64 %_17
  %_73 = ptrtoint ptr %_0.i8 to i64
  %_74 = icmp eq i64 %_73, 0
  %_75 = and i1 %_74, true
  %_76 = xor i1 %_75, true
  br i1 %_76, label %bb21, label %panic4

bb21:                                             ; preds = %bb4
  %_21 = sext i32 %r to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h79165fd843f313b7E"(ptr %a, i64 %_21, i64 4) #8
  %_0.i = getelementptr inbounds i32, ptr %a, i64 %_21
  %_68 = ptrtoint ptr %_0.i to i64
  %_69 = icmp eq i64 %_68, 0
  %_70 = and i1 %_69, true
  %_71 = xor i1 %_70, true
  br i1 %_71, label %bb20, label %panic5

panic4:                                           ; preds = %bb4
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_068c4b5a9cf0338b8f00bda23c7b20da) #7
  unreachable

bb20:                                             ; preds = %bb21
  call void @swap(ptr %_0.i8, ptr %_0.i) #8
  br label %bb15

panic5:                                           ; preds = %bb21
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_1611ada4a3e9e6534be3018895065a72) #7
  unreachable

bb8:                                              ; preds = %bb7
  %_25 = add i32 %l, %r
  %_29 = icmp eq i32 %_25, -2147483648
  %_30 = and i1 false, %_29
  br i1 %_30, label %panic6, label %bb10

bb10:                                             ; preds = %bb8
  %_24 = sdiv i32 %_25, 2
  call void @merge_sort(ptr %a, i32 %n, i32 %l, i32 %_24) #8
  %_34 = add i32 %l, %r
  %_38 = icmp eq i32 %_34, -2147483648
  %_39 = and i1 false, %_38
  br i1 %_39, label %panic7, label %bb13

panic6:                                           ; preds = %bb8
; call core::panicking::panic_const::panic_const_div_overflow
  call void @_ZN4core9panicking11panic_const24panic_const_div_overflow17h1ac73c9e33e18298E(ptr align 8 @alloc_3fad4eb574ba7f84158a4fe589e94edb) #7
  unreachable

bb13:                                             ; preds = %bb10
  %_33 = sdiv i32 %_34, 2
  %_32 = add i32 %_33, 1
  call void @merge_sort(ptr %a, i32 %n, i32 %_32, i32 %r) #8
  call void @merge(ptr %a, i32 %l, i32 %r, i32 %n) #8
  br label %bb15

panic7:                                           ; preds = %bb10
; call core::panicking::panic_const::panic_const_div_overflow
  call void @_ZN4core9panicking11panic_const24panic_const_div_overflow17h1ac73c9e33e18298E(ptr align 8 @alloc_7173a9f7e61423a8448fc3c3a28bf706) #7
  unreachable
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.smul.with.overflow.i64(i64, i64) #3

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #3

; core::panicking::panic_nounwind
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1, i64) unnamed_addr #4

; core::panicking::panic_misaligned_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64, i64, ptr align 8) unnamed_addr #5

; core::panicking::panic_null_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8) unnamed_addr #5

; Function Attrs: nounwind nonlazybind
declare ptr @malloc(i64) unnamed_addr #2

; core::panicking::panic_const::panic_const_div_overflow
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking11panic_const24panic_const_div_overflow17h1ac73c9e33e18298E(ptr align 8) unnamed_addr #4

; Function Attrs: nounwind nonlazybind
declare void @free(ptr) unnamed_addr #2

; Function Attrs: nounwind nonlazybind
declare i32 @printf(ptr, ...) unnamed_addr #2

; Function Attrs: noreturn nounwind nonlazybind
declare void @exit(i32) unnamed_addr #6

attributes #0 = { cold nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #1 = { inlinehint nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #2 = { nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #3 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #4 = { cold noinline noreturn nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #5 = { cold minsize noinline noreturn nounwind nonlazybind optsize "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #6 = { noreturn nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #7 = { noreturn nounwind }
attributes #8 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.ident = !{!2}

!0 = !{i32 8, !"PIC Level", i32 2}
!1 = !{i32 2, !"RtLibUseGOT", i32 1}
!2 = !{!"rustc version 1.88.0-nightly (0b45675cf 2025-03-31)"}
