<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset="utf-8" />

<title>TriCore TC1798 (EBU)</title>
<style type="text/css">
.url { text-decoration:none; }
td   { vertical-align:top; }
</style>
</head>
<body>

<a name="top">&nbsp;</a>

<h2>EBU</h2>

<h2><tt>#include &lt;tc1798/ebu.h&gt;</tt></h2>

<h3>&rarr;&nbsp;<a href="#c-types">defined C types</a></h3>


<h3>defined SFRs</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Register Name</b></td>
<td><b>Description</b></td>
<td><b>Address</b></td>
<td><b>Type</b></td>
<td><b>Reset</b></td>
<td><b>access (read)</b></td>
<td><b>access (write)</b></td>
</tr>

<tr>
<td><a class="url" href="#EBU_CLC">EBU_CLC</a></td>
<td>EBU Clock Control Register</td>
<td>0xF8000000</td>
<td><a class="url" href="types/e.html#EBU_CLC_t">EBU_CLC_t</a></td>
<td>0x00550000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_MODCON">EBU_MODCON</a></td>
<td>EBU Configuration Register</td>
<td>0xF8000004</td>
<td><a class="url" href="types/e.html#EBU_MODCON_t">EBU_MODCON_t</a></td>
<td>0x30000020</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_ID">EBU_ID</a></td>
<td>EBU Module Identification Register</td>
<td>0xF8000008</td>
<td><a class="url" href="types/e.html#EBU_ID_t">EBU_ID_t</a></td>
<td>0x0014C00A</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_USERCON">EBU_USERCON</a></td>
<td>EBU Test/Control Configuration Register</td>
<td>0xF800000C</td>
<td><a class="url" href="types/e.html#EBU_USERCON_t">EBU_USERCON_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_EXTBOOT">EBU_EXTBOOT</a></td>
<td>EBU External Boot Configuration Register</td>
<td>0xF8000010</td>
<td><a class="url" href="types/e.html#EBU_EXTBOOT_t">EBU_EXTBOOT_t</a></td>
<td>0x00000001</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_ADDRSEL0">EBU_ADDRSEL0</a></td>
<td>EBU Address Select Register 0</td>
<td>0xF8000018</td>
<td><a class="url" href="types/e.html#EBU_ADDRSELm_t">EBU_ADDRSELm_t</a></td>
<td>0xA0000001</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_ADDRSEL1">EBU_ADDRSEL1</a></td>
<td>EBU Address Select Register 1-3</td>
<td>0xF800001C</td>
<td><a class="url" href="types/e.html#EBU_ADDRSELm_t">EBU_ADDRSELm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_ADDRSEL2">EBU_ADDRSEL2</a></td>
<td>EBU Address Select Register 1-3</td>
<td>0xF8000020</td>
<td><a class="url" href="types/e.html#EBU_ADDRSELm_t">EBU_ADDRSELm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_ADDRSEL3">EBU_ADDRSEL3</a></td>
<td>EBU Address Select Register 1-3</td>
<td>0xF8000024</td>
<td><a class="url" href="types/e.html#EBU_ADDRSELm_t">EBU_ADDRSELm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_BUSRCON0">EBU_BUSRCON0</a></td>
<td>EBU Bus Configuration Register</td>
<td>0xF8000028</td>
<td><a class="url" href="types/e.html#EBU_BUSRCONm_t">EBU_BUSRCONm_t</a></td>
<td>0x00D30040</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_BUSRAP0">EBU_BUSRAP0</a></td>
<td>EBU Bus Read Access Parameter Register</td>
<td>0xF800002C</td>
<td><a class="url" href="types/e.html#EBU_BUSRAPm_t">EBU_BUSRAPm_t</a></td>
<td>0xFFFFFFFF</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_BUSWCON0">EBU_BUSWCON0</a></td>
<td>EBU Bus Write Configuration Register</td>
<td>0xF8000030</td>
<td><a class="url" href="types/e.html#EBU_BUSWCONm_t">EBU_BUSWCONm_t</a></td>
<td>0x00D30000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_BUSWAP0">EBU_BUSWAP0</a></td>
<td>EBU Bus Write Access Parameter Register</td>
<td>0xF8000034</td>
<td><a class="url" href="types/e.html#EBU_BUSWAPm_t">EBU_BUSWAPm_t</a></td>
<td>0xFFFFFFFF</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_BUSRCON1">EBU_BUSRCON1</a></td>
<td>EBU Bus Configuration Register</td>
<td>0xF8000038</td>
<td><a class="url" href="types/e.html#EBU_BUSRCONm_t">EBU_BUSRCONm_t</a></td>
<td>0x00D30040</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_BUSRAP1">EBU_BUSRAP1</a></td>
<td>EBU Bus Read Access Parameter Register</td>
<td>0xF800003C</td>
<td><a class="url" href="types/e.html#EBU_BUSRAPm_t">EBU_BUSRAPm_t</a></td>
<td>0xFFFFFFFF</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_BUSWCON1">EBU_BUSWCON1</a></td>
<td>EBU Bus Write Configuration Register</td>
<td>0xF8000040</td>
<td><a class="url" href="types/e.html#EBU_BUSWCONm_t">EBU_BUSWCONm_t</a></td>
<td>0x00D30000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_BUSWAP1">EBU_BUSWAP1</a></td>
<td>EBU Bus Write Access Parameter Register</td>
<td>0xF8000044</td>
<td><a class="url" href="types/e.html#EBU_BUSWAPm_t">EBU_BUSWAPm_t</a></td>
<td>0xFFFFFFFF</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_BUSRCON2">EBU_BUSRCON2</a></td>
<td>EBU Bus Configuration Register</td>
<td>0xF8000048</td>
<td><a class="url" href="types/e.html#EBU_BUSRCONm_t">EBU_BUSRCONm_t</a></td>
<td>0x00D30040</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_BUSRAP2">EBU_BUSRAP2</a></td>
<td>EBU Bus Read Access Parameter Register</td>
<td>0xF800004C</td>
<td><a class="url" href="types/e.html#EBU_BUSRAPm_t">EBU_BUSRAPm_t</a></td>
<td>0xFFFFFFFF</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_BUSWCON2">EBU_BUSWCON2</a></td>
<td>EBU Bus Write Configuration Register</td>
<td>0xF8000050</td>
<td><a class="url" href="types/e.html#EBU_BUSWCONm_t">EBU_BUSWCONm_t</a></td>
<td>0x00D30000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_BUSWAP2">EBU_BUSWAP2</a></td>
<td>EBU Bus Write Access Parameter Register</td>
<td>0xF8000054</td>
<td><a class="url" href="types/e.html#EBU_BUSWAPm_t">EBU_BUSWAPm_t</a></td>
<td>0xFFFFFFFF</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_BUSRCON3">EBU_BUSRCON3</a></td>
<td>EBU Bus Configuration Register</td>
<td>0xF8000058</td>
<td><a class="url" href="types/e.html#EBU_BUSRCONm_t">EBU_BUSRCONm_t</a></td>
<td>0x00D30040</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_BUSRAP3">EBU_BUSRAP3</a></td>
<td>EBU Bus Read Access Parameter Register</td>
<td>0xF800005C</td>
<td><a class="url" href="types/e.html#EBU_BUSRAPm_t">EBU_BUSRAPm_t</a></td>
<td>0xFFFFFFFF</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_BUSWCON3">EBU_BUSWCON3</a></td>
<td>EBU Bus Write Configuration Register</td>
<td>0xF8000060</td>
<td><a class="url" href="types/e.html#EBU_BUSWCONm_t">EBU_BUSWCONm_t</a></td>
<td>0x00D30000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_BUSWAP3">EBU_BUSWAP3</a></td>
<td>EBU Bus Write Access Parameter Register</td>
<td>0xF8000064</td>
<td><a class="url" href="types/e.html#EBU_BUSWAPm_t">EBU_BUSWAPm_t</a></td>
<td>0xFFFFFFFF</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_SDRMCON">EBU_SDRMCON</a></td>
<td>EBU SDRAM Control Register</td>
<td>0xF8000068</td>
<td><a class="url" href="types/e.html#EBU_SDRMCON_t">EBU_SDRMCON_t</a></td>
<td>0x10000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_SDRMOD">EBU_SDRMOD</a></td>
<td>EBU SDRAM Mode Register</td>
<td>0xF800006C</td>
<td><a class="url" href="types/e.html#EBU_SDRMOD_t">EBU_SDRMOD_t</a></td>
<td>0x00000020</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_SDRMREF">EBU_SDRMREF</a></td>
<td>EBU SDRAM Refresh Control Register</td>
<td>0xF8000070</td>
<td><a class="url" href="types/e.html#EBU_SDRMREF_t">EBU_SDRMREF_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_SDRSTAT">EBU_SDRSTAT</a></td>
<td>EBU SDRAM Status Register</td>
<td>0xF8000074</td>
<td><a class="url" href="types/e.html#EBU_SDRSTAT_t">EBU_SDRSTAT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_DLLCON">EBU_DLLCON</a></td>
<td>EBU DLL Control Register</td>
<td>0xF8000078</td>
<td><a class="url" href="types/e.html#EBU_DLLCON_t">EBU_DLLCON_t</a></td>
<td>0x00002000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_DDRNCON">EBU_DDRNCON</a></td>
<td>EBU LPDDR NVM Configuration Register</td>
<td>0xF800007C</td>
<td><a class="url" href="types/e.html#EBU_DDRNCON_t">EBU_DDRNCON_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_DDRNMOD">EBU_DDRNMOD</a></td>
<td>EBU DDR NVM Mode Register</td>
<td>0xF8000080</td>
<td><a class="url" href="types/e.html#EBU_DDRNMOD_t">EBU_DDRNMOD_t</a></td>
<td>0x00000024</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_DDRNMOD2">EBU_DDRNMOD2</a></td>
<td>EBU DDR NVM Extended Mode Register</td>
<td>0xF8000084</td>
<td><a class="url" href="types/e.html#EBU_DDRNMOD2_t">EBU_DDRNMOD2_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_DDRNSRR">EBU_DDRNSRR</a></td>
<td>EBU DDR NVM Status Register</td>
<td>0xF8000088</td>
<td><a class="url" href="types/e.html#EBU_DDRNSRR_t">EBU_DDRNSRR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_DDRNPRLD">EBU_DDRNPRLD</a></td>
<td>EBU DDR NVM Page Preload Register</td>
<td>0xF800008C</td>
<td><a class="url" href="types/e.html#EBU_DDRNPRLD_t">EBU_DDRNPRLD_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_DDRNTAG0">EBU_DDRNTAG0</a></td>
<td>EBU DDR Tag Registers</td>
<td>0xF8000090</td>
<td><a class="url" href="types/e.html#EBU_DDRNTAGm_t">EBU_DDRNTAGm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_DDRNTAG1">EBU_DDRNTAG1</a></td>
<td>EBU DDR Tag Registers</td>
<td>0xF8000094</td>
<td><a class="url" href="types/e.html#EBU_DDRNTAGm_t">EBU_DDRNTAGm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_DDRNTAG2">EBU_DDRNTAG2</a></td>
<td>EBU DDR Tag Registers</td>
<td>0xF8000098</td>
<td><a class="url" href="types/e.html#EBU_DDRNTAGm_t">EBU_DDRNTAGm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EBU_DDRNTAG3">EBU_DDRNTAG3</a></td>
<td>EBU DDR Tag Registers</td>
<td>0xF800009C</td>
<td><a class="url" href="types/e.html#EBU_DDRNTAGm_t">EBU_DDRNTAGm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



</table>



<a name="c-types"><hr></a>

<h3>defined C types</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Type</b></td>
<td><b>Registers</b></td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EBU_ADDRSELm_t">EBU_ADDRSELm_t</a></td>
<td><a class="url" href="ebu.html#EBU_ADDRSEL0">EBU_ADDRSEL0</a>,       
<a class="url" href="ebu.html#EBU_ADDRSEL1">EBU_ADDRSEL1</a>,       
<a class="url" href="ebu.html#EBU_ADDRSEL2">EBU_ADDRSEL2</a>,       
<a class="url" href="ebu.html#EBU_ADDRSEL3">EBU_ADDRSEL3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EBU_BUSRAPm_t">EBU_BUSRAPm_t</a></td>
<td><a class="url" href="ebu.html#EBU_BUSRAP0">EBU_BUSRAP0</a>,       
<a class="url" href="ebu.html#EBU_BUSRAP1">EBU_BUSRAP1</a>,       
<a class="url" href="ebu.html#EBU_BUSRAP2">EBU_BUSRAP2</a>,       
<a class="url" href="ebu.html#EBU_BUSRAP3">EBU_BUSRAP3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EBU_BUSRCONm_t">EBU_BUSRCONm_t</a></td>
<td><a class="url" href="ebu.html#EBU_BUSRCON0">EBU_BUSRCON0</a>,       
<a class="url" href="ebu.html#EBU_BUSRCON1">EBU_BUSRCON1</a>,       
<a class="url" href="ebu.html#EBU_BUSRCON2">EBU_BUSRCON2</a>,       
<a class="url" href="ebu.html#EBU_BUSRCON3">EBU_BUSRCON3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EBU_BUSWAPm_t">EBU_BUSWAPm_t</a></td>
<td><a class="url" href="ebu.html#EBU_BUSWAP0">EBU_BUSWAP0</a>,       
<a class="url" href="ebu.html#EBU_BUSWAP1">EBU_BUSWAP1</a>,       
<a class="url" href="ebu.html#EBU_BUSWAP2">EBU_BUSWAP2</a>,       
<a class="url" href="ebu.html#EBU_BUSWAP3">EBU_BUSWAP3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EBU_BUSWCONm_t">EBU_BUSWCONm_t</a></td>
<td><a class="url" href="ebu.html#EBU_BUSWCON0">EBU_BUSWCON0</a>,       
<a class="url" href="ebu.html#EBU_BUSWCON1">EBU_BUSWCON1</a>,       
<a class="url" href="ebu.html#EBU_BUSWCON2">EBU_BUSWCON2</a>,       
<a class="url" href="ebu.html#EBU_BUSWCON3">EBU_BUSWCON3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EBU_CLC_t">EBU_CLC_t</a></td>
<td><a class="url" href="ebu.html#EBU_CLC">EBU_CLC</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EBU_DDRNCON_t">EBU_DDRNCON_t</a></td>
<td><a class="url" href="ebu.html#EBU_DDRNCON">EBU_DDRNCON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EBU_DDRNMOD_t">EBU_DDRNMOD_t</a></td>
<td><a class="url" href="ebu.html#EBU_DDRNMOD">EBU_DDRNMOD</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EBU_DDRNMOD2_t">EBU_DDRNMOD2_t</a></td>
<td><a class="url" href="ebu.html#EBU_DDRNMOD2">EBU_DDRNMOD2</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EBU_DDRNPRLD_t">EBU_DDRNPRLD_t</a></td>
<td><a class="url" href="ebu.html#EBU_DDRNPRLD">EBU_DDRNPRLD</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EBU_DDRNSRR_t">EBU_DDRNSRR_t</a></td>
<td><a class="url" href="ebu.html#EBU_DDRNSRR">EBU_DDRNSRR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EBU_DDRNTAGm_t">EBU_DDRNTAGm_t</a></td>
<td><a class="url" href="ebu.html#EBU_DDRNTAG0">EBU_DDRNTAG0</a>,       
<a class="url" href="ebu.html#EBU_DDRNTAG1">EBU_DDRNTAG1</a>,       
<a class="url" href="ebu.html#EBU_DDRNTAG2">EBU_DDRNTAG2</a>,       
<a class="url" href="ebu.html#EBU_DDRNTAG3">EBU_DDRNTAG3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EBU_DLLCON_t">EBU_DLLCON_t</a></td>
<td><a class="url" href="ebu.html#EBU_DLLCON">EBU_DLLCON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EBU_EXTBOOT_t">EBU_EXTBOOT_t</a></td>
<td><a class="url" href="ebu.html#EBU_EXTBOOT">EBU_EXTBOOT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EBU_ID_t">EBU_ID_t</a></td>
<td><a class="url" href="ebu.html#EBU_ID">EBU_ID</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EBU_MODCON_t">EBU_MODCON_t</a></td>
<td><a class="url" href="ebu.html#EBU_MODCON">EBU_MODCON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EBU_SDRMCON_t">EBU_SDRMCON_t</a></td>
<td><a class="url" href="ebu.html#EBU_SDRMCON">EBU_SDRMCON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EBU_SDRMOD_t">EBU_SDRMOD_t</a></td>
<td><a class="url" href="ebu.html#EBU_SDRMOD">EBU_SDRMOD</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EBU_SDRMREF_t">EBU_SDRMREF_t</a></td>
<td><a class="url" href="ebu.html#EBU_SDRMREF">EBU_SDRMREF</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EBU_SDRSTAT_t">EBU_SDRSTAT_t</a></td>
<td><a class="url" href="ebu.html#EBU_SDRSTAT">EBU_SDRSTAT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EBU_USERCON_t">EBU_USERCON_t</a></td>
<td><a class="url" href="ebu.html#EBU_USERCON">EBU_USERCON</a>      
</td>
</tr>

</table>

<br><hr><br>

<a name="EBU_CLC">&nbsp;</a>
<h3>EBU_CLC</h3>
<h3>"EBU Clock Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_CLC_ADDR = 0xF8000000</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_CLC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00550000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_CLC_t">EBU_CLC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_CLC.bits</b>&nbsp;&quot;EBU Clock Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_CLC_MASK = <tt>0x00ff0103</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_CLC_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_CLC_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DISR</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>EBU Disable Request BitWhile the DISR bit is implemented in the EBU, it connects to the standby logic which will disable the clock tree. Standby mode will be exited automatically when an attempt is made to access the EBU.
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>EBU disable is not requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>EBU disable is requested</td></tr>
</table>
</td>
</tr>
<tr>
<td>DISS</td>
<td>1</td>
<td>1 - 1</td>
<td>r</td>
<td><tt>0x00000002</tt></td>
<td>EBU Disable Status Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>EBU is enabled (default after reset)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>EBU is disabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>EPE</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Endinit Protection EnableThis register can be Endinit-protected after initialization. Writing to this register in this state will cause the EBU to generate an SRI Error.
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Disable Endinit protection of the CLC register (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Enable Endinit protection of the CLC register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>EBU Clocking Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>request EBU to run asynchronously to processor clock and use separate clock source</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>request EBU to run synchronously to processor (default after reset)</td></tr>
</table>
</td>
</tr>
<tr>
<td>DIV2</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>DIV2 Clocking Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>standard clocking mode. clock input selected by SYNC bitfield (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>request EBU to run off processor clock divided by 2.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EBUDIV</td>
<td>2</td>
<td>18 - 19</td>
<td>rw</td>
<td><tt>0x000c0000</tt></td>
<td>EBU Clock Divide Ratio
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>request EBU to run off input clock</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>request EBU to run off input clock divided by 2 (default after reset)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>request EBU to run off input clock divided by 3</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>request EBU to run off input clock divided by 4</td></tr>
</table>
</td>
</tr>
<tr>
<td>SYNCACK</td>
<td>1</td>
<td>20 - 20</td>
<td>r</td>
<td><tt>0x00100000</tt></td>
<td>EBU Clocking Mode Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>the EBU is asynchronous to the SRI bus clock and is using a separate clock source</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>EBU is synchronous to the SRI bus clock (default after reset)</td></tr>
</table>
</td>
</tr>
<tr>
<td>DIV2ACK</td>
<td>1</td>
<td>21 - 21</td>
<td>r</td>
<td><tt>0x00200000</tt></td>
<td>DIV2 Clocking Mode Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>EBU is using standard clocking mode. clock input selected by SYNC bitfield (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>EBU is running off processor clock divided by 2.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EBUDIVACK</td>
<td>2</td>
<td>22 - 23</td>
<td>r</td>
<td><tt>0x00c00000</tt></td>
<td>EBU Clock Divide Ratio Status
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>EBU is running off input clock (default after reset)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>EBU is running off input clock divided by 2</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>EBU is running off input clock divided by 3</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>EBU is running off input clock divided by 4</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ff0103</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000f0101</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_MODCON">&nbsp;</a>
<h3>EBU_MODCON</h3>
<h3>"EBU Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_MODCON_ADDR = 0xF8000004</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_MODCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x30000020</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_MODCON_t">EBU_MODCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_MODCON.bits</b>&nbsp;&quot;EBU Configuration Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_MODCON_MASK = <tt>0xfbffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_MODCON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_MODCON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>STS</td>
<td>1</td>
<td>0 - 0</td>
<td>r</td>
<td><tt>0x00000001</tt></td>
<td>Memory Status Bit
</td>
</tr>
<tr>
<td>LCKABRT</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>Lock Abort
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Lock function is operating normally</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Lock function has been aborted by processor instruction read from locked device</td></tr>
</table>
</td>
</tr>
<tr>
<td>SDTRI</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>SDRAM Tristate
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>SDRAM control signals are driven by the EBU when the EBU does not own the external bus. SDRAM cannot be shared.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>SDRAM control signals are tri-stated by the EBU when the EBU does not own the external bus. The SDRAM can be shared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLK_COMB</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Combined External Bus Clock
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The SDRAM and synchronous state machines use clocks on separate pins</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Both state machines use the clock on BFCLKO when accessing external memories</td></tr>
</table>
</td>
</tr>
<tr>
<td>EXTLOCK</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>External Bus Lock Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>External bus is not locked after the EBU gains ownership</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>External bus is locked after the EBU gains ownership</td></tr>
</table>
</td>
</tr>
<tr>
<td>ARBSYNC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Arbitration Signal Synchronization Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Arbitration inputs are synchronous</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Arbitration inputs are asynchronous, use two resynchronisation flip-flops.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ARBMODE</td>
<td>2</td>
<td>6 - 7</td>
<td>rw</td>
<td><tt>0x000000c0</tt></td>
<td>Arbitration Mode Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No Bus arbitration mode selected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Arbiter Mode arbitration mode selected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Participant arbitration mode selected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Sole Master arbitration mode selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>TIMEOUTC</td>
<td>8</td>
<td>8 - 15</td>
<td>rw</td>
<td><tt>0x0000ff00</tt></td>
<td>Bus Time-out Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Time-out is disabled.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Time-out is generated after 1</td></tr>
<tr><td>02</td><td>&nbsp;</td><td>Time-out is generated after 2</td></tr>
<tr><td>03</td><td>&nbsp;</td><td>Time-out is generated after 3</td></tr>
<tr><td>04</td><td>&nbsp;</td><td>Time-out is generated after 4</td></tr>
<tr><td>05</td><td>&nbsp;</td><td>Time-out is generated after 5</td></tr>
<tr><td>06</td><td>&nbsp;</td><td>Time-out is generated after 6</td></tr>
<tr><td>07</td><td>&nbsp;</td><td>Time-out is generated after 7</td></tr>
<tr><td>08</td><td>&nbsp;</td><td>Time-out is generated after 8</td></tr>
<tr><td>09</td><td>&nbsp;</td><td>Time-out is generated after 9</td></tr>
<tr><td>0A</td><td>&nbsp;</td><td>Time-out is generated after 10</td></tr>
<tr><td>0B</td><td>&nbsp;</td><td>Time-out is generated after 11</td></tr>
<tr><td>0C</td><td>&nbsp;</td><td>Time-out is generated after 12</td></tr>
<tr><td>0D</td><td>&nbsp;</td><td>Time-out is generated after 13</td></tr>
<tr><td>0E</td><td>&nbsp;</td><td>Time-out is generated after 14</td></tr>
<tr><td>0F</td><td>&nbsp;</td><td>Time-out is generated after 15</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Time-out is generated after 16</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Time-out is generated after 17</td></tr>
<tr><td>12</td><td>&nbsp;</td><td>Time-out is generated after 18</td></tr>
<tr><td>13</td><td>&nbsp;</td><td>Time-out is generated after 19</td></tr>
<tr><td>14</td><td>&nbsp;</td><td>Time-out is generated after 20</td></tr>
<tr><td>15</td><td>&nbsp;</td><td>Time-out is generated after 21</td></tr>
<tr><td>16</td><td>&nbsp;</td><td>Time-out is generated after 22</td></tr>
<tr><td>17</td><td>&nbsp;</td><td>Time-out is generated after 23</td></tr>
<tr><td>18</td><td>&nbsp;</td><td>Time-out is generated after 24</td></tr>
<tr><td>19</td><td>&nbsp;</td><td>Time-out is generated after 25</td></tr>
<tr><td>1A</td><td>&nbsp;</td><td>Time-out is generated after 26</td></tr>
<tr><td>1B</td><td>&nbsp;</td><td>Time-out is generated after 27</td></tr>
<tr><td>1C</td><td>&nbsp;</td><td>Time-out is generated after 28</td></tr>
<tr><td>1D</td><td>&nbsp;</td><td>Time-out is generated after 29</td></tr>
<tr><td>1E</td><td>&nbsp;</td><td>Time-out is generated after 30</td></tr>
<tr><td>1F</td><td>&nbsp;</td><td>Time-out is generated after 31</td></tr>
<tr><td>20</td><td>&nbsp;</td><td>Time-out is generated after 32</td></tr>
<tr><td>21</td><td>&nbsp;</td><td>Time-out is generated after 33</td></tr>
<tr><td>22</td><td>&nbsp;</td><td>Time-out is generated after 34</td></tr>
<tr><td>23</td><td>&nbsp;</td><td>Time-out is generated after 35</td></tr>
<tr><td>24</td><td>&nbsp;</td><td>Time-out is generated after 36</td></tr>
<tr><td>25</td><td>&nbsp;</td><td>Time-out is generated after 37</td></tr>
<tr><td>26</td><td>&nbsp;</td><td>Time-out is generated after 38</td></tr>
<tr><td>27</td><td>&nbsp;</td><td>Time-out is generated after 39</td></tr>
<tr><td>28</td><td>&nbsp;</td><td>Time-out is generated after 40</td></tr>
<tr><td>29</td><td>&nbsp;</td><td>Time-out is generated after 41</td></tr>
<tr><td>2A</td><td>&nbsp;</td><td>Time-out is generated after 42</td></tr>
<tr><td>2B</td><td>&nbsp;</td><td>Time-out is generated after 43</td></tr>
<tr><td>2C</td><td>&nbsp;</td><td>Time-out is generated after 44</td></tr>
<tr><td>2D</td><td>&nbsp;</td><td>Time-out is generated after 45</td></tr>
<tr><td>2E</td><td>&nbsp;</td><td>Time-out is generated after 46</td></tr>
<tr><td>2F</td><td>&nbsp;</td><td>Time-out is generated after 47</td></tr>
<tr><td>30</td><td>&nbsp;</td><td>Time-out is generated after 48</td></tr>
<tr><td>31</td><td>&nbsp;</td><td>Time-out is generated after 49</td></tr>
<tr><td>32</td><td>&nbsp;</td><td>Time-out is generated after 50</td></tr>
<tr><td>33</td><td>&nbsp;</td><td>Time-out is generated after 51</td></tr>
<tr><td>34</td><td>&nbsp;</td><td>Time-out is generated after 52</td></tr>
<tr><td>35</td><td>&nbsp;</td><td>Time-out is generated after 53</td></tr>
<tr><td>36</td><td>&nbsp;</td><td>Time-out is generated after 54</td></tr>
<tr><td>37</td><td>&nbsp;</td><td>Time-out is generated after 55</td></tr>
<tr><td>38</td><td>&nbsp;</td><td>Time-out is generated after 56</td></tr>
<tr><td>39</td><td>&nbsp;</td><td>Time-out is generated after 57</td></tr>
<tr><td>3A</td><td>&nbsp;</td><td>Time-out is generated after 58</td></tr>
<tr><td>3B</td><td>&nbsp;</td><td>Time-out is generated after 59</td></tr>
<tr><td>3C</td><td>&nbsp;</td><td>Time-out is generated after 60</td></tr>
<tr><td>3D</td><td>&nbsp;</td><td>Time-out is generated after 61</td></tr>
<tr><td>3E</td><td>&nbsp;</td><td>Time-out is generated after 62</td></tr>
<tr><td>3F</td><td>&nbsp;</td><td>Time-out is generated after 63</td></tr>
<tr><td>40</td><td>&nbsp;</td><td>Time-out is generated after 64</td></tr>
<tr><td>41</td><td>&nbsp;</td><td>Time-out is generated after 65</td></tr>
<tr><td>42</td><td>&nbsp;</td><td>Time-out is generated after 66</td></tr>
<tr><td>43</td><td>&nbsp;</td><td>Time-out is generated after 67</td></tr>
<tr><td>44</td><td>&nbsp;</td><td>Time-out is generated after 68</td></tr>
<tr><td>45</td><td>&nbsp;</td><td>Time-out is generated after 69</td></tr>
<tr><td>46</td><td>&nbsp;</td><td>Time-out is generated after 70</td></tr>
<tr><td>47</td><td>&nbsp;</td><td>Time-out is generated after 71</td></tr>
<tr><td>48</td><td>&nbsp;</td><td>Time-out is generated after 72</td></tr>
<tr><td>49</td><td>&nbsp;</td><td>Time-out is generated after 73</td></tr>
<tr><td>4A</td><td>&nbsp;</td><td>Time-out is generated after 74</td></tr>
<tr><td>4B</td><td>&nbsp;</td><td>Time-out is generated after 75</td></tr>
<tr><td>4C</td><td>&nbsp;</td><td>Time-out is generated after 76</td></tr>
<tr><td>4D</td><td>&nbsp;</td><td>Time-out is generated after 77</td></tr>
<tr><td>4E</td><td>&nbsp;</td><td>Time-out is generated after 78</td></tr>
<tr><td>4F</td><td>&nbsp;</td><td>Time-out is generated after 79</td></tr>
<tr><td>50</td><td>&nbsp;</td><td>Time-out is generated after 80</td></tr>
<tr><td>51</td><td>&nbsp;</td><td>Time-out is generated after 81</td></tr>
<tr><td>52</td><td>&nbsp;</td><td>Time-out is generated after 82</td></tr>
<tr><td>53</td><td>&nbsp;</td><td>Time-out is generated after 83</td></tr>
<tr><td>54</td><td>&nbsp;</td><td>Time-out is generated after 84</td></tr>
<tr><td>55</td><td>&nbsp;</td><td>Time-out is generated after 85</td></tr>
<tr><td>56</td><td>&nbsp;</td><td>Time-out is generated after 86</td></tr>
<tr><td>57</td><td>&nbsp;</td><td>Time-out is generated after 87</td></tr>
<tr><td>58</td><td>&nbsp;</td><td>Time-out is generated after 88</td></tr>
<tr><td>59</td><td>&nbsp;</td><td>Time-out is generated after 89</td></tr>
<tr><td>5A</td><td>&nbsp;</td><td>Time-out is generated after 90</td></tr>
<tr><td>5B</td><td>&nbsp;</td><td>Time-out is generated after 91</td></tr>
<tr><td>5C</td><td>&nbsp;</td><td>Time-out is generated after 92</td></tr>
<tr><td>5D</td><td>&nbsp;</td><td>Time-out is generated after 93</td></tr>
<tr><td>5E</td><td>&nbsp;</td><td>Time-out is generated after 94</td></tr>
<tr><td>5F</td><td>&nbsp;</td><td>Time-out is generated after 95</td></tr>
<tr><td>60</td><td>&nbsp;</td><td>Time-out is generated after 96</td></tr>
<tr><td>61</td><td>&nbsp;</td><td>Time-out is generated after 97</td></tr>
<tr><td>62</td><td>&nbsp;</td><td>Time-out is generated after 98</td></tr>
<tr><td>63</td><td>&nbsp;</td><td>Time-out is generated after 99</td></tr>
<tr><td>64</td><td>&nbsp;</td><td>Time-out is generated after 100</td></tr>
<tr><td>65</td><td>&nbsp;</td><td>Time-out is generated after 101</td></tr>
<tr><td>66</td><td>&nbsp;</td><td>Time-out is generated after 102</td></tr>
<tr><td>67</td><td>&nbsp;</td><td>Time-out is generated after 103</td></tr>
<tr><td>68</td><td>&nbsp;</td><td>Time-out is generated after 104</td></tr>
<tr><td>69</td><td>&nbsp;</td><td>Time-out is generated after 105</td></tr>
<tr><td>6A</td><td>&nbsp;</td><td>Time-out is generated after 106</td></tr>
<tr><td>6B</td><td>&nbsp;</td><td>Time-out is generated after 107</td></tr>
<tr><td>6C</td><td>&nbsp;</td><td>Time-out is generated after 108</td></tr>
<tr><td>6D</td><td>&nbsp;</td><td>Time-out is generated after 109</td></tr>
<tr><td>6E</td><td>&nbsp;</td><td>Time-out is generated after 110</td></tr>
<tr><td>6F</td><td>&nbsp;</td><td>Time-out is generated after 111</td></tr>
<tr><td>70</td><td>&nbsp;</td><td>Time-out is generated after 112</td></tr>
<tr><td>71</td><td>&nbsp;</td><td>Time-out is generated after 113</td></tr>
<tr><td>72</td><td>&nbsp;</td><td>Time-out is generated after 114</td></tr>
<tr><td>73</td><td>&nbsp;</td><td>Time-out is generated after 115</td></tr>
<tr><td>74</td><td>&nbsp;</td><td>Time-out is generated after 116</td></tr>
<tr><td>75</td><td>&nbsp;</td><td>Time-out is generated after 117</td></tr>
<tr><td>76</td><td>&nbsp;</td><td>Time-out is generated after 118</td></tr>
<tr><td>77</td><td>&nbsp;</td><td>Time-out is generated after 119</td></tr>
<tr><td>78</td><td>&nbsp;</td><td>Time-out is generated after 120</td></tr>
<tr><td>79</td><td>&nbsp;</td><td>Time-out is generated after 121</td></tr>
<tr><td>7A</td><td>&nbsp;</td><td>Time-out is generated after 122</td></tr>
<tr><td>7B</td><td>&nbsp;</td><td>Time-out is generated after 123</td></tr>
<tr><td>7C</td><td>&nbsp;</td><td>Time-out is generated after 124</td></tr>
<tr><td>7D</td><td>&nbsp;</td><td>Time-out is generated after 125</td></tr>
<tr><td>7E</td><td>&nbsp;</td><td>Time-out is generated after 126</td></tr>
<tr><td>7F</td><td>&nbsp;</td><td>Time-out is generated after 127</td></tr>
<tr><td>80</td><td>&nbsp;</td><td>Time-out is generated after 128</td></tr>
<tr><td>81</td><td>&nbsp;</td><td>Time-out is generated after 129</td></tr>
<tr><td>82</td><td>&nbsp;</td><td>Time-out is generated after 130</td></tr>
<tr><td>83</td><td>&nbsp;</td><td>Time-out is generated after 131</td></tr>
<tr><td>84</td><td>&nbsp;</td><td>Time-out is generated after 132</td></tr>
<tr><td>85</td><td>&nbsp;</td><td>Time-out is generated after 133</td></tr>
<tr><td>86</td><td>&nbsp;</td><td>Time-out is generated after 134</td></tr>
<tr><td>87</td><td>&nbsp;</td><td>Time-out is generated after 135</td></tr>
<tr><td>88</td><td>&nbsp;</td><td>Time-out is generated after 136</td></tr>
<tr><td>89</td><td>&nbsp;</td><td>Time-out is generated after 137</td></tr>
<tr><td>8A</td><td>&nbsp;</td><td>Time-out is generated after 138</td></tr>
<tr><td>8B</td><td>&nbsp;</td><td>Time-out is generated after 139</td></tr>
<tr><td>8C</td><td>&nbsp;</td><td>Time-out is generated after 140</td></tr>
<tr><td>8D</td><td>&nbsp;</td><td>Time-out is generated after 141</td></tr>
<tr><td>8E</td><td>&nbsp;</td><td>Time-out is generated after 142</td></tr>
<tr><td>8F</td><td>&nbsp;</td><td>Time-out is generated after 143</td></tr>
<tr><td>90</td><td>&nbsp;</td><td>Time-out is generated after 144</td></tr>
<tr><td>91</td><td>&nbsp;</td><td>Time-out is generated after 145</td></tr>
<tr><td>92</td><td>&nbsp;</td><td>Time-out is generated after 146</td></tr>
<tr><td>93</td><td>&nbsp;</td><td>Time-out is generated after 147</td></tr>
<tr><td>94</td><td>&nbsp;</td><td>Time-out is generated after 148</td></tr>
<tr><td>95</td><td>&nbsp;</td><td>Time-out is generated after 149</td></tr>
<tr><td>96</td><td>&nbsp;</td><td>Time-out is generated after 150</td></tr>
<tr><td>97</td><td>&nbsp;</td><td>Time-out is generated after 151</td></tr>
<tr><td>98</td><td>&nbsp;</td><td>Time-out is generated after 152</td></tr>
<tr><td>99</td><td>&nbsp;</td><td>Time-out is generated after 153</td></tr>
<tr><td>9A</td><td>&nbsp;</td><td>Time-out is generated after 154</td></tr>
<tr><td>9B</td><td>&nbsp;</td><td>Time-out is generated after 155</td></tr>
<tr><td>9C</td><td>&nbsp;</td><td>Time-out is generated after 156</td></tr>
<tr><td>9D</td><td>&nbsp;</td><td>Time-out is generated after 157</td></tr>
<tr><td>9E</td><td>&nbsp;</td><td>Time-out is generated after 158</td></tr>
<tr><td>9F</td><td>&nbsp;</td><td>Time-out is generated after 159</td></tr>
<tr><td>A0</td><td>&nbsp;</td><td>Time-out is generated after 160</td></tr>
<tr><td>A1</td><td>&nbsp;</td><td>Time-out is generated after 161</td></tr>
<tr><td>A2</td><td>&nbsp;</td><td>Time-out is generated after 162</td></tr>
<tr><td>A3</td><td>&nbsp;</td><td>Time-out is generated after 163</td></tr>
<tr><td>A4</td><td>&nbsp;</td><td>Time-out is generated after 164</td></tr>
<tr><td>A5</td><td>&nbsp;</td><td>Time-out is generated after 165</td></tr>
<tr><td>A6</td><td>&nbsp;</td><td>Time-out is generated after 166</td></tr>
<tr><td>A7</td><td>&nbsp;</td><td>Time-out is generated after 167</td></tr>
<tr><td>A8</td><td>&nbsp;</td><td>Time-out is generated after 168</td></tr>
<tr><td>A9</td><td>&nbsp;</td><td>Time-out is generated after 169</td></tr>
<tr><td>AA</td><td>&nbsp;</td><td>Time-out is generated after 170</td></tr>
<tr><td>AB</td><td>&nbsp;</td><td>Time-out is generated after 171</td></tr>
<tr><td>AC</td><td>&nbsp;</td><td>Time-out is generated after 172</td></tr>
<tr><td>AD</td><td>&nbsp;</td><td>Time-out is generated after 173</td></tr>
<tr><td>AE</td><td>&nbsp;</td><td>Time-out is generated after 174</td></tr>
<tr><td>AF</td><td>&nbsp;</td><td>Time-out is generated after 175</td></tr>
<tr><td>B0</td><td>&nbsp;</td><td>Time-out is generated after 176</td></tr>
<tr><td>B1</td><td>&nbsp;</td><td>Time-out is generated after 177</td></tr>
<tr><td>B2</td><td>&nbsp;</td><td>Time-out is generated after 178</td></tr>
<tr><td>B3</td><td>&nbsp;</td><td>Time-out is generated after 179</td></tr>
<tr><td>B4</td><td>&nbsp;</td><td>Time-out is generated after 180</td></tr>
<tr><td>B5</td><td>&nbsp;</td><td>Time-out is generated after 181</td></tr>
<tr><td>B6</td><td>&nbsp;</td><td>Time-out is generated after 182</td></tr>
<tr><td>B7</td><td>&nbsp;</td><td>Time-out is generated after 183</td></tr>
<tr><td>B8</td><td>&nbsp;</td><td>Time-out is generated after 184</td></tr>
<tr><td>B9</td><td>&nbsp;</td><td>Time-out is generated after 185</td></tr>
<tr><td>BA</td><td>&nbsp;</td><td>Time-out is generated after 186</td></tr>
<tr><td>BB</td><td>&nbsp;</td><td>Time-out is generated after 187</td></tr>
<tr><td>BC</td><td>&nbsp;</td><td>Time-out is generated after 188</td></tr>
<tr><td>BD</td><td>&nbsp;</td><td>Time-out is generated after 189</td></tr>
<tr><td>BE</td><td>&nbsp;</td><td>Time-out is generated after 190</td></tr>
<tr><td>BF</td><td>&nbsp;</td><td>Time-out is generated after 191</td></tr>
<tr><td>C0</td><td>&nbsp;</td><td>Time-out is generated after 192</td></tr>
<tr><td>C1</td><td>&nbsp;</td><td>Time-out is generated after 193</td></tr>
<tr><td>C2</td><td>&nbsp;</td><td>Time-out is generated after 194</td></tr>
<tr><td>C3</td><td>&nbsp;</td><td>Time-out is generated after 195</td></tr>
<tr><td>C4</td><td>&nbsp;</td><td>Time-out is generated after 196</td></tr>
<tr><td>C5</td><td>&nbsp;</td><td>Time-out is generated after 197</td></tr>
<tr><td>C6</td><td>&nbsp;</td><td>Time-out is generated after 198</td></tr>
<tr><td>C7</td><td>&nbsp;</td><td>Time-out is generated after 199</td></tr>
<tr><td>C8</td><td>&nbsp;</td><td>Time-out is generated after 200</td></tr>
<tr><td>C9</td><td>&nbsp;</td><td>Time-out is generated after 201</td></tr>
<tr><td>CA</td><td>&nbsp;</td><td>Time-out is generated after 202</td></tr>
<tr><td>CB</td><td>&nbsp;</td><td>Time-out is generated after 203</td></tr>
<tr><td>CC</td><td>&nbsp;</td><td>Time-out is generated after 204</td></tr>
<tr><td>CD</td><td>&nbsp;</td><td>Time-out is generated after 205</td></tr>
<tr><td>CE</td><td>&nbsp;</td><td>Time-out is generated after 206</td></tr>
<tr><td>CF</td><td>&nbsp;</td><td>Time-out is generated after 207</td></tr>
<tr><td>D0</td><td>&nbsp;</td><td>Time-out is generated after 208</td></tr>
<tr><td>D1</td><td>&nbsp;</td><td>Time-out is generated after 209</td></tr>
<tr><td>D2</td><td>&nbsp;</td><td>Time-out is generated after 210</td></tr>
<tr><td>D3</td><td>&nbsp;</td><td>Time-out is generated after 211</td></tr>
<tr><td>D4</td><td>&nbsp;</td><td>Time-out is generated after 212</td></tr>
<tr><td>D5</td><td>&nbsp;</td><td>Time-out is generated after 213</td></tr>
<tr><td>D6</td><td>&nbsp;</td><td>Time-out is generated after 214</td></tr>
<tr><td>D7</td><td>&nbsp;</td><td>Time-out is generated after 215</td></tr>
<tr><td>D8</td><td>&nbsp;</td><td>Time-out is generated after 216</td></tr>
<tr><td>D9</td><td>&nbsp;</td><td>Time-out is generated after 217</td></tr>
<tr><td>DA</td><td>&nbsp;</td><td>Time-out is generated after 218</td></tr>
<tr><td>DB</td><td>&nbsp;</td><td>Time-out is generated after 219</td></tr>
<tr><td>DC</td><td>&nbsp;</td><td>Time-out is generated after 220</td></tr>
<tr><td>DD</td><td>&nbsp;</td><td>Time-out is generated after 221</td></tr>
<tr><td>DE</td><td>&nbsp;</td><td>Time-out is generated after 222</td></tr>
<tr><td>DF</td><td>&nbsp;</td><td>Time-out is generated after 223</td></tr>
<tr><td>E0</td><td>&nbsp;</td><td>Time-out is generated after 224</td></tr>
<tr><td>E1</td><td>&nbsp;</td><td>Time-out is generated after 225</td></tr>
<tr><td>E2</td><td>&nbsp;</td><td>Time-out is generated after 226</td></tr>
<tr><td>E3</td><td>&nbsp;</td><td>Time-out is generated after 227</td></tr>
<tr><td>E4</td><td>&nbsp;</td><td>Time-out is generated after 228</td></tr>
<tr><td>E5</td><td>&nbsp;</td><td>Time-out is generated after 229</td></tr>
<tr><td>E6</td><td>&nbsp;</td><td>Time-out is generated after 230</td></tr>
<tr><td>E7</td><td>&nbsp;</td><td>Time-out is generated after 231</td></tr>
<tr><td>E8</td><td>&nbsp;</td><td>Time-out is generated after 232</td></tr>
<tr><td>E9</td><td>&nbsp;</td><td>Time-out is generated after 233</td></tr>
<tr><td>EA</td><td>&nbsp;</td><td>Time-out is generated after 234</td></tr>
<tr><td>EB</td><td>&nbsp;</td><td>Time-out is generated after 235</td></tr>
<tr><td>EC</td><td>&nbsp;</td><td>Time-out is generated after 236</td></tr>
<tr><td>ED</td><td>&nbsp;</td><td>Time-out is generated after 237</td></tr>
<tr><td>EE</td><td>&nbsp;</td><td>Time-out is generated after 238</td></tr>
<tr><td>EF</td><td>&nbsp;</td><td>Time-out is generated after 239</td></tr>
<tr><td>F0</td><td>&nbsp;</td><td>Time-out is generated after 240</td></tr>
<tr><td>F1</td><td>&nbsp;</td><td>Time-out is generated after 241</td></tr>
<tr><td>F2</td><td>&nbsp;</td><td>Time-out is generated after 242</td></tr>
<tr><td>F3</td><td>&nbsp;</td><td>Time-out is generated after 243</td></tr>
<tr><td>F4</td><td>&nbsp;</td><td>Time-out is generated after 244</td></tr>
<tr><td>F5</td><td>&nbsp;</td><td>Time-out is generated after 245</td></tr>
<tr><td>F6</td><td>&nbsp;</td><td>Time-out is generated after 246</td></tr>
<tr><td>F7</td><td>&nbsp;</td><td>Time-out is generated after 247</td></tr>
<tr><td>F8</td><td>&nbsp;</td><td>Time-out is generated after 248</td></tr>
<tr><td>F9</td><td>&nbsp;</td><td>Time-out is generated after 249</td></tr>
<tr><td>FA</td><td>&nbsp;</td><td>Time-out is generated after 250</td></tr>
<tr><td>FB</td><td>&nbsp;</td><td>Time-out is generated after 251</td></tr>
<tr><td>FC</td><td>&nbsp;</td><td>Time-out is generated after 252</td></tr>
<tr><td>FD</td><td>&nbsp;</td><td>Time-out is generated after 253</td></tr>
<tr><td>FE</td><td>&nbsp;</td><td>Time-out is generated after 254</td></tr>
<tr><td>FF</td><td>&nbsp;</td><td>Time-out is generated after 255*8 clock cycles.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LOCKTIMEOUT</td>
<td>8</td>
<td>16 - 23</td>
<td>rw</td>
<td><tt>0x00ff0000</tt></td>
<td>Lock Timeout Counter Preload
</td>
</tr>
<tr>
<td>FIFO_BYPASS</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>Read Mode for SDRAM/DDR Memories
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Use Data FIFO for read data (default)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bypass the FIFO. See for detailed description.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FAST_SRI</td>
<td>1</td>
<td>25 - 25</td>
<td>rw</td>
<td><tt>0x02000000</tt></td>
<td>Clock Cycles used for SRI Address Decode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Use two clock cycles for address decode (default after reset)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Use one clock cycle for address decode. See for a detailed description.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCDS_SUSP_DIS</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>OCDS SUSPEND Disable
</td>
</tr>
<tr>
<td>ACCSINH</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Access Inhibit request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Accesses enabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Accesses inhibited</td></tr>
</table>
</td>
</tr>
<tr>
<td>ACCSINHACK</td>
<td>1</td>
<td>29 - 29</td>
<td>r</td>
<td><tt>0x20000000</tt></td>
<td>Access inhibit acknowledge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Port normal operation possible</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Port accesses have been inhibited (except processor)</td></tr>
</table>
</td>
</tr>
<tr>
<td>BUSSTATE</td>
<td>1</td>
<td>30 - 30</td>
<td>rh</td>
<td><tt>0x40000000</tt></td>
<td>External Bus State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The EBU does not own the external bus and attached memories cannot be accessed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The EBU owns the external bus.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ALE</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>ALE Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Output is ADV</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Output is ALE</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfbffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x9bfffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x40000002</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_ID">&nbsp;</a>
<h3>EBU_ID</h3>
<h3>"EBU Module Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_ID_ADDR = 0xF8000008</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_ID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0014C00A</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_ID_t">EBU_ID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_ID.bits</b>&nbsp;&quot;EBU Module Identification Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_ID_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_ID_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_ID_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ID_VALUE</td>
<td>32</td>
<td>0 - 31</td>
<td>r</td>
<td><tt>0xffffffff</tt></td>
<td>Module Identification Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_USERCON">&nbsp;</a>
<h3>EBU_USERCON</h3>
<h3>"EBU Test/Control Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_USERCON_ADDR = 0xF800000C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_USERCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_USERCON_t">EBU_USERCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_USERCON.bits</b>&nbsp;&quot;EBU Test/Control Configuration Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_USERCON_MASK = <tt>0xc1ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_USERCON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_USERCON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DIP</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Disable Internal Pipelining
</td>
</tr>
<tr>
<td>NAF</td>
<td>7</td>
<td>1 - 7</td>
<td>rw</td>
<td><tt>0x000000fe</tt></td>
<td>No Assigned Function
</td>
</tr>
<tr>
<td>RES1</td>
<td>8</td>
<td>8 - 15</td>
<td>r</td>
<td><tt>0x0000ff00</tt></td>
<td>Reserved
</td>
</tr>
<tr>
<td>ADDIO</td>
<td>9</td>
<td>16 - 24</td>
<td>rw</td>
<td><tt>0x01ff0000</tt></td>
<td>Address Pins to GPIO Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address Bit is required for addressing memory</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address Bit switched to GPIO function</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADVIO</td>
<td>1</td>
<td>30 - 30</td>
<td>rw</td>
<td><tt>0x40000000</tt></td>
<td>ADV Pin to GPIO Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>ADV pin is required for controlling memory</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ADV pin is switched to GPIO function</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADDLSW</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>Enable Address LSW, A(15:0) for GPIO
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A(15:0) in use by EBU</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A(15:0) used as GPIO.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xc1ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xc1ff00ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_EXTBOOT">&nbsp;</a>
<h3>EBU_EXTBOOT</h3>
<h3>"EBU External Boot Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_EXTBOOT_ADDR = 0xF8000010</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_EXTBOOT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000001</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_EXTBOOT_t">EBU_EXTBOOT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_EXTBOOT.bits</b>&nbsp;&quot;EBU External Boot Configuration Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_EXTBOOT_MASK = <tt>0x80000003</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_EXTBOOT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_EXTBOOT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CFGEND</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Configuration End
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Configuration fetch is running</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Configuration fetch has completed or not started</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFGERR</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Configuration Fetch Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No error</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The configuration fetch has returned a word with all bits set. This indicates an unprogrammed or missing flash</td></tr>
</table>
</td>
</tr>
<tr>
<td>EBUCFG</td>
<td>1</td>
<td>31 - 31</td>
<td>w</td>
<td><tt>0x80000000</tt></td>
<td>Configuration Word Fetch
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000003</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x80000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000003</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_ADDRSEL0">&nbsp;</a>
<h3>EBU_ADDRSEL0</h3>
<h3>"EBU Address Select Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_ADDRSEL0_ADDR = 0xF8000018</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_ADDRSELm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xA0000001</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_ADDRSELm_t">EBU_ADDRSELm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_ADDRSEL0.bits</b>&nbsp;&quot;EBU Address Select Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_ADDRSELm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_ADDRSELm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_ADDRSELm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>REGENAB</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Memory Region Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Memory region is disabled (default after resetexcept for ADDRSEL0, REGENAB in register ADDRSEL0 is 1 after reset.).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Memory region is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ALTENAB</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Alternate Segment Comparison Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>ALTSEG is never compared to SRI address (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ALTSEG is always compared to SRI address.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WPROT</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Memory Region Write Protect
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Region is enabled for write accesses</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Region is write protected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GLOBALCS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Combined Chip Select Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CSCOMB not asserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CSCOMB asserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>MASK</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Memory Region Address Mask
</td>
</tr>
<tr>
<td>ALTSEG</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Memory Region Alternate Segment
</td>
</tr>
<tr>
<td>BASE</td>
<td>20</td>
<td>12 - 31</td>
<td>rw</td>
<td><tt>0xfffff000</tt></td>
<td>Memory Region Base Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_ADDRSEL1">&nbsp;</a>
<h3>EBU_ADDRSEL1</h3>
<h3>"EBU Address Select Register 1-3"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_ADDRSEL1_ADDR = 0xF800001C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_ADDRSELm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_ADDRSELm_t">EBU_ADDRSELm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_ADDRSEL1.bits</b>&nbsp;&quot;EBU Address Select Register 1-3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_ADDRSELm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_ADDRSELm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_ADDRSELm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>REGENAB</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Memory Region Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Memory region is disabled (default after resetexcept for ADDRSEL0, REGENAB in register ADDRSEL0 is 1 after reset.).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Memory region is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ALTENAB</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Alternate Segment Comparison Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>ALTSEG is never compared to SRI address (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ALTSEG is always compared to SRI address.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WPROT</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Memory Region Write Protect
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Region is enabled for write accesses</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Region is write protected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GLOBALCS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Combined Chip Select Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CSCOMB not asserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CSCOMB asserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>MASK</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Memory Region Address Mask
</td>
</tr>
<tr>
<td>ALTSEG</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Memory Region Alternate Segment
</td>
</tr>
<tr>
<td>BASE</td>
<td>20</td>
<td>12 - 31</td>
<td>rw</td>
<td><tt>0xfffff000</tt></td>
<td>Memory Region Base Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_ADDRSEL2">&nbsp;</a>
<h3>EBU_ADDRSEL2</h3>
<h3>"EBU Address Select Register 1-3"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_ADDRSEL2_ADDR = 0xF8000020</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_ADDRSELm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_ADDRSELm_t">EBU_ADDRSELm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_ADDRSEL2.bits</b>&nbsp;&quot;EBU Address Select Register 1-3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_ADDRSELm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_ADDRSELm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_ADDRSELm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>REGENAB</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Memory Region Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Memory region is disabled (default after resetexcept for ADDRSEL0, REGENAB in register ADDRSEL0 is 1 after reset.).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Memory region is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ALTENAB</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Alternate Segment Comparison Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>ALTSEG is never compared to SRI address (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ALTSEG is always compared to SRI address.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WPROT</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Memory Region Write Protect
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Region is enabled for write accesses</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Region is write protected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GLOBALCS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Combined Chip Select Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CSCOMB not asserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CSCOMB asserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>MASK</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Memory Region Address Mask
</td>
</tr>
<tr>
<td>ALTSEG</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Memory Region Alternate Segment
</td>
</tr>
<tr>
<td>BASE</td>
<td>20</td>
<td>12 - 31</td>
<td>rw</td>
<td><tt>0xfffff000</tt></td>
<td>Memory Region Base Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_ADDRSEL3">&nbsp;</a>
<h3>EBU_ADDRSEL3</h3>
<h3>"EBU Address Select Register 1-3"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_ADDRSEL3_ADDR = 0xF8000024</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_ADDRSELm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_ADDRSELm_t">EBU_ADDRSELm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_ADDRSEL3.bits</b>&nbsp;&quot;EBU Address Select Register 1-3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_ADDRSELm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_ADDRSELm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_ADDRSELm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>REGENAB</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Memory Region Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Memory region is disabled (default after resetexcept for ADDRSEL0, REGENAB in register ADDRSEL0 is 1 after reset.).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Memory region is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ALTENAB</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Alternate Segment Comparison Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>ALTSEG is never compared to SRI address (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ALTSEG is always compared to SRI address.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WPROT</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Memory Region Write Protect
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Region is enabled for write accesses</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Region is write protected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GLOBALCS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Combined Chip Select Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CSCOMB not asserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CSCOMB asserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>MASK</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Memory Region Address Mask
</td>
</tr>
<tr>
<td>ALTSEG</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Memory Region Alternate Segment
</td>
</tr>
<tr>
<td>BASE</td>
<td>20</td>
<td>12 - 31</td>
<td>rw</td>
<td><tt>0xfffff000</tt></td>
<td>Memory Region Base Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_BUSRCON0">&nbsp;</a>
<h3>EBU_BUSRCON0</h3>
<h3>"EBU Bus Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_BUSRCON0_ADDR = 0xF8000028</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_BUSRCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00D30040</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_BUSRCONm_t">EBU_BUSRCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_BUSRCON0.bits</b>&nbsp;&quot;EBU Bus Configuration Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_BUSRCONm_MASK = <tt>0xffffffef</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_BUSRCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_BUSRCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>FETBLEN</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Burst Length for Synchronous Burst
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>1 data access (default after reset).</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>2 data accesses.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>4 data accesses.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>8 data accesses.</td></tr>
<tr><td>1xx</td><td>&nbsp;</td><td>reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FBBMSEL</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Synchronous burst buffer mode select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Burst buffer length defined by value in fetblen (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous mode. All data required for transaction is transferred in a single burst.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FDBKEN</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Burst FLASH Clock Feedback Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>BFCLK feedback not used.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Incoming data and control signals (from the Burst FLASH device) are re-synchronised to the BFCLKI input.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BFCMSEL</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Burst Flash Clock Mode Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Burst Flash Clock runs continously with values selected by this register</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Burst Flash Clock is disabled between accesses</td></tr>
</table>
</td>
</tr>
<tr>
<td>NAA</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Enable flash non-array access workaround
</td>
</tr>
<tr>
<td>RES1</td>
<td>8</td>
<td>8 - 15</td>
<td>r</td>
<td><tt>0x0000ff00</tt></td>
<td>Reserved
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Reserved Value</td></tr>
</table>
</td>
</tr>
<tr>
<td>ECSE</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Early Chip Select for Synchronous Burst
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CS is delayed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CS is not delayed.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EBSE</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Early Burst Signal Enable for Synchronous Burst
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>ADV is delayed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ADV is not delayed.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DBA</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Disable Burst Address Wrapping
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Memory Controller automatically re-aligns any non-aligned synchronous burst access so that data can be fetched from the device in a single burst transaction.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Memory Controller always starts any burst access to a synchronous burst device at the address specified by the SRI request. Any required address wrapping must be automatically provided by the Burst FLASH device.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WAITINV</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reversed polarity at WAIT
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>input at WAIT pin is active low (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>input at WAIT pin is active high.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BCGEN</td>
<td>2</td>
<td>20 - 21</td>
<td>rw</td>
<td><tt>0x00300000</tt></td>
<td>Byte Control Signal Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Byte control signals follow chip select timing.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Byte control signals follow control signal timing (RD, RD/WR) (default after reset).</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Byte control signals follow write enable signal timing (RD/WR only).</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>SDRAM access type. Signals used for DQM.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PORTW</td>
<td>2</td>
<td>22 - 23</td>
<td>rw</td>
<td><tt>0x00c00000</tt></td>
<td>Device Addressing Mode
</td>
</tr>
<tr>
<td>WAIT</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>External Wait Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>OFF (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Asynchronous input at WAIT.</td></tr>
<tr><td>2</td><td>&nbsp;</td><td>Synchronous input at WAIT.</td></tr>
<tr><td>3</td><td>&nbsp;</td><td>reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AAP</td>
<td>1</td>
<td>26 - 26</td>
<td>rw</td>
<td><tt>0x04000000</tt></td>
<td>Asynchronous Address phase:
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Clock is enabled at beginning of access.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clock is enabled at after address phase.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RES0</td>
<td>1</td>
<td>27 - 27</td>
<td>r</td>
<td><tt>0x08000000</tt></td>
<td>Reserved, always 0
</td>
</tr>
<tr>
<td>AGEN</td>
<td>4</td>
<td>28 - 31</td>
<td>rw</td>
<td><tt>0xf0000000</tt></td>
<td>Device Type for Region
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffef</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xf7ff00ef</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_BUSRAP0">&nbsp;</a>
<h3>EBU_BUSRAP0</h3>
<h3>"EBU Bus Read Access Parameter Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_BUSRAP0_ADDR = 0xF800002C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_BUSRAPm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xFFFFFFFF</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_BUSRAPm_t">EBU_BUSRAPm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_BUSRAP0.bits</b>&nbsp;&quot;EBU Bus Read Access Parameter Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_BUSRAPm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_BUSRAPm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_BUSRAPm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RDDTACS</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>Recovery Cycles between Different Regions
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected.</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected.</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected.</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected.</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected.</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected.</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected.</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected.</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected.</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RDRECOVC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Recovery Cycles after Read Accesses
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>6 clock cycles selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>7 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WAITRDC</td>
<td>5</td>
<td>7 - 11</td>
<td>rw</td>
<td><tt>0x00000f80</tt></td>
<td>Programmed Wait States for read accesses
<table class="valdesc">
<tr><td>00000</td><td>&nbsp;</td><td>1 wait state.</td></tr>
<tr><td>00001</td><td>&nbsp;</td><td>1 wait states.</td></tr>
<tr><td>00010</td><td>&nbsp;</td><td>2 wait state.</td></tr>
<tr><td>00011</td><td>&nbsp;</td><td>3 wait state.</td></tr>
<tr><td>00100</td><td>&nbsp;</td><td>4 wait state.</td></tr>
<tr><td>00101</td><td>&nbsp;</td><td>5 wait state.</td></tr>
<tr><td>00110</td><td>&nbsp;</td><td>6 wait state.</td></tr>
<tr><td>00111</td><td>&nbsp;</td><td>7 wait state.</td></tr>
<tr><td>01000</td><td>&nbsp;</td><td>8 wait state.</td></tr>
<tr><td>01001</td><td>&nbsp;</td><td>9 wait state.</td></tr>
<tr><td>01010</td><td>&nbsp;</td><td>10 wait state.</td></tr>
<tr><td>01011</td><td>&nbsp;</td><td>11 wait state.</td></tr>
<tr><td>01100</td><td>&nbsp;</td><td>12 wait state.</td></tr>
<tr><td>01101</td><td>&nbsp;</td><td>13 wait state.</td></tr>
<tr><td>01110</td><td>&nbsp;</td><td>14 wait state.</td></tr>
<tr><td>01111</td><td>&nbsp;</td><td>15 wait state.</td></tr>
<tr><td>10000</td><td>&nbsp;</td><td>16 wait state.</td></tr>
<tr><td>10001</td><td>&nbsp;</td><td>17 wait state.</td></tr>
<tr><td>10010</td><td>&nbsp;</td><td>18 wait state.</td></tr>
<tr><td>10011</td><td>&nbsp;</td><td>19 wait state.</td></tr>
<tr><td>10100</td><td>&nbsp;</td><td>20 wait state.</td></tr>
<tr><td>10101</td><td>&nbsp;</td><td>21 wait state.</td></tr>
<tr><td>10110</td><td>&nbsp;</td><td>22 wait state.</td></tr>
<tr><td>10111</td><td>&nbsp;</td><td>23 wait state.</td></tr>
<tr><td>11000</td><td>&nbsp;</td><td>24 wait state.</td></tr>
<tr><td>11001</td><td>&nbsp;</td><td>25 wait state.</td></tr>
<tr><td>11010</td><td>&nbsp;</td><td>26 wait state.</td></tr>
<tr><td>11011</td><td>&nbsp;</td><td>27 wait state.</td></tr>
<tr><td>11100</td><td>&nbsp;</td><td>28 wait state.</td></tr>
<tr><td>11101</td><td>&nbsp;</td><td>29 wait state.</td></tr>
<tr><td>11110</td><td>&nbsp;</td><td>30 wait states.</td></tr>
<tr><td>11111</td><td>&nbsp;</td><td>31 wait states.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DATAC</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Data Hold Cycles for Read Accesses
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected.</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected.</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected.</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected.</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected.</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected.</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected.</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected.</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected.</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EXTCLOCK</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Frequency of external clock at pin BFCLKO or SDCLKO
</td>
</tr>
<tr>
<td>EXTDATA</td>
<td>2</td>
<td>18 - 19</td>
<td>rw</td>
<td><tt>0x000c0000</tt></td>
<td>Extended data
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>external memory outputs data every BFCLK cycle</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>external memory outputs data every two BFCLK cycles</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>external memory outputs data every four BFCLK cycles</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>external memory outputs data every eight BFCLK cycles</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMDDELAY</td>
<td>4</td>
<td>20 - 23</td>
<td>rw</td>
<td><tt>0x00f00000</tt></td>
<td>Command Delay Cycles
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>0 clock cycle selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>6 clock cycles selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>7 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AHOLDC</td>
<td>4</td>
<td>24 - 27</td>
<td>rw</td>
<td><tt>0x0f000000</tt></td>
<td>Address Hold Cycles
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADDRC</td>
<td>4</td>
<td>28 - 31</td>
<td>rw</td>
<td><tt>0xf0000000</tt></td>
<td>Address Cycles
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>2 clock cycle selected</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>3 clock cycle selected</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>4 clock cycle selected</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>5 clock cycle selected</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>6 clock cycles selected</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>7 clock cycles selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_BUSWCON0">&nbsp;</a>
<h3>EBU_BUSWCON0</h3>
<h3>"EBU Bus Write Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_BUSWCON0_ADDR = 0xF8000030</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_BUSWCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00D30000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_BUSWCONm_t">EBU_BUSWCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_BUSWCON0.bits</b>&nbsp;&quot;EBU Bus Write Configuration Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_BUSWCONm_MASK = <tt>0xffffff8f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_BUSWCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_BUSWCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>FETBLEN</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Burst Length for Synchronous Burst
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>1 data access (default after reset).</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>2 data accesses.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>4 data accesses.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>8 data accesses.</td></tr>
<tr><td>1xx</td><td>&nbsp;</td><td>reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FBBMSEL</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Synchronous burst buffer mode select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Burst buffer length defined by value in FETBLEN (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous mode. All data required for transaction transferred in single burst</td></tr>
</table>
</td>
</tr>
<tr>
<td>NAA</td>
<td>1</td>
<td>7 - 7</td>
<td>r</td>
<td><tt>0x00000080</tt></td>
<td>Enable flash non-array access workaround
</td>
</tr>
<tr>
<td>RES0</td>
<td>8</td>
<td>8 - 15</td>
<td>r</td>
<td><tt>0x0000ff00</tt></td>
<td>Reserved
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Reserved Value</td></tr>
</table>
</td>
</tr>
<tr>
<td>ECSE</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Early Chip Select for Synchronous Burst
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CS is delayed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CS is not delayed.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EBSE</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Early Burst Signal Enable for Synchronous Burst
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>ADV is delayed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ADV is not delayed.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RES1</td>
<td>1</td>
<td>18 - 18</td>
<td>r</td>
<td><tt>0x00040000</tt></td>
<td>Reserved, always reads 0
</td>
</tr>
<tr>
<td>WAITINV</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reversed polarity at WAIT
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>input at WAIT pin is active low (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>input at WAIT pin is active high.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BCGEN</td>
<td>2</td>
<td>20 - 21</td>
<td>rw</td>
<td><tt>0x00300000</tt></td>
<td>Byte Control Signal Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Byte control signals follow chip select timing.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Byte control signals follow control signal timing (RD, RD/WR) (default after reset).</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Byte control signals follow write enable signal timing (RD/WR only).</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PORTW</td>
<td>2</td>
<td>22 - 23</td>
<td>r</td>
<td><tt>0x00c00000</tt></td>
<td>Device Addressing Mode
</td>
</tr>
<tr>
<td>WAIT</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>External Wait Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>OFF (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Asynchronous input at WAIT.</td></tr>
<tr><td>2</td><td>&nbsp;</td><td>Synchronous input at WAIT.</td></tr>
<tr><td>3</td><td>&nbsp;</td><td>reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AAP</td>
<td>1</td>
<td>26 - 26</td>
<td>rw</td>
<td><tt>0x04000000</tt></td>
<td>Asynchronous Address phase:
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Clock is enabled at beginning of access.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clock is enabled at after address phase.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LOCKCS</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>Lock Chip Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Chip Select cannot be locked (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Chip Select will be automatically locked when written to from the processor data port.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AGEN</td>
<td>4</td>
<td>28 - 31</td>
<td>rw</td>
<td><tt>0xf0000000</tt></td>
<td>Device Type for Region
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffff8f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xff3b000f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_BUSWAP0">&nbsp;</a>
<h3>EBU_BUSWAP0</h3>
<h3>"EBU Bus Write Access Parameter Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_BUSWAP0_ADDR = 0xF8000034</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_BUSWAPm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xFFFFFFFF</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_BUSWAPm_t">EBU_BUSWAPm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_BUSWAP0.bits</b>&nbsp;&quot;EBU Bus Write Access Parameter Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_BUSWAPm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_BUSWAPm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_BUSWAPm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WRDTACS</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>Recovery Cycles between Different Regions
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected.</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected.</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected.</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected.</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected.</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected.</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected.</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected.</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected.</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRRECOVC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Recovery Cycles after Write Accesses
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>6 clock cycles selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>7 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WAITWRC</td>
<td>5</td>
<td>7 - 11</td>
<td>rw</td>
<td><tt>0x00000f80</tt></td>
<td>Programmed Wait States for write accesses
<table class="valdesc">
<tr><td>00000</td><td>&nbsp;</td><td>1 wait state.</td></tr>
<tr><td>00001</td><td>&nbsp;</td><td>1 wait states.</td></tr>
<tr><td>00010</td><td>&nbsp;</td><td>2 wait state.</td></tr>
<tr><td>00011</td><td>&nbsp;</td><td>3 wait state.</td></tr>
<tr><td>00100</td><td>&nbsp;</td><td>4 wait state.</td></tr>
<tr><td>00101</td><td>&nbsp;</td><td>5 wait state.</td></tr>
<tr><td>00110</td><td>&nbsp;</td><td>6 wait state.</td></tr>
<tr><td>00111</td><td>&nbsp;</td><td>7 wait state.</td></tr>
<tr><td>01000</td><td>&nbsp;</td><td>8 wait state.</td></tr>
<tr><td>01001</td><td>&nbsp;</td><td>9 wait state.</td></tr>
<tr><td>01010</td><td>&nbsp;</td><td>10 wait state.</td></tr>
<tr><td>01011</td><td>&nbsp;</td><td>11 wait state.</td></tr>
<tr><td>01100</td><td>&nbsp;</td><td>12 wait state.</td></tr>
<tr><td>01101</td><td>&nbsp;</td><td>13 wait state.</td></tr>
<tr><td>01110</td><td>&nbsp;</td><td>14 wait state.</td></tr>
<tr><td>01111</td><td>&nbsp;</td><td>15 wait state.</td></tr>
<tr><td>10000</td><td>&nbsp;</td><td>16 wait state.</td></tr>
<tr><td>10001</td><td>&nbsp;</td><td>17 wait state.</td></tr>
<tr><td>10010</td><td>&nbsp;</td><td>18 wait state.</td></tr>
<tr><td>10011</td><td>&nbsp;</td><td>19 wait state.</td></tr>
<tr><td>10100</td><td>&nbsp;</td><td>20 wait state.</td></tr>
<tr><td>10101</td><td>&nbsp;</td><td>21 wait state.</td></tr>
<tr><td>10110</td><td>&nbsp;</td><td>22 wait state.</td></tr>
<tr><td>10111</td><td>&nbsp;</td><td>23 wait state.</td></tr>
<tr><td>11000</td><td>&nbsp;</td><td>24 wait state.</td></tr>
<tr><td>11001</td><td>&nbsp;</td><td>25 wait state.</td></tr>
<tr><td>11010</td><td>&nbsp;</td><td>26 wait state.</td></tr>
<tr><td>11011</td><td>&nbsp;</td><td>27 wait state.</td></tr>
<tr><td>11100</td><td>&nbsp;</td><td>28 wait state.</td></tr>
<tr><td>11101</td><td>&nbsp;</td><td>29 wait state.</td></tr>
<tr><td>11110</td><td>&nbsp;</td><td>30 wait states.</td></tr>
<tr><td>11111</td><td>&nbsp;</td><td>31 wait states.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DATAC</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Data Hold Cycles for Write Accesses
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected.</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected.</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected.</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected.</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected.</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected.</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected.</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected.</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected.</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EXTCLOCK</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Frequency of external clock at pin BFCLKO or SDCLKO
</td>
</tr>
<tr>
<td>EXTDATA</td>
<td>2</td>
<td>18 - 19</td>
<td>rw</td>
<td><tt>0x000c0000</tt></td>
<td>Extended data
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>external memory outputs data every BFCLK cycle</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>external memory outputs data every two BFCLK cycles</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>external memory outputs data every four BFCLK cycles</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>external memory outputs data every eight BFCLK cycles</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMDDELAY</td>
<td>4</td>
<td>20 - 23</td>
<td>rw</td>
<td><tt>0x00f00000</tt></td>
<td>Command Delay Cycles
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>0 clock cycles selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>1 clock cycles selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>2 clock cycles selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>3 clock cycles selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>4 clock cycles selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>5 clock cycles selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>6 clock cycles selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>7 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AHOLDC</td>
<td>4</td>
<td>24 - 27</td>
<td>rw</td>
<td><tt>0x0f000000</tt></td>
<td>Address Hold Cycles
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADDRC</td>
<td>4</td>
<td>28 - 31</td>
<td>rw</td>
<td><tt>0xf0000000</tt></td>
<td>Address Cycles
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_BUSRCON1">&nbsp;</a>
<h3>EBU_BUSRCON1</h3>
<h3>"EBU Bus Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_BUSRCON1_ADDR = 0xF8000038</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_BUSRCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00D30040</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_BUSRCONm_t">EBU_BUSRCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_BUSRCON1.bits</b>&nbsp;&quot;EBU Bus Configuration Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_BUSRCONm_MASK = <tt>0xffffffef</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_BUSRCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_BUSRCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>FETBLEN</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Burst Length for Synchronous Burst
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>1 data access (default after reset).</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>2 data accesses.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>4 data accesses.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>8 data accesses.</td></tr>
<tr><td>1xx</td><td>&nbsp;</td><td>reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FBBMSEL</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Synchronous burst buffer mode select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Burst buffer length defined by value in fetblen (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous mode. All data required for transaction is transferred in a single burst.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FDBKEN</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Burst FLASH Clock Feedback Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>BFCLK feedback not used.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Incoming data and control signals (from the Burst FLASH device) are re-synchronised to the BFCLKI input.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BFCMSEL</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Burst Flash Clock Mode Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Burst Flash Clock runs continously with values selected by this register</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Burst Flash Clock is disabled between accesses</td></tr>
</table>
</td>
</tr>
<tr>
<td>NAA</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Enable flash non-array access workaround
</td>
</tr>
<tr>
<td>RES1</td>
<td>8</td>
<td>8 - 15</td>
<td>r</td>
<td><tt>0x0000ff00</tt></td>
<td>Reserved
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Reserved Value</td></tr>
</table>
</td>
</tr>
<tr>
<td>ECSE</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Early Chip Select for Synchronous Burst
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CS is delayed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CS is not delayed.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EBSE</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Early Burst Signal Enable for Synchronous Burst
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>ADV is delayed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ADV is not delayed.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DBA</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Disable Burst Address Wrapping
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Memory Controller automatically re-aligns any non-aligned synchronous burst access so that data can be fetched from the device in a single burst transaction.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Memory Controller always starts any burst access to a synchronous burst device at the address specified by the SRI request. Any required address wrapping must be automatically provided by the Burst FLASH device.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WAITINV</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reversed polarity at WAIT
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>input at WAIT pin is active low (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>input at WAIT pin is active high.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BCGEN</td>
<td>2</td>
<td>20 - 21</td>
<td>rw</td>
<td><tt>0x00300000</tt></td>
<td>Byte Control Signal Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Byte control signals follow chip select timing.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Byte control signals follow control signal timing (RD, RD/WR) (default after reset).</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Byte control signals follow write enable signal timing (RD/WR only).</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>SDRAM access type. Signals used for DQM.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PORTW</td>
<td>2</td>
<td>22 - 23</td>
<td>rw</td>
<td><tt>0x00c00000</tt></td>
<td>Device Addressing Mode
</td>
</tr>
<tr>
<td>WAIT</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>External Wait Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>OFF (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Asynchronous input at WAIT.</td></tr>
<tr><td>2</td><td>&nbsp;</td><td>Synchronous input at WAIT.</td></tr>
<tr><td>3</td><td>&nbsp;</td><td>reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AAP</td>
<td>1</td>
<td>26 - 26</td>
<td>rw</td>
<td><tt>0x04000000</tt></td>
<td>Asynchronous Address phase:
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Clock is enabled at beginning of access.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clock is enabled at after address phase.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RES0</td>
<td>1</td>
<td>27 - 27</td>
<td>r</td>
<td><tt>0x08000000</tt></td>
<td>Reserved, always 0
</td>
</tr>
<tr>
<td>AGEN</td>
<td>4</td>
<td>28 - 31</td>
<td>rw</td>
<td><tt>0xf0000000</tt></td>
<td>Device Type for Region
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffef</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xf7ff00ef</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_BUSRAP1">&nbsp;</a>
<h3>EBU_BUSRAP1</h3>
<h3>"EBU Bus Read Access Parameter Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_BUSRAP1_ADDR = 0xF800003C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_BUSRAPm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xFFFFFFFF</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_BUSRAPm_t">EBU_BUSRAPm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_BUSRAP1.bits</b>&nbsp;&quot;EBU Bus Read Access Parameter Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_BUSRAPm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_BUSRAPm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_BUSRAPm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RDDTACS</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>Recovery Cycles between Different Regions
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected.</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected.</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected.</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected.</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected.</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected.</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected.</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected.</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected.</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RDRECOVC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Recovery Cycles after Read Accesses
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>6 clock cycles selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>7 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WAITRDC</td>
<td>5</td>
<td>7 - 11</td>
<td>rw</td>
<td><tt>0x00000f80</tt></td>
<td>Programmed Wait States for read accesses
<table class="valdesc">
<tr><td>00000</td><td>&nbsp;</td><td>1 wait state.</td></tr>
<tr><td>00001</td><td>&nbsp;</td><td>1 wait states.</td></tr>
<tr><td>00010</td><td>&nbsp;</td><td>2 wait state.</td></tr>
<tr><td>00011</td><td>&nbsp;</td><td>3 wait state.</td></tr>
<tr><td>00100</td><td>&nbsp;</td><td>4 wait state.</td></tr>
<tr><td>00101</td><td>&nbsp;</td><td>5 wait state.</td></tr>
<tr><td>00110</td><td>&nbsp;</td><td>6 wait state.</td></tr>
<tr><td>00111</td><td>&nbsp;</td><td>7 wait state.</td></tr>
<tr><td>01000</td><td>&nbsp;</td><td>8 wait state.</td></tr>
<tr><td>01001</td><td>&nbsp;</td><td>9 wait state.</td></tr>
<tr><td>01010</td><td>&nbsp;</td><td>10 wait state.</td></tr>
<tr><td>01011</td><td>&nbsp;</td><td>11 wait state.</td></tr>
<tr><td>01100</td><td>&nbsp;</td><td>12 wait state.</td></tr>
<tr><td>01101</td><td>&nbsp;</td><td>13 wait state.</td></tr>
<tr><td>01110</td><td>&nbsp;</td><td>14 wait state.</td></tr>
<tr><td>01111</td><td>&nbsp;</td><td>15 wait state.</td></tr>
<tr><td>10000</td><td>&nbsp;</td><td>16 wait state.</td></tr>
<tr><td>10001</td><td>&nbsp;</td><td>17 wait state.</td></tr>
<tr><td>10010</td><td>&nbsp;</td><td>18 wait state.</td></tr>
<tr><td>10011</td><td>&nbsp;</td><td>19 wait state.</td></tr>
<tr><td>10100</td><td>&nbsp;</td><td>20 wait state.</td></tr>
<tr><td>10101</td><td>&nbsp;</td><td>21 wait state.</td></tr>
<tr><td>10110</td><td>&nbsp;</td><td>22 wait state.</td></tr>
<tr><td>10111</td><td>&nbsp;</td><td>23 wait state.</td></tr>
<tr><td>11000</td><td>&nbsp;</td><td>24 wait state.</td></tr>
<tr><td>11001</td><td>&nbsp;</td><td>25 wait state.</td></tr>
<tr><td>11010</td><td>&nbsp;</td><td>26 wait state.</td></tr>
<tr><td>11011</td><td>&nbsp;</td><td>27 wait state.</td></tr>
<tr><td>11100</td><td>&nbsp;</td><td>28 wait state.</td></tr>
<tr><td>11101</td><td>&nbsp;</td><td>29 wait state.</td></tr>
<tr><td>11110</td><td>&nbsp;</td><td>30 wait states.</td></tr>
<tr><td>11111</td><td>&nbsp;</td><td>31 wait states.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DATAC</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Data Hold Cycles for Read Accesses
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected.</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected.</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected.</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected.</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected.</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected.</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected.</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected.</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected.</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EXTCLOCK</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Frequency of external clock at pin BFCLKO or SDCLKO
</td>
</tr>
<tr>
<td>EXTDATA</td>
<td>2</td>
<td>18 - 19</td>
<td>rw</td>
<td><tt>0x000c0000</tt></td>
<td>Extended data
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>external memory outputs data every BFCLK cycle</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>external memory outputs data every two BFCLK cycles</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>external memory outputs data every four BFCLK cycles</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>external memory outputs data every eight BFCLK cycles</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMDDELAY</td>
<td>4</td>
<td>20 - 23</td>
<td>rw</td>
<td><tt>0x00f00000</tt></td>
<td>Command Delay Cycles
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>0 clock cycle selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>6 clock cycles selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>7 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AHOLDC</td>
<td>4</td>
<td>24 - 27</td>
<td>rw</td>
<td><tt>0x0f000000</tt></td>
<td>Address Hold Cycles
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADDRC</td>
<td>4</td>
<td>28 - 31</td>
<td>rw</td>
<td><tt>0xf0000000</tt></td>
<td>Address Cycles
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>2 clock cycle selected</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>3 clock cycle selected</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>4 clock cycle selected</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>5 clock cycle selected</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>6 clock cycles selected</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>7 clock cycles selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_BUSWCON1">&nbsp;</a>
<h3>EBU_BUSWCON1</h3>
<h3>"EBU Bus Write Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_BUSWCON1_ADDR = 0xF8000040</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_BUSWCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00D30000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_BUSWCONm_t">EBU_BUSWCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_BUSWCON1.bits</b>&nbsp;&quot;EBU Bus Write Configuration Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_BUSWCONm_MASK = <tt>0xffffff8f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_BUSWCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_BUSWCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>FETBLEN</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Burst Length for Synchronous Burst
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>1 data access (default after reset).</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>2 data accesses.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>4 data accesses.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>8 data accesses.</td></tr>
<tr><td>1xx</td><td>&nbsp;</td><td>reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FBBMSEL</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Synchronous burst buffer mode select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Burst buffer length defined by value in FETBLEN (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous mode. All data required for transaction transferred in single burst</td></tr>
</table>
</td>
</tr>
<tr>
<td>NAA</td>
<td>1</td>
<td>7 - 7</td>
<td>r</td>
<td><tt>0x00000080</tt></td>
<td>Enable flash non-array access workaround
</td>
</tr>
<tr>
<td>RES0</td>
<td>8</td>
<td>8 - 15</td>
<td>r</td>
<td><tt>0x0000ff00</tt></td>
<td>Reserved
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Reserved Value</td></tr>
</table>
</td>
</tr>
<tr>
<td>ECSE</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Early Chip Select for Synchronous Burst
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CS is delayed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CS is not delayed.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EBSE</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Early Burst Signal Enable for Synchronous Burst
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>ADV is delayed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ADV is not delayed.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RES1</td>
<td>1</td>
<td>18 - 18</td>
<td>r</td>
<td><tt>0x00040000</tt></td>
<td>Reserved, always reads 0
</td>
</tr>
<tr>
<td>WAITINV</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reversed polarity at WAIT
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>input at WAIT pin is active low (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>input at WAIT pin is active high.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BCGEN</td>
<td>2</td>
<td>20 - 21</td>
<td>rw</td>
<td><tt>0x00300000</tt></td>
<td>Byte Control Signal Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Byte control signals follow chip select timing.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Byte control signals follow control signal timing (RD, RD/WR) (default after reset).</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Byte control signals follow write enable signal timing (RD/WR only).</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PORTW</td>
<td>2</td>
<td>22 - 23</td>
<td>r</td>
<td><tt>0x00c00000</tt></td>
<td>Device Addressing Mode
</td>
</tr>
<tr>
<td>WAIT</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>External Wait Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>OFF (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Asynchronous input at WAIT.</td></tr>
<tr><td>2</td><td>&nbsp;</td><td>Synchronous input at WAIT.</td></tr>
<tr><td>3</td><td>&nbsp;</td><td>reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AAP</td>
<td>1</td>
<td>26 - 26</td>
<td>rw</td>
<td><tt>0x04000000</tt></td>
<td>Asynchronous Address phase:
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Clock is enabled at beginning of access.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clock is enabled at after address phase.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LOCKCS</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>Lock Chip Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Chip Select cannot be locked (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Chip Select will be automatically locked when written to from the processor data port.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AGEN</td>
<td>4</td>
<td>28 - 31</td>
<td>rw</td>
<td><tt>0xf0000000</tt></td>
<td>Device Type for Region
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffff8f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xff3b000f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_BUSWAP1">&nbsp;</a>
<h3>EBU_BUSWAP1</h3>
<h3>"EBU Bus Write Access Parameter Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_BUSWAP1_ADDR = 0xF8000044</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_BUSWAPm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xFFFFFFFF</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_BUSWAPm_t">EBU_BUSWAPm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_BUSWAP1.bits</b>&nbsp;&quot;EBU Bus Write Access Parameter Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_BUSWAPm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_BUSWAPm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_BUSWAPm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WRDTACS</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>Recovery Cycles between Different Regions
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected.</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected.</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected.</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected.</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected.</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected.</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected.</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected.</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected.</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRRECOVC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Recovery Cycles after Write Accesses
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>6 clock cycles selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>7 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WAITWRC</td>
<td>5</td>
<td>7 - 11</td>
<td>rw</td>
<td><tt>0x00000f80</tt></td>
<td>Programmed Wait States for write accesses
<table class="valdesc">
<tr><td>00000</td><td>&nbsp;</td><td>1 wait state.</td></tr>
<tr><td>00001</td><td>&nbsp;</td><td>1 wait states.</td></tr>
<tr><td>00010</td><td>&nbsp;</td><td>2 wait state.</td></tr>
<tr><td>00011</td><td>&nbsp;</td><td>3 wait state.</td></tr>
<tr><td>00100</td><td>&nbsp;</td><td>4 wait state.</td></tr>
<tr><td>00101</td><td>&nbsp;</td><td>5 wait state.</td></tr>
<tr><td>00110</td><td>&nbsp;</td><td>6 wait state.</td></tr>
<tr><td>00111</td><td>&nbsp;</td><td>7 wait state.</td></tr>
<tr><td>01000</td><td>&nbsp;</td><td>8 wait state.</td></tr>
<tr><td>01001</td><td>&nbsp;</td><td>9 wait state.</td></tr>
<tr><td>01010</td><td>&nbsp;</td><td>10 wait state.</td></tr>
<tr><td>01011</td><td>&nbsp;</td><td>11 wait state.</td></tr>
<tr><td>01100</td><td>&nbsp;</td><td>12 wait state.</td></tr>
<tr><td>01101</td><td>&nbsp;</td><td>13 wait state.</td></tr>
<tr><td>01110</td><td>&nbsp;</td><td>14 wait state.</td></tr>
<tr><td>01111</td><td>&nbsp;</td><td>15 wait state.</td></tr>
<tr><td>10000</td><td>&nbsp;</td><td>16 wait state.</td></tr>
<tr><td>10001</td><td>&nbsp;</td><td>17 wait state.</td></tr>
<tr><td>10010</td><td>&nbsp;</td><td>18 wait state.</td></tr>
<tr><td>10011</td><td>&nbsp;</td><td>19 wait state.</td></tr>
<tr><td>10100</td><td>&nbsp;</td><td>20 wait state.</td></tr>
<tr><td>10101</td><td>&nbsp;</td><td>21 wait state.</td></tr>
<tr><td>10110</td><td>&nbsp;</td><td>22 wait state.</td></tr>
<tr><td>10111</td><td>&nbsp;</td><td>23 wait state.</td></tr>
<tr><td>11000</td><td>&nbsp;</td><td>24 wait state.</td></tr>
<tr><td>11001</td><td>&nbsp;</td><td>25 wait state.</td></tr>
<tr><td>11010</td><td>&nbsp;</td><td>26 wait state.</td></tr>
<tr><td>11011</td><td>&nbsp;</td><td>27 wait state.</td></tr>
<tr><td>11100</td><td>&nbsp;</td><td>28 wait state.</td></tr>
<tr><td>11101</td><td>&nbsp;</td><td>29 wait state.</td></tr>
<tr><td>11110</td><td>&nbsp;</td><td>30 wait states.</td></tr>
<tr><td>11111</td><td>&nbsp;</td><td>31 wait states.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DATAC</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Data Hold Cycles for Write Accesses
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected.</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected.</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected.</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected.</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected.</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected.</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected.</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected.</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected.</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EXTCLOCK</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Frequency of external clock at pin BFCLKO or SDCLKO
</td>
</tr>
<tr>
<td>EXTDATA</td>
<td>2</td>
<td>18 - 19</td>
<td>rw</td>
<td><tt>0x000c0000</tt></td>
<td>Extended data
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>external memory outputs data every BFCLK cycle</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>external memory outputs data every two BFCLK cycles</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>external memory outputs data every four BFCLK cycles</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>external memory outputs data every eight BFCLK cycles</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMDDELAY</td>
<td>4</td>
<td>20 - 23</td>
<td>rw</td>
<td><tt>0x00f00000</tt></td>
<td>Command Delay Cycles
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>0 clock cycles selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>1 clock cycles selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>2 clock cycles selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>3 clock cycles selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>4 clock cycles selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>5 clock cycles selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>6 clock cycles selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>7 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AHOLDC</td>
<td>4</td>
<td>24 - 27</td>
<td>rw</td>
<td><tt>0x0f000000</tt></td>
<td>Address Hold Cycles
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADDRC</td>
<td>4</td>
<td>28 - 31</td>
<td>rw</td>
<td><tt>0xf0000000</tt></td>
<td>Address Cycles
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_BUSRCON2">&nbsp;</a>
<h3>EBU_BUSRCON2</h3>
<h3>"EBU Bus Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_BUSRCON2_ADDR = 0xF8000048</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_BUSRCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00D30040</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_BUSRCONm_t">EBU_BUSRCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_BUSRCON2.bits</b>&nbsp;&quot;EBU Bus Configuration Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_BUSRCONm_MASK = <tt>0xffffffef</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_BUSRCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_BUSRCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>FETBLEN</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Burst Length for Synchronous Burst
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>1 data access (default after reset).</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>2 data accesses.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>4 data accesses.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>8 data accesses.</td></tr>
<tr><td>1xx</td><td>&nbsp;</td><td>reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FBBMSEL</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Synchronous burst buffer mode select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Burst buffer length defined by value in fetblen (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous mode. All data required for transaction is transferred in a single burst.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FDBKEN</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Burst FLASH Clock Feedback Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>BFCLK feedback not used.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Incoming data and control signals (from the Burst FLASH device) are re-synchronised to the BFCLKI input.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BFCMSEL</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Burst Flash Clock Mode Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Burst Flash Clock runs continously with values selected by this register</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Burst Flash Clock is disabled between accesses</td></tr>
</table>
</td>
</tr>
<tr>
<td>NAA</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Enable flash non-array access workaround
</td>
</tr>
<tr>
<td>RES1</td>
<td>8</td>
<td>8 - 15</td>
<td>r</td>
<td><tt>0x0000ff00</tt></td>
<td>Reserved
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Reserved Value</td></tr>
</table>
</td>
</tr>
<tr>
<td>ECSE</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Early Chip Select for Synchronous Burst
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CS is delayed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CS is not delayed.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EBSE</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Early Burst Signal Enable for Synchronous Burst
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>ADV is delayed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ADV is not delayed.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DBA</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Disable Burst Address Wrapping
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Memory Controller automatically re-aligns any non-aligned synchronous burst access so that data can be fetched from the device in a single burst transaction.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Memory Controller always starts any burst access to a synchronous burst device at the address specified by the SRI request. Any required address wrapping must be automatically provided by the Burst FLASH device.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WAITINV</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reversed polarity at WAIT
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>input at WAIT pin is active low (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>input at WAIT pin is active high.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BCGEN</td>
<td>2</td>
<td>20 - 21</td>
<td>rw</td>
<td><tt>0x00300000</tt></td>
<td>Byte Control Signal Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Byte control signals follow chip select timing.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Byte control signals follow control signal timing (RD, RD/WR) (default after reset).</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Byte control signals follow write enable signal timing (RD/WR only).</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>SDRAM access type. Signals used for DQM.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PORTW</td>
<td>2</td>
<td>22 - 23</td>
<td>rw</td>
<td><tt>0x00c00000</tt></td>
<td>Device Addressing Mode
</td>
</tr>
<tr>
<td>WAIT</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>External Wait Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>OFF (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Asynchronous input at WAIT.</td></tr>
<tr><td>2</td><td>&nbsp;</td><td>Synchronous input at WAIT.</td></tr>
<tr><td>3</td><td>&nbsp;</td><td>reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AAP</td>
<td>1</td>
<td>26 - 26</td>
<td>rw</td>
<td><tt>0x04000000</tt></td>
<td>Asynchronous Address phase:
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Clock is enabled at beginning of access.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clock is enabled at after address phase.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RES0</td>
<td>1</td>
<td>27 - 27</td>
<td>r</td>
<td><tt>0x08000000</tt></td>
<td>Reserved, always 0
</td>
</tr>
<tr>
<td>AGEN</td>
<td>4</td>
<td>28 - 31</td>
<td>rw</td>
<td><tt>0xf0000000</tt></td>
<td>Device Type for Region
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffef</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xf7ff00ef</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_BUSRAP2">&nbsp;</a>
<h3>EBU_BUSRAP2</h3>
<h3>"EBU Bus Read Access Parameter Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_BUSRAP2_ADDR = 0xF800004C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_BUSRAPm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xFFFFFFFF</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_BUSRAPm_t">EBU_BUSRAPm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_BUSRAP2.bits</b>&nbsp;&quot;EBU Bus Read Access Parameter Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_BUSRAPm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_BUSRAPm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_BUSRAPm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RDDTACS</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>Recovery Cycles between Different Regions
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected.</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected.</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected.</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected.</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected.</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected.</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected.</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected.</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected.</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RDRECOVC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Recovery Cycles after Read Accesses
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>6 clock cycles selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>7 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WAITRDC</td>
<td>5</td>
<td>7 - 11</td>
<td>rw</td>
<td><tt>0x00000f80</tt></td>
<td>Programmed Wait States for read accesses
<table class="valdesc">
<tr><td>00000</td><td>&nbsp;</td><td>1 wait state.</td></tr>
<tr><td>00001</td><td>&nbsp;</td><td>1 wait states.</td></tr>
<tr><td>00010</td><td>&nbsp;</td><td>2 wait state.</td></tr>
<tr><td>00011</td><td>&nbsp;</td><td>3 wait state.</td></tr>
<tr><td>00100</td><td>&nbsp;</td><td>4 wait state.</td></tr>
<tr><td>00101</td><td>&nbsp;</td><td>5 wait state.</td></tr>
<tr><td>00110</td><td>&nbsp;</td><td>6 wait state.</td></tr>
<tr><td>00111</td><td>&nbsp;</td><td>7 wait state.</td></tr>
<tr><td>01000</td><td>&nbsp;</td><td>8 wait state.</td></tr>
<tr><td>01001</td><td>&nbsp;</td><td>9 wait state.</td></tr>
<tr><td>01010</td><td>&nbsp;</td><td>10 wait state.</td></tr>
<tr><td>01011</td><td>&nbsp;</td><td>11 wait state.</td></tr>
<tr><td>01100</td><td>&nbsp;</td><td>12 wait state.</td></tr>
<tr><td>01101</td><td>&nbsp;</td><td>13 wait state.</td></tr>
<tr><td>01110</td><td>&nbsp;</td><td>14 wait state.</td></tr>
<tr><td>01111</td><td>&nbsp;</td><td>15 wait state.</td></tr>
<tr><td>10000</td><td>&nbsp;</td><td>16 wait state.</td></tr>
<tr><td>10001</td><td>&nbsp;</td><td>17 wait state.</td></tr>
<tr><td>10010</td><td>&nbsp;</td><td>18 wait state.</td></tr>
<tr><td>10011</td><td>&nbsp;</td><td>19 wait state.</td></tr>
<tr><td>10100</td><td>&nbsp;</td><td>20 wait state.</td></tr>
<tr><td>10101</td><td>&nbsp;</td><td>21 wait state.</td></tr>
<tr><td>10110</td><td>&nbsp;</td><td>22 wait state.</td></tr>
<tr><td>10111</td><td>&nbsp;</td><td>23 wait state.</td></tr>
<tr><td>11000</td><td>&nbsp;</td><td>24 wait state.</td></tr>
<tr><td>11001</td><td>&nbsp;</td><td>25 wait state.</td></tr>
<tr><td>11010</td><td>&nbsp;</td><td>26 wait state.</td></tr>
<tr><td>11011</td><td>&nbsp;</td><td>27 wait state.</td></tr>
<tr><td>11100</td><td>&nbsp;</td><td>28 wait state.</td></tr>
<tr><td>11101</td><td>&nbsp;</td><td>29 wait state.</td></tr>
<tr><td>11110</td><td>&nbsp;</td><td>30 wait states.</td></tr>
<tr><td>11111</td><td>&nbsp;</td><td>31 wait states.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DATAC</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Data Hold Cycles for Read Accesses
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected.</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected.</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected.</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected.</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected.</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected.</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected.</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected.</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected.</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EXTCLOCK</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Frequency of external clock at pin BFCLKO or SDCLKO
</td>
</tr>
<tr>
<td>EXTDATA</td>
<td>2</td>
<td>18 - 19</td>
<td>rw</td>
<td><tt>0x000c0000</tt></td>
<td>Extended data
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>external memory outputs data every BFCLK cycle</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>external memory outputs data every two BFCLK cycles</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>external memory outputs data every four BFCLK cycles</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>external memory outputs data every eight BFCLK cycles</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMDDELAY</td>
<td>4</td>
<td>20 - 23</td>
<td>rw</td>
<td><tt>0x00f00000</tt></td>
<td>Command Delay Cycles
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>0 clock cycle selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>6 clock cycles selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>7 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AHOLDC</td>
<td>4</td>
<td>24 - 27</td>
<td>rw</td>
<td><tt>0x0f000000</tt></td>
<td>Address Hold Cycles
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADDRC</td>
<td>4</td>
<td>28 - 31</td>
<td>rw</td>
<td><tt>0xf0000000</tt></td>
<td>Address Cycles
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>2 clock cycle selected</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>3 clock cycle selected</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>4 clock cycle selected</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>5 clock cycle selected</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>6 clock cycles selected</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>7 clock cycles selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_BUSWCON2">&nbsp;</a>
<h3>EBU_BUSWCON2</h3>
<h3>"EBU Bus Write Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_BUSWCON2_ADDR = 0xF8000050</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_BUSWCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00D30000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_BUSWCONm_t">EBU_BUSWCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_BUSWCON2.bits</b>&nbsp;&quot;EBU Bus Write Configuration Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_BUSWCONm_MASK = <tt>0xffffff8f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_BUSWCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_BUSWCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>FETBLEN</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Burst Length for Synchronous Burst
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>1 data access (default after reset).</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>2 data accesses.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>4 data accesses.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>8 data accesses.</td></tr>
<tr><td>1xx</td><td>&nbsp;</td><td>reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FBBMSEL</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Synchronous burst buffer mode select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Burst buffer length defined by value in FETBLEN (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous mode. All data required for transaction transferred in single burst</td></tr>
</table>
</td>
</tr>
<tr>
<td>NAA</td>
<td>1</td>
<td>7 - 7</td>
<td>r</td>
<td><tt>0x00000080</tt></td>
<td>Enable flash non-array access workaround
</td>
</tr>
<tr>
<td>RES0</td>
<td>8</td>
<td>8 - 15</td>
<td>r</td>
<td><tt>0x0000ff00</tt></td>
<td>Reserved
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Reserved Value</td></tr>
</table>
</td>
</tr>
<tr>
<td>ECSE</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Early Chip Select for Synchronous Burst
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CS is delayed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CS is not delayed.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EBSE</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Early Burst Signal Enable for Synchronous Burst
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>ADV is delayed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ADV is not delayed.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RES1</td>
<td>1</td>
<td>18 - 18</td>
<td>r</td>
<td><tt>0x00040000</tt></td>
<td>Reserved, always reads 0
</td>
</tr>
<tr>
<td>WAITINV</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reversed polarity at WAIT
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>input at WAIT pin is active low (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>input at WAIT pin is active high.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BCGEN</td>
<td>2</td>
<td>20 - 21</td>
<td>rw</td>
<td><tt>0x00300000</tt></td>
<td>Byte Control Signal Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Byte control signals follow chip select timing.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Byte control signals follow control signal timing (RD, RD/WR) (default after reset).</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Byte control signals follow write enable signal timing (RD/WR only).</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PORTW</td>
<td>2</td>
<td>22 - 23</td>
<td>r</td>
<td><tt>0x00c00000</tt></td>
<td>Device Addressing Mode
</td>
</tr>
<tr>
<td>WAIT</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>External Wait Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>OFF (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Asynchronous input at WAIT.</td></tr>
<tr><td>2</td><td>&nbsp;</td><td>Synchronous input at WAIT.</td></tr>
<tr><td>3</td><td>&nbsp;</td><td>reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AAP</td>
<td>1</td>
<td>26 - 26</td>
<td>rw</td>
<td><tt>0x04000000</tt></td>
<td>Asynchronous Address phase:
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Clock is enabled at beginning of access.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clock is enabled at after address phase.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LOCKCS</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>Lock Chip Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Chip Select cannot be locked (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Chip Select will be automatically locked when written to from the processor data port.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AGEN</td>
<td>4</td>
<td>28 - 31</td>
<td>rw</td>
<td><tt>0xf0000000</tt></td>
<td>Device Type for Region
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffff8f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xff3b000f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_BUSWAP2">&nbsp;</a>
<h3>EBU_BUSWAP2</h3>
<h3>"EBU Bus Write Access Parameter Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_BUSWAP2_ADDR = 0xF8000054</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_BUSWAPm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xFFFFFFFF</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_BUSWAPm_t">EBU_BUSWAPm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_BUSWAP2.bits</b>&nbsp;&quot;EBU Bus Write Access Parameter Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_BUSWAPm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_BUSWAPm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_BUSWAPm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WRDTACS</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>Recovery Cycles between Different Regions
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected.</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected.</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected.</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected.</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected.</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected.</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected.</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected.</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected.</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRRECOVC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Recovery Cycles after Write Accesses
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>6 clock cycles selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>7 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WAITWRC</td>
<td>5</td>
<td>7 - 11</td>
<td>rw</td>
<td><tt>0x00000f80</tt></td>
<td>Programmed Wait States for write accesses
<table class="valdesc">
<tr><td>00000</td><td>&nbsp;</td><td>1 wait state.</td></tr>
<tr><td>00001</td><td>&nbsp;</td><td>1 wait states.</td></tr>
<tr><td>00010</td><td>&nbsp;</td><td>2 wait state.</td></tr>
<tr><td>00011</td><td>&nbsp;</td><td>3 wait state.</td></tr>
<tr><td>00100</td><td>&nbsp;</td><td>4 wait state.</td></tr>
<tr><td>00101</td><td>&nbsp;</td><td>5 wait state.</td></tr>
<tr><td>00110</td><td>&nbsp;</td><td>6 wait state.</td></tr>
<tr><td>00111</td><td>&nbsp;</td><td>7 wait state.</td></tr>
<tr><td>01000</td><td>&nbsp;</td><td>8 wait state.</td></tr>
<tr><td>01001</td><td>&nbsp;</td><td>9 wait state.</td></tr>
<tr><td>01010</td><td>&nbsp;</td><td>10 wait state.</td></tr>
<tr><td>01011</td><td>&nbsp;</td><td>11 wait state.</td></tr>
<tr><td>01100</td><td>&nbsp;</td><td>12 wait state.</td></tr>
<tr><td>01101</td><td>&nbsp;</td><td>13 wait state.</td></tr>
<tr><td>01110</td><td>&nbsp;</td><td>14 wait state.</td></tr>
<tr><td>01111</td><td>&nbsp;</td><td>15 wait state.</td></tr>
<tr><td>10000</td><td>&nbsp;</td><td>16 wait state.</td></tr>
<tr><td>10001</td><td>&nbsp;</td><td>17 wait state.</td></tr>
<tr><td>10010</td><td>&nbsp;</td><td>18 wait state.</td></tr>
<tr><td>10011</td><td>&nbsp;</td><td>19 wait state.</td></tr>
<tr><td>10100</td><td>&nbsp;</td><td>20 wait state.</td></tr>
<tr><td>10101</td><td>&nbsp;</td><td>21 wait state.</td></tr>
<tr><td>10110</td><td>&nbsp;</td><td>22 wait state.</td></tr>
<tr><td>10111</td><td>&nbsp;</td><td>23 wait state.</td></tr>
<tr><td>11000</td><td>&nbsp;</td><td>24 wait state.</td></tr>
<tr><td>11001</td><td>&nbsp;</td><td>25 wait state.</td></tr>
<tr><td>11010</td><td>&nbsp;</td><td>26 wait state.</td></tr>
<tr><td>11011</td><td>&nbsp;</td><td>27 wait state.</td></tr>
<tr><td>11100</td><td>&nbsp;</td><td>28 wait state.</td></tr>
<tr><td>11101</td><td>&nbsp;</td><td>29 wait state.</td></tr>
<tr><td>11110</td><td>&nbsp;</td><td>30 wait states.</td></tr>
<tr><td>11111</td><td>&nbsp;</td><td>31 wait states.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DATAC</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Data Hold Cycles for Write Accesses
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected.</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected.</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected.</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected.</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected.</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected.</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected.</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected.</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected.</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EXTCLOCK</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Frequency of external clock at pin BFCLKO or SDCLKO
</td>
</tr>
<tr>
<td>EXTDATA</td>
<td>2</td>
<td>18 - 19</td>
<td>rw</td>
<td><tt>0x000c0000</tt></td>
<td>Extended data
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>external memory outputs data every BFCLK cycle</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>external memory outputs data every two BFCLK cycles</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>external memory outputs data every four BFCLK cycles</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>external memory outputs data every eight BFCLK cycles</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMDDELAY</td>
<td>4</td>
<td>20 - 23</td>
<td>rw</td>
<td><tt>0x00f00000</tt></td>
<td>Command Delay Cycles
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>0 clock cycles selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>1 clock cycles selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>2 clock cycles selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>3 clock cycles selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>4 clock cycles selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>5 clock cycles selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>6 clock cycles selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>7 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AHOLDC</td>
<td>4</td>
<td>24 - 27</td>
<td>rw</td>
<td><tt>0x0f000000</tt></td>
<td>Address Hold Cycles
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADDRC</td>
<td>4</td>
<td>28 - 31</td>
<td>rw</td>
<td><tt>0xf0000000</tt></td>
<td>Address Cycles
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_BUSRCON3">&nbsp;</a>
<h3>EBU_BUSRCON3</h3>
<h3>"EBU Bus Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_BUSRCON3_ADDR = 0xF8000058</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_BUSRCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00D30040</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_BUSRCONm_t">EBU_BUSRCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_BUSRCON3.bits</b>&nbsp;&quot;EBU Bus Configuration Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_BUSRCONm_MASK = <tt>0xffffffef</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_BUSRCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_BUSRCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>FETBLEN</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Burst Length for Synchronous Burst
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>1 data access (default after reset).</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>2 data accesses.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>4 data accesses.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>8 data accesses.</td></tr>
<tr><td>1xx</td><td>&nbsp;</td><td>reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FBBMSEL</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Synchronous burst buffer mode select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Burst buffer length defined by value in fetblen (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous mode. All data required for transaction is transferred in a single burst.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FDBKEN</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Burst FLASH Clock Feedback Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>BFCLK feedback not used.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Incoming data and control signals (from the Burst FLASH device) are re-synchronised to the BFCLKI input.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BFCMSEL</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Burst Flash Clock Mode Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Burst Flash Clock runs continously with values selected by this register</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Burst Flash Clock is disabled between accesses</td></tr>
</table>
</td>
</tr>
<tr>
<td>NAA</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Enable flash non-array access workaround
</td>
</tr>
<tr>
<td>RES1</td>
<td>8</td>
<td>8 - 15</td>
<td>r</td>
<td><tt>0x0000ff00</tt></td>
<td>Reserved
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Reserved Value</td></tr>
</table>
</td>
</tr>
<tr>
<td>ECSE</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Early Chip Select for Synchronous Burst
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CS is delayed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CS is not delayed.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EBSE</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Early Burst Signal Enable for Synchronous Burst
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>ADV is delayed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ADV is not delayed.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DBA</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Disable Burst Address Wrapping
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Memory Controller automatically re-aligns any non-aligned synchronous burst access so that data can be fetched from the device in a single burst transaction.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Memory Controller always starts any burst access to a synchronous burst device at the address specified by the SRI request. Any required address wrapping must be automatically provided by the Burst FLASH device.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WAITINV</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reversed polarity at WAIT
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>input at WAIT pin is active low (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>input at WAIT pin is active high.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BCGEN</td>
<td>2</td>
<td>20 - 21</td>
<td>rw</td>
<td><tt>0x00300000</tt></td>
<td>Byte Control Signal Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Byte control signals follow chip select timing.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Byte control signals follow control signal timing (RD, RD/WR) (default after reset).</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Byte control signals follow write enable signal timing (RD/WR only).</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>SDRAM access type. Signals used for DQM.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PORTW</td>
<td>2</td>
<td>22 - 23</td>
<td>rw</td>
<td><tt>0x00c00000</tt></td>
<td>Device Addressing Mode
</td>
</tr>
<tr>
<td>WAIT</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>External Wait Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>OFF (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Asynchronous input at WAIT.</td></tr>
<tr><td>2</td><td>&nbsp;</td><td>Synchronous input at WAIT.</td></tr>
<tr><td>3</td><td>&nbsp;</td><td>reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AAP</td>
<td>1</td>
<td>26 - 26</td>
<td>rw</td>
<td><tt>0x04000000</tt></td>
<td>Asynchronous Address phase:
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Clock is enabled at beginning of access.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clock is enabled at after address phase.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RES0</td>
<td>1</td>
<td>27 - 27</td>
<td>r</td>
<td><tt>0x08000000</tt></td>
<td>Reserved, always 0
</td>
</tr>
<tr>
<td>AGEN</td>
<td>4</td>
<td>28 - 31</td>
<td>rw</td>
<td><tt>0xf0000000</tt></td>
<td>Device Type for Region
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffef</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xf7ff00ef</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_BUSRAP3">&nbsp;</a>
<h3>EBU_BUSRAP3</h3>
<h3>"EBU Bus Read Access Parameter Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_BUSRAP3_ADDR = 0xF800005C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_BUSRAPm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xFFFFFFFF</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_BUSRAPm_t">EBU_BUSRAPm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_BUSRAP3.bits</b>&nbsp;&quot;EBU Bus Read Access Parameter Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_BUSRAPm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_BUSRAPm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_BUSRAPm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RDDTACS</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>Recovery Cycles between Different Regions
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected.</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected.</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected.</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected.</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected.</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected.</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected.</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected.</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected.</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RDRECOVC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Recovery Cycles after Read Accesses
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>6 clock cycles selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>7 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WAITRDC</td>
<td>5</td>
<td>7 - 11</td>
<td>rw</td>
<td><tt>0x00000f80</tt></td>
<td>Programmed Wait States for read accesses
<table class="valdesc">
<tr><td>00000</td><td>&nbsp;</td><td>1 wait state.</td></tr>
<tr><td>00001</td><td>&nbsp;</td><td>1 wait states.</td></tr>
<tr><td>00010</td><td>&nbsp;</td><td>2 wait state.</td></tr>
<tr><td>00011</td><td>&nbsp;</td><td>3 wait state.</td></tr>
<tr><td>00100</td><td>&nbsp;</td><td>4 wait state.</td></tr>
<tr><td>00101</td><td>&nbsp;</td><td>5 wait state.</td></tr>
<tr><td>00110</td><td>&nbsp;</td><td>6 wait state.</td></tr>
<tr><td>00111</td><td>&nbsp;</td><td>7 wait state.</td></tr>
<tr><td>01000</td><td>&nbsp;</td><td>8 wait state.</td></tr>
<tr><td>01001</td><td>&nbsp;</td><td>9 wait state.</td></tr>
<tr><td>01010</td><td>&nbsp;</td><td>10 wait state.</td></tr>
<tr><td>01011</td><td>&nbsp;</td><td>11 wait state.</td></tr>
<tr><td>01100</td><td>&nbsp;</td><td>12 wait state.</td></tr>
<tr><td>01101</td><td>&nbsp;</td><td>13 wait state.</td></tr>
<tr><td>01110</td><td>&nbsp;</td><td>14 wait state.</td></tr>
<tr><td>01111</td><td>&nbsp;</td><td>15 wait state.</td></tr>
<tr><td>10000</td><td>&nbsp;</td><td>16 wait state.</td></tr>
<tr><td>10001</td><td>&nbsp;</td><td>17 wait state.</td></tr>
<tr><td>10010</td><td>&nbsp;</td><td>18 wait state.</td></tr>
<tr><td>10011</td><td>&nbsp;</td><td>19 wait state.</td></tr>
<tr><td>10100</td><td>&nbsp;</td><td>20 wait state.</td></tr>
<tr><td>10101</td><td>&nbsp;</td><td>21 wait state.</td></tr>
<tr><td>10110</td><td>&nbsp;</td><td>22 wait state.</td></tr>
<tr><td>10111</td><td>&nbsp;</td><td>23 wait state.</td></tr>
<tr><td>11000</td><td>&nbsp;</td><td>24 wait state.</td></tr>
<tr><td>11001</td><td>&nbsp;</td><td>25 wait state.</td></tr>
<tr><td>11010</td><td>&nbsp;</td><td>26 wait state.</td></tr>
<tr><td>11011</td><td>&nbsp;</td><td>27 wait state.</td></tr>
<tr><td>11100</td><td>&nbsp;</td><td>28 wait state.</td></tr>
<tr><td>11101</td><td>&nbsp;</td><td>29 wait state.</td></tr>
<tr><td>11110</td><td>&nbsp;</td><td>30 wait states.</td></tr>
<tr><td>11111</td><td>&nbsp;</td><td>31 wait states.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DATAC</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Data Hold Cycles for Read Accesses
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected.</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected.</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected.</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected.</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected.</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected.</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected.</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected.</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected.</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EXTCLOCK</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Frequency of external clock at pin BFCLKO or SDCLKO
</td>
</tr>
<tr>
<td>EXTDATA</td>
<td>2</td>
<td>18 - 19</td>
<td>rw</td>
<td><tt>0x000c0000</tt></td>
<td>Extended data
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>external memory outputs data every BFCLK cycle</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>external memory outputs data every two BFCLK cycles</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>external memory outputs data every four BFCLK cycles</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>external memory outputs data every eight BFCLK cycles</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMDDELAY</td>
<td>4</td>
<td>20 - 23</td>
<td>rw</td>
<td><tt>0x00f00000</tt></td>
<td>Command Delay Cycles
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>0 clock cycle selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>6 clock cycles selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>7 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AHOLDC</td>
<td>4</td>
<td>24 - 27</td>
<td>rw</td>
<td><tt>0x0f000000</tt></td>
<td>Address Hold Cycles
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADDRC</td>
<td>4</td>
<td>28 - 31</td>
<td>rw</td>
<td><tt>0xf0000000</tt></td>
<td>Address Cycles
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>2 clock cycle selected</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>3 clock cycle selected</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>4 clock cycle selected</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>5 clock cycle selected</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>6 clock cycles selected</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>7 clock cycles selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_BUSWCON3">&nbsp;</a>
<h3>EBU_BUSWCON3</h3>
<h3>"EBU Bus Write Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_BUSWCON3_ADDR = 0xF8000060</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_BUSWCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00D30000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_BUSWCONm_t">EBU_BUSWCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_BUSWCON3.bits</b>&nbsp;&quot;EBU Bus Write Configuration Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_BUSWCONm_MASK = <tt>0xffffff8f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_BUSWCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_BUSWCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>FETBLEN</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Burst Length for Synchronous Burst
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>1 data access (default after reset).</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>2 data accesses.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>4 data accesses.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>8 data accesses.</td></tr>
<tr><td>1xx</td><td>&nbsp;</td><td>reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FBBMSEL</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Synchronous burst buffer mode select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Burst buffer length defined by value in FETBLEN (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Continuous mode. All data required for transaction transferred in single burst</td></tr>
</table>
</td>
</tr>
<tr>
<td>NAA</td>
<td>1</td>
<td>7 - 7</td>
<td>r</td>
<td><tt>0x00000080</tt></td>
<td>Enable flash non-array access workaround
</td>
</tr>
<tr>
<td>RES0</td>
<td>8</td>
<td>8 - 15</td>
<td>r</td>
<td><tt>0x0000ff00</tt></td>
<td>Reserved
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Reserved Value</td></tr>
</table>
</td>
</tr>
<tr>
<td>ECSE</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Early Chip Select for Synchronous Burst
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CS is delayed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CS is not delayed.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EBSE</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Early Burst Signal Enable for Synchronous Burst
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>ADV is delayed.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>ADV is not delayed.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RES1</td>
<td>1</td>
<td>18 - 18</td>
<td>r</td>
<td><tt>0x00040000</tt></td>
<td>Reserved, always reads 0
</td>
</tr>
<tr>
<td>WAITINV</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Reversed polarity at WAIT
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>input at WAIT pin is active low (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>input at WAIT pin is active high.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BCGEN</td>
<td>2</td>
<td>20 - 21</td>
<td>rw</td>
<td><tt>0x00300000</tt></td>
<td>Byte Control Signal Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Byte control signals follow chip select timing.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Byte control signals follow control signal timing (RD, RD/WR) (default after reset).</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Byte control signals follow write enable signal timing (RD/WR only).</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PORTW</td>
<td>2</td>
<td>22 - 23</td>
<td>r</td>
<td><tt>0x00c00000</tt></td>
<td>Device Addressing Mode
</td>
</tr>
<tr>
<td>WAIT</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>External Wait Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>OFF (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Asynchronous input at WAIT.</td></tr>
<tr><td>2</td><td>&nbsp;</td><td>Synchronous input at WAIT.</td></tr>
<tr><td>3</td><td>&nbsp;</td><td>reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AAP</td>
<td>1</td>
<td>26 - 26</td>
<td>rw</td>
<td><tt>0x04000000</tt></td>
<td>Asynchronous Address phase:
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Clock is enabled at beginning of access.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clock is enabled at after address phase.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LOCKCS</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>Lock Chip Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Chip Select cannot be locked (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Chip Select will be automatically locked when written to from the processor data port.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AGEN</td>
<td>4</td>
<td>28 - 31</td>
<td>rw</td>
<td><tt>0xf0000000</tt></td>
<td>Device Type for Region
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffff8f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xff3b000f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_BUSWAP3">&nbsp;</a>
<h3>EBU_BUSWAP3</h3>
<h3>"EBU Bus Write Access Parameter Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_BUSWAP3_ADDR = 0xF8000064</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_BUSWAPm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xFFFFFFFF</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_BUSWAPm_t">EBU_BUSWAPm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_BUSWAP3.bits</b>&nbsp;&quot;EBU Bus Write Access Parameter Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_BUSWAPm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_BUSWAPm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_BUSWAPm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WRDTACS</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>Recovery Cycles between Different Regions
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected.</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected.</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected.</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected.</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected.</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected.</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected.</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected.</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected.</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WRRECOVC</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Recovery Cycles after Write Accesses
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>6 clock cycles selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>7 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WAITWRC</td>
<td>5</td>
<td>7 - 11</td>
<td>rw</td>
<td><tt>0x00000f80</tt></td>
<td>Programmed Wait States for write accesses
<table class="valdesc">
<tr><td>00000</td><td>&nbsp;</td><td>1 wait state.</td></tr>
<tr><td>00001</td><td>&nbsp;</td><td>1 wait states.</td></tr>
<tr><td>00010</td><td>&nbsp;</td><td>2 wait state.</td></tr>
<tr><td>00011</td><td>&nbsp;</td><td>3 wait state.</td></tr>
<tr><td>00100</td><td>&nbsp;</td><td>4 wait state.</td></tr>
<tr><td>00101</td><td>&nbsp;</td><td>5 wait state.</td></tr>
<tr><td>00110</td><td>&nbsp;</td><td>6 wait state.</td></tr>
<tr><td>00111</td><td>&nbsp;</td><td>7 wait state.</td></tr>
<tr><td>01000</td><td>&nbsp;</td><td>8 wait state.</td></tr>
<tr><td>01001</td><td>&nbsp;</td><td>9 wait state.</td></tr>
<tr><td>01010</td><td>&nbsp;</td><td>10 wait state.</td></tr>
<tr><td>01011</td><td>&nbsp;</td><td>11 wait state.</td></tr>
<tr><td>01100</td><td>&nbsp;</td><td>12 wait state.</td></tr>
<tr><td>01101</td><td>&nbsp;</td><td>13 wait state.</td></tr>
<tr><td>01110</td><td>&nbsp;</td><td>14 wait state.</td></tr>
<tr><td>01111</td><td>&nbsp;</td><td>15 wait state.</td></tr>
<tr><td>10000</td><td>&nbsp;</td><td>16 wait state.</td></tr>
<tr><td>10001</td><td>&nbsp;</td><td>17 wait state.</td></tr>
<tr><td>10010</td><td>&nbsp;</td><td>18 wait state.</td></tr>
<tr><td>10011</td><td>&nbsp;</td><td>19 wait state.</td></tr>
<tr><td>10100</td><td>&nbsp;</td><td>20 wait state.</td></tr>
<tr><td>10101</td><td>&nbsp;</td><td>21 wait state.</td></tr>
<tr><td>10110</td><td>&nbsp;</td><td>22 wait state.</td></tr>
<tr><td>10111</td><td>&nbsp;</td><td>23 wait state.</td></tr>
<tr><td>11000</td><td>&nbsp;</td><td>24 wait state.</td></tr>
<tr><td>11001</td><td>&nbsp;</td><td>25 wait state.</td></tr>
<tr><td>11010</td><td>&nbsp;</td><td>26 wait state.</td></tr>
<tr><td>11011</td><td>&nbsp;</td><td>27 wait state.</td></tr>
<tr><td>11100</td><td>&nbsp;</td><td>28 wait state.</td></tr>
<tr><td>11101</td><td>&nbsp;</td><td>29 wait state.</td></tr>
<tr><td>11110</td><td>&nbsp;</td><td>30 wait states.</td></tr>
<tr><td>11111</td><td>&nbsp;</td><td>31 wait states.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DATAC</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Data Hold Cycles for Write Accesses
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>No Recovery Phase clock cycles available.</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected.</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected.</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected.</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected.</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected.</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected.</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected.</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected.</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected.</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected.</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected.</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected.</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected.</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected.</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EXTCLOCK</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Frequency of external clock at pin BFCLKO or SDCLKO
</td>
</tr>
<tr>
<td>EXTDATA</td>
<td>2</td>
<td>18 - 19</td>
<td>rw</td>
<td><tt>0x000c0000</tt></td>
<td>Extended data
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>external memory outputs data every BFCLK cycle</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>external memory outputs data every two BFCLK cycles</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>external memory outputs data every four BFCLK cycles</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>external memory outputs data every eight BFCLK cycles</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMDDELAY</td>
<td>4</td>
<td>20 - 23</td>
<td>rw</td>
<td><tt>0x00f00000</tt></td>
<td>Command Delay Cycles
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>0 clock cycles selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>1 clock cycles selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>2 clock cycles selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>3 clock cycles selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>4 clock cycles selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>5 clock cycles selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>6 clock cycles selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>7 clock cycles selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AHOLDC</td>
<td>4</td>
<td>24 - 27</td>
<td>rw</td>
<td><tt>0x0f000000</tt></td>
<td>Address Hold Cycles
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADDRC</td>
<td>4</td>
<td>28 - 31</td>
<td>rw</td>
<td><tt>0xf0000000</tt></td>
<td>Address Cycles
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock cycle selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock cycle selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock cycle selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock cycle selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock cycle selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock cycle selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock cycle selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock cycle selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock cycle selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock cycle selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock cycle selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock cycle selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock cycle selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock cycles selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock cycles selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_SDRMCON">&nbsp;</a>
<h3>EBU_SDRMCON</h3>
<h3>"EBU SDRAM Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_SDRMCON_ADDR = 0xF8000068</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_SDRMCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x10000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_SDRMCON_t">EBU_SDRMCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_SDRMCON.bits</b>&nbsp;&quot;EBU SDRAM Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_SDRMCON_MASK = <tt>0xf1ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_SDRMCON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_SDRMCON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CRAS</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>Row to precharge delay counter
</td>
</tr>
<tr>
<td>CRFSH</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Initialization refresh commands counter
</td>
</tr>
<tr>
<td>CRSC</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Mode register set-up time
</td>
</tr>
<tr>
<td>CRP</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Row precharge time counter
</td>
</tr>
<tr>
<td>AWIDTH</td>
<td>2</td>
<td>12 - 13</td>
<td>rw</td>
<td><tt>0x00003000</tt></td>
<td>Width of column address
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>do not use</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address(8:0)</td></tr>
<tr><td>2</td><td>&nbsp;</td><td>Address(9:0)</td></tr>
<tr><td>3</td><td>&nbsp;</td><td>Address(10:0)</td></tr>
</table>
</td>
</tr>
<tr>
<td>CRCD</td>
<td>2</td>
<td>14 - 15</td>
<td>rw</td>
<td><tt>0x0000c000</tt></td>
<td>Row to column delay counter
</td>
</tr>
<tr>
<td>CRC</td>
<td>6</td>
<td>16 - 21</td>
<td>rw</td>
<td><tt>0x003f0000</tt></td>
<td>Refresh cycle time counter
</td>
</tr>
<tr>
<td>BANKM</td>
<td>3</td>
<td>22 - 24</td>
<td>rw</td>
<td><tt>0x01c00000</tt></td>
<td>Mask for bank tag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Reserved; (default after reset)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address bit 21 to 20</td></tr>
<tr><td>2</td><td>&nbsp;</td><td>Address bit 22 to 21</td></tr>
<tr><td>3</td><td>&nbsp;</td><td>Address bit 23 to 22</td></tr>
<tr><td>4</td><td>&nbsp;</td><td>Address bit 24 to 23</td></tr>
<tr><td>5</td><td>&nbsp;</td><td>Address bit 25 to 24</td></tr>
<tr><td>6</td><td>&nbsp;</td><td>Address bit 26 to 25</td></tr>
<tr><td>7</td><td>&nbsp;</td><td>Address bit 26</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLKDIS</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Disable SDRAM clock output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>clock enabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>clock disabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>PWR_MODE</td>
<td>2</td>
<td>29 - 30</td>
<td>rw</td>
<td><tt>0x60000000</tt></td>
<td>Power Save Mode used for gated clock mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>precharge before clock stop (default after reset)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>auto-precharge before clock stop</td></tr>
<tr><td>2</td><td>&nbsp;</td><td>active power down (stop clock without precharge)</td></tr>
<tr><td>3</td><td>&nbsp;</td><td>clock stop power down</td></tr>
</table>
</td>
</tr>
<tr>
<td>SDCMSEL</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>SDRAM clock mode select
<table class="valdesc">
<tr><td>1</td><td>&nbsp;</td><td>clock disabled between accesses</td></tr>
<tr><td>0</td><td>&nbsp;</td><td>clock continuously runs</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xf1ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xf1ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_SDRMOD">&nbsp;</a>
<h3>EBU_SDRMOD</h3>
<h3>"EBU SDRAM Mode Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_SDRMOD_ADDR = 0xF800006C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_SDRMOD_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000020</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_SDRMOD_t">EBU_SDRMOD_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_SDRMOD.bits</b>&nbsp;&quot;EBU SDRAM Mode Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_SDRMOD_MASK = <tt>0xffffbfff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_SDRMOD_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_SDRMOD_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BURSTL</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Burst length
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>1 (default after reset)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>2</td></tr>
<tr><td>2</td><td>&nbsp;</td><td>4</td></tr>
<tr><td>3</td><td>&nbsp;</td><td>8</td></tr>
<tr><td>4</td><td>&nbsp;</td><td>16</td></tr>
</table>
</td>
</tr>
<tr>
<td>BTYP</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Burst type
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Only this value should be written (default after reset)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>CASLAT</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>CAS latency
<table class="valdesc">
<tr><td>2</td><td>&nbsp;</td><td>Two clocks (default after reset)</td></tr>
<tr><td>3</td><td>&nbsp;</td><td>Three clocks</td></tr>
</table>
</td>
</tr>
<tr>
<td>OPMODE</td>
<td>7</td>
<td>7 - 13</td>
<td>rw</td>
<td><tt>0x00003f80</tt></td>
<td>Operation Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Only this value should be written (default after reset)</td></tr>
</table>
</td>
</tr>
<tr>
<td>COLDSTART</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>SDRAM coldstart
</td>
</tr>
<tr>
<td>XOPM</td>
<td>14</td>
<td>16 - 29</td>
<td>rw</td>
<td><tt>0x3fff0000</tt></td>
<td>Extended Operation Mode
</td>
</tr>
<tr>
<td>XBA</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>Extended Operation Bank Select
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffff3fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffbfff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_SDRMREF">&nbsp;</a>
<h3>EBU_SDRMREF</h3>
<h3>"EBU SDRAM Refresh Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_SDRMREF_ADDR = 0xF8000070</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_SDRMREF_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_SDRMREF_t">EBU_SDRMREF_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_SDRMREF.bits</b>&nbsp;&quot;EBU SDRAM Refresh Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_SDRMREF_MASK = <tt>0x0fffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_SDRMREF_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_SDRMREF_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>REFRESHC</td>
<td>6</td>
<td>0 - 5</td>
<td>rw</td>
<td><tt>0x0000003f</tt></td>
<td>Refresh counter period
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No refresh needed (default after reset). Refresh generator is disabled</td></tr>
<tr><td></td><td>&nbsp;</td><td>(All other values). Refresh period is ((erfshc x 64) + refreshc) x 64 clock cycles</td></tr>
</table>
</td>
</tr>
<tr>
<td>REFRESHR</td>
<td>3</td>
<td>6 - 8</td>
<td>rw</td>
<td><tt>0x000001c0</tt></td>
<td>Number of refresh commands
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Only one refresh command is issued (default after reset).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>One additional refresh commands are issued.</td></tr>
<tr><td>2</td><td>&nbsp;</td><td>Two additional refresh commands are issued.</td></tr>
<tr><td>3</td><td>&nbsp;</td><td>Three additional refresh commands are issued.</td></tr>
<tr><td>4</td><td>&nbsp;</td><td>Four additional refresh commands are issued.</td></tr>
<tr><td>5</td><td>&nbsp;</td><td>Five additional refresh commands are issued.</td></tr>
<tr><td>6</td><td>&nbsp;</td><td>Six additional refresh commands are issued.</td></tr>
<tr><td>7</td><td>&nbsp;</td><td>Seven additional refresh commands are issued.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SELFREXST</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Self Refresh Exit Status.
</td>
</tr>
<tr>
<td>SELFREX</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Self Refresh Exit (Power Up).
</td>
</tr>
<tr>
<td>SELFRENST</td>
<td>1</td>
<td>11 - 11</td>
<td>rh</td>
<td><tt>0x00000800</tt></td>
<td>Self Refresh Entry Status.
</td>
</tr>
<tr>
<td>SELFREN</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Self Refresh Entry
</td>
</tr>
<tr>
<td>AUTOSELFR</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Automatic Self Refresh
</td>
</tr>
<tr>
<td>ERFSHC</td>
<td>2</td>
<td>14 - 15</td>
<td>rw</td>
<td><tt>0x0000c000</tt></td>
<td>Extended Refresh Counter Period
</td>
</tr>
<tr>
<td>SELFREX_DLY</td>
<td>8</td>
<td>16 - 23</td>
<td>rw</td>
<td><tt>0x00ff0000</tt></td>
<td>Self Refresh Exit Delay
</td>
</tr>
<tr>
<td>ARFSH</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>Auto Refresh on Self refresh Exit
</td>
</tr>
<tr>
<td>RES_DLY</td>
<td>3</td>
<td>25 - 27</td>
<td>rw</td>
<td><tt>0x0e000000</tt></td>
<td>Delay on Power Down Exit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0fffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0ffff5ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000a00</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_SDRSTAT">&nbsp;</a>
<h3>EBU_SDRSTAT</h3>
<h3>"EBU SDRAM Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_SDRSTAT_ADDR = 0xF8000074</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_SDRSTAT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_SDRSTAT_t">EBU_SDRSTAT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_SDRSTAT.bits</b>&nbsp;&quot;EBU SDRAM Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_SDRSTAT_MASK = <tt>0x0000000f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_SDRSTAT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_SDRSTAT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>REFERR</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>SDRAM Refresh Error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No refresh error.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Refresh error occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SDRMBUSY</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>SDRAM Busy
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Power-up initialization sequence is not running</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Power-up initialization sequence is running</td></tr>
</table>
</td>
</tr>
<tr>
<td>SDERR</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>SDRAM read error
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Reads running successfully</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Read error condition has been detected</td></tr>
</table>
</td>
</tr>
<tr>
<td>DRIFT_WARN</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>DLL Drift Warning
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DLL tracking successfully</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DLL tracking limit has been exceeded</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000000f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000000d</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000000f</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_DLLCON">&nbsp;</a>
<h3>EBU_DLLCON</h3>
<h3>"EBU DLL Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_DLLCON_ADDR = 0xF8000078</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_DLLCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00002000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_DLLCON_t">EBU_DLLCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_DLLCON.bits</b>&nbsp;&quot;EBU DLL Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_DLLCON_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_DLLCON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_DLLCON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DLL_VALUE</td>
<td>9</td>
<td>0 - 8</td>
<td>rwh</td>
<td><tt>0x000001ff</tt></td>
<td>DLL Lock Value
</td>
</tr>
<tr>
<td>RES2</td>
<td>2</td>
<td>9 - 10</td>
<td>r</td>
<td><tt>0x00000600</tt></td>
<td>Reserved
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Reserved Value</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCC_EN</td>
<td>1</td>
<td>11 - 11</td>
<td>r</td>
<td><tt>0x00000800</tt></td>
<td>Duty Cycle Correction Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>DLL_LCK</td>
<td>1</td>
<td>12 - 12</td>
<td>rh</td>
<td><tt>0x00001000</tt></td>
<td>DLL Lock Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DLL is not locked</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DLL is locked</td></tr>
</table>
</td>
</tr>
<tr>
<td>DLL_DIS</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Disable DLL Lock Function
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DLL normal operation</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Lock DLL to value in DLL_value field</td></tr>
</table>
</td>
</tr>
<tr>
<td>DLL_RST</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Reset the DLL
</td>
</tr>
<tr>
<td>ALGO</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Lock Algorithm Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Fast Locking Algorithm</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Slow Locking Algorithm</td></tr>
</table>
</td>
</tr>
<tr>
<td>WR_D_ADJ</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Write Data Adjust
</td>
</tr>
<tr>
<td>RES1</td>
<td>1</td>
<td>19 - 19</td>
<td>r</td>
<td><tt>0x00080000</tt></td>
<td>Reserved
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Reserved Value</td></tr>
</table>
</td>
</tr>
<tr>
<td>RD_DQS_ADJ</td>
<td>3</td>
<td>20 - 22</td>
<td>rw</td>
<td><tt>0x00700000</tt></td>
<td>Read DQS Adjust
</td>
</tr>
<tr>
<td>RES0</td>
<td>4</td>
<td>23 - 26</td>
<td>r</td>
<td><tt>0x07800000</tt></td>
<td>Reserved
</td>
</tr>
<tr>
<td>WIN_EN</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>Drift Window Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Warning Window is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Warning Window is Enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>RD_EN</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Read Delay Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The slave delay lines used to phase shift the incoming DQS signals are disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The slave delay lines used to phase shift the incoming DQS signals are enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WR_EN</td>
<td>1</td>
<td>29 - 29</td>
<td>rw</td>
<td><tt>0x20000000</tt></td>
<td>Write Delay Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The slave delay line used to phase shift the outgoing DQS signals is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The slave delay line used to phase shift the outgoing DQS signals is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AMODE</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>Mode for generating address bits on DDR accesses.
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>DDR control timing</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>early address generation)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>reserved</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>reserved.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffbfff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xf877e1ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000011ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_DDRNCON">&nbsp;</a>
<h3>EBU_DDRNCON</h3>
<h3>"EBU LPDDR NVM Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_DDRNCON_ADDR = 0xF800007C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_DDRNCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_DDRNCON_t">EBU_DDRNCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_DDRNCON.bits</b>&nbsp;&quot;EBU LPDDR NVM Configuration Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_DDRNCON_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_DDRNCON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_DDRNCON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CRCD</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Row to column delay counter
</td>
</tr>
<tr>
<td>CRSC</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Mode register set-up time
</td>
</tr>
<tr>
<td>PAGESIZE</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Device Page Size
<table class="valdesc">
<tr><td>3</td><td>&nbsp;</td><td>Address(3:1)</td></tr>
<tr><td>4</td><td>&nbsp;</td><td>Address(4:1)</td></tr>
<tr><td>5</td><td>&nbsp;</td><td>Address(5:1)</td></tr>
<tr><td>6</td><td>&nbsp;</td><td>Address(6:1)</td></tr>
<tr><td>7</td><td>&nbsp;</td><td>Address(7:1)</td></tr>
<tr><td>8</td><td>&nbsp;</td><td>Address(8:1)</td></tr>
<tr><td>9</td><td>&nbsp;</td><td>Address(9:1)</td></tr>
<tr><td>A</td><td>&nbsp;</td><td>Address(10:1)</td></tr>
<tr><td>B</td><td>&nbsp;</td><td>Address(11:1)</td></tr>
<tr><td>C</td><td>&nbsp;</td><td>Address(12:1)</td></tr>
</table>
</td>
</tr>
<tr>
<td>CRP</td>
<td>4</td>
<td>16 - 19</td>
<td>rw</td>
<td><tt>0x000f0000</tt></td>
<td>PREACTIVE to ACTIVE command delay
</td>
</tr>
<tr>
<td>CSRR</td>
<td>4</td>
<td>20 - 23</td>
<td>rw</td>
<td><tt>0x00f00000</tt></td>
<td>MRS to SRR command delay
</td>
</tr>
<tr>
<td>CSRS</td>
<td>4</td>
<td>24 - 27</td>
<td>rw</td>
<td><tt>0x0f000000</tt></td>
<td>SRR to next command delay
</td>
</tr>
<tr>
<td>MAXADD</td>
<td>3</td>
<td>28 - 30</td>
<td>rw</td>
<td><tt>0x70000000</tt></td>
<td>NVM Device Size
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>SRI Address bits 21 to 0</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>SRI Address bits 22 to 0</td></tr>
<tr><td>2</td><td>&nbsp;</td><td>SRI Address bits 23 to 0</td></tr>
<tr><td>3</td><td>&nbsp;</td><td>SRI Address bits 24 to 0</td></tr>
<tr><td>4</td><td>&nbsp;</td><td>SRI Address bits 25 to 0</td></tr>
<tr><td>5</td><td>&nbsp;</td><td>SRI Address bits 26 to 0</td></tr>
<tr><td>6</td><td>&nbsp;</td><td>SRI Address bits 27 to 0</td></tr>
<tr><td>7</td><td>&nbsp;</td><td>SRI Address bits 28 to 0</td></tr>
</table>
</td>
</tr>
<tr>
<td>MODE</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>Device Operating Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Attached memory is Execute in place technology.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Attached memory is not capable of being used as XIP</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_DDRNMOD">&nbsp;</a>
<h3>EBU_DDRNMOD</h3>
<h3>"EBU DDR NVM Mode Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_DDRNMOD_ADDR = 0xF8000080</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_DDRNMOD_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000024</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_DDRNMOD_t">EBU_DDRNMOD_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_DDRNMOD.bits</b>&nbsp;&quot;EBU DDR NVM Mode Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_DDRNMOD_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_DDRNMOD_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_DDRNMOD_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BURSTL</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Burst length
<table class="valdesc">
<tr><td>010</td><td>&nbsp;</td><td>word burst</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>word burst</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>word burst</td></tr>
</table>
</td>
</tr>
<tr>
<td>BTYP</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Burst type
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Only this value should be written (default after reset)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>reserved. This value is not supported by the memory controller and is reserved in the JEDEC specification</td></tr>
</table>
</td>
</tr>
<tr>
<td>CASLAT</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>CAS latency
<table class="valdesc">
<tr><td>010</td><td>&nbsp;</td><td>Two clocks (default after reset)</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Three clocks</td></tr>
</table>
</td>
</tr>
<tr>
<td>OPMODE</td>
<td>7</td>
<td>7 - 13</td>
<td>rw</td>
<td><tt>0x00003f80</tt></td>
<td>Operation Mode
</td>
</tr>
<tr>
<td>Res</td>
<td>2</td>
<td>14 - 15</td>
<td>r</td>
<td><tt>0x0000c000</tt></td>
<td>Reserved
</td>
</tr>
<tr>
<td>XOPM</td>
<td>14</td>
<td>16 - 29</td>
<td>rw</td>
<td><tt>0x3fff0000</tt></td>
<td>Extended Operation Mode
</td>
</tr>
<tr>
<td>XBA</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>Extended Operation Bank Select
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffff3fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_DDRNMOD2">&nbsp;</a>
<h3>EBU_DDRNMOD2</h3>
<h3>"EBU DDR NVM Extended Mode Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_DDRNMOD2_ADDR = 0xF8000084</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_DDRNMOD2_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_DDRNMOD2_t">EBU_DDRNMOD2_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_DDRNMOD2.bits</b>&nbsp;&quot;EBU DDR NVM Extended Mode Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_DDRNMOD2_MASK = <tt>0xffff0000</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_DDRNMOD2_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_DDRNMOD2_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>XOPM</td>
<td>12</td>
<td>16 - 27</td>
<td>rw</td>
<td><tt>0x0fff0000</tt></td>
<td>Extended Operation Mode
</td>
</tr>
<tr>
<td>DEV_SEL</td>
<td>1</td>
<td>28 - 28</td>
<td>r</td>
<td><tt>0x10000000</tt></td>
<td>Device Select
</td>
</tr>
<tr>
<td>XBA</td>
<td>2</td>
<td>29 - 30</td>
<td>rw</td>
<td><tt>0x60000000</tt></td>
<td>Extended Operation Bank Select
</td>
</tr>
<tr>
<td>ACT</td>
<td>1</td>
<td>31 - 31</td>
<td>rwh</td>
<td><tt>0x80000000</tt></td>
<td>Status Register Operation Active
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffff0000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xefff0000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x80000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_DDRNSRR">&nbsp;</a>
<h3>EBU_DDRNSRR</h3>
<h3>"EBU DDR NVM Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_DDRNSRR_ADDR = 0xF8000088</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_DDRNSRR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_DDRNSRR_t">EBU_DDRNSRR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_DDRNSRR.bits</b>&nbsp;&quot;EBU DDR NVM Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_DDRNSRR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_DDRNSRR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_DDRNSRR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRRDATA0</td>
<td>16</td>
<td>0 - 15</td>
<td>rh</td>
<td><tt>0x0000ffff</tt></td>
<td>Status Register Read Data
</td>
</tr>
<tr>
<td>SRRDATA1</td>
<td>16</td>
<td>16 - 31</td>
<td>rh</td>
<td><tt>0xffff0000</tt></td>
<td>Status Register Read Data
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_DDRNPRLD">&nbsp;</a>
<h3>EBU_DDRNPRLD</h3>
<h3>"EBU DDR NVM Page Preload Register"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_DDRNPRLD_ADDR = 0xF800008C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_DDRNPRLD_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_DDRNPRLD_t">EBU_DDRNPRLD_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_DDRNPRLD.bits</b>&nbsp;&quot;EBU DDR NVM Page Preload Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_DDRNPRLD_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_DDRNPRLD_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_DDRNPRLD_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PAGE</td>
<td>29</td>
<td>0 - 28</td>
<td>rw</td>
<td><tt>0x1fffffff</tt></td>
<td>Preload Page
</td>
</tr>
<tr>
<td>BA</td>
<td>2</td>
<td>29 - 30</td>
<td>rw</td>
<td><tt>0x60000000</tt></td>
<td>Bank Address
</td>
</tr>
<tr>
<td>ACTIVE</td>
<td>1</td>
<td>31 - 31</td>
<td>rh</td>
<td><tt>0x80000000</tt></td>
<td>Preload Active
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x7fffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x80000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_DDRNTAG0">&nbsp;</a>
<h3>EBU_DDRNTAG0</h3>
<h3>"EBU DDR Tag Registers"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_DDRNTAG0_ADDR = 0xF8000090</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_DDRNTAGm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_DDRNTAGm_t">EBU_DDRNTAGm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_DDRNTAG0.bits</b>&nbsp;&quot;EBU DDR Tag Registers&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_DDRNTAGm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_DDRNTAGm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_DDRNTAGm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TAG</td>
<td>31</td>
<td>0 - 30</td>
<td>rh</td>
<td><tt>0x7fffffff</tt></td>
<td>Current Value for Page Tag
</td>
</tr>
<tr>
<td>ACTIVE</td>
<td>1</td>
<td>31 - 31</td>
<td>rwh</td>
<td><tt>0x80000000</tt></td>
<td>Page Tag Active Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Tag Status is Idle. Address is invalid</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Tag Status is Idle. Address is valid</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x80000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_DDRNTAG1">&nbsp;</a>
<h3>EBU_DDRNTAG1</h3>
<h3>"EBU DDR Tag Registers"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_DDRNTAG1_ADDR = 0xF8000094</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_DDRNTAGm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_DDRNTAGm_t">EBU_DDRNTAGm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_DDRNTAG1.bits</b>&nbsp;&quot;EBU DDR Tag Registers&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_DDRNTAGm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_DDRNTAGm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_DDRNTAGm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TAG</td>
<td>31</td>
<td>0 - 30</td>
<td>rh</td>
<td><tt>0x7fffffff</tt></td>
<td>Current Value for Page Tag
</td>
</tr>
<tr>
<td>ACTIVE</td>
<td>1</td>
<td>31 - 31</td>
<td>rwh</td>
<td><tt>0x80000000</tt></td>
<td>Page Tag Active Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Tag Status is Idle. Address is invalid</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Tag Status is Idle. Address is valid</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x80000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_DDRNTAG2">&nbsp;</a>
<h3>EBU_DDRNTAG2</h3>
<h3>"EBU DDR Tag Registers"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_DDRNTAG2_ADDR = 0xF8000098</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_DDRNTAGm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_DDRNTAGm_t">EBU_DDRNTAGm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_DDRNTAG2.bits</b>&nbsp;&quot;EBU DDR Tag Registers&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_DDRNTAGm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_DDRNTAGm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_DDRNTAGm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TAG</td>
<td>31</td>
<td>0 - 30</td>
<td>rh</td>
<td><tt>0x7fffffff</tt></td>
<td>Current Value for Page Tag
</td>
</tr>
<tr>
<td>ACTIVE</td>
<td>1</td>
<td>31 - 31</td>
<td>rwh</td>
<td><tt>0x80000000</tt></td>
<td>Page Tag Active Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Tag Status is Idle. Address is invalid</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Tag Status is Idle. Address is valid</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x80000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EBU_DDRNTAG3">&nbsp;</a>
<h3>EBU_DDRNTAG3</h3>
<h3>"EBU DDR Tag Registers"</h3>

<table>
<tr><td>Address</td><td><tt>EBU_DDRNTAG3_ADDR = 0xF800009C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EBU_DDRNTAGm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EBU_DDRNTAGm_t">EBU_DDRNTAGm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EBU_DDRNTAG3.bits</b>&nbsp;&quot;EBU DDR Tag Registers&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EBU_DDRNTAGm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EBU_DDRNTAGm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EBU_DDRNTAGm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TAG</td>
<td>31</td>
<td>0 - 30</td>
<td>rh</td>
<td><tt>0x7fffffff</tt></td>
<td>Current Value for Page Tag
</td>
</tr>
<tr>
<td>ACTIVE</td>
<td>1</td>
<td>31 - 31</td>
<td>rwh</td>
<td><tt>0x80000000</tt></td>
<td>Page Tag Active Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Tag Status is Idle. Address is invalid</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Tag Status is Idle. Address is valid</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x80000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>




</body>
</html>


