[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=hw_emu.enableDebugWaveform=1
param=hw_emu.enableProfiling=1
param=compiler.vppCurrentWorkingDir=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project
misc=BinaryName=lzw_fpga

[connectivity]
nk=lzw_fpga:1:lzw_fpga_1

[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

