// Seed: 66489013
module module_0;
  logic id_1;
  assign module_2.id_14 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg id_4 = 1, id_5 = 1;
  localparam id_6 = 1;
  logic id_7;
  ;
  assign id_4 = id_5 - (id_2);
  wire id_8 = id_6;
  always id_5 <= id_5;
  assign id_1 = -1;
  assign id_4 = ~id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_11 = 32'd77,
    parameter id_5  = 32'd90,
    parameter id_6  = 32'd76
) (
    input uwire id_0,
    input tri id_1["" : id_11],
    output supply0 id_2,
    output tri1 id_3,
    output uwire id_4,
    output tri _id_5,
    output wor _id_6,
    output supply1 id_7,
    input supply1 id_8,
    output wire id_9,
    output tri1 id_10,
    input tri0 _id_11
    , id_20,
    output wand id_12,
    output wand id_13,
    input tri1 id_14,
    input tri0 id_15,
    output supply0 id_16,
    output tri id_17,
    input wand id_18[id_5 : id_6]
);
  if (1) wire id_21;
  else begin : LABEL_0
    wire id_22, id_23;
  end
  module_0 modCall_1 ();
  assign id_20 = (id_1);
  assign id_16 = id_20;
  logic id_24 = (-1);
  initial $signed(11);
  ;
endmodule
