
---------- Begin Simulation Statistics ----------
final_tick                                29883717500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    209                       # Simulator instruction rate (inst/s)
host_mem_usage                                8739664                       # Number of bytes of host memory used
host_op_rate                                      215                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36250.52                       # Real time elapsed on the host
host_tick_rate                                 722852                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7579226                       # Number of instructions simulated
sim_ops                                       7780223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026204                       # Number of seconds simulated
sim_ticks                                 26203768125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.694966                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  305471                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               315912                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                432                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3663                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            312061                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2702                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3824                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1122                       # Number of indirect misses.
system.cpu.branchPred.lookups                  333378                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7031                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          687                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1967392                       # Number of instructions committed
system.cpu.committedOps                       2002611                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.390792                       # CPI: cycles per instruction
system.cpu.discardedOps                          9981                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1005373                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             78668                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           603470                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2100391                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.294916                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      432                       # number of quiesce instructions executed
system.cpu.numCycles                          6671017                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       432                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1302381     65.03%     65.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1023      0.05%     65.09% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                  81630      4.08%     69.16% # Class of committed instruction
system.cpu.op_class_0::MemWrite                617577     30.84%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2002611                       # Class of committed instruction
system.cpu.quiesceCycles                     35255012                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4570626                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          531                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        562953                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              187146                       # Transaction distribution
system.membus.trans_dist::ReadResp             187678                       # Transaction distribution
system.membus.trans_dist::WriteReq              98466                       # Transaction distribution
system.membus.trans_dist::WriteResp             98466                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          220                       # Transaction distribution
system.membus.trans_dist::WriteClean               16                       # Transaction distribution
system.membus.trans_dist::CleanEvict              284                       # Transaction distribution
system.membus.trans_dist::ReadExReq               151                       # Transaction distribution
system.membus.trans_dist::ReadExResp              151                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            265                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           267                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       280879                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        280879                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       562962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       572488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       561758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       561758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1134868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        40384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10497                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        56153                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     17975656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     17975656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18048769                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            848199                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000028                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005319                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  848175    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              848199                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1409951616                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9612750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              597468                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1906750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7578395                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1131058380                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1331000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2501014                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       625254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3126268                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       625254                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2501014                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3126268                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3126268                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3126268                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6252536                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       232960                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       232960                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       421666                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       421666                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          490                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3794                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7566                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       118896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1105922                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1150978                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1309252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          770                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5962                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10497                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1312092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1901916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     17694724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     18415620                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     20836969                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2148692750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1761917269                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1122082000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2501014                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3751522                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5002029                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     11254565                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5002029                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3751522                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      8753550                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2501014                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      8753550                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      8753550                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     20008115                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1875761                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      8753550                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      1875761                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       12505072                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3751522                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1289891                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5041412                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1875761                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     12505072                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3165652                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      17546484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       186671                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       186671                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        94208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        94208                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        22584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       530434                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       561758                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       722268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16973828                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     17975656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       344274                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       344274    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       344274                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    781482000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1027539000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       720896                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        22528                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1684422171                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12505072                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27511158                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1724438401                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     37515215                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     37567574                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     75082789                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1721937386                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     50072646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27511158                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1799521190                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22544388                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     12189700                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21364740                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4302849                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       380929                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2674689                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20008115                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    627754753                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    210085205                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2501014                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    860349088                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    350142008                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    465188821                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    815330829                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20008115                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    977896762                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    675274026                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2501014                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1675679917                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18432                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16960                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16960                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          265                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          288                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       647235                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        56175                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         703410                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       647235                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       647235                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       647235                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        56175                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        703410                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11468804                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          25280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11971624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        15104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6044416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       179201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              187066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          236                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94444                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     15058445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    437677663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      1875761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1289891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            964747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             456866506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         576406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12505072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    210085205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5002029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       625254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      1875761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            230669725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         576406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     27563517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    647762868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6877789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       625254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3165652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           964747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            687536232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     11291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    265023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006449718750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              343742                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             100354                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      187066                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94444                       # Number of write requests accepted
system.mem_ctrls.readBursts                    187066                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94444                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    197                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5873                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6015584435                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  934345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10920895685                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32191.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58441.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       138                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   174234                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   87889                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                187063                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94444                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  163910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    283                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.826667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.585222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.926174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          533      2.78%      2.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          491      2.56%      5.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          321      1.67%      7.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          236      1.23%      8.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          288      1.50%      9.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          297      1.55%     11.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          337      1.76%     13.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          296      1.54%     14.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16401     85.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19200                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     738.620553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1391.100078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           164     64.82%     64.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.40%     65.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.40%     65.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           33     13.04%     78.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.40%     79.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.79%     79.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           40     15.81%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.40%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.79%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.40%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            7      2.77%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     373.296443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    117.949035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    453.550372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            107     42.29%     42.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            19      7.51%     49.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            18      7.11%     56.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      2.37%     59.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.79%     60.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      2.37%     62.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.40%     62.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.19%     64.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.19%     65.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.79%     66.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.79%     66.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.40%     67.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.40%     67.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.40%     67.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.40%     68.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.40%     68.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11      4.35%     73.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           68     26.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11959616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6044416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11971624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6044416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       456.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       230.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    456.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    230.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26203499375                       # Total gap between requests
system.mem_ctrls.avgGap                      93081.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11456388                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        49152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16192                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5503936                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 15057071.109691787511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 437203838.217065632343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 1875760.759503362468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1289890.821761345491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 959861.951152111287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 617926.396034310805                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12505071.730022417381                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 210043684.318398028612                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5002028.692008966580                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 625253.586501120823                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 1875760.759503362468                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       179201                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          236                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    349028915                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10476254145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     46013335                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     30593595                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     19005695                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  44212813875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  32213846125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 356218176250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1369490000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  42214995000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    342485375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56550.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58460.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     59913.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     57723.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48115.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 187342431.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6291766.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   4141301.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    668696.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 164902324.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    445944.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  21323229710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1417563500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3466439290                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 864                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           432                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     51005914.351852                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    244226531.225121                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          432    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1149125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545332500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             432                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7849162500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  22034555000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1040388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1040388                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1040388                       # number of overall hits
system.cpu.icache.overall_hits::total         1040388                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          265                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            265                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          265                       # number of overall misses
system.cpu.icache.overall_misses::total           265                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11503125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11503125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11503125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11503125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1040653                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1040653                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1040653                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1040653                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000255                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000255                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000255                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000255                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43408.018868                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43408.018868                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43408.018868                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43408.018868                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          265                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          265                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          265                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          265                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11088750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11088750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11088750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11088750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000255                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000255                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000255                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000255                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41844.339623                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41844.339623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41844.339623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41844.339623                       # average overall mshr miss latency
system.cpu.icache.replacements                     92                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1040388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1040388                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          265                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           265                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11503125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11503125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1040653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1040653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000255                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000255                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43408.018868                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43408.018868                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          265                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          265                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11088750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11088750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000255                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000255                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41844.339623                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41844.339623                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           411.806899                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              543101                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                92                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5903.271739                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   411.806899                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.804310                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.804310                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2081571                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2081571                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       134761                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           134761                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       134761                       # number of overall hits
system.cpu.dcache.overall_hits::total          134761                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          540                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          540                       # number of overall misses
system.cpu.dcache.overall_misses::total           540                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     42783000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     42783000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     42783000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     42783000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       135301                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       135301                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       135301                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       135301                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003991                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003991                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003991                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003991                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79227.777778                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79227.777778                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79227.777778                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79227.777778                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          220                       # number of writebacks
system.cpu.dcache.writebacks::total               220                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          122                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          122                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          418                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          418                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          418                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          418                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4733                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4733                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     32873500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     32873500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     32873500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     32873500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10325750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10325750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003089                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003089                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003089                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003089                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78644.736842                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78644.736842                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78644.736842                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78644.736842                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2181.650116                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2181.650116                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    412                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        83603                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           83603                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          280                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           280                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21919500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21919500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        83883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        83883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003338                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003338                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78283.928571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78283.928571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          267                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          267                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          475                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          475                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20966875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20966875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10325750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10325750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003183                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003183                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78527.621723                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78527.621723                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21738.421053                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21738.421053                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        51158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          51158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          260                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          260                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20863500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20863500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        51418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        51418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80244.230769                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80244.230769                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          151                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4258                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4258                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11906625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11906625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002937                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002937                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78851.821192                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78851.821192                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       280879                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       280879                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2931587625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2931587625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10437.190481                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10437.190481                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        57050                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        57050                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       223829                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       223829                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2834548616                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2834548616                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12663.902426                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12663.902426                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.448797                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7433                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               428                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.366822                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.448797                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979392                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979392                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2788654                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2788654                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29883717500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                29884113125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    209                       # Simulator instruction rate (inst/s)
host_mem_usage                                8739664                       # Number of bytes of host memory used
host_op_rate                                      215                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36250.61                       # Real time elapsed on the host
host_tick_rate                                 722861                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7579235                       # Number of instructions simulated
sim_ops                                       7780238                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026204                       # Number of seconds simulated
sim_ticks                                 26204163750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.694374                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  305473                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               315916                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                433                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3665                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            312061                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2702                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3824                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1122                       # Number of indirect misses.
system.cpu.branchPred.lookups                  333384                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7033                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          687                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1967401                       # Number of instructions committed
system.cpu.committedOps                       2002626                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.391098                       # CPI: cycles per instruction
system.cpu.discardedOps                          9988                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1005390                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             78668                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           603473                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2100973                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.294890                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      432                       # number of quiesce instructions executed
system.cpu.numCycles                          6671650                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       432                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1302389     65.03%     65.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1023      0.05%     65.09% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                  81636      4.08%     69.16% # Class of committed instruction
system.cpu.op_class_0::MemWrite                617577     30.84%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2002626                       # Class of committed instruction
system.cpu.quiesceCycles                     35255012                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4570677                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          534                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        562961                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              187146                       # Transaction distribution
system.membus.trans_dist::ReadResp             187682                       # Transaction distribution
system.membus.trans_dist::WriteReq              98466                       # Transaction distribution
system.membus.trans_dist::WriteResp             98466                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          222                       # Transaction distribution
system.membus.trans_dist::WriteClean               16                       # Transaction distribution
system.membus.trans_dist::CleanEvict              286                       # Transaction distribution
system.membus.trans_dist::ReadExReq               151                       # Transaction distribution
system.membus.trans_dist::ReadExResp              151                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            267                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           269                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       280879                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        280879                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       562968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       572494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       561758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       561758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1134880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        40640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10497                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        56409                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     17975656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     17975656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18049153                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            848203                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000028                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005319                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  848179    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              848203                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1409965366                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9612750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              603468                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1906750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7589520                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1131058380                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1341000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2500977                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       625244                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3126221                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       625244                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2500977                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3126221                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3126221                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3126221                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6252441                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       232960                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       232960                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       421666                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       421666                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          490                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3794                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7566                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       118896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1105922                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1150978                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1309252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          770                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5962                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10497                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1312092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1901916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     17694724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     18415620                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     20836969                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2148692750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1761917269                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1122082000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2500977                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3751465                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5001953                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     11254395                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5001953                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3751465                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      8753418                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2500977                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      8753418                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      8753418                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     20007813                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1875732                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      8753418                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      1875732                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       12504883                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3751465                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1289871                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5041336                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1875732                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     12504883                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3165604                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      17546219                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       186671                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       186671                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        94208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        94208                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        22584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       530434                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       561758                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       722268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16973828                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     17975656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       344274                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       344274    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       344274                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    781482000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1027539000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       720896                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        22528                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1684396740                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12504883                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27510742                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1724412366                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     37514649                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     37567007                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     75081656                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1721911389                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     50071890                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27510742                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1799494021                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22544388                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     12189700                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21364740                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4302849                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       380929                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2674689                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20007813                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    627745276                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    210082033                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2500977                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    860336098                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    350136722                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    465181798                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    815318520                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20007813                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    977881998                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    675263831                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2500977                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1675654618                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18560                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17088                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17088                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          267                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          290                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       652110                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        56174                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         708284                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       652110                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       652110                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       652110                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        56174                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        708284                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11468804                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          25408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11971752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        15232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6044544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       179201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              187068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          238                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94446                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     15058218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    437671055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      1875732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1289871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            969617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             456864494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         581282                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12504883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    210082033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5001953                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       625244                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      1875732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            230671128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         581282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     27563101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    647753088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6877686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       625244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3165604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           969617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            687535621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     11291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    265023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006449718750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              343749                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             100354                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      187068                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94446                       # Number of write requests accepted
system.mem_ctrls.readBursts                    187068                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94446                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    197                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5873                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6015745810                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  934355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10921109560                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32191.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58441.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       138                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   174235                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   87889                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                187065                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94446                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  163910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    283                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.826667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.585222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.926174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          533      2.78%      2.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          491      2.56%      5.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          321      1.67%      7.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          236      1.23%      8.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          288      1.50%      9.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          297      1.55%     11.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          337      1.76%     13.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          296      1.54%     14.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16401     85.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19200                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     738.620553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1391.100078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           164     64.82%     64.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.40%     65.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.40%     65.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           33     13.04%     78.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.40%     79.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.79%     79.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           40     15.81%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.40%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.79%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.40%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            7      2.77%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     373.296443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    117.949035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    453.550372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            107     42.29%     42.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            19      7.51%     49.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            18      7.11%     56.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      2.37%     59.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.79%     60.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      2.37%     62.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.40%     62.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.19%     64.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.19%     65.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.79%     66.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.79%     66.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.40%     67.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.40%     67.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.40%     67.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.40%     68.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.40%     68.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11      4.35%     73.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           68     26.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11959744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6044416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11971752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6044544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       456.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       230.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    456.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    230.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26204120000                       # Total gap between requests
system.mem_ctrls.avgGap                      93082.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11456388                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        49152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16192                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5503936                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 15056843.781171990559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 437197237.404685378075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 1875732.439658563817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1289871.347258696798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 964732.179251474910                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 617917.066710438346                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12504882.931057091802                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 210040513.122652143240                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5001953.172422837466                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 625244.146552854683                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 1875732.439658563817                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       179201                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          397                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          238                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    349028915                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10476254145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     46013335                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     30593595                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     19219570                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  44212813875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  32213846125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 356218176250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1369490000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  42214995000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    342485375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56550.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58460.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     59913.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     57723.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48412.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 185768125.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6291766.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   4141301.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    668696.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 164902324.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    445944.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  21323229710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1417710000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3466688415                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 864                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           432                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     51005914.351852                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    244226531.225121                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          432    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1149125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545332500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             432                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7849558125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  22034555000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1040397                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1040397                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1040397                       # number of overall hits
system.cpu.icache.overall_hits::total         1040397                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          267                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            267                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          267                       # number of overall misses
system.cpu.icache.overall_misses::total           267                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11589375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11589375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11589375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11589375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1040664                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1040664                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1040664                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1040664                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000257                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000257                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000257                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000257                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43405.898876                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43405.898876                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43405.898876                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43405.898876                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          267                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          267                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          267                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          267                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11172125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11172125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11172125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11172125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000257                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000257                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000257                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000257                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41843.164794                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41843.164794                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41843.164794                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41843.164794                       # average overall mshr miss latency
system.cpu.icache.replacements                     94                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1040397                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1040397                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          267                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           267                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11589375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11589375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1040664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1040664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000257                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000257                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43405.898876                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43405.898876                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11172125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11172125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000257                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000257                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41843.164794                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41843.164794                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           411.806932                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2655009                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               508                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5226.395669                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   411.806932                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.804310                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.804310                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2081595                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2081595                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       134765                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           134765                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       134765                       # number of overall hits
system.cpu.dcache.overall_hits::total          134765                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          542                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            542                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          542                       # number of overall misses
system.cpu.dcache.overall_misses::total           542                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     43064250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     43064250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     43064250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     43064250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       135307                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       135307                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       135307                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       135307                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004006                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004006                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004006                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79454.335793                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79454.335793                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79454.335793                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79454.335793                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          222                       # number of writebacks
system.cpu.dcache.writebacks::total               222                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          122                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          122                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          420                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          420                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4733                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4733                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     33151750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     33151750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     33151750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     33151750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10325750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10325750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003104                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003104                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003104                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003104                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78932.738095                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78932.738095                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78932.738095                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78932.738095                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2181.650116                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2181.650116                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    414                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        83607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           83607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22200750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22200750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        83889                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        83889                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003362                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003362                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78726.063830                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78726.063830                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          269                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          269                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          475                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          475                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21245125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21245125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10325750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10325750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78978.159851                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78978.159851                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21738.421053                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21738.421053                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        51158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          51158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          260                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          260                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20863500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20863500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        51418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        51418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80244.230769                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80244.230769                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          151                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4258                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4258                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11906625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11906625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002937                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002937                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78851.821192                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78851.821192                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       280879                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       280879                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2931587625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2931587625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10437.190481                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10437.190481                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        57050                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        57050                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       223829                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       223829                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2834548616                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2834548616                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12663.902426                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12663.902426                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.448805                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              139074                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               932                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            149.221030                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.448805                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979392                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979392                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2788680                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2788680                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29884113125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
