#ifndef BUFFER_STAGES_HPP
#define BUFFEr_StAGES_HPP

#include "global.hpp"
#include "predictor.hpp"

#define funct3B 0b00000000000000000111000000000000

using u32 = unsigned int;
using u8  = unsigned char;

u32 discard_clk;
class predictor pred;
namespace STAGE{
    u32 STALL_post_D_F_W_bubble,discard_flag,stall_all = 0,stall_clk = 0;   //flag
    object_num out_obn;                         //op object
    IF_ID_buffer IF_ID,res_IF_ID;               //buffer
	ID_EX_buffer ID_EX,res_ID_EX;
	EX_MEM_buffer EX_MEM,res_EX_MEM;
	MEM_WB_buffer MEM_WB,res_MEM_WB;

    /*forwarding*/
void Epreforwarding(u32 regd,u32 rd,u32 ld_flag){
    ID_EX.Efregd = regd;
    ID_EX.Efrd   = rd;
    ID_EX.ld_flag = ld_flag;
}
void Mpreforwarding(u32 regd,u32 rd){
    ID_EX.Mfregd = regd;
    ID_EX.Mfrd   = rd;
}
void Wpreforwarding(u32 regd,u32 rd){
    ID_EX.Wfrd = rd;
    ID_EX.Wfregd = regd;
}
void forwarding(){
    //the forwarding after STALL
    if(STALL_post_D_F_W_bubble){
        if(ID_EX.Mfrd != 0 && ID_EX.rs1 == ID_EX.Mfrd)ID_EX.reg1 = ID_EX.Mfregd;
        if(ID_EX.Mfrd != 0 && ID_EX.rs2 == ID_EX.Mfrd)ID_EX.reg2 = ID_EX.Mfregd;
        STALL_post_D_F_W_bubble = 0;
        return ;
    }
    //watch the zero !
    if(ID_EX.Wfrd != 0 && ID_EX.rs1 == ID_EX.Wfrd)ID_EX.reg1 = ID_EX.Wfregd; 
    if(ID_EX.Wfrd != 0 && ID_EX.rs2 == ID_EX.Wfrd)ID_EX.reg2 = ID_EX.Wfregd;
                                                                                    
    if(ID_EX.Mfrd != 0 && ID_EX.rs1 == ID_EX.Mfrd)ID_EX.reg1 = ID_EX.Mfregd;
    if(ID_EX.Mfrd != 0 && ID_EX.rs2 == ID_EX.Mfrd)ID_EX.reg2 = ID_EX.Mfregd;

    if(ID_EX.ld_flag && ID_EX.Efrd != 0 && (ID_EX.rs1 == ID_EX.Efrd || ID_EX.rs2 == ID_EX.Efrd)) {
		STALL_post_D_F_W_bubble = 1;
    } else {
        if(ID_EX.Efrd != 0 && ID_EX.rs1 == ID_EX.Efrd)ID_EX.reg1 = ID_EX.Efregd;
        if(ID_EX.Efrd != 0 && ID_EX.rs2 == ID_EX.Efrd)ID_EX.reg2 = ID_EX.Efregd;
        STALL_post_D_F_W_bubble = 0;    //remember to do this
    }//keep the EX forwarding later
}


    /*update & discard*/
void updateALL(){
    if(discard_flag == 2 || STALL_post_D_F_W_bubble && discard_flag)printf("false\n");
    if(discard_flag && discard_clk == virtual_clk){
    	PC = res_EX_MEM.iniPC;
        res_IF_ID.obn = none;
        res_ID_EX.obn = none;
    }
    if(discard_flag && discard_clk + 1 == virtual_clk){
        //res_ID_EX.obn = none;// EX MEM
        res_EX_MEM.obn = none;
    }
    
    if(discard_flag && discard_clk + 2 == virtual_clk){
        //res_EX_MEM.obn = none;// MEM WB
        res_MEM_WB.obn = none;
        discard_flag = 0;
    }

    if(STALL_post_D_F_W_bubble){EX_MEM.obn = none;}//the update after the STALL operation.
    else {
        IF_ID = res_IF_ID;
        ID_EX = res_ID_EX;
        EX_MEM= res_EX_MEM;
    }
    forwarding();
    MEM_WB= res_MEM_WB;//update ÔºÅ
    
    res_IF_ID.obn = none;res_ID_EX.obn = none;res_EX_MEM.obn= none;res_MEM_WB.obn= none;
}
void RES_IF_ID_up(u32 iniPC,u32 predPC,u32 code,object_num obn){
    res_IF_ID.obn  = obn;
    res_IF_ID.iniPC   = iniPC;
    res_IF_ID.predPC = predPC;
    res_IF_ID.code = code;
}
void RES_ID_EX_up(  object_num obn,
                u32 rd = 0,u32 rs1 = 0,u32 rs2 = 0,
                u32 imm = 0,u32 shamt = 0,
                u32 regd = 0,u32 reg1 = 0,u32 reg2 = 0,
                u32 iniPC = 0,u32 predPC = 0,
                OPflag opflag = LUI
                ){

    res_ID_EX.obn = obn;
    res_ID_EX.opflag = opflag;
    res_ID_EX.imm = imm;
    res_ID_EX.rd = rd;
    res_ID_EX.rs1 = rs1;
    res_ID_EX.rs2 = rs2;    //prepare for data hazard (judge the forwarding ...)
    res_ID_EX.opflag = opflag;
    res_ID_EX.shamt = shamt;

    res_ID_EX.regd = reg[rd];
    res_ID_EX.reg1 = reg[rs1];
    res_ID_EX.reg2 = reg[rs2];
    
    res_ID_EX.iniPC = iniPC;
    res_ID_EX.predPC = predPC;
}
void RES_EX_MEM_up(object_num obn,u32 esc_flag,
                u32 ld_dest = 0,u32 ld_flag = 0,
                u32 st_dest = 0,u32 st_flag = 0,
                u32 regd = 0,u32 reg2 = 0,
                u32 rd = 0,u32 rs1 = 0,u32 rs2 = 0,
                u32 iniPC = 0,u32 predPC = 0,
                OPflag opflag = LUI){
    res_EX_MEM.obn = obn;res_EX_MEM.esc_flag = esc_flag;
    res_EX_MEM.ld_dest = ld_dest;res_EX_MEM.st_flag = st_flag;
    res_EX_MEM.ld_flag = ld_flag;res_EX_MEM.st_dest = st_dest;
    res_EX_MEM.regd = regd;res_EX_MEM.opflag = opflag;res_EX_MEM.rd = rd;
    res_EX_MEM.rs1 = rs1;res_EX_MEM.rs2 = rs2;
    res_EX_MEM.reg2 = reg2;
    res_EX_MEM.iniPC = iniPC;           
    res_EX_MEM.predPC= predPC;                
}
void RES_MEM_WB_up(object_num obn,
                u32 esc_flag = 0,OPflag opflag = LUI,
                u32 iniPC = 0,u32 predPC = 0,
                u32 rd = 0,u32 regd = 0){
    res_MEM_WB.obn = obn;
    res_MEM_WB.esc_flag = esc_flag;
    res_MEM_WB.opflag = opflag;
    res_MEM_WB.iniPC = iniPC;
    res_MEM_WB.predPC= predPC;
    res_MEM_WB.rd = rd;
    res_MEM_WB.regd = regd;
}


bool isBranch(OPflag opflag){
    switch (opflag) {
        case BEQ:case BNE:case BLT:case BGE:case BLTU:case BGEU:
            return true;
        default:
            return false;
    }
}

/*5 Stages*/
    /*Instruction Fetch*/
void IF(){
    object_num obn = one;
    if(STALL_post_D_F_W_bubble || (stall_all && (stall_clk == virtual_clk - 1 || stall_clk == virtual_clk - 2))){return ;}

    u32 code = 0b0,iniPC = PC,predPC;
    for(int i = 0;i < 4; ++i){
        code |= (mem[PC + 3 - i] & 0b11111111);
        if(i != 3)code <<= 8;
    }
    predPC = pred.predict(code,PC);
    PC = predPC;                            
    RES_IF_ID_up(iniPC,predPC,code,obn);
}

    /*Instruction Decode*/
void ID(){
    object_num obn = IF_ID.obn;
	
    if(STALL_post_D_F_W_bubble || obn == none || (stall_all && (stall_clk == virtual_clk - 1 || stall_clk == virtual_clk - 2))){return ;}

    u32 funct3 = 0b0,funct7 = 0b0,code = IF_ID.code;
    u32 opcode = (code & 0b1111111);
    OPflag opflag;

    //give value to the opflag
    switch (opcode) {
        case 0b0110111:
            opflag = LUI;break;
        case 0b0010111:
            opflag = AUIPC;break;
        case 0b1101111:
            opflag = JAL;break;
        case 0b1100111:
			opflag = JALR;break;
        case 0b1100011:
            funct3 = (code & (funct3B));
            funct3 >>= 12;
            switch (funct3) {
                case 0b000:
                    opflag = BEQ;break;
                case 0b001:
                    opflag = BNE;break;
                case 0b100:
                    opflag = BLT;break;
                case 0b101:
                    opflag = BGE;break;
                case 0b110:
                    opflag = BLTU;break;
                case 0b111:
                    opflag = BGEU;break;
            }
            break;
        case 0b0000011:
            funct3 = (code & funct3B);
            funct3 >>= 12;
            switch (funct3) {
                case 0b000:
                    opflag = LB;break;
                case 0b001:
                    opflag = LH;break;
                case 0b010:
                    opflag = LW;break;
                case 0b100:
                    opflag = LBU;break;
                case 0b101:
                    opflag = LHU;break;
            }
            break;
        case 0b0100011:
            funct3 = (code & funct3B);
            funct3 >>= 12;
            switch (funct3) {
                case 0b000:
                    opflag = SB;break;
                case 0b001:
                    opflag = SH;break;
                case 0b010:
                    opflag = SW;break;
            }
            break;
        case 0b0010011:
            funct3 = (code & funct3B);
            funct3 >>= 12;
            switch (funct3) {
                case 0b000:
                    opflag = ADDI;break;
                case 0b010:
                    opflag = SLTI;break;
                case 0b011:
                    opflag = SLTIU;break;
                case 0b100:
                    opflag = XORI;break;
                case 0b110:
                    opflag = ORI;break;
                case 0b111:
                    opflag = ANDI;break;
                case 0b001:
                    opflag = SLLI;break;
                case 0b101:
                    u32 funct7 = (code & 0b11111110000000000000000000000000);//0b11111110'00000000'00000000'00000000
                    funct7 >>= 25;
                    switch (funct7) {
                        case 0b0000000:
                            opflag = SRLI;break;
                        case 0b0100000:
                            opflag = SRAI;break;
                    }
                    break;
            }
            break;
        case 0b0110011:
            funct3 = (code & funct3B);
            funct3 >>= 12;
            switch(funct3){
                case 0b000:
                    funct7 = (code & 0b11111110000000000000000000000000);
                        funct7 >>= 25;
                        switch (funct7) {
                            case 0b0000000:
                                opflag = ADD;break;
                            case 0b0100000:
                                opflag = SUB;break;
                        }
                        break;
                case 0b001:
                    opflag = SLL;break;
                case 0b010:
                    opflag = SLT;break;
                case 0b011:
                    opflag = SLTU;break;
                case 0b100:
                    opflag = XOR;break;
                case 0b101:
                    funct7 = (code & 0b11111110000000000000000000000000);
                        funct7 >>= 25;
                        switch (funct7) {
                            case 0b0000000:
                                opflag = SRL;break;
                            case 0b0100000:
                                opflag = SRA;break;
                        }
                        break;
                case 0b110:
                    opflag = OR;break;
                case 0b111:
                    opflag = AND;break;
            }
            break;
    }
    
    printOP(opflag);
    
    u32 rd = 0b0,rs1 = 0b0,rs2 = 0b0,imm = 0b0,flag = 0b0,shamt = 0b0;

    //decode
    switch (opflag) {
//U
        case LUI:case AUIPC:
            imm = (code & 0b11111111111111111111000000000000);		//0b11111111'11111111'11110000'00000000
            // Êâ©Â±ï
            rd  = (code & 0b00000000000000000000111110000000);		//0b00000000'00000000'00001111'10000000
            rd >>= 7;
            break;
//UJ
        case JAL:
        	char *tp;
            u32 imm20,imm10_1,imm11,imm19_12;
            imm20    = (code & 0b10000000000000000000000000000000);	//0b10000000'00000000'00000000'00000000
			imm20   >>= (31 - 20);
            
            imm10_1  = (code & 0b01111111111000000000000000000000);	//0b01111111'11100000'00000000'00000000
			imm10_1 >>= (30 - 10);

            imm11    = (code & 0b00000000000100000000000000000000);	//0b00000000'00010000'00000000'00000000
            
			imm11 >>= (20 - 11);

            imm19_12 = (code & 0b00000000000011111111000000000000);	//0b00000000'00001111'11110000'00000000
			
            rd       = (code & 0b00000000000000000000111110000000);	//0b00000000'00000000'00001111'10000000
            rd >>= 7;
            
            imm |= imm20;imm |= imm10_1;imm |= imm11;imm |= imm19_12;

            flag = (code & 0b10000000000000000000000000000000);		//0b10000000'00000000'00000000'00000000
            if(flag != 0b0){//Á¨¶Âè∑Êâ©Â±ï
                imm |= (0b11111111111100000000000000000000);		//0b11111111'11110000'00000000'00000000
            }
            break;
//SB
        case BEQ:case BNE:case BLT:case BGE:case BLTU:case BGEU:
            rs1 = (code & 0b00000000000011111000000000000000);		//0b00000000'00001111'10000000'00000000
            rs1 >>= 15;
            rs2 = (code & 0b00000001111100000000000000000000);		//0b00000001'11110000'00000000'00000000
            rs2 >>= 20;

            u32 imm12,imm10_5,imm4_1;//imm11;
            imm12   = (code & 0b10000000000000000000000000000000);	//0b10000000'00000000'00000000'00000000
            imm12 >>= (31 - 12);//31 -> 12

            imm10_5 = (code & 0b01111110000000000000000000000000);	//0b01111110'00000000'00000000'00000000
            imm10_5 >>= (30 - 10);
            
            imm4_1  = (code & 0b00000000000000000000111100000000);	//0b00000000'00000000'00001111'00000000
            imm4_1 >>= (8 - 1);

            imm11   = (code & 0b00000000000000000000000010000000);	//0b00000000'00000000'00000000'10000000
            imm11 <<= (11 - 7);

            imm = 0b0;
            imm |= imm4_1;imm |= imm10_5;imm |= imm11;imm |= imm12;
            flag = (code & 0b10000000000000000000000000000000);		//0b10000000'00000000'00000000'00000000
            if(flag != 0){//‰ªé12‰ΩçÂºÄÂßãÁ¨¶Âè∑Êâ©Â±ï
                imm |= (0b11111111111111111110000000000000);		//0b11111111'11111111'11100000'00000000
            }
            break;
//I
        case JALR:case LB:case LH:case LW:case LBU:case LHU:case ADDI:
        case SLTI:case SLTIU:case XORI:case ORI:case ANDI: 
            imm  = (code & 0b11111111111100000000000000000000);		//0b11111111'11110000'00000000'00000000
            flag = (code & 0b10000000000000000000000000000000);	//0b10000000'00000000'00000000'00000000
            imm >>= 20;
            if(flag != 0b0){//È´ò20‰ΩçÁ¨¶Âè∑‰ΩçÊâ©Â±ï
                imm |= (0b11111111111111111111000000000000);		//0b11111111'11111111'11110000'00000000
            }
            rd  = (code & 0b00000000000000000000111110000000);		//0b00000000'00000000'00001111'10000000
            rd >>= 7;//

            rs1 = (code & 0b00000000000011111000000000000000);		//0b00000000'00001111'10000000'00000000
            rs1 >>= 15;

            break;
//S
        case SB:case SH:case SW:
            u32 t1,t2;
            t1 = (code & 0b11111110000000000000000000000000);		//0b11111110'00000000'00000000'00000000
            t2 = (code & 0b00000000000000000000111110000000);		//0b00000000'00000000'00001111'10000000
            t2 >>= 7;
            t1 >>= (25 - 5);

            t1 |= t2;
            imm = t1;

            flag = (code & 0b10000000000000000000000000000000);	//0b10000000'00000000'00000000'00000000
            if(flag != 0b0){//Á¨¶Âè∑Êâ©Â±ï
                imm |= (0b11111111111111111111000000000000);		//0b11111111'11111111'11110000'00000000
            }//Êâ©Â±ï20‰ΩçÔºå‰∏äÈù¢ÊúâÊâ©Â±ï19‰ΩçÁöÑ

            rs1 = (code & 0b00000000000011111000000000000000);		//0b00000000'00001111'10000000'00000000
            rs1 >>= 15;

            rs2 = (code & 0b00000001111100000000000000000000);		//0b00000001'11110000'00000000'00000000
            rs2 >>= 20;
            break;
//R
        case SLLI:case SRLI:case SRAI:case ADD:case SUB:case SLL:case SLT:
        case SLTU:case XOR:case SRL:case SRA:case OR:case AND:
            rs1 = (code & 0b00000000000011111000000000000000);		//0b00000000'00001111'10000000'00000000
            rs1 >>= 15;

            rs2 = (code & 0b00000001111100000000000000000000);		//0b00000001'11110000'00000000'00000000
            rs2 >>= 20;

            if(opflag == SLLI || opflag == SRLI || opflag == SRAI){
                shamt = rs2;                                        //Ê≥®ÊÑèshamtÂèØÂê¶Áî®rs2‰ª£Êõø
            }
            rd  = (code & 0b00000000000000000000111110000000);		//0b00000000'00000000'00001111'10000000
            rd >>= 7;
            break;
    }
    RES_ID_EX_up(obn,rd,rs1,rs2,imm,shamt,reg[rd],reg[rs1],reg[rs2],IF_ID.iniPC,IF_ID.predPC,opflag);
}

    /*Execute*/
void EX(){
    object_num obn = ID_EX.obn;

    if(STALL_post_D_F_W_bubble || obn == none || (stall_all && (stall_clk == virtual_clk - 1 || stall_clk == virtual_clk - 2))){return ;}

    OPflag opflag = ID_EX.opflag;
    u32 rd = ID_EX.rd,
        rs1 = ID_EX.rs1,
        rs2 = ID_EX.rs2,
        shamt = ID_EX.shamt,
        imm = ID_EX.imm,
        regd = ID_EX.regd,
        reg1 = ID_EX.reg1,
        reg2 = ID_EX.reg2,
        iniPC = ID_EX.iniPC,
        predPC = ID_EX.predPC,
        iniiPC = ID_EX.iniPC;
    bool BranchTaken = false;

    u32 ld_dest = 0b0,st_dest = 0b0,ld_flag = 0,st_flag = 0,esc_flag = 0;
    bool ok = false;

    switch (opflag) {
        case LUI:       
            regd = imm;break;
        case AUIPC:      
            regd = (iniPC) + imm;
            break;
        case JAL:       
            ok = true;
            regd = iniPC + 4;iniPC += imm;break;
        case JALR:      
            ok = true;
            regd = iniPC + 4;iniPC = reg1 + imm;
			break;            
        case BEQ:
            if((reg1) == (reg2))ok = true,iniPC = iniPC + imm,BranchTaken = true;break;    
        case BNE:
            if((reg1) != (reg2))ok = true,iniPC = iniPC + imm,BranchTaken = true;break;    
        case BLT:
            if((int)reg1 < (int)reg2)ok = true,iniPC = iniPC + imm,BranchTaken = true;break;       
        case BGE:
            if((int)reg1 >= (int)reg2)ok = true,iniPC = iniPC + imm,BranchTaken = true;break;      
        case BLTU:
            if(reg1 < reg2)ok = true,iniPC = iniPC + imm,BranchTaken = true;break;         
        case BGEU:
            if(reg1 >= reg2)ok = true,iniPC = iniPC + imm,BranchTaken = true;break;

        case LB:case LH:case LW:case LBU:case LHU:
            ld_dest = 0b0;ld_dest += (u32)(imm);ld_dest += reg1; 
			ld_flag = 1;
            break;

        case SB:case SH:case SW:
            st_dest = reg1 + imm;
            st_flag = 1;
            break;

        case ADDI:
            if(imm == 255 && rd == 10){
                stall_all = 1;
                stall_clk = virtual_clk;
                esc_flag = 1;break;
            }
            regd = reg1 + imm;
            break;
        case SLTI:     
            if((int)reg1 < (int)imm)regd = 1;
            else regd = 0;
            break;
        case SLTIU:     
            if(reg1 < imm)regd = 1;
            else regd = 0;
            break;
        case XORI:
            regd = reg1 ^ imm;
            break;
        case ORI:
            regd = reg1 | imm;
            break;
        case ANDI:
            regd = reg1 & imm;
            break;   
        case SLLI:    
            regd = reg1 << shamt;
            break;
        case SRLI:
            regd = reg1 >> shamt;
            break;
        case SRAI:		
            regd = (u32)((int)reg1 >> shamt);
            break;
        case ADD:
            regd = reg1 + reg2;
            break;
        case SUB:
            regd = reg1 - reg2;
            break;
        case SLL:       
            regd = reg1 << reg2;
            break;
        case SLT:      
            regd = ((int)reg1 < (int)reg2) ? 1 : 0;
            break;
        case SLTU:
            regd = (reg1 < reg2) ? 1 : 0;
            break;
        case XOR:
            regd = reg1 ^ reg2;
            break;
        case SRL:    
            regd = reg1 >> reg2;
            break;
        case OR:
            regd = reg1 | reg2;
            break;
        case AND:
            regd = reg1 & reg2;
            break;
    }
    clk += 2; // simulate the real MEM in the cpu.

    if(!ok)iniPC += 4;
    if(iniPC != predPC){
        ++discard_flag;
        discard_clk = virtual_clk;
    }

        /*update the predictor*/
    bool isSuc = (iniPC == predPC) ? true : false;
    if(isBranch(opflag)){
        pred.update(BranchTaken,isSuc,iniiPC,iniPC);
    }

	printID_EX_Buffer(res_ID_EX);
    Epreforwarding(regd,rd,ld_flag); 
    RES_EX_MEM_up(obn,esc_flag,ld_dest,ld_flag,st_dest,st_flag,regd,reg2,rd,rs1,rs2,iniPC,predPC,opflag);
}

   /*Memrory access*/
void MEM(){
    object_num obn = EX_MEM.obn;

    if(obn == none || (stall_all && stall_clk == virtual_clk - 2)){return ;}

    OPflag opflag = EX_MEM.opflag;
    u32 ld_dest = EX_MEM.ld_dest,
        ld_flag = EX_MEM.ld_flag,
        st_dest = EX_MEM.st_dest,
        st_flag = EX_MEM.st_flag,
        regd = EX_MEM.regd,
        rd = EX_MEM.rd,
        reg2 = EX_MEM.reg2,
        iniPC = EX_MEM.iniPC,
        predPC = EX_MEM.predPC;     
    u32 tmp;
    
    if(ld_flag){
        switch (opflag) {
            case LB:    
                regd = (u32)mem[ld_dest];        
                if(((u32)mem[ld_dest] & 0b10000000)){
                    regd |= 0b11111111111111111111111100000000;//0b11111111'11111111'11111111'00000000;
                }
                break;

            case LH:    
                regd = (u32)mem[ld_dest + 1];regd <<= 8;
                regd |= (u32)mem[ld_dest];
                if(((u32)regd & 0b1000000000000000)){//two byte
                    regd |= 0b11111111111111110000000000000000;//0b11111111'11111111'00000000'00000000;
                }
                break;

            case LW:
                regd = 0b0;
                for(int i = 0;i < 4; ++i){
                    regd |= mem[ld_dest + 3 - i];       
                    if(i != 3)regd <<= 8;
                }
                break;

            case LBU:
                regd = (u32)mem[ld_dest];
                break;

            case LHU:
                regd = (u32)mem[ld_dest + 1];regd <<= 8;
                regd |= (u32)mem[ld_dest];
                break;
        }
    }
	if(st_flag) {
        switch (opflag) {
            case SB:
                tmp = 0b0;tmp = (reg2 & 0b11111111);
                mem[st_dest] = (u8)tmp;
                break;

            case SH:
                tmp = 0b0;tmp = (reg2 & 0b1111111111111111);
				mem[st_dest] = (u8)(tmp);tmp >>= 8;
                mem[st_dest + 1] = (u8)(tmp);                        
                break;
                
            case SW:
                tmp = 0b0;tmp = (reg2);             
                for(int i = 0;i < 4; ++i){
                    mem[st_dest + i] = (u8)(tmp);
                    tmp >>= 8;
                }
                break;
        }
    }
    Mpreforwarding(regd,rd);
    RES_MEM_WB_up(obn,EX_MEM.esc_flag,opflag,EX_MEM.iniPC,EX_MEM.predPC,rd,regd);
}

    /*write back to the register*/
void WB(){
    object_num obn = MEM_WB.obn;

    if(obn == none){return ;}

    OPflag opflag = MEM_WB.opflag;
    u32 regd = MEM_WB.regd,
        rd   = MEM_WB.rd,
        esc_flag = MEM_WB.esc_flag;

    Wpreforwarding(regd,rd);
    switch (opflag) {
        case BEQ:case BNE:case BLT:case BGE:case BLTU:
        case BGEU:case SB:case SH:case SW:
            break;
        default:
            if (esc_flag) {
                eesc = true;
                printf("%d\n",(regd & 255u));
                return ;
            }
            reg[rd] = regd;
    }
    reg[0] = 0;
}

}
#endif //BUFFER_STAGES_HPP
/*
ÈîôËØØÊ±áÊÄª:
1.obn = one;
2.buffer‰∏≠obn‰º†ÈÄíÊºèÂÜô
3.forwarding if(rd ? Mfrd ? Wfrd ? or Efrd)
especially the rd and Efrd ! (the last fault)
4.esc_flag in the EX_MEM (directly) //but in the MEM_WB ,it's normal.
5.stall bubbles ,a "global" variable (the additional MEM)
and discard-> discard_clk ! in update !
6.forwardingÁâπÂà§
‰πãÂâçÁöÑÈîôËØØ(ÂçïÊåá‰ª§) 
7.ld_flag !Âøò‰º†
8.reg[0]Êú™ÁΩÆÈõ∂
Âú®Ê≠§‰ª£Á†Å‰º†ÈÄí‰∏≠Ôºå‰∏≠ÂçàÊ≤°ÊúâËøõË°åreg[0]ÁâπÂà§ÔºåÈúÄË¶ÅÊ≥®ÊÑèÁî®Âà∞ËøôÁßç‰∏çÂêàÊ≥ïÁöÑÂÄº
patch:1.AUIPC !
      2.Êúâ‰∫õÂú∞Êñπ ‰∏çËÉΩÂ∑¶ÁßªÂõõÊ¨°ÔºåÂõ†‰∏∫Á¨¨‰∏ÄÊ¨°‰∏çÁî®ÁßªÔºÅÔºÅ 
      3.//in the mem the info is stored in the form of byte  |u8 !
      
ÂêéÔºö
9.IF_ID.code = 0b0; !!!!!!!!!!!!
10.EX MEM‰æùËµñ Â¶ÇÊûúÁõ¥Êé•ÁªôEX_MEMËµãÂÄºÔºåÈÇ£‰πàÂèØËÉΩÂÖàÂá∫Êù•Ôºå‰πüÂèØËÉΩÂá∫‰∏çÊù•
‰∏§‰∏™È°∫Â∫è‰æùËµñÈÉΩÊòØÊõ¥Êñ∞ÂØºËá¥ÁöÑ
11.updateALL ‰∏çËÉΩÊîæÂà∞ÂâçÈù¢ÁöÑÂéüÂõ†ÊòØ discard_clk + 1 or +2 ÁöÑÈóÆÈ¢òÔºåÊó∂ÈíüÂë®Êúü‰∏çÂêå‰∫Ü
debugÊäÄÂ∑ßÔºÅ(ÊÄùË∑ØÊ∏ÖÊô∞)
*/