// Seed: 4113589381
module module_0 (
    input logic id_0,
    output reg id_1,
    input id_2,
    input id_3,
    output logic id_4
);
  always @(posedge 1) begin
    if (1) begin
      id_1 <= id_3;
    end
  end
  assign id_1 = 1;
endmodule
