
kompetterx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008814  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015a4  080089a4  080089a4  000189a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f48  08009f48  000201fc  2**0
                  CONTENTS
  4 .ARM          00000008  08009f48  08009f48  00019f48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f50  08009f50  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f50  08009f50  00019f50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009f54  08009f54  00019f54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  08009f58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e34  200001fc  0800a154  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001030  0800a154  00021030  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013c2c  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003326  00000000  00000000  00033e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010c8  00000000  00000000  00037180  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f68  00000000  00000000  00038248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022247  00000000  00000000  000391b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015f2b  00000000  00000000  0005b3f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bded5  00000000  00000000  00071322  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012f1f7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048f4  00000000  00000000  0012f248  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001fc 	.word	0x200001fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800898c 	.word	0x0800898c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000200 	.word	0x20000200
 80001cc:	0800898c 	.word	0x0800898c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <AS5600_ReadAngle>:
#include "angleSensor.h"

uint16_t AS5600_ReadAngle(I2C_HandleTypeDef *hi2c)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b088      	sub	sp, #32
 8000578:	af04      	add	r7, sp, #16
 800057a:	6078      	str	r0, [r7, #4]
    uint8_t buffer[2];
    uint16_t angle;

    // Read the angle from the AS5600 chip
    HAL_I2C_Mem_Read(hi2c, AS5600_ADDRESS<<1, 0x0E, I2C_MEMADD_SIZE_8BIT, buffer, 2, 100);
 800057c:	2364      	movs	r3, #100	; 0x64
 800057e:	9302      	str	r3, [sp, #8]
 8000580:	2302      	movs	r3, #2
 8000582:	9301      	str	r3, [sp, #4]
 8000584:	f107 030c 	add.w	r3, r7, #12
 8000588:	9300      	str	r3, [sp, #0]
 800058a:	2301      	movs	r3, #1
 800058c:	220e      	movs	r2, #14
 800058e:	216c      	movs	r1, #108	; 0x6c
 8000590:	6878      	ldr	r0, [r7, #4]
 8000592:	f001 fd77 	bl	8002084 <HAL_I2C_Mem_Read>

    // Combine the two bytes to get the angle
    angle = (buffer[0] << 8) | buffer[1];
 8000596:	7b3b      	ldrb	r3, [r7, #12]
 8000598:	021b      	lsls	r3, r3, #8
 800059a:	b21a      	sxth	r2, r3
 800059c:	7b7b      	ldrb	r3, [r7, #13]
 800059e:	b21b      	sxth	r3, r3
 80005a0:	4313      	orrs	r3, r2
 80005a2:	b21b      	sxth	r3, r3
 80005a4:	81fb      	strh	r3, [r7, #14]

    return angle;
 80005a6:	89fb      	ldrh	r3, [r7, #14]
}
 80005a8:	4618      	mov	r0, r3
 80005aa:	3710      	adds	r7, #16
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}

080005b0 <AS5600_ReadStatus>:

uint8_t AS5600_ReadStatus(I2C_HandleTypeDef *hi2c)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b088      	sub	sp, #32
 80005b4:	af04      	add	r7, sp, #16
 80005b6:	6078      	str	r0, [r7, #4]
    uint8_t status;

    // Read the status from the AS5600 chip
    HAL_I2C_Mem_Read(hi2c, AS5600_ADDRESS<<1, 0x0B, I2C_MEMADD_SIZE_8BIT, &status, 1, 100);
 80005b8:	2364      	movs	r3, #100	; 0x64
 80005ba:	9302      	str	r3, [sp, #8]
 80005bc:	2301      	movs	r3, #1
 80005be:	9301      	str	r3, [sp, #4]
 80005c0:	f107 030f 	add.w	r3, r7, #15
 80005c4:	9300      	str	r3, [sp, #0]
 80005c6:	2301      	movs	r3, #1
 80005c8:	220b      	movs	r2, #11
 80005ca:	216c      	movs	r1, #108	; 0x6c
 80005cc:	6878      	ldr	r0, [r7, #4]
 80005ce:	f001 fd59 	bl	8002084 <HAL_I2C_Mem_Read>

    return status;
 80005d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80005d4:	4618      	mov	r0, r3
 80005d6:	3710      	adds	r7, #16
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}

080005dc <AS5600_IsMagnetPresent>:

uint8_t AS5600_IsMagnetPresent(I2C_HandleTypeDef *hi2c)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
    uint8_t status = AS5600_ReadStatus(hi2c);
 80005e4:	6878      	ldr	r0, [r7, #4]
 80005e6:	f7ff ffe3 	bl	80005b0 <AS5600_ReadStatus>
 80005ea:	4603      	mov	r3, r0
 80005ec:	73fb      	strb	r3, [r7, #15]

    // Check if the magnet is too high or too low
    if((status & 0x08) || (status & 0x10)) {
 80005ee:	7bfb      	ldrb	r3, [r7, #15]
 80005f0:	f003 0308 	and.w	r3, r3, #8
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d104      	bne.n	8000602 <AS5600_IsMagnetPresent+0x26>
 80005f8:	7bfb      	ldrb	r3, [r7, #15]
 80005fa:	f003 0310 	and.w	r3, r3, #16
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <AS5600_IsMagnetPresent+0x2a>
        // Magnet is not present or not properly placed
        return 0; // returning 0 for false
 8000602:	2300      	movs	r3, #0
 8000604:	e000      	b.n	8000608 <AS5600_IsMagnetPresent+0x2c>
    } else {
        // Magnet is present and properly placed
        return 1; // returning 1 for true
 8000606:	2301      	movs	r3, #1
    }
}
 8000608:	4618      	mov	r0, r3
 800060a:	3710      	adds	r7, #16
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}

08000610 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b09c      	sub	sp, #112	; 0x70
 8000614:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000616:	f000 ff63 	bl	80014e0 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800061a:	f000 f999 	bl	8000950 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800061e:	f000 fa93 	bl	8000b48 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000622:	f000 f9ff 	bl	8000a24 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000626:	f000 fa2b 	bl	8000a80 <MX_I2C2_Init>
  MX_USB_DEVICE_Init();
 800062a:	f007 f8d7 	bl	80077dc <MX_USB_DEVICE_Init>
  MX_SPI2_Init();
 800062e:	f000 fa55 	bl	8000adc <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_TogglePin(LED_STATUS_GPIO_Port, LED_STATUS_Pin); // Toggle state of LED
 8000632:	2104      	movs	r1, #4
 8000634:	48b2      	ldr	r0, [pc, #712]	; (8000900 <main+0x2f0>)
 8000636:	f001 fac8 	bl	8001bca <HAL_GPIO_TogglePin>

  HAL_Delay(50);
 800063a:	2032      	movs	r0, #50	; 0x32
 800063c:	f000 ffc2 	bl	80015c4 <HAL_Delay>

  SSD1306_Init (); // initialize the display
 8000640:	f000 faf4 	bl	8000c2c <SSD1306_Init>

  HAL_Delay(50);
 8000644:	2032      	movs	r0, #50	; 0x32
 8000646:	f000 ffbd 	bl	80015c4 <HAL_Delay>

  SSD1306_GotoXY (0,0);
 800064a:	2100      	movs	r1, #0
 800064c:	2000      	movs	r0, #0
 800064e:	f000 fc57 	bl	8000f00 <SSD1306_GotoXY>
  SSD1306_Puts ("Kompetter-X", &Font_11x18, 1);
 8000652:	2201      	movs	r2, #1
 8000654:	49ab      	ldr	r1, [pc, #684]	; (8000904 <main+0x2f4>)
 8000656:	48ac      	ldr	r0, [pc, #688]	; (8000908 <main+0x2f8>)
 8000658:	f000 fce8 	bl	800102c <SSD1306_Puts>
  SSD1306_GotoXY (0, 20);
 800065c:	2114      	movs	r1, #20
 800065e:	2000      	movs	r0, #0
 8000660:	f000 fc4e 	bl	8000f00 <SSD1306_GotoXY>
  SSD1306_Puts ("v.02", &Font_7x10, 1);
 8000664:	2201      	movs	r2, #1
 8000666:	49a9      	ldr	r1, [pc, #676]	; (800090c <main+0x2fc>)
 8000668:	48a9      	ldr	r0, [pc, #676]	; (8000910 <main+0x300>)
 800066a:	f000 fcdf 	bl	800102c <SSD1306_Puts>
  SSD1306_UpdateScreen();
 800066e:	f000 fba1 	bl	8000db4 <SSD1306_UpdateScreen>
/*
  sprintf(txBuf, "Kompetter-X\r\nv.02");
  CDC_Transmit_FS((uint8_t *) txBuf, strlen(txBuf));*/

  HAL_Delay(1500);
 8000672:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000676:	f000 ffa5 	bl	80015c4 <HAL_Delay>

  SSD1306_Clear();
 800067a:	f000 fcfc 	bl	8001076 <SSD1306_Clear>
  HAL_GPIO_TogglePin(LED_STATUS_GPIO_Port, LED_STATUS_Pin); // Toggle state of LED
 800067e:	2104      	movs	r1, #4
 8000680:	489f      	ldr	r0, [pc, #636]	; (8000900 <main+0x2f0>)
 8000682:	f001 faa2 	bl	8001bca <HAL_GPIO_TogglePin>
  SSD1306_GotoXY(0, 30);
 8000686:	211e      	movs	r1, #30
 8000688:	2000      	movs	r0, #0
 800068a:	f000 fc39 	bl	8000f00 <SSD1306_GotoXY>
  SSD1306_Puts("Key: ", &Font_7x10, 1);
 800068e:	2201      	movs	r2, #1
 8000690:	499e      	ldr	r1, [pc, #632]	; (800090c <main+0x2fc>)
 8000692:	48a0      	ldr	r0, [pc, #640]	; (8000914 <main+0x304>)
 8000694:	f000 fcca 	bl	800102c <SSD1306_Puts>
  SSD1306_GotoXY(0, 40);
 8000698:	2128      	movs	r1, #40	; 0x28
 800069a:	2000      	movs	r0, #0
 800069c:	f000 fc30 	bl	8000f00 <SSD1306_GotoXY>
  SSD1306_Puts("--  ", &Font_11x18, 1);
 80006a0:	2201      	movs	r2, #1
 80006a2:	4998      	ldr	r1, [pc, #608]	; (8000904 <main+0x2f4>)
 80006a4:	489c      	ldr	r0, [pc, #624]	; (8000918 <main+0x308>)
 80006a6:	f000 fcc1 	bl	800102c <SSD1306_Puts>

  SSD1306_GotoXY(40, 30);
 80006aa:	211e      	movs	r1, #30
 80006ac:	2028      	movs	r0, #40	; 0x28
 80006ae:	f000 fc27 	bl	8000f00 <SSD1306_GotoXY>
  SSD1306_Puts("Magnet: ", &Font_7x10, 1);
 80006b2:	2201      	movs	r2, #1
 80006b4:	4995      	ldr	r1, [pc, #596]	; (800090c <main+0x2fc>)
 80006b6:	4899      	ldr	r0, [pc, #612]	; (800091c <main+0x30c>)
 80006b8:	f000 fcb8 	bl	800102c <SSD1306_Puts>
  SSD1306_GotoXY(40, 40);
 80006bc:	2128      	movs	r1, #40	; 0x28
 80006be:	2028      	movs	r0, #40	; 0x28
 80006c0:	f000 fc1e 	bl	8000f00 <SSD1306_GotoXY>
  SSD1306_Puts("--  ", &Font_11x18, 1);
 80006c4:	2201      	movs	r2, #1
 80006c6:	498f      	ldr	r1, [pc, #572]	; (8000904 <main+0x2f4>)
 80006c8:	4893      	ldr	r0, [pc, #588]	; (8000918 <main+0x308>)
 80006ca:	f000 fcaf 	bl	800102c <SSD1306_Puts>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	//ANGLE SENSOR
	uint16_t angle = AS5600_ReadAngle(&hi2c2);
 80006ce:	4894      	ldr	r0, [pc, #592]	; (8000920 <main+0x310>)
 80006d0:	f7ff ff50 	bl	8000574 <AS5600_ReadAngle>
 80006d4:	4603      	mov	r3, r0
 80006d6:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
	uint8_t magnetPresent = AS5600_IsMagnetPresent(&hi2c2);
 80006da:	4891      	ldr	r0, [pc, #580]	; (8000920 <main+0x310>)
 80006dc:	f7ff ff7e 	bl	80005dc <AS5600_IsMagnetPresent>
 80006e0:	4603      	mov	r3, r0
 80006e2:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

	//Magnet status
	if( magnetPresent == 1){
 80006e6:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80006ea:	2b01      	cmp	r3, #1
 80006ec:	d125      	bne.n	800073a <main+0x12a>

		SSD1306_GotoXY(40, 40);
 80006ee:	2128      	movs	r1, #40	; 0x28
 80006f0:	2028      	movs	r0, #40	; 0x28
 80006f2:	f000 fc05 	bl	8000f00 <SSD1306_GotoXY>
		SSD1306_Puts("ok!  ", &Font_11x18, 1);
 80006f6:	2201      	movs	r2, #1
 80006f8:	4982      	ldr	r1, [pc, #520]	; (8000904 <main+0x2f4>)
 80006fa:	488a      	ldr	r0, [pc, #552]	; (8000924 <main+0x314>)
 80006fc:	f000 fc96 	bl	800102c <SSD1306_Puts>

		//Convert the angle to a string
		char angle_str[5]; // Buffer to hold the string. Make sure it's large enough to hold all digits of the angle and the null-terminating character.

	    //Convert to a string with leading spaces
	    sprintf(angle_str, "%4u", angle);
 8000700:	f8b7 205e 	ldrh.w	r2, [r7, #94]	; 0x5e
 8000704:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000708:	4987      	ldr	r1, [pc, #540]	; (8000928 <main+0x318>)
 800070a:	4618      	mov	r0, r3
 800070c:	f007 fcd0 	bl	80080b0 <siprintf>

		// Display the angle on the OLED display
		SSD1306_GotoXY (0,0);
 8000710:	2100      	movs	r1, #0
 8000712:	2000      	movs	r0, #0
 8000714:	f000 fbf4 	bl	8000f00 <SSD1306_GotoXY>
		SSD1306_Puts("Angle: ", &Font_7x10, 1);
 8000718:	2201      	movs	r2, #1
 800071a:	497c      	ldr	r1, [pc, #496]	; (800090c <main+0x2fc>)
 800071c:	4883      	ldr	r0, [pc, #524]	; (800092c <main+0x31c>)
 800071e:	f000 fc85 	bl	800102c <SSD1306_Puts>
		SSD1306_GotoXY (0, 12);
 8000722:	210c      	movs	r1, #12
 8000724:	2000      	movs	r0, #0
 8000726:	f000 fbeb 	bl	8000f00 <SSD1306_GotoXY>
		SSD1306_Puts(angle_str, &Font_11x18, 1);
 800072a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800072e:	2201      	movs	r2, #1
 8000730:	4974      	ldr	r1, [pc, #464]	; (8000904 <main+0x2f4>)
 8000732:	4618      	mov	r0, r3
 8000734:	f000 fc7a 	bl	800102c <SSD1306_Puts>
 8000738:	e008      	b.n	800074c <main+0x13c>

	} else {
		SSD1306_GotoXY(40, 40);
 800073a:	2128      	movs	r1, #40	; 0x28
 800073c:	2028      	movs	r0, #40	; 0x28
 800073e:	f000 fbdf 	bl	8000f00 <SSD1306_GotoXY>
		SSD1306_Puts("No :(", &Font_11x18, 1);
 8000742:	2201      	movs	r2, #1
 8000744:	496f      	ldr	r1, [pc, #444]	; (8000904 <main+0x2f4>)
 8000746:	487a      	ldr	r0, [pc, #488]	; (8000930 <main+0x320>)
 8000748:	f000 fc70 	bl	800102c <SSD1306_Puts>

	//debounce scan:
	enum KeyState { IDLE, PRESSED };
	enum KeyState key_state[NUM_ROWS][NUM_COLS];  // Declare the array of states

	for(int i = 0; i < NUM_ROWS; i++) {
 800074c:	2300      	movs	r3, #0
 800074e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000750:	e014      	b.n	800077c <main+0x16c>
	    for(int j = 0; j < NUM_COLS; j++) {
 8000752:	2300      	movs	r3, #0
 8000754:	66bb      	str	r3, [r7, #104]	; 0x68
 8000756:	e00b      	b.n	8000770 <main+0x160>
	        key_state[i][j] = IDLE;  // Initialize each state to IDLE
 8000758:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800075a:	009b      	lsls	r3, r3, #2
 800075c:	3370      	adds	r3, #112	; 0x70
 800075e:	19da      	adds	r2, r3, r7
 8000760:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000762:	4413      	add	r3, r2
 8000764:	3b24      	subs	r3, #36	; 0x24
 8000766:	2200      	movs	r2, #0
 8000768:	701a      	strb	r2, [r3, #0]
	    for(int j = 0; j < NUM_COLS; j++) {
 800076a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800076c:	3301      	adds	r3, #1
 800076e:	66bb      	str	r3, [r7, #104]	; 0x68
 8000770:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000772:	2b03      	cmp	r3, #3
 8000774:	ddf0      	ble.n	8000758 <main+0x148>
	for(int i = 0; i < NUM_ROWS; i++) {
 8000776:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000778:	3301      	adds	r3, #1
 800077a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800077c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800077e:	2b03      	cmp	r3, #3
 8000780:	dde7      	ble.n	8000752 <main+0x142>
	    }
	}

	uint32_t last_key_time[NUM_ROWS][NUM_COLS] = {0};
 8000782:	463b      	mov	r3, r7
 8000784:	2240      	movs	r2, #64	; 0x40
 8000786:	2100      	movs	r1, #0
 8000788:	4618      	mov	r0, r3
 800078a:	f007 fc89 	bl	80080a0 <memset>

	for(int i = 0; i < NUM_ROWS; i++) {
 800078e:	2300      	movs	r3, #0
 8000790:	667b      	str	r3, [r7, #100]	; 0x64
 8000792:	e0ad      	b.n	80008f0 <main+0x2e0>
	    HAL_GPIO_WritePin(row_ports[i], row_pins[i], GPIO_PIN_SET);
 8000794:	4a67      	ldr	r2, [pc, #412]	; (8000934 <main+0x324>)
 8000796:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000798:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800079c:	4a66      	ldr	r2, [pc, #408]	; (8000938 <main+0x328>)
 800079e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80007a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007a4:	2201      	movs	r2, #1
 80007a6:	4619      	mov	r1, r3
 80007a8:	f001 f9f6 	bl	8001b98 <HAL_GPIO_WritePin>

	    for(int j = 0; j < NUM_COLS; j++) {
 80007ac:	2300      	movs	r3, #0
 80007ae:	663b      	str	r3, [r7, #96]	; 0x60
 80007b0:	e08b      	b.n	80008ca <main+0x2ba>
	        uint8_t is_pressed = HAL_GPIO_ReadPin(col_ports[j], col_pins[j]) == GPIO_PIN_SET;
 80007b2:	4a62      	ldr	r2, [pc, #392]	; (800093c <main+0x32c>)
 80007b4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80007b6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007ba:	4961      	ldr	r1, [pc, #388]	; (8000940 <main+0x330>)
 80007bc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80007be:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80007c2:	4619      	mov	r1, r3
 80007c4:	4610      	mov	r0, r2
 80007c6:	f001 f9cf 	bl	8001b68 <HAL_GPIO_ReadPin>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b01      	cmp	r3, #1
 80007ce:	bf0c      	ite	eq
 80007d0:	2301      	moveq	r3, #1
 80007d2:	2300      	movne	r3, #0
 80007d4:	b2db      	uxtb	r3, r3
 80007d6:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c

	        if (is_pressed && key_state[i][j] == IDLE) {
 80007da:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d04a      	beq.n	8000878 <main+0x268>
 80007e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80007e4:	009b      	lsls	r3, r3, #2
 80007e6:	3370      	adds	r3, #112	; 0x70
 80007e8:	19da      	adds	r2, r3, r7
 80007ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80007ec:	4413      	add	r3, r2
 80007ee:	3b24      	subs	r3, #36	; 0x24
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d140      	bne.n	8000878 <main+0x268>
	            // Key was just pressed, change state and record time
	            key_state[i][j] = PRESSED;
 80007f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80007f8:	009b      	lsls	r3, r3, #2
 80007fa:	3370      	adds	r3, #112	; 0x70
 80007fc:	19da      	adds	r2, r3, r7
 80007fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000800:	4413      	add	r3, r2
 8000802:	3b24      	subs	r3, #36	; 0x24
 8000804:	2201      	movs	r2, #1
 8000806:	701a      	strb	r2, [r3, #0]
	            last_key_time[i][j] = HAL_GetTick();
 8000808:	f000 fed0 	bl	80015ac <HAL_GetTick>
 800080c:	4601      	mov	r1, r0
 800080e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000810:	009a      	lsls	r2, r3, #2
 8000812:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000814:	4413      	add	r3, r2
 8000816:	009b      	lsls	r3, r3, #2
 8000818:	3370      	adds	r3, #112	; 0x70
 800081a:	443b      	add	r3, r7
 800081c:	f843 1c70 	str.w	r1, [r3, #-112]

	            // Format the key string
	            char key_str[3];
	            sprintf(key_str, "%d%d", i+1, j+1);
 8000820:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000822:	1c5a      	adds	r2, r3, #1
 8000824:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000826:	3301      	adds	r3, #1
 8000828:	f107 0040 	add.w	r0, r7, #64	; 0x40
 800082c:	4945      	ldr	r1, [pc, #276]	; (8000944 <main+0x334>)
 800082e:	f007 fc3f 	bl	80080b0 <siprintf>

	            // Display the key on the OLED display
	            SSD1306_GotoXY(0, 40);
 8000832:	2128      	movs	r1, #40	; 0x28
 8000834:	2000      	movs	r0, #0
 8000836:	f000 fb63 	bl	8000f00 <SSD1306_GotoXY>
	            SSD1306_Puts(key_str, &Font_11x18, 1);
 800083a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800083e:	2201      	movs	r2, #1
 8000840:	4930      	ldr	r1, [pc, #192]	; (8000904 <main+0x2f4>)
 8000842:	4618      	mov	r0, r3
 8000844:	f000 fbf2 	bl	800102c <SSD1306_Puts>

	            //send_key(HID_KEY_A);
	            keyboardhid.KEYCODE1 = 0x04; //send 'a'
 8000848:	4b3f      	ldr	r3, [pc, #252]	; (8000948 <main+0x338>)
 800084a:	2204      	movs	r2, #4
 800084c:	709a      	strb	r2, [r3, #2]
	            USBD_HID_SendReport(&hUsbDeviceFS, (uint8_t*)&keyboardhid, sizeof(keyboardhid));
 800084e:	2208      	movs	r2, #8
 8000850:	493d      	ldr	r1, [pc, #244]	; (8000948 <main+0x338>)
 8000852:	483e      	ldr	r0, [pc, #248]	; (800094c <main+0x33c>)
 8000854:	f005 fdfc 	bl	8006450 <USBD_HID_SendReport>
	            HAL_Delay(50);
 8000858:	2032      	movs	r0, #50	; 0x32
 800085a:	f000 feb3 	bl	80015c4 <HAL_Delay>
	            keyboardhid.KEYCODE1 = 0x00; //release key press
 800085e:	4b3a      	ldr	r3, [pc, #232]	; (8000948 <main+0x338>)
 8000860:	2200      	movs	r2, #0
 8000862:	709a      	strb	r2, [r3, #2]
	            USBD_HID_SendReport(&hUsbDeviceFS, (uint8_t*)&keyboardhid, sizeof(keyboardhid));
 8000864:	2208      	movs	r2, #8
 8000866:	4938      	ldr	r1, [pc, #224]	; (8000948 <main+0x338>)
 8000868:	4838      	ldr	r0, [pc, #224]	; (800094c <main+0x33c>)
 800086a:	f005 fdf1 	bl	8006450 <USBD_HID_SendReport>

	            // Light up led:
	            HAL_GPIO_TogglePin(LED_STATUS_GPIO_Port, LED_STATUS_Pin);
 800086e:	2104      	movs	r1, #4
 8000870:	4823      	ldr	r0, [pc, #140]	; (8000900 <main+0x2f0>)
 8000872:	f001 f9aa 	bl	8001bca <HAL_GPIO_TogglePin>
	        if (is_pressed && key_state[i][j] == IDLE) {
 8000876:	e025      	b.n	80008c4 <main+0x2b4>

	        } else if (!is_pressed && key_state[i][j] == PRESSED && HAL_GetTick() - last_key_time[i][j] > DEBOUNCE_DELAY) {
 8000878:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 800087c:	2b00      	cmp	r3, #0
 800087e:	d121      	bne.n	80008c4 <main+0x2b4>
 8000880:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000882:	009b      	lsls	r3, r3, #2
 8000884:	3370      	adds	r3, #112	; 0x70
 8000886:	19da      	adds	r2, r3, r7
 8000888:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800088a:	4413      	add	r3, r2
 800088c:	3b24      	subs	r3, #36	; 0x24
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	2b01      	cmp	r3, #1
 8000892:	d117      	bne.n	80008c4 <main+0x2b4>
 8000894:	f000 fe8a 	bl	80015ac <HAL_GetTick>
 8000898:	4601      	mov	r1, r0
 800089a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800089c:	009a      	lsls	r2, r3, #2
 800089e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80008a0:	4413      	add	r3, r2
 80008a2:	009b      	lsls	r3, r3, #2
 80008a4:	3370      	adds	r3, #112	; 0x70
 80008a6:	443b      	add	r3, r7
 80008a8:	f853 3c70 	ldr.w	r3, [r3, #-112]
 80008ac:	1acb      	subs	r3, r1, r3
 80008ae:	2b96      	cmp	r3, #150	; 0x96
 80008b0:	d908      	bls.n	80008c4 <main+0x2b4>
	            // Key was released and debounce delay passed, go back to idle
	            key_state[i][j] = IDLE;
 80008b2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	3370      	adds	r3, #112	; 0x70
 80008b8:	19da      	adds	r2, r3, r7
 80008ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80008bc:	4413      	add	r3, r2
 80008be:	3b24      	subs	r3, #36	; 0x24
 80008c0:	2200      	movs	r2, #0
 80008c2:	701a      	strb	r2, [r3, #0]
	    for(int j = 0; j < NUM_COLS; j++) {
 80008c4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80008c6:	3301      	adds	r3, #1
 80008c8:	663b      	str	r3, [r7, #96]	; 0x60
 80008ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80008cc:	2b03      	cmp	r3, #3
 80008ce:	f77f af70 	ble.w	80007b2 <main+0x1a2>
	        }
	    }

	    HAL_GPIO_WritePin(row_ports[i], row_pins[i], GPIO_PIN_RESET);
 80008d2:	4a18      	ldr	r2, [pc, #96]	; (8000934 <main+0x324>)
 80008d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80008d6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80008da:	4a17      	ldr	r2, [pc, #92]	; (8000938 <main+0x328>)
 80008dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80008de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80008e2:	2200      	movs	r2, #0
 80008e4:	4619      	mov	r1, r3
 80008e6:	f001 f957 	bl	8001b98 <HAL_GPIO_WritePin>
	for(int i = 0; i < NUM_ROWS; i++) {
 80008ea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80008ec:	3301      	adds	r3, #1
 80008ee:	667b      	str	r3, [r7, #100]	; 0x64
 80008f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80008f2:	2b03      	cmp	r3, #3
 80008f4:	f77f af4e 	ble.w	8000794 <main+0x184>
	}
	//Debounce scan END

  	// Update the OLED display
	SSD1306_UpdateScreen();
 80008f8:	f000 fa5c 	bl	8000db4 <SSD1306_UpdateScreen>
  {
 80008fc:	e6e7      	b.n	80006ce <main+0xbe>
 80008fe:	bf00      	nop
 8000900:	40020000 	.word	0x40020000
 8000904:	20000008 	.word	0x20000008
 8000908:	080089a4 	.word	0x080089a4
 800090c:	20000000 	.word	0x20000000
 8000910:	080089b0 	.word	0x080089b0
 8000914:	080089b8 	.word	0x080089b8
 8000918:	080089c0 	.word	0x080089c0
 800091c:	080089c8 	.word	0x080089c8
 8000920:	20000274 	.word	0x20000274
 8000924:	080089d4 	.word	0x080089d4
 8000928:	080089dc 	.word	0x080089dc
 800092c:	080089e0 	.word	0x080089e0
 8000930:	080089e8 	.word	0x080089e8
 8000934:	20000010 	.word	0x20000010
 8000938:	20000020 	.word	0x20000020
 800093c:	20000028 	.word	0x20000028
 8000940:	20000038 	.word	0x20000038
 8000944:	080089f0 	.word	0x080089f0
 8000948:	20000218 	.word	0x20000218
 800094c:	20000734 	.word	0x20000734

08000950 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b094      	sub	sp, #80	; 0x50
 8000954:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000956:	f107 0320 	add.w	r3, r7, #32
 800095a:	2230      	movs	r2, #48	; 0x30
 800095c:	2100      	movs	r1, #0
 800095e:	4618      	mov	r0, r3
 8000960:	f007 fb9e 	bl	80080a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000964:	f107 030c 	add.w	r3, r7, #12
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	605a      	str	r2, [r3, #4]
 800096e:	609a      	str	r2, [r3, #8]
 8000970:	60da      	str	r2, [r3, #12]
 8000972:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000974:	2300      	movs	r3, #0
 8000976:	60bb      	str	r3, [r7, #8]
 8000978:	4b28      	ldr	r3, [pc, #160]	; (8000a1c <SystemClock_Config+0xcc>)
 800097a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800097c:	4a27      	ldr	r2, [pc, #156]	; (8000a1c <SystemClock_Config+0xcc>)
 800097e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000982:	6413      	str	r3, [r2, #64]	; 0x40
 8000984:	4b25      	ldr	r3, [pc, #148]	; (8000a1c <SystemClock_Config+0xcc>)
 8000986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000988:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800098c:	60bb      	str	r3, [r7, #8]
 800098e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000990:	2300      	movs	r3, #0
 8000992:	607b      	str	r3, [r7, #4]
 8000994:	4b22      	ldr	r3, [pc, #136]	; (8000a20 <SystemClock_Config+0xd0>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	4a21      	ldr	r2, [pc, #132]	; (8000a20 <SystemClock_Config+0xd0>)
 800099a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800099e:	6013      	str	r3, [r2, #0]
 80009a0:	4b1f      	ldr	r3, [pc, #124]	; (8000a20 <SystemClock_Config+0xd0>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009a8:	607b      	str	r3, [r7, #4]
 80009aa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009ac:	2301      	movs	r3, #1
 80009ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009b4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009b6:	2302      	movs	r3, #2
 80009b8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009ba:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80009be:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80009c0:	2308      	movs	r3, #8
 80009c2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80009c4:	23a8      	movs	r3, #168	; 0xa8
 80009c6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009c8:	2302      	movs	r3, #2
 80009ca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80009cc:	2307      	movs	r3, #7
 80009ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009d0:	f107 0320 	add.w	r3, r7, #32
 80009d4:	4618      	mov	r0, r3
 80009d6:	f003 fb5b 	bl	8004090 <HAL_RCC_OscConfig>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80009e0:	f000 f91e 	bl	8000c20 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009e4:	230f      	movs	r3, #15
 80009e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009e8:	2302      	movs	r3, #2
 80009ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009ec:	2300      	movs	r3, #0
 80009ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80009f0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80009f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80009f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009fa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80009fc:	f107 030c 	add.w	r3, r7, #12
 8000a00:	2105      	movs	r1, #5
 8000a02:	4618      	mov	r0, r3
 8000a04:	f003 fdbc 	bl	8004580 <HAL_RCC_ClockConfig>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000a0e:	f000 f907 	bl	8000c20 <Error_Handler>
  }
}
 8000a12:	bf00      	nop
 8000a14:	3750      	adds	r7, #80	; 0x50
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	40023800 	.word	0x40023800
 8000a20:	40007000 	.word	0x40007000

08000a24 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a28:	4b12      	ldr	r3, [pc, #72]	; (8000a74 <MX_I2C1_Init+0x50>)
 8000a2a:	4a13      	ldr	r2, [pc, #76]	; (8000a78 <MX_I2C1_Init+0x54>)
 8000a2c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000a2e:	4b11      	ldr	r3, [pc, #68]	; (8000a74 <MX_I2C1_Init+0x50>)
 8000a30:	4a12      	ldr	r2, [pc, #72]	; (8000a7c <MX_I2C1_Init+0x58>)
 8000a32:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a34:	4b0f      	ldr	r3, [pc, #60]	; (8000a74 <MX_I2C1_Init+0x50>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a3a:	4b0e      	ldr	r3, [pc, #56]	; (8000a74 <MX_I2C1_Init+0x50>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a40:	4b0c      	ldr	r3, [pc, #48]	; (8000a74 <MX_I2C1_Init+0x50>)
 8000a42:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a46:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a48:	4b0a      	ldr	r3, [pc, #40]	; (8000a74 <MX_I2C1_Init+0x50>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a4e:	4b09      	ldr	r3, [pc, #36]	; (8000a74 <MX_I2C1_Init+0x50>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a54:	4b07      	ldr	r3, [pc, #28]	; (8000a74 <MX_I2C1_Init+0x50>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a5a:	4b06      	ldr	r3, [pc, #24]	; (8000a74 <MX_I2C1_Init+0x50>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a60:	4804      	ldr	r0, [pc, #16]	; (8000a74 <MX_I2C1_Init+0x50>)
 8000a62:	f001 f8cd 	bl	8001c00 <HAL_I2C_Init>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a6c:	f000 f8d8 	bl	8000c20 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a70:	bf00      	nop
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	20000220 	.word	0x20000220
 8000a78:	40005400 	.word	0x40005400
 8000a7c:	00061a80 	.word	0x00061a80

08000a80 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000a84:	4b12      	ldr	r3, [pc, #72]	; (8000ad0 <MX_I2C2_Init+0x50>)
 8000a86:	4a13      	ldr	r2, [pc, #76]	; (8000ad4 <MX_I2C2_Init+0x54>)
 8000a88:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000a8a:	4b11      	ldr	r3, [pc, #68]	; (8000ad0 <MX_I2C2_Init+0x50>)
 8000a8c:	4a12      	ldr	r2, [pc, #72]	; (8000ad8 <MX_I2C2_Init+0x58>)
 8000a8e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a90:	4b0f      	ldr	r3, [pc, #60]	; (8000ad0 <MX_I2C2_Init+0x50>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000a96:	4b0e      	ldr	r3, [pc, #56]	; (8000ad0 <MX_I2C2_Init+0x50>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a9c:	4b0c      	ldr	r3, [pc, #48]	; (8000ad0 <MX_I2C2_Init+0x50>)
 8000a9e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000aa2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000aa4:	4b0a      	ldr	r3, [pc, #40]	; (8000ad0 <MX_I2C2_Init+0x50>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000aaa:	4b09      	ldr	r3, [pc, #36]	; (8000ad0 <MX_I2C2_Init+0x50>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ab0:	4b07      	ldr	r3, [pc, #28]	; (8000ad0 <MX_I2C2_Init+0x50>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ab6:	4b06      	ldr	r3, [pc, #24]	; (8000ad0 <MX_I2C2_Init+0x50>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000abc:	4804      	ldr	r0, [pc, #16]	; (8000ad0 <MX_I2C2_Init+0x50>)
 8000abe:	f001 f89f 	bl	8001c00 <HAL_I2C_Init>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000ac8:	f000 f8aa 	bl	8000c20 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000acc:	bf00      	nop
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	20000274 	.word	0x20000274
 8000ad4:	40005800 	.word	0x40005800
 8000ad8:	000186a0 	.word	0x000186a0

08000adc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000ae0:	4b17      	ldr	r3, [pc, #92]	; (8000b40 <MX_SPI2_Init+0x64>)
 8000ae2:	4a18      	ldr	r2, [pc, #96]	; (8000b44 <MX_SPI2_Init+0x68>)
 8000ae4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000ae6:	4b16      	ldr	r3, [pc, #88]	; (8000b40 <MX_SPI2_Init+0x64>)
 8000ae8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000aec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000aee:	4b14      	ldr	r3, [pc, #80]	; (8000b40 <MX_SPI2_Init+0x64>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000af4:	4b12      	ldr	r3, [pc, #72]	; (8000b40 <MX_SPI2_Init+0x64>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000afa:	4b11      	ldr	r3, [pc, #68]	; (8000b40 <MX_SPI2_Init+0x64>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b00:	4b0f      	ldr	r3, [pc, #60]	; (8000b40 <MX_SPI2_Init+0x64>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000b06:	4b0e      	ldr	r3, [pc, #56]	; (8000b40 <MX_SPI2_Init+0x64>)
 8000b08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b0c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000b0e:	4b0c      	ldr	r3, [pc, #48]	; (8000b40 <MX_SPI2_Init+0x64>)
 8000b10:	2208      	movs	r2, #8
 8000b12:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b14:	4b0a      	ldr	r3, [pc, #40]	; (8000b40 <MX_SPI2_Init+0x64>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b1a:	4b09      	ldr	r3, [pc, #36]	; (8000b40 <MX_SPI2_Init+0x64>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b20:	4b07      	ldr	r3, [pc, #28]	; (8000b40 <MX_SPI2_Init+0x64>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000b26:	4b06      	ldr	r3, [pc, #24]	; (8000b40 <MX_SPI2_Init+0x64>)
 8000b28:	220a      	movs	r2, #10
 8000b2a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000b2c:	4804      	ldr	r0, [pc, #16]	; (8000b40 <MX_SPI2_Init+0x64>)
 8000b2e:	f003 ff31 	bl	8004994 <HAL_SPI_Init>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000b38:	f000 f872 	bl	8000c20 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000b3c:	bf00      	nop
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	200002c8 	.word	0x200002c8
 8000b44:	40003800 	.word	0x40003800

08000b48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b08a      	sub	sp, #40	; 0x28
 8000b4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b4e:	f107 0314 	add.w	r3, r7, #20
 8000b52:	2200      	movs	r2, #0
 8000b54:	601a      	str	r2, [r3, #0]
 8000b56:	605a      	str	r2, [r3, #4]
 8000b58:	609a      	str	r2, [r3, #8]
 8000b5a:	60da      	str	r2, [r3, #12]
 8000b5c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b5e:	2300      	movs	r3, #0
 8000b60:	613b      	str	r3, [r7, #16]
 8000b62:	4b2c      	ldr	r3, [pc, #176]	; (8000c14 <MX_GPIO_Init+0xcc>)
 8000b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b66:	4a2b      	ldr	r2, [pc, #172]	; (8000c14 <MX_GPIO_Init+0xcc>)
 8000b68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b6e:	4b29      	ldr	r3, [pc, #164]	; (8000c14 <MX_GPIO_Init+0xcc>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b76:	613b      	str	r3, [r7, #16]
 8000b78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	60fb      	str	r3, [r7, #12]
 8000b7e:	4b25      	ldr	r3, [pc, #148]	; (8000c14 <MX_GPIO_Init+0xcc>)
 8000b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b82:	4a24      	ldr	r2, [pc, #144]	; (8000c14 <MX_GPIO_Init+0xcc>)
 8000b84:	f043 0304 	orr.w	r3, r3, #4
 8000b88:	6313      	str	r3, [r2, #48]	; 0x30
 8000b8a:	4b22      	ldr	r3, [pc, #136]	; (8000c14 <MX_GPIO_Init+0xcc>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8e:	f003 0304 	and.w	r3, r3, #4
 8000b92:	60fb      	str	r3, [r7, #12]
 8000b94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b96:	2300      	movs	r3, #0
 8000b98:	60bb      	str	r3, [r7, #8]
 8000b9a:	4b1e      	ldr	r3, [pc, #120]	; (8000c14 <MX_GPIO_Init+0xcc>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9e:	4a1d      	ldr	r2, [pc, #116]	; (8000c14 <MX_GPIO_Init+0xcc>)
 8000ba0:	f043 0301 	orr.w	r3, r3, #1
 8000ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ba6:	4b1b      	ldr	r3, [pc, #108]	; (8000c14 <MX_GPIO_Init+0xcc>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000baa:	f003 0301 	and.w	r3, r3, #1
 8000bae:	60bb      	str	r3, [r7, #8]
 8000bb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	607b      	str	r3, [r7, #4]
 8000bb6:	4b17      	ldr	r3, [pc, #92]	; (8000c14 <MX_GPIO_Init+0xcc>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bba:	4a16      	ldr	r2, [pc, #88]	; (8000c14 <MX_GPIO_Init+0xcc>)
 8000bbc:	f043 0302 	orr.w	r3, r3, #2
 8000bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bc2:	4b14      	ldr	r3, [pc, #80]	; (8000c14 <MX_GPIO_Init+0xcc>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc6:	f003 0302 	and.w	r3, r3, #2
 8000bca:	607b      	str	r3, [r7, #4]
 8000bcc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_STATUS_Pin|KEY_ROW_1_Pin|KEY_ROW_2_Pin|KEY_ROW_3_Pin
 8000bce:	2200      	movs	r2, #0
 8000bd0:	21f4      	movs	r1, #244	; 0xf4
 8000bd2:	4811      	ldr	r0, [pc, #68]	; (8000c18 <MX_GPIO_Init+0xd0>)
 8000bd4:	f000 ffe0 	bl	8001b98 <HAL_GPIO_WritePin>
                          |KEY_ROW_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : KEY_COL_1_Pin KEY_COL_2_Pin KEY_COL_3_Pin KEY_COL_4_Pin */
  GPIO_InitStruct.Pin = KEY_COL_1_Pin|KEY_COL_2_Pin|KEY_COL_3_Pin|KEY_COL_4_Pin;
 8000bd8:	230f      	movs	r3, #15
 8000bda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000be0:	2302      	movs	r3, #2
 8000be2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000be4:	f107 0314 	add.w	r3, r7, #20
 8000be8:	4619      	mov	r1, r3
 8000bea:	480c      	ldr	r0, [pc, #48]	; (8000c1c <MX_GPIO_Init+0xd4>)
 8000bec:	f000 fe20 	bl	8001830 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_STATUS_Pin KEY_ROW_1_Pin KEY_ROW_2_Pin KEY_ROW_3_Pin
                           KEY_ROW_4_Pin */
  GPIO_InitStruct.Pin = LED_STATUS_Pin|KEY_ROW_1_Pin|KEY_ROW_2_Pin|KEY_ROW_3_Pin
 8000bf0:	23f4      	movs	r3, #244	; 0xf4
 8000bf2:	617b      	str	r3, [r7, #20]
                          |KEY_ROW_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c00:	f107 0314 	add.w	r3, r7, #20
 8000c04:	4619      	mov	r1, r3
 8000c06:	4804      	ldr	r0, [pc, #16]	; (8000c18 <MX_GPIO_Init+0xd0>)
 8000c08:	f000 fe12 	bl	8001830 <HAL_GPIO_Init>

}
 8000c0c:	bf00      	nop
 8000c0e:	3728      	adds	r7, #40	; 0x28
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	40023800 	.word	0x40023800
 8000c18:	40020000 	.word	0x40020000
 8000c1c:	40020800 	.word	0x40020800

08000c20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c24:	b672      	cpsid	i
}
 8000c26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c28:	e7fe      	b.n	8000c28 <Error_Handler+0x8>
	...

08000c2c <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8000c32:	f000 fa29 	bl	8001088 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8000c36:	f644 6320 	movw	r3, #20000	; 0x4e20
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	2178      	movs	r1, #120	; 0x78
 8000c3e:	485b      	ldr	r0, [pc, #364]	; (8000dac <SSD1306_Init+0x180>)
 8000c40:	f001 fc46 	bl	80024d0 <HAL_I2C_IsDeviceReady>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	e0a9      	b.n	8000da2 <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8000c4e:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8000c52:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000c54:	e002      	b.n	8000c5c <SSD1306_Init+0x30>
		p--;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	3b01      	subs	r3, #1
 8000c5a:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d1f9      	bne.n	8000c56 <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8000c62:	22ae      	movs	r2, #174	; 0xae
 8000c64:	2100      	movs	r1, #0
 8000c66:	2078      	movs	r0, #120	; 0x78
 8000c68:	f000 fa8a 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8000c6c:	2220      	movs	r2, #32
 8000c6e:	2100      	movs	r1, #0
 8000c70:	2078      	movs	r0, #120	; 0x78
 8000c72:	f000 fa85 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000c76:	2210      	movs	r2, #16
 8000c78:	2100      	movs	r1, #0
 8000c7a:	2078      	movs	r0, #120	; 0x78
 8000c7c:	f000 fa80 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000c80:	22b0      	movs	r2, #176	; 0xb0
 8000c82:	2100      	movs	r1, #0
 8000c84:	2078      	movs	r0, #120	; 0x78
 8000c86:	f000 fa7b 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000c8a:	22c8      	movs	r2, #200	; 0xc8
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	2078      	movs	r0, #120	; 0x78
 8000c90:	f000 fa76 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8000c94:	2200      	movs	r2, #0
 8000c96:	2100      	movs	r1, #0
 8000c98:	2078      	movs	r0, #120	; 0x78
 8000c9a:	f000 fa71 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8000c9e:	2210      	movs	r2, #16
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	2078      	movs	r0, #120	; 0x78
 8000ca4:	f000 fa6c 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8000ca8:	2240      	movs	r2, #64	; 0x40
 8000caa:	2100      	movs	r1, #0
 8000cac:	2078      	movs	r0, #120	; 0x78
 8000cae:	f000 fa67 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8000cb2:	2281      	movs	r2, #129	; 0x81
 8000cb4:	2100      	movs	r1, #0
 8000cb6:	2078      	movs	r0, #120	; 0x78
 8000cb8:	f000 fa62 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8000cbc:	22ff      	movs	r2, #255	; 0xff
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	2078      	movs	r0, #120	; 0x78
 8000cc2:	f000 fa5d 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8000cc6:	22a1      	movs	r2, #161	; 0xa1
 8000cc8:	2100      	movs	r1, #0
 8000cca:	2078      	movs	r0, #120	; 0x78
 8000ccc:	f000 fa58 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8000cd0:	22a6      	movs	r2, #166	; 0xa6
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	2078      	movs	r0, #120	; 0x78
 8000cd6:	f000 fa53 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8000cda:	22a8      	movs	r2, #168	; 0xa8
 8000cdc:	2100      	movs	r1, #0
 8000cde:	2078      	movs	r0, #120	; 0x78
 8000ce0:	f000 fa4e 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8000ce4:	223f      	movs	r2, #63	; 0x3f
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	2078      	movs	r0, #120	; 0x78
 8000cea:	f000 fa49 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000cee:	22a4      	movs	r2, #164	; 0xa4
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	2078      	movs	r0, #120	; 0x78
 8000cf4:	f000 fa44 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8000cf8:	22d3      	movs	r2, #211	; 0xd3
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	2078      	movs	r0, #120	; 0x78
 8000cfe:	f000 fa3f 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8000d02:	2200      	movs	r2, #0
 8000d04:	2100      	movs	r1, #0
 8000d06:	2078      	movs	r0, #120	; 0x78
 8000d08:	f000 fa3a 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8000d0c:	22d5      	movs	r2, #213	; 0xd5
 8000d0e:	2100      	movs	r1, #0
 8000d10:	2078      	movs	r0, #120	; 0x78
 8000d12:	f000 fa35 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8000d16:	22f0      	movs	r2, #240	; 0xf0
 8000d18:	2100      	movs	r1, #0
 8000d1a:	2078      	movs	r0, #120	; 0x78
 8000d1c:	f000 fa30 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8000d20:	22d9      	movs	r2, #217	; 0xd9
 8000d22:	2100      	movs	r1, #0
 8000d24:	2078      	movs	r0, #120	; 0x78
 8000d26:	f000 fa2b 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8000d2a:	2222      	movs	r2, #34	; 0x22
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	2078      	movs	r0, #120	; 0x78
 8000d30:	f000 fa26 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8000d34:	22da      	movs	r2, #218	; 0xda
 8000d36:	2100      	movs	r1, #0
 8000d38:	2078      	movs	r0, #120	; 0x78
 8000d3a:	f000 fa21 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8000d3e:	2212      	movs	r2, #18
 8000d40:	2100      	movs	r1, #0
 8000d42:	2078      	movs	r0, #120	; 0x78
 8000d44:	f000 fa1c 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000d48:	22db      	movs	r2, #219	; 0xdb
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	2078      	movs	r0, #120	; 0x78
 8000d4e:	f000 fa17 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8000d52:	2220      	movs	r2, #32
 8000d54:	2100      	movs	r1, #0
 8000d56:	2078      	movs	r0, #120	; 0x78
 8000d58:	f000 fa12 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000d5c:	228d      	movs	r2, #141	; 0x8d
 8000d5e:	2100      	movs	r1, #0
 8000d60:	2078      	movs	r0, #120	; 0x78
 8000d62:	f000 fa0d 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8000d66:	2214      	movs	r2, #20
 8000d68:	2100      	movs	r1, #0
 8000d6a:	2078      	movs	r0, #120	; 0x78
 8000d6c:	f000 fa08 	bl	8001180 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8000d70:	22af      	movs	r2, #175	; 0xaf
 8000d72:	2100      	movs	r1, #0
 8000d74:	2078      	movs	r0, #120	; 0x78
 8000d76:	f000 fa03 	bl	8001180 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000d7a:	222e      	movs	r2, #46	; 0x2e
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	2078      	movs	r0, #120	; 0x78
 8000d80:	f000 f9fe 	bl	8001180 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000d84:	2000      	movs	r0, #0
 8000d86:	f000 f843 	bl	8000e10 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8000d8a:	f000 f813 	bl	8000db4 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8000d8e:	4b08      	ldr	r3, [pc, #32]	; (8000db0 <SSD1306_Init+0x184>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8000d94:	4b06      	ldr	r3, [pc, #24]	; (8000db0 <SSD1306_Init+0x184>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8000d9a:	4b05      	ldr	r3, [pc, #20]	; (8000db0 <SSD1306_Init+0x184>)
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8000da0:	2301      	movs	r3, #1
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	20000220 	.word	0x20000220
 8000db0:	20000720 	.word	0x20000720

08000db4 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8000dba:	2300      	movs	r3, #0
 8000dbc:	71fb      	strb	r3, [r7, #7]
 8000dbe:	e01d      	b.n	8000dfc <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8000dc0:	79fb      	ldrb	r3, [r7, #7]
 8000dc2:	3b50      	subs	r3, #80	; 0x50
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	461a      	mov	r2, r3
 8000dc8:	2100      	movs	r1, #0
 8000dca:	2078      	movs	r0, #120	; 0x78
 8000dcc:	f000 f9d8 	bl	8001180 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	2078      	movs	r0, #120	; 0x78
 8000dd6:	f000 f9d3 	bl	8001180 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8000dda:	2210      	movs	r2, #16
 8000ddc:	2100      	movs	r1, #0
 8000dde:	2078      	movs	r0, #120	; 0x78
 8000de0:	f000 f9ce 	bl	8001180 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8000de4:	79fb      	ldrb	r3, [r7, #7]
 8000de6:	01db      	lsls	r3, r3, #7
 8000de8:	4a08      	ldr	r2, [pc, #32]	; (8000e0c <SSD1306_UpdateScreen+0x58>)
 8000dea:	441a      	add	r2, r3
 8000dec:	2380      	movs	r3, #128	; 0x80
 8000dee:	2140      	movs	r1, #64	; 0x40
 8000df0:	2078      	movs	r0, #120	; 0x78
 8000df2:	f000 f95f 	bl	80010b4 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8000df6:	79fb      	ldrb	r3, [r7, #7]
 8000df8:	3301      	adds	r3, #1
 8000dfa:	71fb      	strb	r3, [r7, #7]
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
 8000dfe:	2b07      	cmp	r3, #7
 8000e00:	d9de      	bls.n	8000dc0 <SSD1306_UpdateScreen+0xc>
	}
}
 8000e02:	bf00      	nop
 8000e04:	bf00      	nop
 8000e06:	3708      	adds	r7, #8
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	20000320 	.word	0x20000320

08000e10 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	4603      	mov	r3, r0
 8000e18:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000e1a:	79fb      	ldrb	r3, [r7, #7]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d101      	bne.n	8000e24 <SSD1306_Fill+0x14>
 8000e20:	2300      	movs	r3, #0
 8000e22:	e000      	b.n	8000e26 <SSD1306_Fill+0x16>
 8000e24:	23ff      	movs	r3, #255	; 0xff
 8000e26:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4803      	ldr	r0, [pc, #12]	; (8000e3c <SSD1306_Fill+0x2c>)
 8000e2e:	f007 f937 	bl	80080a0 <memset>
}
 8000e32:	bf00      	nop
 8000e34:	3708      	adds	r7, #8
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	20000320 	.word	0x20000320

08000e40 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8000e40:	b480      	push	{r7}
 8000e42:	b083      	sub	sp, #12
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	4603      	mov	r3, r0
 8000e48:	80fb      	strh	r3, [r7, #6]
 8000e4a:	460b      	mov	r3, r1
 8000e4c:	80bb      	strh	r3, [r7, #4]
 8000e4e:	4613      	mov	r3, r2
 8000e50:	70fb      	strb	r3, [r7, #3]
	if (
 8000e52:	88fb      	ldrh	r3, [r7, #6]
 8000e54:	2b7f      	cmp	r3, #127	; 0x7f
 8000e56:	d848      	bhi.n	8000eea <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8000e58:	88bb      	ldrh	r3, [r7, #4]
 8000e5a:	2b3f      	cmp	r3, #63	; 0x3f
 8000e5c:	d845      	bhi.n	8000eea <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8000e5e:	4b26      	ldr	r3, [pc, #152]	; (8000ef8 <SSD1306_DrawPixel+0xb8>)
 8000e60:	791b      	ldrb	r3, [r3, #4]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d006      	beq.n	8000e74 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8000e66:	78fb      	ldrb	r3, [r7, #3]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	bf0c      	ite	eq
 8000e6c:	2301      	moveq	r3, #1
 8000e6e:	2300      	movne	r3, #0
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8000e74:	78fb      	ldrb	r3, [r7, #3]
 8000e76:	2b01      	cmp	r3, #1
 8000e78:	d11a      	bne.n	8000eb0 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000e7a:	88fa      	ldrh	r2, [r7, #6]
 8000e7c:	88bb      	ldrh	r3, [r7, #4]
 8000e7e:	08db      	lsrs	r3, r3, #3
 8000e80:	b298      	uxth	r0, r3
 8000e82:	4603      	mov	r3, r0
 8000e84:	01db      	lsls	r3, r3, #7
 8000e86:	4413      	add	r3, r2
 8000e88:	4a1c      	ldr	r2, [pc, #112]	; (8000efc <SSD1306_DrawPixel+0xbc>)
 8000e8a:	5cd3      	ldrb	r3, [r2, r3]
 8000e8c:	b25a      	sxtb	r2, r3
 8000e8e:	88bb      	ldrh	r3, [r7, #4]
 8000e90:	f003 0307 	and.w	r3, r3, #7
 8000e94:	2101      	movs	r1, #1
 8000e96:	fa01 f303 	lsl.w	r3, r1, r3
 8000e9a:	b25b      	sxtb	r3, r3
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	b259      	sxtb	r1, r3
 8000ea0:	88fa      	ldrh	r2, [r7, #6]
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	01db      	lsls	r3, r3, #7
 8000ea6:	4413      	add	r3, r2
 8000ea8:	b2c9      	uxtb	r1, r1
 8000eaa:	4a14      	ldr	r2, [pc, #80]	; (8000efc <SSD1306_DrawPixel+0xbc>)
 8000eac:	54d1      	strb	r1, [r2, r3]
 8000eae:	e01d      	b.n	8000eec <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000eb0:	88fa      	ldrh	r2, [r7, #6]
 8000eb2:	88bb      	ldrh	r3, [r7, #4]
 8000eb4:	08db      	lsrs	r3, r3, #3
 8000eb6:	b298      	uxth	r0, r3
 8000eb8:	4603      	mov	r3, r0
 8000eba:	01db      	lsls	r3, r3, #7
 8000ebc:	4413      	add	r3, r2
 8000ebe:	4a0f      	ldr	r2, [pc, #60]	; (8000efc <SSD1306_DrawPixel+0xbc>)
 8000ec0:	5cd3      	ldrb	r3, [r2, r3]
 8000ec2:	b25a      	sxtb	r2, r3
 8000ec4:	88bb      	ldrh	r3, [r7, #4]
 8000ec6:	f003 0307 	and.w	r3, r3, #7
 8000eca:	2101      	movs	r1, #1
 8000ecc:	fa01 f303 	lsl.w	r3, r1, r3
 8000ed0:	b25b      	sxtb	r3, r3
 8000ed2:	43db      	mvns	r3, r3
 8000ed4:	b25b      	sxtb	r3, r3
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	b259      	sxtb	r1, r3
 8000eda:	88fa      	ldrh	r2, [r7, #6]
 8000edc:	4603      	mov	r3, r0
 8000ede:	01db      	lsls	r3, r3, #7
 8000ee0:	4413      	add	r3, r2
 8000ee2:	b2c9      	uxtb	r1, r1
 8000ee4:	4a05      	ldr	r2, [pc, #20]	; (8000efc <SSD1306_DrawPixel+0xbc>)
 8000ee6:	54d1      	strb	r1, [r2, r3]
 8000ee8:	e000      	b.n	8000eec <SSD1306_DrawPixel+0xac>
		return;
 8000eea:	bf00      	nop
	}
}
 8000eec:	370c      	adds	r7, #12
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	20000720 	.word	0x20000720
 8000efc:	20000320 	.word	0x20000320

08000f00 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	460a      	mov	r2, r1
 8000f0a:	80fb      	strh	r3, [r7, #6]
 8000f0c:	4613      	mov	r3, r2
 8000f0e:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8000f10:	4a05      	ldr	r2, [pc, #20]	; (8000f28 <SSD1306_GotoXY+0x28>)
 8000f12:	88fb      	ldrh	r3, [r7, #6]
 8000f14:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8000f16:	4a04      	ldr	r2, [pc, #16]	; (8000f28 <SSD1306_GotoXY+0x28>)
 8000f18:	88bb      	ldrh	r3, [r7, #4]
 8000f1a:	8053      	strh	r3, [r2, #2]
}
 8000f1c:	bf00      	nop
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr
 8000f28:	20000720 	.word	0x20000720

08000f2c <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b086      	sub	sp, #24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	4603      	mov	r3, r0
 8000f34:	6039      	str	r1, [r7, #0]
 8000f36:	71fb      	strb	r3, [r7, #7]
 8000f38:	4613      	mov	r3, r2
 8000f3a:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000f3c:	4b3a      	ldr	r3, [pc, #232]	; (8001028 <SSD1306_Putc+0xfc>)
 8000f3e:	881b      	ldrh	r3, [r3, #0]
 8000f40:	461a      	mov	r2, r3
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	4413      	add	r3, r2
	if (
 8000f48:	2b7f      	cmp	r3, #127	; 0x7f
 8000f4a:	dc07      	bgt.n	8000f5c <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8000f4c:	4b36      	ldr	r3, [pc, #216]	; (8001028 <SSD1306_Putc+0xfc>)
 8000f4e:	885b      	ldrh	r3, [r3, #2]
 8000f50:	461a      	mov	r2, r3
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	785b      	ldrb	r3, [r3, #1]
 8000f56:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000f58:	2b3f      	cmp	r3, #63	; 0x3f
 8000f5a:	dd01      	ble.n	8000f60 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	e05e      	b.n	800101e <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8000f60:	2300      	movs	r3, #0
 8000f62:	617b      	str	r3, [r7, #20]
 8000f64:	e04b      	b.n	8000ffe <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685a      	ldr	r2, [r3, #4]
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	3b20      	subs	r3, #32
 8000f6e:	6839      	ldr	r1, [r7, #0]
 8000f70:	7849      	ldrb	r1, [r1, #1]
 8000f72:	fb01 f303 	mul.w	r3, r1, r3
 8000f76:	4619      	mov	r1, r3
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	440b      	add	r3, r1
 8000f7c:	005b      	lsls	r3, r3, #1
 8000f7e:	4413      	add	r3, r2
 8000f80:	881b      	ldrh	r3, [r3, #0]
 8000f82:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8000f84:	2300      	movs	r3, #0
 8000f86:	613b      	str	r3, [r7, #16]
 8000f88:	e030      	b.n	8000fec <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8000f8a:	68fa      	ldr	r2, [r7, #12]
 8000f8c:	693b      	ldr	r3, [r7, #16]
 8000f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f92:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d010      	beq.n	8000fbc <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8000f9a:	4b23      	ldr	r3, [pc, #140]	; (8001028 <SSD1306_Putc+0xfc>)
 8000f9c:	881a      	ldrh	r2, [r3, #0]
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	b29b      	uxth	r3, r3
 8000fa2:	4413      	add	r3, r2
 8000fa4:	b298      	uxth	r0, r3
 8000fa6:	4b20      	ldr	r3, [pc, #128]	; (8001028 <SSD1306_Putc+0xfc>)
 8000fa8:	885a      	ldrh	r2, [r3, #2]
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	b29b      	uxth	r3, r3
 8000fae:	4413      	add	r3, r2
 8000fb0:	b29b      	uxth	r3, r3
 8000fb2:	79ba      	ldrb	r2, [r7, #6]
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	f7ff ff43 	bl	8000e40 <SSD1306_DrawPixel>
 8000fba:	e014      	b.n	8000fe6 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8000fbc:	4b1a      	ldr	r3, [pc, #104]	; (8001028 <SSD1306_Putc+0xfc>)
 8000fbe:	881a      	ldrh	r2, [r3, #0]
 8000fc0:	693b      	ldr	r3, [r7, #16]
 8000fc2:	b29b      	uxth	r3, r3
 8000fc4:	4413      	add	r3, r2
 8000fc6:	b298      	uxth	r0, r3
 8000fc8:	4b17      	ldr	r3, [pc, #92]	; (8001028 <SSD1306_Putc+0xfc>)
 8000fca:	885a      	ldrh	r2, [r3, #2]
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	b29b      	uxth	r3, r3
 8000fd0:	4413      	add	r3, r2
 8000fd2:	b299      	uxth	r1, r3
 8000fd4:	79bb      	ldrb	r3, [r7, #6]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	bf0c      	ite	eq
 8000fda:	2301      	moveq	r3, #1
 8000fdc:	2300      	movne	r3, #0
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	f7ff ff2d 	bl	8000e40 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	3301      	adds	r3, #1
 8000fea:	613b      	str	r3, [r7, #16]
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	693b      	ldr	r3, [r7, #16]
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d3c8      	bcc.n	8000f8a <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	617b      	str	r3, [r7, #20]
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	785b      	ldrb	r3, [r3, #1]
 8001002:	461a      	mov	r2, r3
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	4293      	cmp	r3, r2
 8001008:	d3ad      	bcc.n	8000f66 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800100a:	4b07      	ldr	r3, [pc, #28]	; (8001028 <SSD1306_Putc+0xfc>)
 800100c:	881a      	ldrh	r2, [r3, #0]
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	b29b      	uxth	r3, r3
 8001014:	4413      	add	r3, r2
 8001016:	b29a      	uxth	r2, r3
 8001018:	4b03      	ldr	r3, [pc, #12]	; (8001028 <SSD1306_Putc+0xfc>)
 800101a:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 800101c:	79fb      	ldrb	r3, [r7, #7]
}
 800101e:	4618      	mov	r0, r3
 8001020:	3718      	adds	r7, #24
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	20000720 	.word	0x20000720

0800102c <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
 8001032:	60f8      	str	r0, [r7, #12]
 8001034:	60b9      	str	r1, [r7, #8]
 8001036:	4613      	mov	r3, r2
 8001038:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 800103a:	e012      	b.n	8001062 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	79fa      	ldrb	r2, [r7, #7]
 8001042:	68b9      	ldr	r1, [r7, #8]
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff ff71 	bl	8000f2c <SSD1306_Putc>
 800104a:	4603      	mov	r3, r0
 800104c:	461a      	mov	r2, r3
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	429a      	cmp	r2, r3
 8001054:	d002      	beq.n	800105c <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	e008      	b.n	800106e <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	3301      	adds	r3, #1
 8001060:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d1e8      	bne.n	800103c <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	781b      	ldrb	r3, [r3, #0]
}
 800106e:	4618      	mov	r0, r3
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}

08001076 <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 8001076:	b580      	push	{r7, lr}
 8001078:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 800107a:	2000      	movs	r0, #0
 800107c:	f7ff fec8 	bl	8000e10 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001080:	f7ff fe98 	bl	8000db4 <SSD1306_UpdateScreen>
}
 8001084:	bf00      	nop
 8001086:	bd80      	pop	{r7, pc}

08001088 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 800108e:	4b08      	ldr	r3, [pc, #32]	; (80010b0 <ssd1306_I2C_Init+0x28>)
 8001090:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001092:	e002      	b.n	800109a <ssd1306_I2C_Init+0x12>
		p--;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	3b01      	subs	r3, #1
 8001098:	607b      	str	r3, [r7, #4]
	while(p>0)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d1f9      	bne.n	8001094 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80010a0:	bf00      	nop
 80010a2:	bf00      	nop
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	0003d090 	.word	0x0003d090

080010b4 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80010b4:	b590      	push	{r4, r7, lr}
 80010b6:	b0c7      	sub	sp, #284	; 0x11c
 80010b8:	af02      	add	r7, sp, #8
 80010ba:	4604      	mov	r4, r0
 80010bc:	4608      	mov	r0, r1
 80010be:	f507 7188 	add.w	r1, r7, #272	; 0x110
 80010c2:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 80010c6:	600a      	str	r2, [r1, #0]
 80010c8:	4619      	mov	r1, r3
 80010ca:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80010ce:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 80010d2:	4622      	mov	r2, r4
 80010d4:	701a      	strb	r2, [r3, #0]
 80010d6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80010da:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 80010de:	4602      	mov	r2, r0
 80010e0:	701a      	strb	r2, [r3, #0]
 80010e2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80010e6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80010ea:	460a      	mov	r2, r1
 80010ec:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80010ee:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80010f2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80010f6:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80010fa:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 80010fe:	7812      	ldrb	r2, [r2, #0]
 8001100:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001102:	2300      	movs	r3, #0
 8001104:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001108:	e015      	b.n	8001136 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 800110a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800110e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001112:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8001116:	6812      	ldr	r2, [r2, #0]
 8001118:	441a      	add	r2, r3
 800111a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800111e:	3301      	adds	r3, #1
 8001120:	7811      	ldrb	r1, [r2, #0]
 8001122:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001126:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 800112a:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 800112c:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001130:	3301      	adds	r3, #1
 8001132:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001136:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800113a:	b29b      	uxth	r3, r3
 800113c:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001140:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8001144:	8812      	ldrh	r2, [r2, #0]
 8001146:	429a      	cmp	r2, r3
 8001148:	d8df      	bhi.n	800110a <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 800114a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800114e:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	b299      	uxth	r1, r3
 8001156:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800115a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800115e:	881b      	ldrh	r3, [r3, #0]
 8001160:	3301      	adds	r3, #1
 8001162:	b29b      	uxth	r3, r3
 8001164:	f107 020c 	add.w	r2, r7, #12
 8001168:	200a      	movs	r0, #10
 800116a:	9000      	str	r0, [sp, #0]
 800116c:	4803      	ldr	r0, [pc, #12]	; (800117c <ssd1306_I2C_WriteMulti+0xc8>)
 800116e:	f000 fe8b 	bl	8001e88 <HAL_I2C_Master_Transmit>
}
 8001172:	bf00      	nop
 8001174:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001178:	46bd      	mov	sp, r7
 800117a:	bd90      	pop	{r4, r7, pc}
 800117c:	20000220 	.word	0x20000220

08001180 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001180:	b580      	push	{r7, lr}
 8001182:	b086      	sub	sp, #24
 8001184:	af02      	add	r7, sp, #8
 8001186:	4603      	mov	r3, r0
 8001188:	71fb      	strb	r3, [r7, #7]
 800118a:	460b      	mov	r3, r1
 800118c:	71bb      	strb	r3, [r7, #6]
 800118e:	4613      	mov	r3, r2
 8001190:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001192:	79bb      	ldrb	r3, [r7, #6]
 8001194:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001196:	797b      	ldrb	r3, [r7, #5]
 8001198:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 800119a:	79fb      	ldrb	r3, [r7, #7]
 800119c:	b299      	uxth	r1, r3
 800119e:	f107 020c 	add.w	r2, r7, #12
 80011a2:	230a      	movs	r3, #10
 80011a4:	9300      	str	r3, [sp, #0]
 80011a6:	2302      	movs	r3, #2
 80011a8:	4803      	ldr	r0, [pc, #12]	; (80011b8 <ssd1306_I2C_Write+0x38>)
 80011aa:	f000 fe6d 	bl	8001e88 <HAL_I2C_Master_Transmit>
}
 80011ae:	bf00      	nop
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000220 	.word	0x20000220

080011bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c2:	2300      	movs	r3, #0
 80011c4:	607b      	str	r3, [r7, #4]
 80011c6:	4b10      	ldr	r3, [pc, #64]	; (8001208 <HAL_MspInit+0x4c>)
 80011c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ca:	4a0f      	ldr	r2, [pc, #60]	; (8001208 <HAL_MspInit+0x4c>)
 80011cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011d0:	6453      	str	r3, [r2, #68]	; 0x44
 80011d2:	4b0d      	ldr	r3, [pc, #52]	; (8001208 <HAL_MspInit+0x4c>)
 80011d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011da:	607b      	str	r3, [r7, #4]
 80011dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011de:	2300      	movs	r3, #0
 80011e0:	603b      	str	r3, [r7, #0]
 80011e2:	4b09      	ldr	r3, [pc, #36]	; (8001208 <HAL_MspInit+0x4c>)
 80011e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e6:	4a08      	ldr	r2, [pc, #32]	; (8001208 <HAL_MspInit+0x4c>)
 80011e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011ec:	6413      	str	r3, [r2, #64]	; 0x40
 80011ee:	4b06      	ldr	r3, [pc, #24]	; (8001208 <HAL_MspInit+0x4c>)
 80011f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011f6:	603b      	str	r3, [r7, #0]
 80011f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011fa:	bf00      	nop
 80011fc:	370c      	adds	r7, #12
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	40023800 	.word	0x40023800

0800120c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b08c      	sub	sp, #48	; 0x30
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001214:	f107 031c 	add.w	r3, r7, #28
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
 800121e:	609a      	str	r2, [r3, #8]
 8001220:	60da      	str	r2, [r3, #12]
 8001222:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a32      	ldr	r2, [pc, #200]	; (80012f4 <HAL_I2C_MspInit+0xe8>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d12c      	bne.n	8001288 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800122e:	2300      	movs	r3, #0
 8001230:	61bb      	str	r3, [r7, #24]
 8001232:	4b31      	ldr	r3, [pc, #196]	; (80012f8 <HAL_I2C_MspInit+0xec>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001236:	4a30      	ldr	r2, [pc, #192]	; (80012f8 <HAL_I2C_MspInit+0xec>)
 8001238:	f043 0302 	orr.w	r3, r3, #2
 800123c:	6313      	str	r3, [r2, #48]	; 0x30
 800123e:	4b2e      	ldr	r3, [pc, #184]	; (80012f8 <HAL_I2C_MspInit+0xec>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	f003 0302 	and.w	r3, r3, #2
 8001246:	61bb      	str	r3, [r7, #24]
 8001248:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800124a:	23c0      	movs	r3, #192	; 0xc0
 800124c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800124e:	2312      	movs	r3, #18
 8001250:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001252:	2300      	movs	r3, #0
 8001254:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001256:	2303      	movs	r3, #3
 8001258:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800125a:	2304      	movs	r3, #4
 800125c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800125e:	f107 031c 	add.w	r3, r7, #28
 8001262:	4619      	mov	r1, r3
 8001264:	4825      	ldr	r0, [pc, #148]	; (80012fc <HAL_I2C_MspInit+0xf0>)
 8001266:	f000 fae3 	bl	8001830 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800126a:	2300      	movs	r3, #0
 800126c:	617b      	str	r3, [r7, #20]
 800126e:	4b22      	ldr	r3, [pc, #136]	; (80012f8 <HAL_I2C_MspInit+0xec>)
 8001270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001272:	4a21      	ldr	r2, [pc, #132]	; (80012f8 <HAL_I2C_MspInit+0xec>)
 8001274:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001278:	6413      	str	r3, [r2, #64]	; 0x40
 800127a:	4b1f      	ldr	r3, [pc, #124]	; (80012f8 <HAL_I2C_MspInit+0xec>)
 800127c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800127e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001282:	617b      	str	r3, [r7, #20]
 8001284:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001286:	e031      	b.n	80012ec <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a1c      	ldr	r2, [pc, #112]	; (8001300 <HAL_I2C_MspInit+0xf4>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d12c      	bne.n	80012ec <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	613b      	str	r3, [r7, #16]
 8001296:	4b18      	ldr	r3, [pc, #96]	; (80012f8 <HAL_I2C_MspInit+0xec>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	4a17      	ldr	r2, [pc, #92]	; (80012f8 <HAL_I2C_MspInit+0xec>)
 800129c:	f043 0302 	orr.w	r3, r3, #2
 80012a0:	6313      	str	r3, [r2, #48]	; 0x30
 80012a2:	4b15      	ldr	r3, [pc, #84]	; (80012f8 <HAL_I2C_MspInit+0xec>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	f003 0302 	and.w	r3, r3, #2
 80012aa:	613b      	str	r3, [r7, #16]
 80012ac:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80012ae:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80012b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012b4:	2312      	movs	r3, #18
 80012b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b8:	2300      	movs	r3, #0
 80012ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012bc:	2303      	movs	r3, #3
 80012be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80012c0:	2304      	movs	r3, #4
 80012c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012c4:	f107 031c 	add.w	r3, r7, #28
 80012c8:	4619      	mov	r1, r3
 80012ca:	480c      	ldr	r0, [pc, #48]	; (80012fc <HAL_I2C_MspInit+0xf0>)
 80012cc:	f000 fab0 	bl	8001830 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80012d0:	2300      	movs	r3, #0
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	4b08      	ldr	r3, [pc, #32]	; (80012f8 <HAL_I2C_MspInit+0xec>)
 80012d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d8:	4a07      	ldr	r2, [pc, #28]	; (80012f8 <HAL_I2C_MspInit+0xec>)
 80012da:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012de:	6413      	str	r3, [r2, #64]	; 0x40
 80012e0:	4b05      	ldr	r3, [pc, #20]	; (80012f8 <HAL_I2C_MspInit+0xec>)
 80012e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012e8:	60fb      	str	r3, [r7, #12]
 80012ea:	68fb      	ldr	r3, [r7, #12]
}
 80012ec:	bf00      	nop
 80012ee:	3730      	adds	r7, #48	; 0x30
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40005400 	.word	0x40005400
 80012f8:	40023800 	.word	0x40023800
 80012fc:	40020400 	.word	0x40020400
 8001300:	40005800 	.word	0x40005800

08001304 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b08a      	sub	sp, #40	; 0x28
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800130c:	f107 0314 	add.w	r3, r7, #20
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	605a      	str	r2, [r3, #4]
 8001316:	609a      	str	r2, [r3, #8]
 8001318:	60da      	str	r2, [r3, #12]
 800131a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a19      	ldr	r2, [pc, #100]	; (8001388 <HAL_SPI_MspInit+0x84>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d12c      	bne.n	8001380 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001326:	2300      	movs	r3, #0
 8001328:	613b      	str	r3, [r7, #16]
 800132a:	4b18      	ldr	r3, [pc, #96]	; (800138c <HAL_SPI_MspInit+0x88>)
 800132c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132e:	4a17      	ldr	r2, [pc, #92]	; (800138c <HAL_SPI_MspInit+0x88>)
 8001330:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001334:	6413      	str	r3, [r2, #64]	; 0x40
 8001336:	4b15      	ldr	r3, [pc, #84]	; (800138c <HAL_SPI_MspInit+0x88>)
 8001338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800133e:	613b      	str	r3, [r7, #16]
 8001340:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001342:	2300      	movs	r3, #0
 8001344:	60fb      	str	r3, [r7, #12]
 8001346:	4b11      	ldr	r3, [pc, #68]	; (800138c <HAL_SPI_MspInit+0x88>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134a:	4a10      	ldr	r2, [pc, #64]	; (800138c <HAL_SPI_MspInit+0x88>)
 800134c:	f043 0302 	orr.w	r3, r3, #2
 8001350:	6313      	str	r3, [r2, #48]	; 0x30
 8001352:	4b0e      	ldr	r3, [pc, #56]	; (800138c <HAL_SPI_MspInit+0x88>)
 8001354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001356:	f003 0302 	and.w	r3, r3, #2
 800135a:	60fb      	str	r3, [r7, #12]
 800135c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800135e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001362:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001364:	2302      	movs	r3, #2
 8001366:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001368:	2300      	movs	r3, #0
 800136a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800136c:	2303      	movs	r3, #3
 800136e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001370:	2305      	movs	r3, #5
 8001372:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001374:	f107 0314 	add.w	r3, r7, #20
 8001378:	4619      	mov	r1, r3
 800137a:	4805      	ldr	r0, [pc, #20]	; (8001390 <HAL_SPI_MspInit+0x8c>)
 800137c:	f000 fa58 	bl	8001830 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001380:	bf00      	nop
 8001382:	3728      	adds	r7, #40	; 0x28
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	40003800 	.word	0x40003800
 800138c:	40023800 	.word	0x40023800
 8001390:	40020400 	.word	0x40020400

08001394 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001398:	e7fe      	b.n	8001398 <NMI_Handler+0x4>

0800139a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800139a:	b480      	push	{r7}
 800139c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800139e:	e7fe      	b.n	800139e <HardFault_Handler+0x4>

080013a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013a4:	e7fe      	b.n	80013a4 <MemManage_Handler+0x4>

080013a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013a6:	b480      	push	{r7}
 80013a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013aa:	e7fe      	b.n	80013aa <BusFault_Handler+0x4>

080013ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013b0:	e7fe      	b.n	80013b0 <UsageFault_Handler+0x4>

080013b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013b2:	b480      	push	{r7}
 80013b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013b6:	bf00      	nop
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr

080013c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013c4:	bf00      	nop
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr

080013ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013ce:	b480      	push	{r7}
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr

080013dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013e0:	f000 f8d0 	bl	8001584 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013e4:	bf00      	nop
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80013ec:	4802      	ldr	r0, [pc, #8]	; (80013f8 <OTG_FS_IRQHandler+0x10>)
 80013ee:	f001 fe34 	bl	800305a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20000c04 	.word	0x20000c04

080013fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b086      	sub	sp, #24
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001404:	4a14      	ldr	r2, [pc, #80]	; (8001458 <_sbrk+0x5c>)
 8001406:	4b15      	ldr	r3, [pc, #84]	; (800145c <_sbrk+0x60>)
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001410:	4b13      	ldr	r3, [pc, #76]	; (8001460 <_sbrk+0x64>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d102      	bne.n	800141e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001418:	4b11      	ldr	r3, [pc, #68]	; (8001460 <_sbrk+0x64>)
 800141a:	4a12      	ldr	r2, [pc, #72]	; (8001464 <_sbrk+0x68>)
 800141c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800141e:	4b10      	ldr	r3, [pc, #64]	; (8001460 <_sbrk+0x64>)
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4413      	add	r3, r2
 8001426:	693a      	ldr	r2, [r7, #16]
 8001428:	429a      	cmp	r2, r3
 800142a:	d207      	bcs.n	800143c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800142c:	f006 fe0e 	bl	800804c <__errno>
 8001430:	4603      	mov	r3, r0
 8001432:	220c      	movs	r2, #12
 8001434:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001436:	f04f 33ff 	mov.w	r3, #4294967295
 800143a:	e009      	b.n	8001450 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800143c:	4b08      	ldr	r3, [pc, #32]	; (8001460 <_sbrk+0x64>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001442:	4b07      	ldr	r3, [pc, #28]	; (8001460 <_sbrk+0x64>)
 8001444:	681a      	ldr	r2, [r3, #0]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4413      	add	r3, r2
 800144a:	4a05      	ldr	r2, [pc, #20]	; (8001460 <_sbrk+0x64>)
 800144c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800144e:	68fb      	ldr	r3, [r7, #12]
}
 8001450:	4618      	mov	r0, r3
 8001452:	3718      	adds	r7, #24
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	20020000 	.word	0x20020000
 800145c:	00000400 	.word	0x00000400
 8001460:	20000728 	.word	0x20000728
 8001464:	20001030 	.word	0x20001030

08001468 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800146c:	4b06      	ldr	r3, [pc, #24]	; (8001488 <SystemInit+0x20>)
 800146e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001472:	4a05      	ldr	r2, [pc, #20]	; (8001488 <SystemInit+0x20>)
 8001474:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001478:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800147c:	bf00      	nop
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	e000ed00 	.word	0xe000ed00

0800148c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800148c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014c4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001490:	480d      	ldr	r0, [pc, #52]	; (80014c8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001492:	490e      	ldr	r1, [pc, #56]	; (80014cc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001494:	4a0e      	ldr	r2, [pc, #56]	; (80014d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001496:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001498:	e002      	b.n	80014a0 <LoopCopyDataInit>

0800149a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800149a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800149c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800149e:	3304      	adds	r3, #4

080014a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014a4:	d3f9      	bcc.n	800149a <CopyDataInit>
  
  ldr r2, =_sbss
 80014a6:	4a0b      	ldr	r2, [pc, #44]	; (80014d4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80014a8:	4c0b      	ldr	r4, [pc, #44]	; (80014d8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80014aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014ac:	e001      	b.n	80014b2 <LoopFillZerobss>

080014ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014b0:	3204      	adds	r2, #4

080014b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014b4:	d3fb      	bcc.n	80014ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80014b6:	f7ff ffd7 	bl	8001468 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014ba:	f006 fdcd 	bl	8008058 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014be:	f7ff f8a7 	bl	8000610 <main>
  bx  lr    
 80014c2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80014c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80014c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014cc:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 80014d0:	08009f58 	.word	0x08009f58
  ldr r2, =_sbss
 80014d4:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 80014d8:	20001030 	.word	0x20001030

080014dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014dc:	e7fe      	b.n	80014dc <ADC_IRQHandler>
	...

080014e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80014e4:	4b0e      	ldr	r3, [pc, #56]	; (8001520 <HAL_Init+0x40>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a0d      	ldr	r2, [pc, #52]	; (8001520 <HAL_Init+0x40>)
 80014ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80014f0:	4b0b      	ldr	r3, [pc, #44]	; (8001520 <HAL_Init+0x40>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a0a      	ldr	r2, [pc, #40]	; (8001520 <HAL_Init+0x40>)
 80014f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80014fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014fc:	4b08      	ldr	r3, [pc, #32]	; (8001520 <HAL_Init+0x40>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a07      	ldr	r2, [pc, #28]	; (8001520 <HAL_Init+0x40>)
 8001502:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001506:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001508:	2003      	movs	r0, #3
 800150a:	f000 f94f 	bl	80017ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800150e:	2000      	movs	r0, #0
 8001510:	f000 f808 	bl	8001524 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001514:	f7ff fe52 	bl	80011bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001518:	2300      	movs	r3, #0
}
 800151a:	4618      	mov	r0, r3
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40023c00 	.word	0x40023c00

08001524 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800152c:	4b12      	ldr	r3, [pc, #72]	; (8001578 <HAL_InitTick+0x54>)
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	4b12      	ldr	r3, [pc, #72]	; (800157c <HAL_InitTick+0x58>)
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	4619      	mov	r1, r3
 8001536:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800153a:	fbb3 f3f1 	udiv	r3, r3, r1
 800153e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001542:	4618      	mov	r0, r3
 8001544:	f000 f967 	bl	8001816 <HAL_SYSTICK_Config>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800154e:	2301      	movs	r3, #1
 8001550:	e00e      	b.n	8001570 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2b0f      	cmp	r3, #15
 8001556:	d80a      	bhi.n	800156e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001558:	2200      	movs	r2, #0
 800155a:	6879      	ldr	r1, [r7, #4]
 800155c:	f04f 30ff 	mov.w	r0, #4294967295
 8001560:	f000 f92f 	bl	80017c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001564:	4a06      	ldr	r2, [pc, #24]	; (8001580 <HAL_InitTick+0x5c>)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800156a:	2300      	movs	r3, #0
 800156c:	e000      	b.n	8001570 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800156e:	2301      	movs	r3, #1
}
 8001570:	4618      	mov	r0, r3
 8001572:	3708      	adds	r7, #8
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	20000040 	.word	0x20000040
 800157c:	20000048 	.word	0x20000048
 8001580:	20000044 	.word	0x20000044

08001584 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001588:	4b06      	ldr	r3, [pc, #24]	; (80015a4 <HAL_IncTick+0x20>)
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	461a      	mov	r2, r3
 800158e:	4b06      	ldr	r3, [pc, #24]	; (80015a8 <HAL_IncTick+0x24>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4413      	add	r3, r2
 8001594:	4a04      	ldr	r2, [pc, #16]	; (80015a8 <HAL_IncTick+0x24>)
 8001596:	6013      	str	r3, [r2, #0]
}
 8001598:	bf00      	nop
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	20000048 	.word	0x20000048
 80015a8:	2000072c 	.word	0x2000072c

080015ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  return uwTick;
 80015b0:	4b03      	ldr	r3, [pc, #12]	; (80015c0 <HAL_GetTick+0x14>)
 80015b2:	681b      	ldr	r3, [r3, #0]
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	2000072c 	.word	0x2000072c

080015c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015cc:	f7ff ffee 	bl	80015ac <HAL_GetTick>
 80015d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015dc:	d005      	beq.n	80015ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015de:	4b0a      	ldr	r3, [pc, #40]	; (8001608 <HAL_Delay+0x44>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	461a      	mov	r2, r3
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	4413      	add	r3, r2
 80015e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80015ea:	bf00      	nop
 80015ec:	f7ff ffde 	bl	80015ac <HAL_GetTick>
 80015f0:	4602      	mov	r2, r0
 80015f2:	68bb      	ldr	r3, [r7, #8]
 80015f4:	1ad3      	subs	r3, r2, r3
 80015f6:	68fa      	ldr	r2, [r7, #12]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d8f7      	bhi.n	80015ec <HAL_Delay+0x28>
  {
  }
}
 80015fc:	bf00      	nop
 80015fe:	bf00      	nop
 8001600:	3710      	adds	r7, #16
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20000048 	.word	0x20000048

0800160c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800160c:	b480      	push	{r7}
 800160e:	b085      	sub	sp, #20
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	f003 0307 	and.w	r3, r3, #7
 800161a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800161c:	4b0c      	ldr	r3, [pc, #48]	; (8001650 <__NVIC_SetPriorityGrouping+0x44>)
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001622:	68ba      	ldr	r2, [r7, #8]
 8001624:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001628:	4013      	ands	r3, r2
 800162a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001634:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001638:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800163c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800163e:	4a04      	ldr	r2, [pc, #16]	; (8001650 <__NVIC_SetPriorityGrouping+0x44>)
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	60d3      	str	r3, [r2, #12]
}
 8001644:	bf00      	nop
 8001646:	3714      	adds	r7, #20
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr
 8001650:	e000ed00 	.word	0xe000ed00

08001654 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001658:	4b04      	ldr	r3, [pc, #16]	; (800166c <__NVIC_GetPriorityGrouping+0x18>)
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	0a1b      	lsrs	r3, r3, #8
 800165e:	f003 0307 	and.w	r3, r3, #7
}
 8001662:	4618      	mov	r0, r3
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr
 800166c:	e000ed00 	.word	0xe000ed00

08001670 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	4603      	mov	r3, r0
 8001678:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800167a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167e:	2b00      	cmp	r3, #0
 8001680:	db0b      	blt.n	800169a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001682:	79fb      	ldrb	r3, [r7, #7]
 8001684:	f003 021f 	and.w	r2, r3, #31
 8001688:	4907      	ldr	r1, [pc, #28]	; (80016a8 <__NVIC_EnableIRQ+0x38>)
 800168a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800168e:	095b      	lsrs	r3, r3, #5
 8001690:	2001      	movs	r0, #1
 8001692:	fa00 f202 	lsl.w	r2, r0, r2
 8001696:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800169a:	bf00      	nop
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	e000e100 	.word	0xe000e100

080016ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	4603      	mov	r3, r0
 80016b4:	6039      	str	r1, [r7, #0]
 80016b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	db0a      	blt.n	80016d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	b2da      	uxtb	r2, r3
 80016c4:	490c      	ldr	r1, [pc, #48]	; (80016f8 <__NVIC_SetPriority+0x4c>)
 80016c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ca:	0112      	lsls	r2, r2, #4
 80016cc:	b2d2      	uxtb	r2, r2
 80016ce:	440b      	add	r3, r1
 80016d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016d4:	e00a      	b.n	80016ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	b2da      	uxtb	r2, r3
 80016da:	4908      	ldr	r1, [pc, #32]	; (80016fc <__NVIC_SetPriority+0x50>)
 80016dc:	79fb      	ldrb	r3, [r7, #7]
 80016de:	f003 030f 	and.w	r3, r3, #15
 80016e2:	3b04      	subs	r3, #4
 80016e4:	0112      	lsls	r2, r2, #4
 80016e6:	b2d2      	uxtb	r2, r2
 80016e8:	440b      	add	r3, r1
 80016ea:	761a      	strb	r2, [r3, #24]
}
 80016ec:	bf00      	nop
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr
 80016f8:	e000e100 	.word	0xe000e100
 80016fc:	e000ed00 	.word	0xe000ed00

08001700 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001700:	b480      	push	{r7}
 8001702:	b089      	sub	sp, #36	; 0x24
 8001704:	af00      	add	r7, sp, #0
 8001706:	60f8      	str	r0, [r7, #12]
 8001708:	60b9      	str	r1, [r7, #8]
 800170a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	f003 0307 	and.w	r3, r3, #7
 8001712:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001714:	69fb      	ldr	r3, [r7, #28]
 8001716:	f1c3 0307 	rsb	r3, r3, #7
 800171a:	2b04      	cmp	r3, #4
 800171c:	bf28      	it	cs
 800171e:	2304      	movcs	r3, #4
 8001720:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001722:	69fb      	ldr	r3, [r7, #28]
 8001724:	3304      	adds	r3, #4
 8001726:	2b06      	cmp	r3, #6
 8001728:	d902      	bls.n	8001730 <NVIC_EncodePriority+0x30>
 800172a:	69fb      	ldr	r3, [r7, #28]
 800172c:	3b03      	subs	r3, #3
 800172e:	e000      	b.n	8001732 <NVIC_EncodePriority+0x32>
 8001730:	2300      	movs	r3, #0
 8001732:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001734:	f04f 32ff 	mov.w	r2, #4294967295
 8001738:	69bb      	ldr	r3, [r7, #24]
 800173a:	fa02 f303 	lsl.w	r3, r2, r3
 800173e:	43da      	mvns	r2, r3
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	401a      	ands	r2, r3
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001748:	f04f 31ff 	mov.w	r1, #4294967295
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	fa01 f303 	lsl.w	r3, r1, r3
 8001752:	43d9      	mvns	r1, r3
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001758:	4313      	orrs	r3, r2
         );
}
 800175a:	4618      	mov	r0, r3
 800175c:	3724      	adds	r7, #36	; 0x24
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
	...

08001768 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	3b01      	subs	r3, #1
 8001774:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001778:	d301      	bcc.n	800177e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800177a:	2301      	movs	r3, #1
 800177c:	e00f      	b.n	800179e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800177e:	4a0a      	ldr	r2, [pc, #40]	; (80017a8 <SysTick_Config+0x40>)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	3b01      	subs	r3, #1
 8001784:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001786:	210f      	movs	r1, #15
 8001788:	f04f 30ff 	mov.w	r0, #4294967295
 800178c:	f7ff ff8e 	bl	80016ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001790:	4b05      	ldr	r3, [pc, #20]	; (80017a8 <SysTick_Config+0x40>)
 8001792:	2200      	movs	r2, #0
 8001794:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001796:	4b04      	ldr	r3, [pc, #16]	; (80017a8 <SysTick_Config+0x40>)
 8001798:	2207      	movs	r2, #7
 800179a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800179c:	2300      	movs	r3, #0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	e000e010 	.word	0xe000e010

080017ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017b4:	6878      	ldr	r0, [r7, #4]
 80017b6:	f7ff ff29 	bl	800160c <__NVIC_SetPriorityGrouping>
}
 80017ba:	bf00      	nop
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}

080017c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017c2:	b580      	push	{r7, lr}
 80017c4:	b086      	sub	sp, #24
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	4603      	mov	r3, r0
 80017ca:	60b9      	str	r1, [r7, #8]
 80017cc:	607a      	str	r2, [r7, #4]
 80017ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017d0:	2300      	movs	r3, #0
 80017d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017d4:	f7ff ff3e 	bl	8001654 <__NVIC_GetPriorityGrouping>
 80017d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	68b9      	ldr	r1, [r7, #8]
 80017de:	6978      	ldr	r0, [r7, #20]
 80017e0:	f7ff ff8e 	bl	8001700 <NVIC_EncodePriority>
 80017e4:	4602      	mov	r2, r0
 80017e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017ea:	4611      	mov	r1, r2
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7ff ff5d 	bl	80016ac <__NVIC_SetPriority>
}
 80017f2:	bf00      	nop
 80017f4:	3718      	adds	r7, #24
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}

080017fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b082      	sub	sp, #8
 80017fe:	af00      	add	r7, sp, #0
 8001800:	4603      	mov	r3, r0
 8001802:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001804:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001808:	4618      	mov	r0, r3
 800180a:	f7ff ff31 	bl	8001670 <__NVIC_EnableIRQ>
}
 800180e:	bf00      	nop
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001816:	b580      	push	{r7, lr}
 8001818:	b082      	sub	sp, #8
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f7ff ffa2 	bl	8001768 <SysTick_Config>
 8001824:	4603      	mov	r3, r0
}
 8001826:	4618      	mov	r0, r3
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
	...

08001830 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001830:	b480      	push	{r7}
 8001832:	b089      	sub	sp, #36	; 0x24
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800183a:	2300      	movs	r3, #0
 800183c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800183e:	2300      	movs	r3, #0
 8001840:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001842:	2300      	movs	r3, #0
 8001844:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001846:	2300      	movs	r3, #0
 8001848:	61fb      	str	r3, [r7, #28]
 800184a:	e16b      	b.n	8001b24 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800184c:	2201      	movs	r2, #1
 800184e:	69fb      	ldr	r3, [r7, #28]
 8001850:	fa02 f303 	lsl.w	r3, r2, r3
 8001854:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	697a      	ldr	r2, [r7, #20]
 800185c:	4013      	ands	r3, r2
 800185e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001860:	693a      	ldr	r2, [r7, #16]
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	429a      	cmp	r2, r3
 8001866:	f040 815a 	bne.w	8001b1e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f003 0303 	and.w	r3, r3, #3
 8001872:	2b01      	cmp	r3, #1
 8001874:	d005      	beq.n	8001882 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800187e:	2b02      	cmp	r3, #2
 8001880:	d130      	bne.n	80018e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001888:	69fb      	ldr	r3, [r7, #28]
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	2203      	movs	r2, #3
 800188e:	fa02 f303 	lsl.w	r3, r2, r3
 8001892:	43db      	mvns	r3, r3
 8001894:	69ba      	ldr	r2, [r7, #24]
 8001896:	4013      	ands	r3, r2
 8001898:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	68da      	ldr	r2, [r3, #12]
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	005b      	lsls	r3, r3, #1
 80018a2:	fa02 f303 	lsl.w	r3, r2, r3
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	69ba      	ldr	r2, [r7, #24]
 80018b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018b8:	2201      	movs	r2, #1
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	fa02 f303 	lsl.w	r3, r2, r3
 80018c0:	43db      	mvns	r3, r3
 80018c2:	69ba      	ldr	r2, [r7, #24]
 80018c4:	4013      	ands	r3, r2
 80018c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	091b      	lsrs	r3, r3, #4
 80018ce:	f003 0201 	and.w	r2, r3, #1
 80018d2:	69fb      	ldr	r3, [r7, #28]
 80018d4:	fa02 f303 	lsl.w	r3, r2, r3
 80018d8:	69ba      	ldr	r2, [r7, #24]
 80018da:	4313      	orrs	r3, r2
 80018dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	69ba      	ldr	r2, [r7, #24]
 80018e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f003 0303 	and.w	r3, r3, #3
 80018ec:	2b03      	cmp	r3, #3
 80018ee:	d017      	beq.n	8001920 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	68db      	ldr	r3, [r3, #12]
 80018f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	005b      	lsls	r3, r3, #1
 80018fa:	2203      	movs	r2, #3
 80018fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001900:	43db      	mvns	r3, r3
 8001902:	69ba      	ldr	r2, [r7, #24]
 8001904:	4013      	ands	r3, r2
 8001906:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	689a      	ldr	r2, [r3, #8]
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	69ba      	ldr	r2, [r7, #24]
 8001916:	4313      	orrs	r3, r2
 8001918:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f003 0303 	and.w	r3, r3, #3
 8001928:	2b02      	cmp	r3, #2
 800192a:	d123      	bne.n	8001974 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800192c:	69fb      	ldr	r3, [r7, #28]
 800192e:	08da      	lsrs	r2, r3, #3
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	3208      	adds	r2, #8
 8001934:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001938:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	f003 0307 	and.w	r3, r3, #7
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	220f      	movs	r2, #15
 8001944:	fa02 f303 	lsl.w	r3, r2, r3
 8001948:	43db      	mvns	r3, r3
 800194a:	69ba      	ldr	r2, [r7, #24]
 800194c:	4013      	ands	r3, r2
 800194e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	691a      	ldr	r2, [r3, #16]
 8001954:	69fb      	ldr	r3, [r7, #28]
 8001956:	f003 0307 	and.w	r3, r3, #7
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	fa02 f303 	lsl.w	r3, r2, r3
 8001960:	69ba      	ldr	r2, [r7, #24]
 8001962:	4313      	orrs	r3, r2
 8001964:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	08da      	lsrs	r2, r3, #3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	3208      	adds	r2, #8
 800196e:	69b9      	ldr	r1, [r7, #24]
 8001970:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	2203      	movs	r2, #3
 8001980:	fa02 f303 	lsl.w	r3, r2, r3
 8001984:	43db      	mvns	r3, r3
 8001986:	69ba      	ldr	r2, [r7, #24]
 8001988:	4013      	ands	r3, r2
 800198a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f003 0203 	and.w	r2, r3, #3
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	005b      	lsls	r3, r3, #1
 8001998:	fa02 f303 	lsl.w	r3, r2, r3
 800199c:	69ba      	ldr	r2, [r7, #24]
 800199e:	4313      	orrs	r3, r2
 80019a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	69ba      	ldr	r2, [r7, #24]
 80019a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	f000 80b4 	beq.w	8001b1e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019b6:	2300      	movs	r3, #0
 80019b8:	60fb      	str	r3, [r7, #12]
 80019ba:	4b60      	ldr	r3, [pc, #384]	; (8001b3c <HAL_GPIO_Init+0x30c>)
 80019bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019be:	4a5f      	ldr	r2, [pc, #380]	; (8001b3c <HAL_GPIO_Init+0x30c>)
 80019c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019c4:	6453      	str	r3, [r2, #68]	; 0x44
 80019c6:	4b5d      	ldr	r3, [pc, #372]	; (8001b3c <HAL_GPIO_Init+0x30c>)
 80019c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019ce:	60fb      	str	r3, [r7, #12]
 80019d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019d2:	4a5b      	ldr	r2, [pc, #364]	; (8001b40 <HAL_GPIO_Init+0x310>)
 80019d4:	69fb      	ldr	r3, [r7, #28]
 80019d6:	089b      	lsrs	r3, r3, #2
 80019d8:	3302      	adds	r3, #2
 80019da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	f003 0303 	and.w	r3, r3, #3
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	220f      	movs	r2, #15
 80019ea:	fa02 f303 	lsl.w	r3, r2, r3
 80019ee:	43db      	mvns	r3, r3
 80019f0:	69ba      	ldr	r2, [r7, #24]
 80019f2:	4013      	ands	r3, r2
 80019f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4a52      	ldr	r2, [pc, #328]	; (8001b44 <HAL_GPIO_Init+0x314>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d02b      	beq.n	8001a56 <HAL_GPIO_Init+0x226>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4a51      	ldr	r2, [pc, #324]	; (8001b48 <HAL_GPIO_Init+0x318>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d025      	beq.n	8001a52 <HAL_GPIO_Init+0x222>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	4a50      	ldr	r2, [pc, #320]	; (8001b4c <HAL_GPIO_Init+0x31c>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d01f      	beq.n	8001a4e <HAL_GPIO_Init+0x21e>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4a4f      	ldr	r2, [pc, #316]	; (8001b50 <HAL_GPIO_Init+0x320>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d019      	beq.n	8001a4a <HAL_GPIO_Init+0x21a>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4a4e      	ldr	r2, [pc, #312]	; (8001b54 <HAL_GPIO_Init+0x324>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d013      	beq.n	8001a46 <HAL_GPIO_Init+0x216>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4a4d      	ldr	r2, [pc, #308]	; (8001b58 <HAL_GPIO_Init+0x328>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d00d      	beq.n	8001a42 <HAL_GPIO_Init+0x212>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4a4c      	ldr	r2, [pc, #304]	; (8001b5c <HAL_GPIO_Init+0x32c>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d007      	beq.n	8001a3e <HAL_GPIO_Init+0x20e>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4a4b      	ldr	r2, [pc, #300]	; (8001b60 <HAL_GPIO_Init+0x330>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d101      	bne.n	8001a3a <HAL_GPIO_Init+0x20a>
 8001a36:	2307      	movs	r3, #7
 8001a38:	e00e      	b.n	8001a58 <HAL_GPIO_Init+0x228>
 8001a3a:	2308      	movs	r3, #8
 8001a3c:	e00c      	b.n	8001a58 <HAL_GPIO_Init+0x228>
 8001a3e:	2306      	movs	r3, #6
 8001a40:	e00a      	b.n	8001a58 <HAL_GPIO_Init+0x228>
 8001a42:	2305      	movs	r3, #5
 8001a44:	e008      	b.n	8001a58 <HAL_GPIO_Init+0x228>
 8001a46:	2304      	movs	r3, #4
 8001a48:	e006      	b.n	8001a58 <HAL_GPIO_Init+0x228>
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e004      	b.n	8001a58 <HAL_GPIO_Init+0x228>
 8001a4e:	2302      	movs	r3, #2
 8001a50:	e002      	b.n	8001a58 <HAL_GPIO_Init+0x228>
 8001a52:	2301      	movs	r3, #1
 8001a54:	e000      	b.n	8001a58 <HAL_GPIO_Init+0x228>
 8001a56:	2300      	movs	r3, #0
 8001a58:	69fa      	ldr	r2, [r7, #28]
 8001a5a:	f002 0203 	and.w	r2, r2, #3
 8001a5e:	0092      	lsls	r2, r2, #2
 8001a60:	4093      	lsls	r3, r2
 8001a62:	69ba      	ldr	r2, [r7, #24]
 8001a64:	4313      	orrs	r3, r2
 8001a66:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a68:	4935      	ldr	r1, [pc, #212]	; (8001b40 <HAL_GPIO_Init+0x310>)
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	089b      	lsrs	r3, r3, #2
 8001a6e:	3302      	adds	r3, #2
 8001a70:	69ba      	ldr	r2, [r7, #24]
 8001a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a76:	4b3b      	ldr	r3, [pc, #236]	; (8001b64 <HAL_GPIO_Init+0x334>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	43db      	mvns	r3, r3
 8001a80:	69ba      	ldr	r2, [r7, #24]
 8001a82:	4013      	ands	r3, r2
 8001a84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d003      	beq.n	8001a9a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001a92:	69ba      	ldr	r2, [r7, #24]
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	4313      	orrs	r3, r2
 8001a98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a9a:	4a32      	ldr	r2, [pc, #200]	; (8001b64 <HAL_GPIO_Init+0x334>)
 8001a9c:	69bb      	ldr	r3, [r7, #24]
 8001a9e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001aa0:	4b30      	ldr	r3, [pc, #192]	; (8001b64 <HAL_GPIO_Init+0x334>)
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	43db      	mvns	r3, r3
 8001aaa:	69ba      	ldr	r2, [r7, #24]
 8001aac:	4013      	ands	r3, r2
 8001aae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d003      	beq.n	8001ac4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001abc:	69ba      	ldr	r2, [r7, #24]
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ac4:	4a27      	ldr	r2, [pc, #156]	; (8001b64 <HAL_GPIO_Init+0x334>)
 8001ac6:	69bb      	ldr	r3, [r7, #24]
 8001ac8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001aca:	4b26      	ldr	r3, [pc, #152]	; (8001b64 <HAL_GPIO_Init+0x334>)
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	43db      	mvns	r3, r3
 8001ad4:	69ba      	ldr	r2, [r7, #24]
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d003      	beq.n	8001aee <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001ae6:	69ba      	ldr	r2, [r7, #24]
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	4313      	orrs	r3, r2
 8001aec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001aee:	4a1d      	ldr	r2, [pc, #116]	; (8001b64 <HAL_GPIO_Init+0x334>)
 8001af0:	69bb      	ldr	r3, [r7, #24]
 8001af2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001af4:	4b1b      	ldr	r3, [pc, #108]	; (8001b64 <HAL_GPIO_Init+0x334>)
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	43db      	mvns	r3, r3
 8001afe:	69ba      	ldr	r2, [r7, #24]
 8001b00:	4013      	ands	r3, r2
 8001b02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d003      	beq.n	8001b18 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001b10:	69ba      	ldr	r2, [r7, #24]
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	4313      	orrs	r3, r2
 8001b16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b18:	4a12      	ldr	r2, [pc, #72]	; (8001b64 <HAL_GPIO_Init+0x334>)
 8001b1a:	69bb      	ldr	r3, [r7, #24]
 8001b1c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	3301      	adds	r3, #1
 8001b22:	61fb      	str	r3, [r7, #28]
 8001b24:	69fb      	ldr	r3, [r7, #28]
 8001b26:	2b0f      	cmp	r3, #15
 8001b28:	f67f ae90 	bls.w	800184c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b2c:	bf00      	nop
 8001b2e:	bf00      	nop
 8001b30:	3724      	adds	r7, #36	; 0x24
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop
 8001b3c:	40023800 	.word	0x40023800
 8001b40:	40013800 	.word	0x40013800
 8001b44:	40020000 	.word	0x40020000
 8001b48:	40020400 	.word	0x40020400
 8001b4c:	40020800 	.word	0x40020800
 8001b50:	40020c00 	.word	0x40020c00
 8001b54:	40021000 	.word	0x40021000
 8001b58:	40021400 	.word	0x40021400
 8001b5c:	40021800 	.word	0x40021800
 8001b60:	40021c00 	.word	0x40021c00
 8001b64:	40013c00 	.word	0x40013c00

08001b68 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b085      	sub	sp, #20
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	460b      	mov	r3, r1
 8001b72:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	691a      	ldr	r2, [r3, #16]
 8001b78:	887b      	ldrh	r3, [r7, #2]
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d002      	beq.n	8001b86 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b80:	2301      	movs	r3, #1
 8001b82:	73fb      	strb	r3, [r7, #15]
 8001b84:	e001      	b.n	8001b8a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b86:	2300      	movs	r3, #0
 8001b88:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3714      	adds	r7, #20
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr

08001b98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	807b      	strh	r3, [r7, #2]
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ba8:	787b      	ldrb	r3, [r7, #1]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d003      	beq.n	8001bb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bae:	887a      	ldrh	r2, [r7, #2]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001bb4:	e003      	b.n	8001bbe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001bb6:	887b      	ldrh	r3, [r7, #2]
 8001bb8:	041a      	lsls	r2, r3, #16
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	619a      	str	r2, [r3, #24]
}
 8001bbe:	bf00      	nop
 8001bc0:	370c      	adds	r7, #12
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr

08001bca <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	b085      	sub	sp, #20
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	695b      	ldr	r3, [r3, #20]
 8001bda:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001bdc:	887a      	ldrh	r2, [r7, #2]
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	4013      	ands	r3, r2
 8001be2:	041a      	lsls	r2, r3, #16
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	43d9      	mvns	r1, r3
 8001be8:	887b      	ldrh	r3, [r7, #2]
 8001bea:	400b      	ands	r3, r1
 8001bec:	431a      	orrs	r2, r3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	619a      	str	r2, [r3, #24]
}
 8001bf2:	bf00      	nop
 8001bf4:	3714      	adds	r7, #20
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
	...

08001c00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d101      	bne.n	8001c12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e12b      	b.n	8001e6a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d106      	bne.n	8001c2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2200      	movs	r2, #0
 8001c22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f7ff faf0 	bl	800120c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2224      	movs	r2, #36	; 0x24
 8001c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f022 0201 	bic.w	r2, r2, #1
 8001c42:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001c52:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001c62:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001c64:	f002 fe82 	bl	800496c <HAL_RCC_GetPCLK1Freq>
 8001c68:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	4a81      	ldr	r2, [pc, #516]	; (8001e74 <HAL_I2C_Init+0x274>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d807      	bhi.n	8001c84 <HAL_I2C_Init+0x84>
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	4a80      	ldr	r2, [pc, #512]	; (8001e78 <HAL_I2C_Init+0x278>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	bf94      	ite	ls
 8001c7c:	2301      	movls	r3, #1
 8001c7e:	2300      	movhi	r3, #0
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	e006      	b.n	8001c92 <HAL_I2C_Init+0x92>
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	4a7d      	ldr	r2, [pc, #500]	; (8001e7c <HAL_I2C_Init+0x27c>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	bf94      	ite	ls
 8001c8c:	2301      	movls	r3, #1
 8001c8e:	2300      	movhi	r3, #0
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e0e7      	b.n	8001e6a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	4a78      	ldr	r2, [pc, #480]	; (8001e80 <HAL_I2C_Init+0x280>)
 8001c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001ca2:	0c9b      	lsrs	r3, r3, #18
 8001ca4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	68ba      	ldr	r2, [r7, #8]
 8001cb6:	430a      	orrs	r2, r1
 8001cb8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	6a1b      	ldr	r3, [r3, #32]
 8001cc0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	4a6a      	ldr	r2, [pc, #424]	; (8001e74 <HAL_I2C_Init+0x274>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d802      	bhi.n	8001cd4 <HAL_I2C_Init+0xd4>
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	e009      	b.n	8001ce8 <HAL_I2C_Init+0xe8>
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001cda:	fb02 f303 	mul.w	r3, r2, r3
 8001cde:	4a69      	ldr	r2, [pc, #420]	; (8001e84 <HAL_I2C_Init+0x284>)
 8001ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce4:	099b      	lsrs	r3, r3, #6
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	6812      	ldr	r2, [r2, #0]
 8001cec:	430b      	orrs	r3, r1
 8001cee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	69db      	ldr	r3, [r3, #28]
 8001cf6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001cfa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	495c      	ldr	r1, [pc, #368]	; (8001e74 <HAL_I2C_Init+0x274>)
 8001d04:	428b      	cmp	r3, r1
 8001d06:	d819      	bhi.n	8001d3c <HAL_I2C_Init+0x13c>
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	1e59      	subs	r1, r3, #1
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	005b      	lsls	r3, r3, #1
 8001d12:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d16:	1c59      	adds	r1, r3, #1
 8001d18:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001d1c:	400b      	ands	r3, r1
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d00a      	beq.n	8001d38 <HAL_I2C_Init+0x138>
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	1e59      	subs	r1, r3, #1
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	005b      	lsls	r3, r3, #1
 8001d2c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d30:	3301      	adds	r3, #1
 8001d32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d36:	e051      	b.n	8001ddc <HAL_I2C_Init+0x1dc>
 8001d38:	2304      	movs	r3, #4
 8001d3a:	e04f      	b.n	8001ddc <HAL_I2C_Init+0x1dc>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d111      	bne.n	8001d68 <HAL_I2C_Init+0x168>
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	1e58      	subs	r0, r3, #1
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6859      	ldr	r1, [r3, #4]
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	005b      	lsls	r3, r3, #1
 8001d50:	440b      	add	r3, r1
 8001d52:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d56:	3301      	adds	r3, #1
 8001d58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	bf0c      	ite	eq
 8001d60:	2301      	moveq	r3, #1
 8001d62:	2300      	movne	r3, #0
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	e012      	b.n	8001d8e <HAL_I2C_Init+0x18e>
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	1e58      	subs	r0, r3, #1
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6859      	ldr	r1, [r3, #4]
 8001d70:	460b      	mov	r3, r1
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	440b      	add	r3, r1
 8001d76:	0099      	lsls	r1, r3, #2
 8001d78:	440b      	add	r3, r1
 8001d7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d7e:	3301      	adds	r3, #1
 8001d80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	bf0c      	ite	eq
 8001d88:	2301      	moveq	r3, #1
 8001d8a:	2300      	movne	r3, #0
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <HAL_I2C_Init+0x196>
 8001d92:	2301      	movs	r3, #1
 8001d94:	e022      	b.n	8001ddc <HAL_I2C_Init+0x1dc>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d10e      	bne.n	8001dbc <HAL_I2C_Init+0x1bc>
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	1e58      	subs	r0, r3, #1
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6859      	ldr	r1, [r3, #4]
 8001da6:	460b      	mov	r3, r1
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	440b      	add	r3, r1
 8001dac:	fbb0 f3f3 	udiv	r3, r0, r3
 8001db0:	3301      	adds	r3, #1
 8001db2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001db6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001dba:	e00f      	b.n	8001ddc <HAL_I2C_Init+0x1dc>
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	1e58      	subs	r0, r3, #1
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6859      	ldr	r1, [r3, #4]
 8001dc4:	460b      	mov	r3, r1
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	440b      	add	r3, r1
 8001dca:	0099      	lsls	r1, r3, #2
 8001dcc:	440b      	add	r3, r1
 8001dce:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dd2:	3301      	adds	r3, #1
 8001dd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dd8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ddc:	6879      	ldr	r1, [r7, #4]
 8001dde:	6809      	ldr	r1, [r1, #0]
 8001de0:	4313      	orrs	r3, r2
 8001de2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	69da      	ldr	r2, [r3, #28]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6a1b      	ldr	r3, [r3, #32]
 8001df6:	431a      	orrs	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	430a      	orrs	r2, r1
 8001dfe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001e0a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	6911      	ldr	r1, [r2, #16]
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	68d2      	ldr	r2, [r2, #12]
 8001e16:	4311      	orrs	r1, r2
 8001e18:	687a      	ldr	r2, [r7, #4]
 8001e1a:	6812      	ldr	r2, [r2, #0]
 8001e1c:	430b      	orrs	r3, r1
 8001e1e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	68db      	ldr	r3, [r3, #12]
 8001e26:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	695a      	ldr	r2, [r3, #20]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	699b      	ldr	r3, [r3, #24]
 8001e32:	431a      	orrs	r2, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	430a      	orrs	r2, r1
 8001e3a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f042 0201 	orr.w	r2, r2, #1
 8001e4a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2220      	movs	r2, #32
 8001e56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2200      	movs	r2, #0
 8001e64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e68:	2300      	movs	r3, #0
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3710      	adds	r7, #16
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	000186a0 	.word	0x000186a0
 8001e78:	001e847f 	.word	0x001e847f
 8001e7c:	003d08ff 	.word	0x003d08ff
 8001e80:	431bde83 	.word	0x431bde83
 8001e84:	10624dd3 	.word	0x10624dd3

08001e88 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b088      	sub	sp, #32
 8001e8c:	af02      	add	r7, sp, #8
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	607a      	str	r2, [r7, #4]
 8001e92:	461a      	mov	r2, r3
 8001e94:	460b      	mov	r3, r1
 8001e96:	817b      	strh	r3, [r7, #10]
 8001e98:	4613      	mov	r3, r2
 8001e9a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001e9c:	f7ff fb86 	bl	80015ac <HAL_GetTick>
 8001ea0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	2b20      	cmp	r3, #32
 8001eac:	f040 80e0 	bne.w	8002070 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	9300      	str	r3, [sp, #0]
 8001eb4:	2319      	movs	r3, #25
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	4970      	ldr	r1, [pc, #448]	; (800207c <HAL_I2C_Master_Transmit+0x1f4>)
 8001eba:	68f8      	ldr	r0, [r7, #12]
 8001ebc:	f000 fda0 	bl	8002a00 <I2C_WaitOnFlagUntilTimeout>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	e0d3      	b.n	8002072 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d101      	bne.n	8001ed8 <HAL_I2C_Master_Transmit+0x50>
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	e0cc      	b.n	8002072 <HAL_I2C_Master_Transmit+0x1ea>
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 0301 	and.w	r3, r3, #1
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d007      	beq.n	8001efe <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f042 0201 	orr.w	r2, r2, #1
 8001efc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f0c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	2221      	movs	r2, #33	; 0x21
 8001f12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2210      	movs	r2, #16
 8001f1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2200      	movs	r2, #0
 8001f22:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	893a      	ldrh	r2, [r7, #8]
 8001f2e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f34:	b29a      	uxth	r2, r3
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	4a50      	ldr	r2, [pc, #320]	; (8002080 <HAL_I2C_Master_Transmit+0x1f8>)
 8001f3e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001f40:	8979      	ldrh	r1, [r7, #10]
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	6a3a      	ldr	r2, [r7, #32]
 8001f46:	68f8      	ldr	r0, [r7, #12]
 8001f48:	f000 fbf0 	bl	800272c <I2C_MasterRequestWrite>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e08d      	b.n	8002072 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f56:	2300      	movs	r3, #0
 8001f58:	613b      	str	r3, [r7, #16]
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	695b      	ldr	r3, [r3, #20]
 8001f60:	613b      	str	r3, [r7, #16]
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	699b      	ldr	r3, [r3, #24]
 8001f68:	613b      	str	r3, [r7, #16]
 8001f6a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001f6c:	e066      	b.n	800203c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f6e:	697a      	ldr	r2, [r7, #20]
 8001f70:	6a39      	ldr	r1, [r7, #32]
 8001f72:	68f8      	ldr	r0, [r7, #12]
 8001f74:	f000 fe1a 	bl	8002bac <I2C_WaitOnTXEFlagUntilTimeout>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d00d      	beq.n	8001f9a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f82:	2b04      	cmp	r3, #4
 8001f84:	d107      	bne.n	8001f96 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f94:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e06b      	b.n	8002072 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f9e:	781a      	ldrb	r2, [r3, #0]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001faa:	1c5a      	adds	r2, r3, #1
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	b29a      	uxth	r2, r3
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	b29a      	uxth	r2, r3
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	695b      	ldr	r3, [r3, #20]
 8001fd0:	f003 0304 	and.w	r3, r3, #4
 8001fd4:	2b04      	cmp	r3, #4
 8001fd6:	d11b      	bne.n	8002010 <HAL_I2C_Master_Transmit+0x188>
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d017      	beq.n	8002010 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe4:	781a      	ldrb	r2, [r3, #0]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff0:	1c5a      	adds	r2, r3, #1
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	3b01      	subs	r3, #1
 8001ffe:	b29a      	uxth	r2, r3
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002008:	3b01      	subs	r3, #1
 800200a:	b29a      	uxth	r2, r3
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002010:	697a      	ldr	r2, [r7, #20]
 8002012:	6a39      	ldr	r1, [r7, #32]
 8002014:	68f8      	ldr	r0, [r7, #12]
 8002016:	f000 fe0a 	bl	8002c2e <I2C_WaitOnBTFFlagUntilTimeout>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d00d      	beq.n	800203c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002024:	2b04      	cmp	r3, #4
 8002026:	d107      	bne.n	8002038 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002036:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	e01a      	b.n	8002072 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002040:	2b00      	cmp	r3, #0
 8002042:	d194      	bne.n	8001f6e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002052:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	2220      	movs	r2, #32
 8002058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	2200      	movs	r2, #0
 8002060:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	2200      	movs	r2, #0
 8002068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800206c:	2300      	movs	r3, #0
 800206e:	e000      	b.n	8002072 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002070:	2302      	movs	r3, #2
  }
}
 8002072:	4618      	mov	r0, r3
 8002074:	3718      	adds	r7, #24
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	00100002 	.word	0x00100002
 8002080:	ffff0000 	.word	0xffff0000

08002084 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b08c      	sub	sp, #48	; 0x30
 8002088:	af02      	add	r7, sp, #8
 800208a:	60f8      	str	r0, [r7, #12]
 800208c:	4608      	mov	r0, r1
 800208e:	4611      	mov	r1, r2
 8002090:	461a      	mov	r2, r3
 8002092:	4603      	mov	r3, r0
 8002094:	817b      	strh	r3, [r7, #10]
 8002096:	460b      	mov	r3, r1
 8002098:	813b      	strh	r3, [r7, #8]
 800209a:	4613      	mov	r3, r2
 800209c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800209e:	f7ff fa85 	bl	80015ac <HAL_GetTick>
 80020a2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	2b20      	cmp	r3, #32
 80020ae:	f040 8208 	bne.w	80024c2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80020b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b4:	9300      	str	r3, [sp, #0]
 80020b6:	2319      	movs	r3, #25
 80020b8:	2201      	movs	r2, #1
 80020ba:	497b      	ldr	r1, [pc, #492]	; (80022a8 <HAL_I2C_Mem_Read+0x224>)
 80020bc:	68f8      	ldr	r0, [r7, #12]
 80020be:	f000 fc9f 	bl	8002a00 <I2C_WaitOnFlagUntilTimeout>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d001      	beq.n	80020cc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80020c8:	2302      	movs	r3, #2
 80020ca:	e1fb      	b.n	80024c4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d101      	bne.n	80020da <HAL_I2C_Mem_Read+0x56>
 80020d6:	2302      	movs	r3, #2
 80020d8:	e1f4      	b.n	80024c4 <HAL_I2C_Mem_Read+0x440>
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2201      	movs	r2, #1
 80020de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f003 0301 	and.w	r3, r3, #1
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d007      	beq.n	8002100 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f042 0201 	orr.w	r2, r2, #1
 80020fe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800210e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2222      	movs	r2, #34	; 0x22
 8002114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	2240      	movs	r2, #64	; 0x40
 800211c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2200      	movs	r2, #0
 8002124:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800212a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002130:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002136:	b29a      	uxth	r2, r3
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	4a5b      	ldr	r2, [pc, #364]	; (80022ac <HAL_I2C_Mem_Read+0x228>)
 8002140:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002142:	88f8      	ldrh	r0, [r7, #6]
 8002144:	893a      	ldrh	r2, [r7, #8]
 8002146:	8979      	ldrh	r1, [r7, #10]
 8002148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800214a:	9301      	str	r3, [sp, #4]
 800214c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800214e:	9300      	str	r3, [sp, #0]
 8002150:	4603      	mov	r3, r0
 8002152:	68f8      	ldr	r0, [r7, #12]
 8002154:	f000 fb6c 	bl	8002830 <I2C_RequestMemoryRead>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e1b0      	b.n	80024c4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002166:	2b00      	cmp	r3, #0
 8002168:	d113      	bne.n	8002192 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800216a:	2300      	movs	r3, #0
 800216c:	623b      	str	r3, [r7, #32]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	695b      	ldr	r3, [r3, #20]
 8002174:	623b      	str	r3, [r7, #32]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	699b      	ldr	r3, [r3, #24]
 800217c:	623b      	str	r3, [r7, #32]
 800217e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	e184      	b.n	800249c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002196:	2b01      	cmp	r3, #1
 8002198:	d11b      	bne.n	80021d2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021aa:	2300      	movs	r3, #0
 80021ac:	61fb      	str	r3, [r7, #28]
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	695b      	ldr	r3, [r3, #20]
 80021b4:	61fb      	str	r3, [r7, #28]
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	699b      	ldr	r3, [r3, #24]
 80021bc:	61fb      	str	r3, [r7, #28]
 80021be:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021ce:	601a      	str	r2, [r3, #0]
 80021d0:	e164      	b.n	800249c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d11b      	bne.n	8002212 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021e8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80021f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021fa:	2300      	movs	r3, #0
 80021fc:	61bb      	str	r3, [r7, #24]
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	695b      	ldr	r3, [r3, #20]
 8002204:	61bb      	str	r3, [r7, #24]
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	699b      	ldr	r3, [r3, #24]
 800220c:	61bb      	str	r3, [r7, #24]
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	e144      	b.n	800249c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002212:	2300      	movs	r3, #0
 8002214:	617b      	str	r3, [r7, #20]
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	695b      	ldr	r3, [r3, #20]
 800221c:	617b      	str	r3, [r7, #20]
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	699b      	ldr	r3, [r3, #24]
 8002224:	617b      	str	r3, [r7, #20]
 8002226:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002228:	e138      	b.n	800249c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800222e:	2b03      	cmp	r3, #3
 8002230:	f200 80f1 	bhi.w	8002416 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002238:	2b01      	cmp	r3, #1
 800223a:	d123      	bne.n	8002284 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800223c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800223e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002240:	68f8      	ldr	r0, [r7, #12]
 8002242:	f000 fd35 	bl	8002cb0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	e139      	b.n	80024c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	691a      	ldr	r2, [r3, #16]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800225a:	b2d2      	uxtb	r2, r2
 800225c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002262:	1c5a      	adds	r2, r3, #1
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800226c:	3b01      	subs	r3, #1
 800226e:	b29a      	uxth	r2, r3
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002278:	b29b      	uxth	r3, r3
 800227a:	3b01      	subs	r3, #1
 800227c:	b29a      	uxth	r2, r3
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002282:	e10b      	b.n	800249c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002288:	2b02      	cmp	r3, #2
 800228a:	d14e      	bne.n	800232a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800228c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800228e:	9300      	str	r3, [sp, #0]
 8002290:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002292:	2200      	movs	r2, #0
 8002294:	4906      	ldr	r1, [pc, #24]	; (80022b0 <HAL_I2C_Mem_Read+0x22c>)
 8002296:	68f8      	ldr	r0, [r7, #12]
 8002298:	f000 fbb2 	bl	8002a00 <I2C_WaitOnFlagUntilTimeout>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d008      	beq.n	80022b4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e10e      	b.n	80024c4 <HAL_I2C_Mem_Read+0x440>
 80022a6:	bf00      	nop
 80022a8:	00100002 	.word	0x00100002
 80022ac:	ffff0000 	.word	0xffff0000
 80022b0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	691a      	ldr	r2, [r3, #16]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ce:	b2d2      	uxtb	r2, r2
 80022d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d6:	1c5a      	adds	r2, r3, #1
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022e0:	3b01      	subs	r3, #1
 80022e2:	b29a      	uxth	r2, r3
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022ec:	b29b      	uxth	r3, r3
 80022ee:	3b01      	subs	r3, #1
 80022f0:	b29a      	uxth	r2, r3
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	691a      	ldr	r2, [r3, #16]
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002300:	b2d2      	uxtb	r2, r2
 8002302:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002308:	1c5a      	adds	r2, r3, #1
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002312:	3b01      	subs	r3, #1
 8002314:	b29a      	uxth	r2, r3
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800231e:	b29b      	uxth	r3, r3
 8002320:	3b01      	subs	r3, #1
 8002322:	b29a      	uxth	r2, r3
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002328:	e0b8      	b.n	800249c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800232a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800232c:	9300      	str	r3, [sp, #0]
 800232e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002330:	2200      	movs	r2, #0
 8002332:	4966      	ldr	r1, [pc, #408]	; (80024cc <HAL_I2C_Mem_Read+0x448>)
 8002334:	68f8      	ldr	r0, [r7, #12]
 8002336:	f000 fb63 	bl	8002a00 <I2C_WaitOnFlagUntilTimeout>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e0bf      	b.n	80024c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002352:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	691a      	ldr	r2, [r3, #16]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800235e:	b2d2      	uxtb	r2, r2
 8002360:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002366:	1c5a      	adds	r2, r3, #1
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002370:	3b01      	subs	r3, #1
 8002372:	b29a      	uxth	r2, r3
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800237c:	b29b      	uxth	r3, r3
 800237e:	3b01      	subs	r3, #1
 8002380:	b29a      	uxth	r2, r3
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002388:	9300      	str	r3, [sp, #0]
 800238a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800238c:	2200      	movs	r2, #0
 800238e:	494f      	ldr	r1, [pc, #316]	; (80024cc <HAL_I2C_Mem_Read+0x448>)
 8002390:	68f8      	ldr	r0, [r7, #12]
 8002392:	f000 fb35 	bl	8002a00 <I2C_WaitOnFlagUntilTimeout>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d001      	beq.n	80023a0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	e091      	b.n	80024c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	691a      	ldr	r2, [r3, #16]
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ba:	b2d2      	uxtb	r2, r2
 80023bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c2:	1c5a      	adds	r2, r3, #1
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023cc:	3b01      	subs	r3, #1
 80023ce:	b29a      	uxth	r2, r3
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023d8:	b29b      	uxth	r3, r3
 80023da:	3b01      	subs	r3, #1
 80023dc:	b29a      	uxth	r2, r3
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	691a      	ldr	r2, [r3, #16]
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ec:	b2d2      	uxtb	r2, r2
 80023ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f4:	1c5a      	adds	r2, r3, #1
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023fe:	3b01      	subs	r3, #1
 8002400:	b29a      	uxth	r2, r3
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800240a:	b29b      	uxth	r3, r3
 800240c:	3b01      	subs	r3, #1
 800240e:	b29a      	uxth	r2, r3
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002414:	e042      	b.n	800249c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002416:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002418:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800241a:	68f8      	ldr	r0, [r7, #12]
 800241c:	f000 fc48 	bl	8002cb0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e04c      	b.n	80024c4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	691a      	ldr	r2, [r3, #16]
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002434:	b2d2      	uxtb	r2, r2
 8002436:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800243c:	1c5a      	adds	r2, r3, #1
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002446:	3b01      	subs	r3, #1
 8002448:	b29a      	uxth	r2, r3
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002452:	b29b      	uxth	r3, r3
 8002454:	3b01      	subs	r3, #1
 8002456:	b29a      	uxth	r2, r3
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	695b      	ldr	r3, [r3, #20]
 8002462:	f003 0304 	and.w	r3, r3, #4
 8002466:	2b04      	cmp	r3, #4
 8002468:	d118      	bne.n	800249c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	691a      	ldr	r2, [r3, #16]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002474:	b2d2      	uxtb	r2, r2
 8002476:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800247c:	1c5a      	adds	r2, r3, #1
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002486:	3b01      	subs	r3, #1
 8002488:	b29a      	uxth	r2, r3
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002492:	b29b      	uxth	r3, r3
 8002494:	3b01      	subs	r3, #1
 8002496:	b29a      	uxth	r2, r3
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	f47f aec2 	bne.w	800222a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2220      	movs	r2, #32
 80024aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	2200      	movs	r2, #0
 80024b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	2200      	movs	r2, #0
 80024ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80024be:	2300      	movs	r3, #0
 80024c0:	e000      	b.n	80024c4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80024c2:	2302      	movs	r3, #2
  }
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3728      	adds	r7, #40	; 0x28
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	00010004 	.word	0x00010004

080024d0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b08a      	sub	sp, #40	; 0x28
 80024d4:	af02      	add	r7, sp, #8
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	607a      	str	r2, [r7, #4]
 80024da:	603b      	str	r3, [r7, #0]
 80024dc:	460b      	mov	r3, r1
 80024de:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80024e0:	f7ff f864 	bl	80015ac <HAL_GetTick>
 80024e4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80024e6:	2301      	movs	r3, #1
 80024e8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	2b20      	cmp	r3, #32
 80024f4:	f040 8111 	bne.w	800271a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	9300      	str	r3, [sp, #0]
 80024fc:	2319      	movs	r3, #25
 80024fe:	2201      	movs	r2, #1
 8002500:	4988      	ldr	r1, [pc, #544]	; (8002724 <HAL_I2C_IsDeviceReady+0x254>)
 8002502:	68f8      	ldr	r0, [r7, #12]
 8002504:	f000 fa7c 	bl	8002a00 <I2C_WaitOnFlagUntilTimeout>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d001      	beq.n	8002512 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800250e:	2302      	movs	r3, #2
 8002510:	e104      	b.n	800271c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002518:	2b01      	cmp	r3, #1
 800251a:	d101      	bne.n	8002520 <HAL_I2C_IsDeviceReady+0x50>
 800251c:	2302      	movs	r3, #2
 800251e:	e0fd      	b.n	800271c <HAL_I2C_IsDeviceReady+0x24c>
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	2201      	movs	r2, #1
 8002524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0301 	and.w	r3, r3, #1
 8002532:	2b01      	cmp	r3, #1
 8002534:	d007      	beq.n	8002546 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f042 0201 	orr.w	r2, r2, #1
 8002544:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002554:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	2224      	movs	r2, #36	; 0x24
 800255a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2200      	movs	r2, #0
 8002562:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	4a70      	ldr	r2, [pc, #448]	; (8002728 <HAL_I2C_IsDeviceReady+0x258>)
 8002568:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002578:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	9300      	str	r3, [sp, #0]
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	2200      	movs	r2, #0
 8002582:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002586:	68f8      	ldr	r0, [r7, #12]
 8002588:	f000 fa3a 	bl	8002a00 <I2C_WaitOnFlagUntilTimeout>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d00d      	beq.n	80025ae <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800259c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025a0:	d103      	bne.n	80025aa <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025a8:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e0b6      	b.n	800271c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80025ae:	897b      	ldrh	r3, [r7, #10]
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	461a      	mov	r2, r3
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80025bc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80025be:	f7fe fff5 	bl	80015ac <HAL_GetTick>
 80025c2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	695b      	ldr	r3, [r3, #20]
 80025ca:	f003 0302 	and.w	r3, r3, #2
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	bf0c      	ite	eq
 80025d2:	2301      	moveq	r3, #1
 80025d4:	2300      	movne	r3, #0
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	695b      	ldr	r3, [r3, #20]
 80025e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025e8:	bf0c      	ite	eq
 80025ea:	2301      	moveq	r3, #1
 80025ec:	2300      	movne	r3, #0
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80025f2:	e025      	b.n	8002640 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80025f4:	f7fe ffda 	bl	80015ac <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	683a      	ldr	r2, [r7, #0]
 8002600:	429a      	cmp	r2, r3
 8002602:	d302      	bcc.n	800260a <HAL_I2C_IsDeviceReady+0x13a>
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d103      	bne.n	8002612 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	22a0      	movs	r2, #160	; 0xa0
 800260e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	695b      	ldr	r3, [r3, #20]
 8002618:	f003 0302 	and.w	r3, r3, #2
 800261c:	2b02      	cmp	r3, #2
 800261e:	bf0c      	ite	eq
 8002620:	2301      	moveq	r3, #1
 8002622:	2300      	movne	r3, #0
 8002624:	b2db      	uxtb	r3, r3
 8002626:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	695b      	ldr	r3, [r3, #20]
 800262e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002632:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002636:	bf0c      	ite	eq
 8002638:	2301      	moveq	r3, #1
 800263a:	2300      	movne	r3, #0
 800263c:	b2db      	uxtb	r3, r3
 800263e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002646:	b2db      	uxtb	r3, r3
 8002648:	2ba0      	cmp	r3, #160	; 0xa0
 800264a:	d005      	beq.n	8002658 <HAL_I2C_IsDeviceReady+0x188>
 800264c:	7dfb      	ldrb	r3, [r7, #23]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d102      	bne.n	8002658 <HAL_I2C_IsDeviceReady+0x188>
 8002652:	7dbb      	ldrb	r3, [r7, #22]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d0cd      	beq.n	80025f4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2220      	movs	r2, #32
 800265c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	695b      	ldr	r3, [r3, #20]
 8002666:	f003 0302 	and.w	r3, r3, #2
 800266a:	2b02      	cmp	r3, #2
 800266c:	d129      	bne.n	80026c2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800267c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800267e:	2300      	movs	r3, #0
 8002680:	613b      	str	r3, [r7, #16]
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	695b      	ldr	r3, [r3, #20]
 8002688:	613b      	str	r3, [r7, #16]
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	699b      	ldr	r3, [r3, #24]
 8002690:	613b      	str	r3, [r7, #16]
 8002692:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	9300      	str	r3, [sp, #0]
 8002698:	2319      	movs	r3, #25
 800269a:	2201      	movs	r2, #1
 800269c:	4921      	ldr	r1, [pc, #132]	; (8002724 <HAL_I2C_IsDeviceReady+0x254>)
 800269e:	68f8      	ldr	r0, [r7, #12]
 80026a0:	f000 f9ae 	bl	8002a00 <I2C_WaitOnFlagUntilTimeout>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e036      	b.n	800271c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2220      	movs	r2, #32
 80026b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2200      	movs	r2, #0
 80026ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80026be:	2300      	movs	r3, #0
 80026c0:	e02c      	b.n	800271c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026d0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80026da:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80026dc:	69fb      	ldr	r3, [r7, #28]
 80026de:	9300      	str	r3, [sp, #0]
 80026e0:	2319      	movs	r3, #25
 80026e2:	2201      	movs	r2, #1
 80026e4:	490f      	ldr	r1, [pc, #60]	; (8002724 <HAL_I2C_IsDeviceReady+0x254>)
 80026e6:	68f8      	ldr	r0, [r7, #12]
 80026e8:	f000 f98a 	bl	8002a00 <I2C_WaitOnFlagUntilTimeout>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e012      	b.n	800271c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80026f6:	69bb      	ldr	r3, [r7, #24]
 80026f8:	3301      	adds	r3, #1
 80026fa:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80026fc:	69ba      	ldr	r2, [r7, #24]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	429a      	cmp	r2, r3
 8002702:	f4ff af32 	bcc.w	800256a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2220      	movs	r2, #32
 800270a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2200      	movs	r2, #0
 8002712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e000      	b.n	800271c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800271a:	2302      	movs	r3, #2
  }
}
 800271c:	4618      	mov	r0, r3
 800271e:	3720      	adds	r7, #32
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	00100002 	.word	0x00100002
 8002728:	ffff0000 	.word	0xffff0000

0800272c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b088      	sub	sp, #32
 8002730:	af02      	add	r7, sp, #8
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	607a      	str	r2, [r7, #4]
 8002736:	603b      	str	r3, [r7, #0]
 8002738:	460b      	mov	r3, r1
 800273a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002740:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	2b08      	cmp	r3, #8
 8002746:	d006      	beq.n	8002756 <I2C_MasterRequestWrite+0x2a>
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	2b01      	cmp	r3, #1
 800274c:	d003      	beq.n	8002756 <I2C_MasterRequestWrite+0x2a>
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002754:	d108      	bne.n	8002768 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002764:	601a      	str	r2, [r3, #0]
 8002766:	e00b      	b.n	8002780 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276c:	2b12      	cmp	r3, #18
 800276e:	d107      	bne.n	8002780 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800277e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	9300      	str	r3, [sp, #0]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2200      	movs	r2, #0
 8002788:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800278c:	68f8      	ldr	r0, [r7, #12]
 800278e:	f000 f937 	bl	8002a00 <I2C_WaitOnFlagUntilTimeout>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d00d      	beq.n	80027b4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027a6:	d103      	bne.n	80027b0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027ae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80027b0:	2303      	movs	r3, #3
 80027b2:	e035      	b.n	8002820 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	691b      	ldr	r3, [r3, #16]
 80027b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80027bc:	d108      	bne.n	80027d0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80027be:	897b      	ldrh	r3, [r7, #10]
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	461a      	mov	r2, r3
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80027cc:	611a      	str	r2, [r3, #16]
 80027ce:	e01b      	b.n	8002808 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80027d0:	897b      	ldrh	r3, [r7, #10]
 80027d2:	11db      	asrs	r3, r3, #7
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	f003 0306 	and.w	r3, r3, #6
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	f063 030f 	orn	r3, r3, #15
 80027e0:	b2da      	uxtb	r2, r3
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	687a      	ldr	r2, [r7, #4]
 80027ec:	490e      	ldr	r1, [pc, #56]	; (8002828 <I2C_MasterRequestWrite+0xfc>)
 80027ee:	68f8      	ldr	r0, [r7, #12]
 80027f0:	f000 f95d 	bl	8002aae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d001      	beq.n	80027fe <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e010      	b.n	8002820 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80027fe:	897b      	ldrh	r3, [r7, #10]
 8002800:	b2da      	uxtb	r2, r3
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	687a      	ldr	r2, [r7, #4]
 800280c:	4907      	ldr	r1, [pc, #28]	; (800282c <I2C_MasterRequestWrite+0x100>)
 800280e:	68f8      	ldr	r0, [r7, #12]
 8002810:	f000 f94d 	bl	8002aae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d001      	beq.n	800281e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e000      	b.n	8002820 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800281e:	2300      	movs	r3, #0
}
 8002820:	4618      	mov	r0, r3
 8002822:	3718      	adds	r7, #24
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	00010008 	.word	0x00010008
 800282c:	00010002 	.word	0x00010002

08002830 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b088      	sub	sp, #32
 8002834:	af02      	add	r7, sp, #8
 8002836:	60f8      	str	r0, [r7, #12]
 8002838:	4608      	mov	r0, r1
 800283a:	4611      	mov	r1, r2
 800283c:	461a      	mov	r2, r3
 800283e:	4603      	mov	r3, r0
 8002840:	817b      	strh	r3, [r7, #10]
 8002842:	460b      	mov	r3, r1
 8002844:	813b      	strh	r3, [r7, #8]
 8002846:	4613      	mov	r3, r2
 8002848:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002858:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002868:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800286a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800286c:	9300      	str	r3, [sp, #0]
 800286e:	6a3b      	ldr	r3, [r7, #32]
 8002870:	2200      	movs	r2, #0
 8002872:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002876:	68f8      	ldr	r0, [r7, #12]
 8002878:	f000 f8c2 	bl	8002a00 <I2C_WaitOnFlagUntilTimeout>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d00d      	beq.n	800289e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800288c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002890:	d103      	bne.n	800289a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002898:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	e0aa      	b.n	80029f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800289e:	897b      	ldrh	r3, [r7, #10]
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	461a      	mov	r2, r3
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80028ac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80028ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b0:	6a3a      	ldr	r2, [r7, #32]
 80028b2:	4952      	ldr	r1, [pc, #328]	; (80029fc <I2C_RequestMemoryRead+0x1cc>)
 80028b4:	68f8      	ldr	r0, [r7, #12]
 80028b6:	f000 f8fa 	bl	8002aae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d001      	beq.n	80028c4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e097      	b.n	80029f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028c4:	2300      	movs	r3, #0
 80028c6:	617b      	str	r3, [r7, #20]
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	695b      	ldr	r3, [r3, #20]
 80028ce:	617b      	str	r3, [r7, #20]
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	699b      	ldr	r3, [r3, #24]
 80028d6:	617b      	str	r3, [r7, #20]
 80028d8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028dc:	6a39      	ldr	r1, [r7, #32]
 80028de:	68f8      	ldr	r0, [r7, #12]
 80028e0:	f000 f964 	bl	8002bac <I2C_WaitOnTXEFlagUntilTimeout>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d00d      	beq.n	8002906 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ee:	2b04      	cmp	r3, #4
 80028f0:	d107      	bne.n	8002902 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002900:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e076      	b.n	80029f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002906:	88fb      	ldrh	r3, [r7, #6]
 8002908:	2b01      	cmp	r3, #1
 800290a:	d105      	bne.n	8002918 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800290c:	893b      	ldrh	r3, [r7, #8]
 800290e:	b2da      	uxtb	r2, r3
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	611a      	str	r2, [r3, #16]
 8002916:	e021      	b.n	800295c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002918:	893b      	ldrh	r3, [r7, #8]
 800291a:	0a1b      	lsrs	r3, r3, #8
 800291c:	b29b      	uxth	r3, r3
 800291e:	b2da      	uxtb	r2, r3
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002926:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002928:	6a39      	ldr	r1, [r7, #32]
 800292a:	68f8      	ldr	r0, [r7, #12]
 800292c:	f000 f93e 	bl	8002bac <I2C_WaitOnTXEFlagUntilTimeout>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d00d      	beq.n	8002952 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293a:	2b04      	cmp	r3, #4
 800293c:	d107      	bne.n	800294e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800294c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e050      	b.n	80029f4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002952:	893b      	ldrh	r3, [r7, #8]
 8002954:	b2da      	uxtb	r2, r3
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800295c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800295e:	6a39      	ldr	r1, [r7, #32]
 8002960:	68f8      	ldr	r0, [r7, #12]
 8002962:	f000 f923 	bl	8002bac <I2C_WaitOnTXEFlagUntilTimeout>
 8002966:	4603      	mov	r3, r0
 8002968:	2b00      	cmp	r3, #0
 800296a:	d00d      	beq.n	8002988 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002970:	2b04      	cmp	r3, #4
 8002972:	d107      	bne.n	8002984 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002982:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e035      	b.n	80029f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002996:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800299a:	9300      	str	r3, [sp, #0]
 800299c:	6a3b      	ldr	r3, [r7, #32]
 800299e:	2200      	movs	r2, #0
 80029a0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80029a4:	68f8      	ldr	r0, [r7, #12]
 80029a6:	f000 f82b 	bl	8002a00 <I2C_WaitOnFlagUntilTimeout>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d00d      	beq.n	80029cc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029be:	d103      	bne.n	80029c8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029c6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80029c8:	2303      	movs	r3, #3
 80029ca:	e013      	b.n	80029f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80029cc:	897b      	ldrh	r3, [r7, #10]
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	f043 0301 	orr.w	r3, r3, #1
 80029d4:	b2da      	uxtb	r2, r3
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80029dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029de:	6a3a      	ldr	r2, [r7, #32]
 80029e0:	4906      	ldr	r1, [pc, #24]	; (80029fc <I2C_RequestMemoryRead+0x1cc>)
 80029e2:	68f8      	ldr	r0, [r7, #12]
 80029e4:	f000 f863 	bl	8002aae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d001      	beq.n	80029f2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e000      	b.n	80029f4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80029f2:	2300      	movs	r3, #0
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3718      	adds	r7, #24
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	00010002 	.word	0x00010002

08002a00 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	603b      	str	r3, [r7, #0]
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a10:	e025      	b.n	8002a5e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a18:	d021      	beq.n	8002a5e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a1a:	f7fe fdc7 	bl	80015ac <HAL_GetTick>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d302      	bcc.n	8002a30 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d116      	bne.n	8002a5e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2200      	movs	r2, #0
 8002a34:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2220      	movs	r2, #32
 8002a3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4a:	f043 0220 	orr.w	r2, r3, #32
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e023      	b.n	8002aa6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	0c1b      	lsrs	r3, r3, #16
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d10d      	bne.n	8002a84 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	695b      	ldr	r3, [r3, #20]
 8002a6e:	43da      	mvns	r2, r3
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	4013      	ands	r3, r2
 8002a74:	b29b      	uxth	r3, r3
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	bf0c      	ite	eq
 8002a7a:	2301      	moveq	r3, #1
 8002a7c:	2300      	movne	r3, #0
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	461a      	mov	r2, r3
 8002a82:	e00c      	b.n	8002a9e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	699b      	ldr	r3, [r3, #24]
 8002a8a:	43da      	mvns	r2, r3
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	4013      	ands	r3, r2
 8002a90:	b29b      	uxth	r3, r3
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	bf0c      	ite	eq
 8002a96:	2301      	moveq	r3, #1
 8002a98:	2300      	movne	r3, #0
 8002a9a:	b2db      	uxtb	r3, r3
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	79fb      	ldrb	r3, [r7, #7]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d0b6      	beq.n	8002a12 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002aa4:	2300      	movs	r3, #0
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	3710      	adds	r7, #16
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}

08002aae <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	b084      	sub	sp, #16
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	60f8      	str	r0, [r7, #12]
 8002ab6:	60b9      	str	r1, [r7, #8]
 8002ab8:	607a      	str	r2, [r7, #4]
 8002aba:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002abc:	e051      	b.n	8002b62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	695b      	ldr	r3, [r3, #20]
 8002ac4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ac8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002acc:	d123      	bne.n	8002b16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002adc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002ae6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2200      	movs	r2, #0
 8002aec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2220      	movs	r2, #32
 8002af2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2200      	movs	r2, #0
 8002afa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b02:	f043 0204 	orr.w	r2, r3, #4
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e046      	b.n	8002ba4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b1c:	d021      	beq.n	8002b62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b1e:	f7fe fd45 	bl	80015ac <HAL_GetTick>
 8002b22:	4602      	mov	r2, r0
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d302      	bcc.n	8002b34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d116      	bne.n	8002b62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2200      	movs	r2, #0
 8002b38:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2220      	movs	r2, #32
 8002b3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2200      	movs	r2, #0
 8002b46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4e:	f043 0220 	orr.w	r2, r3, #32
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e020      	b.n	8002ba4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	0c1b      	lsrs	r3, r3, #16
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d10c      	bne.n	8002b86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	695b      	ldr	r3, [r3, #20]
 8002b72:	43da      	mvns	r2, r3
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	4013      	ands	r3, r2
 8002b78:	b29b      	uxth	r3, r3
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	bf14      	ite	ne
 8002b7e:	2301      	movne	r3, #1
 8002b80:	2300      	moveq	r3, #0
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	e00b      	b.n	8002b9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	699b      	ldr	r3, [r3, #24]
 8002b8c:	43da      	mvns	r2, r3
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	4013      	ands	r3, r2
 8002b92:	b29b      	uxth	r3, r3
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	bf14      	ite	ne
 8002b98:	2301      	movne	r3, #1
 8002b9a:	2300      	moveq	r3, #0
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d18d      	bne.n	8002abe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002ba2:	2300      	movs	r3, #0
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3710      	adds	r7, #16
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	60b9      	str	r1, [r7, #8]
 8002bb6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002bb8:	e02d      	b.n	8002c16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f000 f8ce 	bl	8002d5c <I2C_IsAcknowledgeFailed>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d001      	beq.n	8002bca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e02d      	b.n	8002c26 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bd0:	d021      	beq.n	8002c16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bd2:	f7fe fceb 	bl	80015ac <HAL_GetTick>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	68ba      	ldr	r2, [r7, #8]
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d302      	bcc.n	8002be8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d116      	bne.n	8002c16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2200      	movs	r2, #0
 8002bec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2220      	movs	r2, #32
 8002bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c02:	f043 0220 	orr.w	r2, r3, #32
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e007      	b.n	8002c26 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	695b      	ldr	r3, [r3, #20]
 8002c1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c20:	2b80      	cmp	r3, #128	; 0x80
 8002c22:	d1ca      	bne.n	8002bba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c24:	2300      	movs	r3, #0
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3710      	adds	r7, #16
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}

08002c2e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c2e:	b580      	push	{r7, lr}
 8002c30:	b084      	sub	sp, #16
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	60f8      	str	r0, [r7, #12]
 8002c36:	60b9      	str	r1, [r7, #8]
 8002c38:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002c3a:	e02d      	b.n	8002c98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002c3c:	68f8      	ldr	r0, [r7, #12]
 8002c3e:	f000 f88d 	bl	8002d5c <I2C_IsAcknowledgeFailed>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d001      	beq.n	8002c4c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e02d      	b.n	8002ca8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c52:	d021      	beq.n	8002c98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c54:	f7fe fcaa 	bl	80015ac <HAL_GetTick>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	68ba      	ldr	r2, [r7, #8]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d302      	bcc.n	8002c6a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d116      	bne.n	8002c98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2220      	movs	r2, #32
 8002c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c84:	f043 0220 	orr.w	r2, r3, #32
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	e007      	b.n	8002ca8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	f003 0304 	and.w	r3, r3, #4
 8002ca2:	2b04      	cmp	r3, #4
 8002ca4:	d1ca      	bne.n	8002c3c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ca6:	2300      	movs	r3, #0
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3710      	adds	r7, #16
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002cbc:	e042      	b.n	8002d44 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	695b      	ldr	r3, [r3, #20]
 8002cc4:	f003 0310 	and.w	r3, r3, #16
 8002cc8:	2b10      	cmp	r3, #16
 8002cca:	d119      	bne.n	8002d00 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f06f 0210 	mvn.w	r2, #16
 8002cd4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2220      	movs	r2, #32
 8002ce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e029      	b.n	8002d54 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d00:	f7fe fc54 	bl	80015ac <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	68ba      	ldr	r2, [r7, #8]
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d302      	bcc.n	8002d16 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d116      	bne.n	8002d44 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2220      	movs	r2, #32
 8002d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2200      	movs	r2, #0
 8002d28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d30:	f043 0220 	orr.w	r2, r3, #32
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e007      	b.n	8002d54 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	695b      	ldr	r3, [r3, #20]
 8002d4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d4e:	2b40      	cmp	r3, #64	; 0x40
 8002d50:	d1b5      	bne.n	8002cbe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002d52:	2300      	movs	r3, #0
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3710      	adds	r7, #16
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	695b      	ldr	r3, [r3, #20]
 8002d6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d72:	d11b      	bne.n	8002dac <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002d7c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2220      	movs	r2, #32
 8002d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d98:	f043 0204 	orr.w	r2, r3, #4
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e000      	b.n	8002dae <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr

08002dba <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002dba:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002dbc:	b08f      	sub	sp, #60	; 0x3c
 8002dbe:	af0a      	add	r7, sp, #40	; 0x28
 8002dc0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d101      	bne.n	8002dcc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e10f      	b.n	8002fec <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d106      	bne.n	8002dec <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f004 fe2e 	bl	8007a48 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2203      	movs	r2, #3
 8002df0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002df8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d102      	bne.n	8002e06 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2200      	movs	r2, #0
 8002e04:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f001 ff5f 	bl	8004cce <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	603b      	str	r3, [r7, #0]
 8002e16:	687e      	ldr	r6, [r7, #4]
 8002e18:	466d      	mov	r5, sp
 8002e1a:	f106 0410 	add.w	r4, r6, #16
 8002e1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e24:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e26:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e2a:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e2e:	1d33      	adds	r3, r6, #4
 8002e30:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e32:	6838      	ldr	r0, [r7, #0]
 8002e34:	f001 fe37 	bl	8004aa6 <USB_CoreInit>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d005      	beq.n	8002e4a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2202      	movs	r2, #2
 8002e42:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e0d0      	b.n	8002fec <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	2100      	movs	r1, #0
 8002e50:	4618      	mov	r0, r3
 8002e52:	f001 ff4d 	bl	8004cf0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e56:	2300      	movs	r3, #0
 8002e58:	73fb      	strb	r3, [r7, #15]
 8002e5a:	e04a      	b.n	8002ef2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002e5c:	7bfa      	ldrb	r2, [r7, #15]
 8002e5e:	6879      	ldr	r1, [r7, #4]
 8002e60:	4613      	mov	r3, r2
 8002e62:	00db      	lsls	r3, r3, #3
 8002e64:	1a9b      	subs	r3, r3, r2
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	440b      	add	r3, r1
 8002e6a:	333d      	adds	r3, #61	; 0x3d
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002e70:	7bfa      	ldrb	r2, [r7, #15]
 8002e72:	6879      	ldr	r1, [r7, #4]
 8002e74:	4613      	mov	r3, r2
 8002e76:	00db      	lsls	r3, r3, #3
 8002e78:	1a9b      	subs	r3, r3, r2
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	440b      	add	r3, r1
 8002e7e:	333c      	adds	r3, #60	; 0x3c
 8002e80:	7bfa      	ldrb	r2, [r7, #15]
 8002e82:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002e84:	7bfa      	ldrb	r2, [r7, #15]
 8002e86:	7bfb      	ldrb	r3, [r7, #15]
 8002e88:	b298      	uxth	r0, r3
 8002e8a:	6879      	ldr	r1, [r7, #4]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	00db      	lsls	r3, r3, #3
 8002e90:	1a9b      	subs	r3, r3, r2
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	440b      	add	r3, r1
 8002e96:	3342      	adds	r3, #66	; 0x42
 8002e98:	4602      	mov	r2, r0
 8002e9a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002e9c:	7bfa      	ldrb	r2, [r7, #15]
 8002e9e:	6879      	ldr	r1, [r7, #4]
 8002ea0:	4613      	mov	r3, r2
 8002ea2:	00db      	lsls	r3, r3, #3
 8002ea4:	1a9b      	subs	r3, r3, r2
 8002ea6:	009b      	lsls	r3, r3, #2
 8002ea8:	440b      	add	r3, r1
 8002eaa:	333f      	adds	r3, #63	; 0x3f
 8002eac:	2200      	movs	r2, #0
 8002eae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002eb0:	7bfa      	ldrb	r2, [r7, #15]
 8002eb2:	6879      	ldr	r1, [r7, #4]
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	00db      	lsls	r3, r3, #3
 8002eb8:	1a9b      	subs	r3, r3, r2
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	440b      	add	r3, r1
 8002ebe:	3344      	adds	r3, #68	; 0x44
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002ec4:	7bfa      	ldrb	r2, [r7, #15]
 8002ec6:	6879      	ldr	r1, [r7, #4]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	00db      	lsls	r3, r3, #3
 8002ecc:	1a9b      	subs	r3, r3, r2
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	440b      	add	r3, r1
 8002ed2:	3348      	adds	r3, #72	; 0x48
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002ed8:	7bfa      	ldrb	r2, [r7, #15]
 8002eda:	6879      	ldr	r1, [r7, #4]
 8002edc:	4613      	mov	r3, r2
 8002ede:	00db      	lsls	r3, r3, #3
 8002ee0:	1a9b      	subs	r3, r3, r2
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	440b      	add	r3, r1
 8002ee6:	3350      	adds	r3, #80	; 0x50
 8002ee8:	2200      	movs	r2, #0
 8002eea:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002eec:	7bfb      	ldrb	r3, [r7, #15]
 8002eee:	3301      	adds	r3, #1
 8002ef0:	73fb      	strb	r3, [r7, #15]
 8002ef2:	7bfa      	ldrb	r2, [r7, #15]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d3af      	bcc.n	8002e5c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002efc:	2300      	movs	r3, #0
 8002efe:	73fb      	strb	r3, [r7, #15]
 8002f00:	e044      	b.n	8002f8c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002f02:	7bfa      	ldrb	r2, [r7, #15]
 8002f04:	6879      	ldr	r1, [r7, #4]
 8002f06:	4613      	mov	r3, r2
 8002f08:	00db      	lsls	r3, r3, #3
 8002f0a:	1a9b      	subs	r3, r3, r2
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	440b      	add	r3, r1
 8002f10:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002f14:	2200      	movs	r2, #0
 8002f16:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002f18:	7bfa      	ldrb	r2, [r7, #15]
 8002f1a:	6879      	ldr	r1, [r7, #4]
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	00db      	lsls	r3, r3, #3
 8002f20:	1a9b      	subs	r3, r3, r2
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	440b      	add	r3, r1
 8002f26:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002f2a:	7bfa      	ldrb	r2, [r7, #15]
 8002f2c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002f2e:	7bfa      	ldrb	r2, [r7, #15]
 8002f30:	6879      	ldr	r1, [r7, #4]
 8002f32:	4613      	mov	r3, r2
 8002f34:	00db      	lsls	r3, r3, #3
 8002f36:	1a9b      	subs	r3, r3, r2
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	440b      	add	r3, r1
 8002f3c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002f40:	2200      	movs	r2, #0
 8002f42:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002f44:	7bfa      	ldrb	r2, [r7, #15]
 8002f46:	6879      	ldr	r1, [r7, #4]
 8002f48:	4613      	mov	r3, r2
 8002f4a:	00db      	lsls	r3, r3, #3
 8002f4c:	1a9b      	subs	r3, r3, r2
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	440b      	add	r3, r1
 8002f52:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002f56:	2200      	movs	r2, #0
 8002f58:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002f5a:	7bfa      	ldrb	r2, [r7, #15]
 8002f5c:	6879      	ldr	r1, [r7, #4]
 8002f5e:	4613      	mov	r3, r2
 8002f60:	00db      	lsls	r3, r3, #3
 8002f62:	1a9b      	subs	r3, r3, r2
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	440b      	add	r3, r1
 8002f68:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002f70:	7bfa      	ldrb	r2, [r7, #15]
 8002f72:	6879      	ldr	r1, [r7, #4]
 8002f74:	4613      	mov	r3, r2
 8002f76:	00db      	lsls	r3, r3, #3
 8002f78:	1a9b      	subs	r3, r3, r2
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	440b      	add	r3, r1
 8002f7e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002f82:	2200      	movs	r2, #0
 8002f84:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f86:	7bfb      	ldrb	r3, [r7, #15]
 8002f88:	3301      	adds	r3, #1
 8002f8a:	73fb      	strb	r3, [r7, #15]
 8002f8c:	7bfa      	ldrb	r2, [r7, #15]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d3b5      	bcc.n	8002f02 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	603b      	str	r3, [r7, #0]
 8002f9c:	687e      	ldr	r6, [r7, #4]
 8002f9e:	466d      	mov	r5, sp
 8002fa0:	f106 0410 	add.w	r4, r6, #16
 8002fa4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fa6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fa8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002faa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fac:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002fb0:	e885 0003 	stmia.w	r5, {r0, r1}
 8002fb4:	1d33      	adds	r3, r6, #4
 8002fb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002fb8:	6838      	ldr	r0, [r7, #0]
 8002fba:	f001 fee5 	bl	8004d88 <USB_DevInit>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d005      	beq.n	8002fd0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2202      	movs	r2, #2
 8002fc8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e00d      	b.n	8002fec <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f002 ff61 	bl	8005eac <USB_DevDisconnect>

  return HAL_OK;
 8002fea:	2300      	movs	r3, #0
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3714      	adds	r7, #20
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002ff4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003008:	2b01      	cmp	r3, #1
 800300a:	d101      	bne.n	8003010 <HAL_PCD_Start+0x1c>
 800300c:	2302      	movs	r3, #2
 800300e:	e020      	b.n	8003052 <HAL_PCD_Start+0x5e>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800301c:	2b01      	cmp	r3, #1
 800301e:	d109      	bne.n	8003034 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003024:	2b01      	cmp	r3, #1
 8003026:	d005      	beq.n	8003034 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800302c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4618      	mov	r0, r3
 800303a:	f001 fe37 	bl	8004cac <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4618      	mov	r0, r3
 8003044:	f002 ff11 	bl	8005e6a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003050:	2300      	movs	r3, #0
}
 8003052:	4618      	mov	r0, r3
 8003054:	3710      	adds	r7, #16
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}

0800305a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800305a:	b590      	push	{r4, r7, lr}
 800305c:	b08d      	sub	sp, #52	; 0x34
 800305e:	af00      	add	r7, sp, #0
 8003060:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003068:	6a3b      	ldr	r3, [r7, #32]
 800306a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4618      	mov	r0, r3
 8003072:	f002 ffcf 	bl	8006014 <USB_GetMode>
 8003076:	4603      	mov	r3, r0
 8003078:	2b00      	cmp	r3, #0
 800307a:	f040 839d 	bne.w	80037b8 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4618      	mov	r0, r3
 8003084:	f002 ff33 	bl	8005eee <USB_ReadInterrupts>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	f000 8393 	beq.w	80037b6 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4618      	mov	r0, r3
 8003096:	f002 ff2a 	bl	8005eee <USB_ReadInterrupts>
 800309a:	4603      	mov	r3, r0
 800309c:	f003 0302 	and.w	r3, r3, #2
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d107      	bne.n	80030b4 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	695a      	ldr	r2, [r3, #20]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f002 0202 	and.w	r2, r2, #2
 80030b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4618      	mov	r0, r3
 80030ba:	f002 ff18 	bl	8005eee <USB_ReadInterrupts>
 80030be:	4603      	mov	r3, r0
 80030c0:	f003 0310 	and.w	r3, r3, #16
 80030c4:	2b10      	cmp	r3, #16
 80030c6:	d161      	bne.n	800318c <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	699a      	ldr	r2, [r3, #24]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f022 0210 	bic.w	r2, r2, #16
 80030d6:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80030d8:	6a3b      	ldr	r3, [r7, #32]
 80030da:	6a1b      	ldr	r3, [r3, #32]
 80030dc:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	f003 020f 	and.w	r2, r3, #15
 80030e4:	4613      	mov	r3, r2
 80030e6:	00db      	lsls	r3, r3, #3
 80030e8:	1a9b      	subs	r3, r3, r2
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	4413      	add	r3, r2
 80030f4:	3304      	adds	r3, #4
 80030f6:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	0c5b      	lsrs	r3, r3, #17
 80030fc:	f003 030f 	and.w	r3, r3, #15
 8003100:	2b02      	cmp	r3, #2
 8003102:	d124      	bne.n	800314e <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003104:	69ba      	ldr	r2, [r7, #24]
 8003106:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800310a:	4013      	ands	r3, r2
 800310c:	2b00      	cmp	r3, #0
 800310e:	d035      	beq.n	800317c <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003114:	69bb      	ldr	r3, [r7, #24]
 8003116:	091b      	lsrs	r3, r3, #4
 8003118:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800311a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800311e:	b29b      	uxth	r3, r3
 8003120:	461a      	mov	r2, r3
 8003122:	6a38      	ldr	r0, [r7, #32]
 8003124:	f002 fd4f 	bl	8005bc6 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	68da      	ldr	r2, [r3, #12]
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	091b      	lsrs	r3, r3, #4
 8003130:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003134:	441a      	add	r2, r3
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	699a      	ldr	r2, [r3, #24]
 800313e:	69bb      	ldr	r3, [r7, #24]
 8003140:	091b      	lsrs	r3, r3, #4
 8003142:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003146:	441a      	add	r2, r3
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	619a      	str	r2, [r3, #24]
 800314c:	e016      	b.n	800317c <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800314e:	69bb      	ldr	r3, [r7, #24]
 8003150:	0c5b      	lsrs	r3, r3, #17
 8003152:	f003 030f 	and.w	r3, r3, #15
 8003156:	2b06      	cmp	r3, #6
 8003158:	d110      	bne.n	800317c <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003160:	2208      	movs	r2, #8
 8003162:	4619      	mov	r1, r3
 8003164:	6a38      	ldr	r0, [r7, #32]
 8003166:	f002 fd2e 	bl	8005bc6 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	699a      	ldr	r2, [r3, #24]
 800316e:	69bb      	ldr	r3, [r7, #24]
 8003170:	091b      	lsrs	r3, r3, #4
 8003172:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003176:	441a      	add	r2, r3
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	699a      	ldr	r2, [r3, #24]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f042 0210 	orr.w	r2, r2, #16
 800318a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4618      	mov	r0, r3
 8003192:	f002 feac 	bl	8005eee <USB_ReadInterrupts>
 8003196:	4603      	mov	r3, r0
 8003198:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800319c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80031a0:	d16e      	bne.n	8003280 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80031a2:	2300      	movs	r3, #0
 80031a4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4618      	mov	r0, r3
 80031ac:	f002 feb2 	bl	8005f14 <USB_ReadDevAllOutEpInterrupt>
 80031b0:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80031b2:	e062      	b.n	800327a <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80031b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031b6:	f003 0301 	and.w	r3, r3, #1
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d057      	beq.n	800326e <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031c4:	b2d2      	uxtb	r2, r2
 80031c6:	4611      	mov	r1, r2
 80031c8:	4618      	mov	r0, r3
 80031ca:	f002 fed7 	bl	8005f7c <USB_ReadDevOutEPInterrupt>
 80031ce:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	f003 0301 	and.w	r3, r3, #1
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d00c      	beq.n	80031f4 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80031da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031dc:	015a      	lsls	r2, r3, #5
 80031de:	69fb      	ldr	r3, [r7, #28]
 80031e0:	4413      	add	r3, r2
 80031e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80031e6:	461a      	mov	r2, r3
 80031e8:	2301      	movs	r3, #1
 80031ea:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80031ec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f000 fd98 	bl	8003d24 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	f003 0308 	and.w	r3, r3, #8
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d00c      	beq.n	8003218 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80031fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003200:	015a      	lsls	r2, r3, #5
 8003202:	69fb      	ldr	r3, [r7, #28]
 8003204:	4413      	add	r3, r2
 8003206:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800320a:	461a      	mov	r2, r3
 800320c:	2308      	movs	r3, #8
 800320e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003210:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f000 fe92 	bl	8003f3c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	f003 0310 	and.w	r3, r3, #16
 800321e:	2b00      	cmp	r3, #0
 8003220:	d008      	beq.n	8003234 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003224:	015a      	lsls	r2, r3, #5
 8003226:	69fb      	ldr	r3, [r7, #28]
 8003228:	4413      	add	r3, r2
 800322a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800322e:	461a      	mov	r2, r3
 8003230:	2310      	movs	r3, #16
 8003232:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	f003 0320 	and.w	r3, r3, #32
 800323a:	2b00      	cmp	r3, #0
 800323c:	d008      	beq.n	8003250 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800323e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003240:	015a      	lsls	r2, r3, #5
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	4413      	add	r3, r2
 8003246:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800324a:	461a      	mov	r2, r3
 800324c:	2320      	movs	r3, #32
 800324e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d009      	beq.n	800326e <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800325a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800325c:	015a      	lsls	r2, r3, #5
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	4413      	add	r3, r2
 8003262:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003266:	461a      	mov	r2, r3
 8003268:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800326c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800326e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003270:	3301      	adds	r3, #1
 8003272:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003276:	085b      	lsrs	r3, r3, #1
 8003278:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800327a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800327c:	2b00      	cmp	r3, #0
 800327e:	d199      	bne.n	80031b4 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4618      	mov	r0, r3
 8003286:	f002 fe32 	bl	8005eee <USB_ReadInterrupts>
 800328a:	4603      	mov	r3, r0
 800328c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003290:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003294:	f040 80c0 	bne.w	8003418 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4618      	mov	r0, r3
 800329e:	f002 fe53 	bl	8005f48 <USB_ReadDevAllInEpInterrupt>
 80032a2:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80032a4:	2300      	movs	r3, #0
 80032a6:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80032a8:	e0b2      	b.n	8003410 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80032aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032ac:	f003 0301 	and.w	r3, r3, #1
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	f000 80a7 	beq.w	8003404 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032bc:	b2d2      	uxtb	r2, r2
 80032be:	4611      	mov	r1, r2
 80032c0:	4618      	mov	r0, r3
 80032c2:	f002 fe79 	bl	8005fb8 <USB_ReadDevInEPInterrupt>
 80032c6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	f003 0301 	and.w	r3, r3, #1
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d057      	beq.n	8003382 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80032d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d4:	f003 030f 	and.w	r3, r3, #15
 80032d8:	2201      	movs	r2, #1
 80032da:	fa02 f303 	lsl.w	r3, r2, r3
 80032de:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80032e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	43db      	mvns	r3, r3
 80032ec:	69f9      	ldr	r1, [r7, #28]
 80032ee:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80032f2:	4013      	ands	r3, r2
 80032f4:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80032f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f8:	015a      	lsls	r2, r3, #5
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	4413      	add	r3, r2
 80032fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003302:	461a      	mov	r2, r3
 8003304:	2301      	movs	r3, #1
 8003306:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	691b      	ldr	r3, [r3, #16]
 800330c:	2b01      	cmp	r3, #1
 800330e:	d132      	bne.n	8003376 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003310:	6879      	ldr	r1, [r7, #4]
 8003312:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003314:	4613      	mov	r3, r2
 8003316:	00db      	lsls	r3, r3, #3
 8003318:	1a9b      	subs	r3, r3, r2
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	440b      	add	r3, r1
 800331e:	3348      	adds	r3, #72	; 0x48
 8003320:	6819      	ldr	r1, [r3, #0]
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003326:	4613      	mov	r3, r2
 8003328:	00db      	lsls	r3, r3, #3
 800332a:	1a9b      	subs	r3, r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	4403      	add	r3, r0
 8003330:	3344      	adds	r3, #68	; 0x44
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4419      	add	r1, r3
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800333a:	4613      	mov	r3, r2
 800333c:	00db      	lsls	r3, r3, #3
 800333e:	1a9b      	subs	r3, r3, r2
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	4403      	add	r3, r0
 8003344:	3348      	adds	r3, #72	; 0x48
 8003346:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800334a:	2b00      	cmp	r3, #0
 800334c:	d113      	bne.n	8003376 <HAL_PCD_IRQHandler+0x31c>
 800334e:	6879      	ldr	r1, [r7, #4]
 8003350:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003352:	4613      	mov	r3, r2
 8003354:	00db      	lsls	r3, r3, #3
 8003356:	1a9b      	subs	r3, r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	440b      	add	r3, r1
 800335c:	3350      	adds	r3, #80	; 0x50
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d108      	bne.n	8003376 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6818      	ldr	r0, [r3, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800336e:	461a      	mov	r2, r3
 8003370:	2101      	movs	r1, #1
 8003372:	f002 fe81 	bl	8006078 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003378:	b2db      	uxtb	r3, r3
 800337a:	4619      	mov	r1, r3
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f004 fbe4 	bl	8007b4a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	f003 0308 	and.w	r3, r3, #8
 8003388:	2b00      	cmp	r3, #0
 800338a:	d008      	beq.n	800339e <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800338c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800338e:	015a      	lsls	r2, r3, #5
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	4413      	add	r3, r2
 8003394:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003398:	461a      	mov	r2, r3
 800339a:	2308      	movs	r3, #8
 800339c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	f003 0310 	and.w	r3, r3, #16
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d008      	beq.n	80033ba <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80033a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033aa:	015a      	lsls	r2, r3, #5
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	4413      	add	r3, r2
 80033b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80033b4:	461a      	mov	r2, r3
 80033b6:	2310      	movs	r3, #16
 80033b8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d008      	beq.n	80033d6 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80033c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c6:	015a      	lsls	r2, r3, #5
 80033c8:	69fb      	ldr	r3, [r7, #28]
 80033ca:	4413      	add	r3, r2
 80033cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80033d0:	461a      	mov	r2, r3
 80033d2:	2340      	movs	r3, #64	; 0x40
 80033d4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	f003 0302 	and.w	r3, r3, #2
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d008      	beq.n	80033f2 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80033e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e2:	015a      	lsls	r2, r3, #5
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	4413      	add	r3, r2
 80033e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80033ec:	461a      	mov	r2, r3
 80033ee:	2302      	movs	r3, #2
 80033f0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d003      	beq.n	8003404 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80033fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f000 fc03 	bl	8003c0a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003406:	3301      	adds	r3, #1
 8003408:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800340a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800340c:	085b      	lsrs	r3, r3, #1
 800340e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003412:	2b00      	cmp	r3, #0
 8003414:	f47f af49 	bne.w	80032aa <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4618      	mov	r0, r3
 800341e:	f002 fd66 	bl	8005eee <USB_ReadInterrupts>
 8003422:	4603      	mov	r3, r0
 8003424:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003428:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800342c:	d122      	bne.n	8003474 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800342e:	69fb      	ldr	r3, [r7, #28]
 8003430:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	69fa      	ldr	r2, [r7, #28]
 8003438:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800343c:	f023 0301 	bic.w	r3, r3, #1
 8003440:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8003448:	2b01      	cmp	r3, #1
 800344a:	d108      	bne.n	800345e <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2200      	movs	r2, #0
 8003450:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003454:	2100      	movs	r1, #0
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f000 fe0e 	bl	8004078 <HAL_PCDEx_LPM_Callback>
 800345c:	e002      	b.n	8003464 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f004 fbea 	bl	8007c38 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	695a      	ldr	r2, [r3, #20]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003472:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4618      	mov	r0, r3
 800347a:	f002 fd38 	bl	8005eee <USB_ReadInterrupts>
 800347e:	4603      	mov	r3, r0
 8003480:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003484:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003488:	d112      	bne.n	80034b0 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800348a:	69fb      	ldr	r3, [r7, #28]
 800348c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f003 0301 	and.w	r3, r3, #1
 8003496:	2b01      	cmp	r3, #1
 8003498:	d102      	bne.n	80034a0 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f004 fba6 	bl	8007bec <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	695a      	ldr	r2, [r3, #20]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80034ae:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4618      	mov	r0, r3
 80034b6:	f002 fd1a 	bl	8005eee <USB_ReadInterrupts>
 80034ba:	4603      	mov	r3, r0
 80034bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034c4:	f040 80c7 	bne.w	8003656 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	69fa      	ldr	r2, [r7, #28]
 80034d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80034d6:	f023 0301 	bic.w	r3, r3, #1
 80034da:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2110      	movs	r1, #16
 80034e2:	4618      	mov	r0, r3
 80034e4:	f001 fdb4 	bl	8005050 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034e8:	2300      	movs	r3, #0
 80034ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80034ec:	e056      	b.n	800359c <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80034ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034f0:	015a      	lsls	r2, r3, #5
 80034f2:	69fb      	ldr	r3, [r7, #28]
 80034f4:	4413      	add	r3, r2
 80034f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80034fa:	461a      	mov	r2, r3
 80034fc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003500:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003504:	015a      	lsls	r2, r3, #5
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	4413      	add	r3, r2
 800350a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003512:	0151      	lsls	r1, r2, #5
 8003514:	69fa      	ldr	r2, [r7, #28]
 8003516:	440a      	add	r2, r1
 8003518:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800351c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003520:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003524:	015a      	lsls	r2, r3, #5
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	4413      	add	r3, r2
 800352a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003532:	0151      	lsls	r1, r2, #5
 8003534:	69fa      	ldr	r2, [r7, #28]
 8003536:	440a      	add	r2, r1
 8003538:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800353c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003540:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003544:	015a      	lsls	r2, r3, #5
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	4413      	add	r3, r2
 800354a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800354e:	461a      	mov	r2, r3
 8003550:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003554:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003558:	015a      	lsls	r2, r3, #5
 800355a:	69fb      	ldr	r3, [r7, #28]
 800355c:	4413      	add	r3, r2
 800355e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003566:	0151      	lsls	r1, r2, #5
 8003568:	69fa      	ldr	r2, [r7, #28]
 800356a:	440a      	add	r2, r1
 800356c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003570:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003574:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003576:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003578:	015a      	lsls	r2, r3, #5
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	4413      	add	r3, r2
 800357e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003586:	0151      	lsls	r1, r2, #5
 8003588:	69fa      	ldr	r2, [r7, #28]
 800358a:	440a      	add	r2, r1
 800358c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003590:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003594:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003598:	3301      	adds	r3, #1
 800359a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d3a3      	bcc.n	80034ee <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80035ac:	69db      	ldr	r3, [r3, #28]
 80035ae:	69fa      	ldr	r2, [r7, #28]
 80035b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80035b4:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80035b8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d016      	beq.n	80035f0 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80035c2:	69fb      	ldr	r3, [r7, #28]
 80035c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80035c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80035cc:	69fa      	ldr	r2, [r7, #28]
 80035ce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80035d2:	f043 030b 	orr.w	r3, r3, #11
 80035d6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80035e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e2:	69fa      	ldr	r2, [r7, #28]
 80035e4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80035e8:	f043 030b 	orr.w	r3, r3, #11
 80035ec:	6453      	str	r3, [r2, #68]	; 0x44
 80035ee:	e015      	b.n	800361c <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80035f6:	695b      	ldr	r3, [r3, #20]
 80035f8:	69fa      	ldr	r2, [r7, #28]
 80035fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80035fe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003602:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003606:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800360e:	691b      	ldr	r3, [r3, #16]
 8003610:	69fa      	ldr	r2, [r7, #28]
 8003612:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003616:	f043 030b 	orr.w	r3, r3, #11
 800361a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	69fa      	ldr	r2, [r7, #28]
 8003626:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800362a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800362e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6818      	ldr	r0, [r3, #0]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	691b      	ldr	r3, [r3, #16]
 8003638:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003640:	461a      	mov	r2, r3
 8003642:	f002 fd19 	bl	8006078 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	695a      	ldr	r2, [r3, #20]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003654:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4618      	mov	r0, r3
 800365c:	f002 fc47 	bl	8005eee <USB_ReadInterrupts>
 8003660:	4603      	mov	r3, r0
 8003662:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003666:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800366a:	d124      	bne.n	80036b6 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4618      	mov	r0, r3
 8003672:	f002 fcdd 	bl	8006030 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4618      	mov	r0, r3
 800367c:	f001 fd45 	bl	800510a <USB_GetDevSpeed>
 8003680:	4603      	mov	r3, r0
 8003682:	461a      	mov	r2, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681c      	ldr	r4, [r3, #0]
 800368c:	f001 f962 	bl	8004954 <HAL_RCC_GetHCLKFreq>
 8003690:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003696:	b2db      	uxtb	r3, r3
 8003698:	461a      	mov	r2, r3
 800369a:	4620      	mov	r0, r4
 800369c:	f001 fa64 	bl	8004b68 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80036a0:	6878      	ldr	r0, [r7, #4]
 80036a2:	f004 fa7a 	bl	8007b9a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	695a      	ldr	r2, [r3, #20]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80036b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4618      	mov	r0, r3
 80036bc:	f002 fc17 	bl	8005eee <USB_ReadInterrupts>
 80036c0:	4603      	mov	r3, r0
 80036c2:	f003 0308 	and.w	r3, r3, #8
 80036c6:	2b08      	cmp	r3, #8
 80036c8:	d10a      	bne.n	80036e0 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f004 fa57 	bl	8007b7e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	695a      	ldr	r2, [r3, #20]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f002 0208 	and.w	r2, r2, #8
 80036de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4618      	mov	r0, r3
 80036e6:	f002 fc02 	bl	8005eee <USB_ReadInterrupts>
 80036ea:	4603      	mov	r3, r0
 80036ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80036f4:	d10f      	bne.n	8003716 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80036f6:	2300      	movs	r3, #0
 80036f8:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80036fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	4619      	mov	r1, r3
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	f004 fab9 	bl	8007c78 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	695a      	ldr	r2, [r3, #20]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003714:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4618      	mov	r0, r3
 800371c:	f002 fbe7 	bl	8005eee <USB_ReadInterrupts>
 8003720:	4603      	mov	r3, r0
 8003722:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003726:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800372a:	d10f      	bne.n	800374c <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800372c:	2300      	movs	r3, #0
 800372e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003732:	b2db      	uxtb	r3, r3
 8003734:	4619      	mov	r1, r3
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f004 fa8c 	bl	8007c54 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	695a      	ldr	r2, [r3, #20]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800374a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4618      	mov	r0, r3
 8003752:	f002 fbcc 	bl	8005eee <USB_ReadInterrupts>
 8003756:	4603      	mov	r3, r0
 8003758:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800375c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003760:	d10a      	bne.n	8003778 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f004 fa9a 	bl	8007c9c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	695a      	ldr	r2, [r3, #20]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003776:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4618      	mov	r0, r3
 800377e:	f002 fbb6 	bl	8005eee <USB_ReadInterrupts>
 8003782:	4603      	mov	r3, r0
 8003784:	f003 0304 	and.w	r3, r3, #4
 8003788:	2b04      	cmp	r3, #4
 800378a:	d115      	bne.n	80037b8 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003794:	69bb      	ldr	r3, [r7, #24]
 8003796:	f003 0304 	and.w	r3, r3, #4
 800379a:	2b00      	cmp	r3, #0
 800379c:	d002      	beq.n	80037a4 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f004 fa8a 	bl	8007cb8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	6859      	ldr	r1, [r3, #4]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	69ba      	ldr	r2, [r7, #24]
 80037b0:	430a      	orrs	r2, r1
 80037b2:	605a      	str	r2, [r3, #4]
 80037b4:	e000      	b.n	80037b8 <HAL_PCD_IRQHandler+0x75e>
      return;
 80037b6:	bf00      	nop
    }
  }
}
 80037b8:	3734      	adds	r7, #52	; 0x34
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd90      	pop	{r4, r7, pc}

080037be <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80037be:	b580      	push	{r7, lr}
 80037c0:	b082      	sub	sp, #8
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]
 80037c6:	460b      	mov	r3, r1
 80037c8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d101      	bne.n	80037d8 <HAL_PCD_SetAddress+0x1a>
 80037d4:	2302      	movs	r3, #2
 80037d6:	e013      	b.n	8003800 <HAL_PCD_SetAddress+0x42>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2201      	movs	r2, #1
 80037dc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	78fa      	ldrb	r2, [r7, #3]
 80037e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	78fa      	ldrb	r2, [r7, #3]
 80037ee:	4611      	mov	r1, r2
 80037f0:	4618      	mov	r0, r3
 80037f2:	f002 fb14 	bl	8005e1e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80037fe:	2300      	movs	r3, #0
}
 8003800:	4618      	mov	r0, r3
 8003802:	3708      	adds	r7, #8
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}

08003808 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	4608      	mov	r0, r1
 8003812:	4611      	mov	r1, r2
 8003814:	461a      	mov	r2, r3
 8003816:	4603      	mov	r3, r0
 8003818:	70fb      	strb	r3, [r7, #3]
 800381a:	460b      	mov	r3, r1
 800381c:	803b      	strh	r3, [r7, #0]
 800381e:	4613      	mov	r3, r2
 8003820:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003822:	2300      	movs	r3, #0
 8003824:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003826:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800382a:	2b00      	cmp	r3, #0
 800382c:	da0f      	bge.n	800384e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800382e:	78fb      	ldrb	r3, [r7, #3]
 8003830:	f003 020f 	and.w	r2, r3, #15
 8003834:	4613      	mov	r3, r2
 8003836:	00db      	lsls	r3, r3, #3
 8003838:	1a9b      	subs	r3, r3, r2
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	3338      	adds	r3, #56	; 0x38
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	4413      	add	r3, r2
 8003842:	3304      	adds	r3, #4
 8003844:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2201      	movs	r2, #1
 800384a:	705a      	strb	r2, [r3, #1]
 800384c:	e00f      	b.n	800386e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800384e:	78fb      	ldrb	r3, [r7, #3]
 8003850:	f003 020f 	and.w	r2, r3, #15
 8003854:	4613      	mov	r3, r2
 8003856:	00db      	lsls	r3, r3, #3
 8003858:	1a9b      	subs	r3, r3, r2
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003860:	687a      	ldr	r2, [r7, #4]
 8003862:	4413      	add	r3, r2
 8003864:	3304      	adds	r3, #4
 8003866:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2200      	movs	r2, #0
 800386c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800386e:	78fb      	ldrb	r3, [r7, #3]
 8003870:	f003 030f 	and.w	r3, r3, #15
 8003874:	b2da      	uxtb	r2, r3
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800387a:	883a      	ldrh	r2, [r7, #0]
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	78ba      	ldrb	r2, [r7, #2]
 8003884:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	785b      	ldrb	r3, [r3, #1]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d004      	beq.n	8003898 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	b29a      	uxth	r2, r3
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003898:	78bb      	ldrb	r3, [r7, #2]
 800389a:	2b02      	cmp	r3, #2
 800389c:	d102      	bne.n	80038a4 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2200      	movs	r2, #0
 80038a2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d101      	bne.n	80038b2 <HAL_PCD_EP_Open+0xaa>
 80038ae:	2302      	movs	r3, #2
 80038b0:	e00e      	b.n	80038d0 <HAL_PCD_EP_Open+0xc8>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2201      	movs	r2, #1
 80038b6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	68f9      	ldr	r1, [r7, #12]
 80038c0:	4618      	mov	r0, r3
 80038c2:	f001 fc47 	bl	8005154 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80038ce:	7afb      	ldrb	r3, [r7, #11]
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3710      	adds	r7, #16
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	460b      	mov	r3, r1
 80038e2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80038e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	da0f      	bge.n	800390c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80038ec:	78fb      	ldrb	r3, [r7, #3]
 80038ee:	f003 020f 	and.w	r2, r3, #15
 80038f2:	4613      	mov	r3, r2
 80038f4:	00db      	lsls	r3, r3, #3
 80038f6:	1a9b      	subs	r3, r3, r2
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	3338      	adds	r3, #56	; 0x38
 80038fc:	687a      	ldr	r2, [r7, #4]
 80038fe:	4413      	add	r3, r2
 8003900:	3304      	adds	r3, #4
 8003902:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2201      	movs	r2, #1
 8003908:	705a      	strb	r2, [r3, #1]
 800390a:	e00f      	b.n	800392c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800390c:	78fb      	ldrb	r3, [r7, #3]
 800390e:	f003 020f 	and.w	r2, r3, #15
 8003912:	4613      	mov	r3, r2
 8003914:	00db      	lsls	r3, r3, #3
 8003916:	1a9b      	subs	r3, r3, r2
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	4413      	add	r3, r2
 8003922:	3304      	adds	r3, #4
 8003924:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2200      	movs	r2, #0
 800392a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800392c:	78fb      	ldrb	r3, [r7, #3]
 800392e:	f003 030f 	and.w	r3, r3, #15
 8003932:	b2da      	uxtb	r2, r3
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800393e:	2b01      	cmp	r3, #1
 8003940:	d101      	bne.n	8003946 <HAL_PCD_EP_Close+0x6e>
 8003942:	2302      	movs	r3, #2
 8003944:	e00e      	b.n	8003964 <HAL_PCD_EP_Close+0x8c>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2201      	movs	r2, #1
 800394a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	68f9      	ldr	r1, [r7, #12]
 8003954:	4618      	mov	r0, r3
 8003956:	f001 fc85 	bl	8005264 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8003962:	2300      	movs	r3, #0
}
 8003964:	4618      	mov	r0, r3
 8003966:	3710      	adds	r7, #16
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}

0800396c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b086      	sub	sp, #24
 8003970:	af00      	add	r7, sp, #0
 8003972:	60f8      	str	r0, [r7, #12]
 8003974:	607a      	str	r2, [r7, #4]
 8003976:	603b      	str	r3, [r7, #0]
 8003978:	460b      	mov	r3, r1
 800397a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800397c:	7afb      	ldrb	r3, [r7, #11]
 800397e:	f003 020f 	and.w	r2, r3, #15
 8003982:	4613      	mov	r3, r2
 8003984:	00db      	lsls	r3, r3, #3
 8003986:	1a9b      	subs	r3, r3, r2
 8003988:	009b      	lsls	r3, r3, #2
 800398a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800398e:	68fa      	ldr	r2, [r7, #12]
 8003990:	4413      	add	r3, r2
 8003992:	3304      	adds	r3, #4
 8003994:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	687a      	ldr	r2, [r7, #4]
 800399a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	683a      	ldr	r2, [r7, #0]
 80039a0:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	2200      	movs	r2, #0
 80039a6:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	2200      	movs	r2, #0
 80039ac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80039ae:	7afb      	ldrb	r3, [r7, #11]
 80039b0:	f003 030f 	and.w	r3, r3, #15
 80039b4:	b2da      	uxtb	r2, r3
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	691b      	ldr	r3, [r3, #16]
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d102      	bne.n	80039c8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80039c8:	7afb      	ldrb	r3, [r7, #11]
 80039ca:	f003 030f 	and.w	r3, r3, #15
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d109      	bne.n	80039e6 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6818      	ldr	r0, [r3, #0]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	691b      	ldr	r3, [r3, #16]
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	461a      	mov	r2, r3
 80039de:	6979      	ldr	r1, [r7, #20]
 80039e0:	f001 ff60 	bl	80058a4 <USB_EP0StartXfer>
 80039e4:	e008      	b.n	80039f8 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	6818      	ldr	r0, [r3, #0]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	461a      	mov	r2, r3
 80039f2:	6979      	ldr	r1, [r7, #20]
 80039f4:	f001 fd12 	bl	800541c <USB_EPStartXfer>
  }

  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3718      	adds	r7, #24
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}

08003a02 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003a02:	b580      	push	{r7, lr}
 8003a04:	b086      	sub	sp, #24
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	60f8      	str	r0, [r7, #12]
 8003a0a:	607a      	str	r2, [r7, #4]
 8003a0c:	603b      	str	r3, [r7, #0]
 8003a0e:	460b      	mov	r3, r1
 8003a10:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a12:	7afb      	ldrb	r3, [r7, #11]
 8003a14:	f003 020f 	and.w	r2, r3, #15
 8003a18:	4613      	mov	r3, r2
 8003a1a:	00db      	lsls	r3, r3, #3
 8003a1c:	1a9b      	subs	r3, r3, r2
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	3338      	adds	r3, #56	; 0x38
 8003a22:	68fa      	ldr	r2, [r7, #12]
 8003a24:	4413      	add	r3, r2
 8003a26:	3304      	adds	r3, #4
 8003a28:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	683a      	ldr	r2, [r7, #0]
 8003a34:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a42:	7afb      	ldrb	r3, [r7, #11]
 8003a44:	f003 030f 	and.w	r3, r3, #15
 8003a48:	b2da      	uxtb	r2, r3
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	691b      	ldr	r3, [r3, #16]
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d102      	bne.n	8003a5c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003a5c:	7afb      	ldrb	r3, [r7, #11]
 8003a5e:	f003 030f 	and.w	r3, r3, #15
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d109      	bne.n	8003a7a <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	6818      	ldr	r0, [r3, #0]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	691b      	ldr	r3, [r3, #16]
 8003a6e:	b2db      	uxtb	r3, r3
 8003a70:	461a      	mov	r2, r3
 8003a72:	6979      	ldr	r1, [r7, #20]
 8003a74:	f001 ff16 	bl	80058a4 <USB_EP0StartXfer>
 8003a78:	e008      	b.n	8003a8c <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6818      	ldr	r0, [r3, #0]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	691b      	ldr	r3, [r3, #16]
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	461a      	mov	r2, r3
 8003a86:	6979      	ldr	r1, [r7, #20]
 8003a88:	f001 fcc8 	bl	800541c <USB_EPStartXfer>
  }

  return HAL_OK;
 8003a8c:	2300      	movs	r3, #0
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3718      	adds	r7, #24
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}

08003a96 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a96:	b580      	push	{r7, lr}
 8003a98:	b084      	sub	sp, #16
 8003a9a:	af00      	add	r7, sp, #0
 8003a9c:	6078      	str	r0, [r7, #4]
 8003a9e:	460b      	mov	r3, r1
 8003aa0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003aa2:	78fb      	ldrb	r3, [r7, #3]
 8003aa4:	f003 020f 	and.w	r2, r3, #15
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d901      	bls.n	8003ab4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e050      	b.n	8003b56 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003ab4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	da0f      	bge.n	8003adc <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003abc:	78fb      	ldrb	r3, [r7, #3]
 8003abe:	f003 020f 	and.w	r2, r3, #15
 8003ac2:	4613      	mov	r3, r2
 8003ac4:	00db      	lsls	r3, r3, #3
 8003ac6:	1a9b      	subs	r3, r3, r2
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	3338      	adds	r3, #56	; 0x38
 8003acc:	687a      	ldr	r2, [r7, #4]
 8003ace:	4413      	add	r3, r2
 8003ad0:	3304      	adds	r3, #4
 8003ad2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	705a      	strb	r2, [r3, #1]
 8003ada:	e00d      	b.n	8003af8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003adc:	78fa      	ldrb	r2, [r7, #3]
 8003ade:	4613      	mov	r3, r2
 8003ae0:	00db      	lsls	r3, r3, #3
 8003ae2:	1a9b      	subs	r3, r3, r2
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	4413      	add	r3, r2
 8003aee:	3304      	adds	r3, #4
 8003af0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2200      	movs	r2, #0
 8003af6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2201      	movs	r2, #1
 8003afc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003afe:	78fb      	ldrb	r3, [r7, #3]
 8003b00:	f003 030f 	and.w	r3, r3, #15
 8003b04:	b2da      	uxtb	r2, r3
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d101      	bne.n	8003b18 <HAL_PCD_EP_SetStall+0x82>
 8003b14:	2302      	movs	r3, #2
 8003b16:	e01e      	b.n	8003b56 <HAL_PCD_EP_SetStall+0xc0>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	68f9      	ldr	r1, [r7, #12]
 8003b26:	4618      	mov	r0, r3
 8003b28:	f002 f8a5 	bl	8005c76 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003b2c:	78fb      	ldrb	r3, [r7, #3]
 8003b2e:	f003 030f 	and.w	r3, r3, #15
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d10a      	bne.n	8003b4c <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6818      	ldr	r0, [r3, #0]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	691b      	ldr	r3, [r3, #16]
 8003b3e:	b2d9      	uxtb	r1, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003b46:	461a      	mov	r2, r3
 8003b48:	f002 fa96 	bl	8006078 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003b54:	2300      	movs	r3, #0
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3710      	adds	r7, #16
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}

08003b5e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b5e:	b580      	push	{r7, lr}
 8003b60:	b084      	sub	sp, #16
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	6078      	str	r0, [r7, #4]
 8003b66:	460b      	mov	r3, r1
 8003b68:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003b6a:	78fb      	ldrb	r3, [r7, #3]
 8003b6c:	f003 020f 	and.w	r2, r3, #15
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d901      	bls.n	8003b7c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e042      	b.n	8003c02 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003b7c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	da0f      	bge.n	8003ba4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b84:	78fb      	ldrb	r3, [r7, #3]
 8003b86:	f003 020f 	and.w	r2, r3, #15
 8003b8a:	4613      	mov	r3, r2
 8003b8c:	00db      	lsls	r3, r3, #3
 8003b8e:	1a9b      	subs	r3, r3, r2
 8003b90:	009b      	lsls	r3, r3, #2
 8003b92:	3338      	adds	r3, #56	; 0x38
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	4413      	add	r3, r2
 8003b98:	3304      	adds	r3, #4
 8003b9a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	705a      	strb	r2, [r3, #1]
 8003ba2:	e00f      	b.n	8003bc4 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003ba4:	78fb      	ldrb	r3, [r7, #3]
 8003ba6:	f003 020f 	and.w	r2, r3, #15
 8003baa:	4613      	mov	r3, r2
 8003bac:	00db      	lsls	r3, r3, #3
 8003bae:	1a9b      	subs	r3, r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	4413      	add	r3, r2
 8003bba:	3304      	adds	r3, #4
 8003bbc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003bca:	78fb      	ldrb	r3, [r7, #3]
 8003bcc:	f003 030f 	and.w	r3, r3, #15
 8003bd0:	b2da      	uxtb	r2, r3
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d101      	bne.n	8003be4 <HAL_PCD_EP_ClrStall+0x86>
 8003be0:	2302      	movs	r3, #2
 8003be2:	e00e      	b.n	8003c02 <HAL_PCD_EP_ClrStall+0xa4>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2201      	movs	r2, #1
 8003be8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	68f9      	ldr	r1, [r7, #12]
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f002 f8ad 	bl	8005d52 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3710      	adds	r7, #16
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}

08003c0a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003c0a:	b580      	push	{r7, lr}
 8003c0c:	b08a      	sub	sp, #40	; 0x28
 8003c0e:	af02      	add	r7, sp, #8
 8003c10:	6078      	str	r0, [r7, #4]
 8003c12:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003c1e:	683a      	ldr	r2, [r7, #0]
 8003c20:	4613      	mov	r3, r2
 8003c22:	00db      	lsls	r3, r3, #3
 8003c24:	1a9b      	subs	r3, r3, r2
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	3338      	adds	r3, #56	; 0x38
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	4413      	add	r3, r2
 8003c2e:	3304      	adds	r3, #4
 8003c30:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	699a      	ldr	r2, [r3, #24]
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	695b      	ldr	r3, [r3, #20]
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d901      	bls.n	8003c42 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e06c      	b.n	8003d1c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	695a      	ldr	r2, [r3, #20]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	699b      	ldr	r3, [r3, #24]
 8003c4a:	1ad3      	subs	r3, r2, r3
 8003c4c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	69fa      	ldr	r2, [r7, #28]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d902      	bls.n	8003c5e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	3303      	adds	r3, #3
 8003c62:	089b      	lsrs	r3, r3, #2
 8003c64:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003c66:	e02b      	b.n	8003cc0 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	695a      	ldr	r2, [r3, #20]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	699b      	ldr	r3, [r3, #24]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	69fa      	ldr	r2, [r7, #28]
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d902      	bls.n	8003c84 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	3303      	adds	r3, #3
 8003c88:	089b      	lsrs	r3, r3, #2
 8003c8a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	68d9      	ldr	r1, [r3, #12]
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	b2da      	uxtb	r2, r3
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	9300      	str	r3, [sp, #0]
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	6978      	ldr	r0, [r7, #20]
 8003ca4:	f001 ff51 	bl	8005b4a <USB_WritePacket>

    ep->xfer_buff  += len;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	68da      	ldr	r2, [r3, #12]
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	441a      	add	r2, r3
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	699a      	ldr	r2, [r3, #24]
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	441a      	add	r2, r3
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	015a      	lsls	r2, r3, #5
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	4413      	add	r3, r2
 8003cc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ccc:	699b      	ldr	r3, [r3, #24]
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	69ba      	ldr	r2, [r7, #24]
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	d809      	bhi.n	8003cea <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	699a      	ldr	r2, [r3, #24]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d203      	bcs.n	8003cea <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	695b      	ldr	r3, [r3, #20]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d1be      	bne.n	8003c68 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	695a      	ldr	r2, [r3, #20]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	699b      	ldr	r3, [r3, #24]
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d811      	bhi.n	8003d1a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	f003 030f 	and.w	r3, r3, #15
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003d02:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	43db      	mvns	r3, r3
 8003d10:	6939      	ldr	r1, [r7, #16]
 8003d12:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003d16:	4013      	ands	r3, r2
 8003d18:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003d1a:	2300      	movs	r3, #0
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3720      	adds	r7, #32
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}

08003d24 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b086      	sub	sp, #24
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
 8003d2c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	333c      	adds	r3, #60	; 0x3c
 8003d3c:	3304      	adds	r3, #4
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	015a      	lsls	r2, r3, #5
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	4413      	add	r3, r2
 8003d4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	691b      	ldr	r3, [r3, #16]
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	f040 80a0 	bne.w	8003e9c <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	f003 0308 	and.w	r3, r3, #8
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d015      	beq.n	8003d92 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	4a72      	ldr	r2, [pc, #456]	; (8003f34 <PCD_EP_OutXfrComplete_int+0x210>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	f240 80dd 	bls.w	8003f2a <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	f000 80d7 	beq.w	8003f2a <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	015a      	lsls	r2, r3, #5
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	4413      	add	r3, r2
 8003d84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d88:	461a      	mov	r2, r3
 8003d8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d8e:	6093      	str	r3, [r2, #8]
 8003d90:	e0cb      	b.n	8003f2a <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	f003 0320 	and.w	r3, r3, #32
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d009      	beq.n	8003db0 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	015a      	lsls	r2, r3, #5
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	4413      	add	r3, r2
 8003da4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003da8:	461a      	mov	r2, r3
 8003daa:	2320      	movs	r3, #32
 8003dac:	6093      	str	r3, [r2, #8]
 8003dae:	e0bc      	b.n	8003f2a <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	f040 80b7 	bne.w	8003f2a <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	4a5d      	ldr	r2, [pc, #372]	; (8003f34 <PCD_EP_OutXfrComplete_int+0x210>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d90f      	bls.n	8003de4 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d00a      	beq.n	8003de4 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	015a      	lsls	r2, r3, #5
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	4413      	add	r3, r2
 8003dd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dda:	461a      	mov	r2, r3
 8003ddc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003de0:	6093      	str	r3, [r2, #8]
 8003de2:	e0a2      	b.n	8003f2a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8003de4:	6879      	ldr	r1, [r7, #4]
 8003de6:	683a      	ldr	r2, [r7, #0]
 8003de8:	4613      	mov	r3, r2
 8003dea:	00db      	lsls	r3, r3, #3
 8003dec:	1a9b      	subs	r3, r3, r2
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	440b      	add	r3, r1
 8003df2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003df6:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	0159      	lsls	r1, r3, #5
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	440b      	add	r3, r1
 8003e00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e04:	691b      	ldr	r3, [r3, #16]
 8003e06:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8003e0a:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	683a      	ldr	r2, [r7, #0]
 8003e10:	4613      	mov	r3, r2
 8003e12:	00db      	lsls	r3, r3, #3
 8003e14:	1a9b      	subs	r3, r3, r2
 8003e16:	009b      	lsls	r3, r3, #2
 8003e18:	4403      	add	r3, r0
 8003e1a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8003e1e:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8003e20:	6879      	ldr	r1, [r7, #4]
 8003e22:	683a      	ldr	r2, [r7, #0]
 8003e24:	4613      	mov	r3, r2
 8003e26:	00db      	lsls	r3, r3, #3
 8003e28:	1a9b      	subs	r3, r3, r2
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	440b      	add	r3, r1
 8003e2e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003e32:	6819      	ldr	r1, [r3, #0]
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	683a      	ldr	r2, [r7, #0]
 8003e38:	4613      	mov	r3, r2
 8003e3a:	00db      	lsls	r3, r3, #3
 8003e3c:	1a9b      	subs	r3, r3, r2
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	4403      	add	r3, r0
 8003e42:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4419      	add	r1, r3
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	683a      	ldr	r2, [r7, #0]
 8003e4e:	4613      	mov	r3, r2
 8003e50:	00db      	lsls	r3, r3, #3
 8003e52:	1a9b      	subs	r3, r3, r2
 8003e54:	009b      	lsls	r3, r3, #2
 8003e56:	4403      	add	r3, r0
 8003e58:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003e5c:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d114      	bne.n	8003e8e <PCD_EP_OutXfrComplete_int+0x16a>
 8003e64:	6879      	ldr	r1, [r7, #4]
 8003e66:	683a      	ldr	r2, [r7, #0]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	00db      	lsls	r3, r3, #3
 8003e6c:	1a9b      	subs	r3, r3, r2
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	440b      	add	r3, r1
 8003e72:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d108      	bne.n	8003e8e <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6818      	ldr	r0, [r3, #0]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003e86:	461a      	mov	r2, r3
 8003e88:	2101      	movs	r1, #1
 8003e8a:	f002 f8f5 	bl	8006078 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	4619      	mov	r1, r3
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	f003 fe3d 	bl	8007b14 <HAL_PCD_DataOutStageCallback>
 8003e9a:	e046      	b.n	8003f2a <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	4a26      	ldr	r2, [pc, #152]	; (8003f38 <PCD_EP_OutXfrComplete_int+0x214>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d124      	bne.n	8003eee <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d00a      	beq.n	8003ec4 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	015a      	lsls	r2, r3, #5
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	4413      	add	r3, r2
 8003eb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003eba:	461a      	mov	r2, r3
 8003ebc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ec0:	6093      	str	r3, [r2, #8]
 8003ec2:	e032      	b.n	8003f2a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	f003 0320 	and.w	r3, r3, #32
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d008      	beq.n	8003ee0 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	015a      	lsls	r2, r3, #5
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	4413      	add	r3, r2
 8003ed6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003eda:	461a      	mov	r2, r3
 8003edc:	2320      	movs	r3, #32
 8003ede:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f003 fe14 	bl	8007b14 <HAL_PCD_DataOutStageCallback>
 8003eec:	e01d      	b.n	8003f2a <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d114      	bne.n	8003f1e <PCD_EP_OutXfrComplete_int+0x1fa>
 8003ef4:	6879      	ldr	r1, [r7, #4]
 8003ef6:	683a      	ldr	r2, [r7, #0]
 8003ef8:	4613      	mov	r3, r2
 8003efa:	00db      	lsls	r3, r3, #3
 8003efc:	1a9b      	subs	r3, r3, r2
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	440b      	add	r3, r1
 8003f02:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d108      	bne.n	8003f1e <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6818      	ldr	r0, [r3, #0]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003f16:	461a      	mov	r2, r3
 8003f18:	2100      	movs	r1, #0
 8003f1a:	f002 f8ad 	bl	8006078 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	4619      	mov	r1, r3
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f003 fdf5 	bl	8007b14 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003f2a:	2300      	movs	r3, #0
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3718      	adds	r7, #24
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	4f54300a 	.word	0x4f54300a
 8003f38:	4f54310a 	.word	0x4f54310a

08003f3c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b086      	sub	sp, #24
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	333c      	adds	r3, #60	; 0x3c
 8003f54:	3304      	adds	r3, #4
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	015a      	lsls	r2, r3, #5
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	4413      	add	r3, r2
 8003f62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	4a15      	ldr	r2, [pc, #84]	; (8003fc4 <PCD_EP_OutSetupPacket_int+0x88>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d90e      	bls.n	8003f90 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d009      	beq.n	8003f90 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	015a      	lsls	r2, r3, #5
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	4413      	add	r3, r2
 8003f84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f88:	461a      	mov	r2, r3
 8003f8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f8e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f003 fdad 	bl	8007af0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	4a0a      	ldr	r2, [pc, #40]	; (8003fc4 <PCD_EP_OutSetupPacket_int+0x88>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d90c      	bls.n	8003fb8 <PCD_EP_OutSetupPacket_int+0x7c>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	691b      	ldr	r3, [r3, #16]
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d108      	bne.n	8003fb8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6818      	ldr	r0, [r3, #0]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	2101      	movs	r1, #1
 8003fb4:	f002 f860 	bl	8006078 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003fb8:	2300      	movs	r3, #0
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3718      	adds	r7, #24
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	4f54300a 	.word	0x4f54300a

08003fc8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b085      	sub	sp, #20
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	460b      	mov	r3, r1
 8003fd2:	70fb      	strb	r3, [r7, #3]
 8003fd4:	4613      	mov	r3, r2
 8003fd6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fde:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003fe0:	78fb      	ldrb	r3, [r7, #3]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d107      	bne.n	8003ff6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003fe6:	883b      	ldrh	r3, [r7, #0]
 8003fe8:	0419      	lsls	r1, r3, #16
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	68ba      	ldr	r2, [r7, #8]
 8003ff0:	430a      	orrs	r2, r1
 8003ff2:	629a      	str	r2, [r3, #40]	; 0x28
 8003ff4:	e028      	b.n	8004048 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ffc:	0c1b      	lsrs	r3, r3, #16
 8003ffe:	68ba      	ldr	r2, [r7, #8]
 8004000:	4413      	add	r3, r2
 8004002:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004004:	2300      	movs	r3, #0
 8004006:	73fb      	strb	r3, [r7, #15]
 8004008:	e00d      	b.n	8004026 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	7bfb      	ldrb	r3, [r7, #15]
 8004010:	3340      	adds	r3, #64	; 0x40
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	4413      	add	r3, r2
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	0c1b      	lsrs	r3, r3, #16
 800401a:	68ba      	ldr	r2, [r7, #8]
 800401c:	4413      	add	r3, r2
 800401e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004020:	7bfb      	ldrb	r3, [r7, #15]
 8004022:	3301      	adds	r3, #1
 8004024:	73fb      	strb	r3, [r7, #15]
 8004026:	7bfa      	ldrb	r2, [r7, #15]
 8004028:	78fb      	ldrb	r3, [r7, #3]
 800402a:	3b01      	subs	r3, #1
 800402c:	429a      	cmp	r2, r3
 800402e:	d3ec      	bcc.n	800400a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004030:	883b      	ldrh	r3, [r7, #0]
 8004032:	0418      	lsls	r0, r3, #16
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6819      	ldr	r1, [r3, #0]
 8004038:	78fb      	ldrb	r3, [r7, #3]
 800403a:	3b01      	subs	r3, #1
 800403c:	68ba      	ldr	r2, [r7, #8]
 800403e:	4302      	orrs	r2, r0
 8004040:	3340      	adds	r3, #64	; 0x40
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	440b      	add	r3, r1
 8004046:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004048:	2300      	movs	r3, #0
}
 800404a:	4618      	mov	r0, r3
 800404c:	3714      	adds	r7, #20
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr

08004056 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004056:	b480      	push	{r7}
 8004058:	b083      	sub	sp, #12
 800405a:	af00      	add	r7, sp, #0
 800405c:	6078      	str	r0, [r7, #4]
 800405e:	460b      	mov	r3, r1
 8004060:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	887a      	ldrh	r2, [r7, #2]
 8004068:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800406a:	2300      	movs	r3, #0
}
 800406c:	4618      	mov	r0, r3
 800406e:	370c      	adds	r7, #12
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr

08004078 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	460b      	mov	r3, r1
 8004082:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004084:	bf00      	nop
 8004086:	370c      	adds	r7, #12
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr

08004090 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b086      	sub	sp, #24
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d101      	bne.n	80040a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e267      	b.n	8004572 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0301 	and.w	r3, r3, #1
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d075      	beq.n	800419a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80040ae:	4b88      	ldr	r3, [pc, #544]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	f003 030c 	and.w	r3, r3, #12
 80040b6:	2b04      	cmp	r3, #4
 80040b8:	d00c      	beq.n	80040d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040ba:	4b85      	ldr	r3, [pc, #532]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80040c2:	2b08      	cmp	r3, #8
 80040c4:	d112      	bne.n	80040ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040c6:	4b82      	ldr	r3, [pc, #520]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040d2:	d10b      	bne.n	80040ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040d4:	4b7e      	ldr	r3, [pc, #504]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d05b      	beq.n	8004198 <HAL_RCC_OscConfig+0x108>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d157      	bne.n	8004198 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	e242      	b.n	8004572 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040f4:	d106      	bne.n	8004104 <HAL_RCC_OscConfig+0x74>
 80040f6:	4b76      	ldr	r3, [pc, #472]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a75      	ldr	r2, [pc, #468]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 80040fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004100:	6013      	str	r3, [r2, #0]
 8004102:	e01d      	b.n	8004140 <HAL_RCC_OscConfig+0xb0>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800410c:	d10c      	bne.n	8004128 <HAL_RCC_OscConfig+0x98>
 800410e:	4b70      	ldr	r3, [pc, #448]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a6f      	ldr	r2, [pc, #444]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 8004114:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004118:	6013      	str	r3, [r2, #0]
 800411a:	4b6d      	ldr	r3, [pc, #436]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a6c      	ldr	r2, [pc, #432]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 8004120:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004124:	6013      	str	r3, [r2, #0]
 8004126:	e00b      	b.n	8004140 <HAL_RCC_OscConfig+0xb0>
 8004128:	4b69      	ldr	r3, [pc, #420]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a68      	ldr	r2, [pc, #416]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 800412e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004132:	6013      	str	r3, [r2, #0]
 8004134:	4b66      	ldr	r3, [pc, #408]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a65      	ldr	r2, [pc, #404]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 800413a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800413e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d013      	beq.n	8004170 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004148:	f7fd fa30 	bl	80015ac <HAL_GetTick>
 800414c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800414e:	e008      	b.n	8004162 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004150:	f7fd fa2c 	bl	80015ac <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	2b64      	cmp	r3, #100	; 0x64
 800415c:	d901      	bls.n	8004162 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e207      	b.n	8004572 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004162:	4b5b      	ldr	r3, [pc, #364]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d0f0      	beq.n	8004150 <HAL_RCC_OscConfig+0xc0>
 800416e:	e014      	b.n	800419a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004170:	f7fd fa1c 	bl	80015ac <HAL_GetTick>
 8004174:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004176:	e008      	b.n	800418a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004178:	f7fd fa18 	bl	80015ac <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	2b64      	cmp	r3, #100	; 0x64
 8004184:	d901      	bls.n	800418a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e1f3      	b.n	8004572 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800418a:	4b51      	ldr	r3, [pc, #324]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d1f0      	bne.n	8004178 <HAL_RCC_OscConfig+0xe8>
 8004196:	e000      	b.n	800419a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004198:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 0302 	and.w	r3, r3, #2
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d063      	beq.n	800426e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80041a6:	4b4a      	ldr	r3, [pc, #296]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f003 030c 	and.w	r3, r3, #12
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d00b      	beq.n	80041ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041b2:	4b47      	ldr	r3, [pc, #284]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80041ba:	2b08      	cmp	r3, #8
 80041bc:	d11c      	bne.n	80041f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041be:	4b44      	ldr	r3, [pc, #272]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d116      	bne.n	80041f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041ca:	4b41      	ldr	r3, [pc, #260]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0302 	and.w	r3, r3, #2
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d005      	beq.n	80041e2 <HAL_RCC_OscConfig+0x152>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	2b01      	cmp	r3, #1
 80041dc:	d001      	beq.n	80041e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e1c7      	b.n	8004572 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041e2:	4b3b      	ldr	r3, [pc, #236]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	00db      	lsls	r3, r3, #3
 80041f0:	4937      	ldr	r1, [pc, #220]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 80041f2:	4313      	orrs	r3, r2
 80041f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041f6:	e03a      	b.n	800426e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d020      	beq.n	8004242 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004200:	4b34      	ldr	r3, [pc, #208]	; (80042d4 <HAL_RCC_OscConfig+0x244>)
 8004202:	2201      	movs	r2, #1
 8004204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004206:	f7fd f9d1 	bl	80015ac <HAL_GetTick>
 800420a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800420c:	e008      	b.n	8004220 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800420e:	f7fd f9cd 	bl	80015ac <HAL_GetTick>
 8004212:	4602      	mov	r2, r0
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	1ad3      	subs	r3, r2, r3
 8004218:	2b02      	cmp	r3, #2
 800421a:	d901      	bls.n	8004220 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800421c:	2303      	movs	r3, #3
 800421e:	e1a8      	b.n	8004572 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004220:	4b2b      	ldr	r3, [pc, #172]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 0302 	and.w	r3, r3, #2
 8004228:	2b00      	cmp	r3, #0
 800422a:	d0f0      	beq.n	800420e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800422c:	4b28      	ldr	r3, [pc, #160]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	691b      	ldr	r3, [r3, #16]
 8004238:	00db      	lsls	r3, r3, #3
 800423a:	4925      	ldr	r1, [pc, #148]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 800423c:	4313      	orrs	r3, r2
 800423e:	600b      	str	r3, [r1, #0]
 8004240:	e015      	b.n	800426e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004242:	4b24      	ldr	r3, [pc, #144]	; (80042d4 <HAL_RCC_OscConfig+0x244>)
 8004244:	2200      	movs	r2, #0
 8004246:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004248:	f7fd f9b0 	bl	80015ac <HAL_GetTick>
 800424c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800424e:	e008      	b.n	8004262 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004250:	f7fd f9ac 	bl	80015ac <HAL_GetTick>
 8004254:	4602      	mov	r2, r0
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	1ad3      	subs	r3, r2, r3
 800425a:	2b02      	cmp	r3, #2
 800425c:	d901      	bls.n	8004262 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800425e:	2303      	movs	r3, #3
 8004260:	e187      	b.n	8004572 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004262:	4b1b      	ldr	r3, [pc, #108]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0302 	and.w	r3, r3, #2
 800426a:	2b00      	cmp	r3, #0
 800426c:	d1f0      	bne.n	8004250 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0308 	and.w	r3, r3, #8
 8004276:	2b00      	cmp	r3, #0
 8004278:	d036      	beq.n	80042e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	695b      	ldr	r3, [r3, #20]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d016      	beq.n	80042b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004282:	4b15      	ldr	r3, [pc, #84]	; (80042d8 <HAL_RCC_OscConfig+0x248>)
 8004284:	2201      	movs	r2, #1
 8004286:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004288:	f7fd f990 	bl	80015ac <HAL_GetTick>
 800428c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800428e:	e008      	b.n	80042a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004290:	f7fd f98c 	bl	80015ac <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	2b02      	cmp	r3, #2
 800429c:	d901      	bls.n	80042a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800429e:	2303      	movs	r3, #3
 80042a0:	e167      	b.n	8004572 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042a2:	4b0b      	ldr	r3, [pc, #44]	; (80042d0 <HAL_RCC_OscConfig+0x240>)
 80042a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042a6:	f003 0302 	and.w	r3, r3, #2
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d0f0      	beq.n	8004290 <HAL_RCC_OscConfig+0x200>
 80042ae:	e01b      	b.n	80042e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042b0:	4b09      	ldr	r3, [pc, #36]	; (80042d8 <HAL_RCC_OscConfig+0x248>)
 80042b2:	2200      	movs	r2, #0
 80042b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042b6:	f7fd f979 	bl	80015ac <HAL_GetTick>
 80042ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042bc:	e00e      	b.n	80042dc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042be:	f7fd f975 	bl	80015ac <HAL_GetTick>
 80042c2:	4602      	mov	r2, r0
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	2b02      	cmp	r3, #2
 80042ca:	d907      	bls.n	80042dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80042cc:	2303      	movs	r3, #3
 80042ce:	e150      	b.n	8004572 <HAL_RCC_OscConfig+0x4e2>
 80042d0:	40023800 	.word	0x40023800
 80042d4:	42470000 	.word	0x42470000
 80042d8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042dc:	4b88      	ldr	r3, [pc, #544]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 80042de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042e0:	f003 0302 	and.w	r3, r3, #2
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d1ea      	bne.n	80042be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 0304 	and.w	r3, r3, #4
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	f000 8097 	beq.w	8004424 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042f6:	2300      	movs	r3, #0
 80042f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042fa:	4b81      	ldr	r3, [pc, #516]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 80042fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d10f      	bne.n	8004326 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004306:	2300      	movs	r3, #0
 8004308:	60bb      	str	r3, [r7, #8]
 800430a:	4b7d      	ldr	r3, [pc, #500]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 800430c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430e:	4a7c      	ldr	r2, [pc, #496]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 8004310:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004314:	6413      	str	r3, [r2, #64]	; 0x40
 8004316:	4b7a      	ldr	r3, [pc, #488]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 8004318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800431a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800431e:	60bb      	str	r3, [r7, #8]
 8004320:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004322:	2301      	movs	r3, #1
 8004324:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004326:	4b77      	ldr	r3, [pc, #476]	; (8004504 <HAL_RCC_OscConfig+0x474>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800432e:	2b00      	cmp	r3, #0
 8004330:	d118      	bne.n	8004364 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004332:	4b74      	ldr	r3, [pc, #464]	; (8004504 <HAL_RCC_OscConfig+0x474>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a73      	ldr	r2, [pc, #460]	; (8004504 <HAL_RCC_OscConfig+0x474>)
 8004338:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800433c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800433e:	f7fd f935 	bl	80015ac <HAL_GetTick>
 8004342:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004344:	e008      	b.n	8004358 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004346:	f7fd f931 	bl	80015ac <HAL_GetTick>
 800434a:	4602      	mov	r2, r0
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	1ad3      	subs	r3, r2, r3
 8004350:	2b02      	cmp	r3, #2
 8004352:	d901      	bls.n	8004358 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004354:	2303      	movs	r3, #3
 8004356:	e10c      	b.n	8004572 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004358:	4b6a      	ldr	r3, [pc, #424]	; (8004504 <HAL_RCC_OscConfig+0x474>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004360:	2b00      	cmp	r3, #0
 8004362:	d0f0      	beq.n	8004346 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	2b01      	cmp	r3, #1
 800436a:	d106      	bne.n	800437a <HAL_RCC_OscConfig+0x2ea>
 800436c:	4b64      	ldr	r3, [pc, #400]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 800436e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004370:	4a63      	ldr	r2, [pc, #396]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 8004372:	f043 0301 	orr.w	r3, r3, #1
 8004376:	6713      	str	r3, [r2, #112]	; 0x70
 8004378:	e01c      	b.n	80043b4 <HAL_RCC_OscConfig+0x324>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	2b05      	cmp	r3, #5
 8004380:	d10c      	bne.n	800439c <HAL_RCC_OscConfig+0x30c>
 8004382:	4b5f      	ldr	r3, [pc, #380]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 8004384:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004386:	4a5e      	ldr	r2, [pc, #376]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 8004388:	f043 0304 	orr.w	r3, r3, #4
 800438c:	6713      	str	r3, [r2, #112]	; 0x70
 800438e:	4b5c      	ldr	r3, [pc, #368]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 8004390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004392:	4a5b      	ldr	r2, [pc, #364]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 8004394:	f043 0301 	orr.w	r3, r3, #1
 8004398:	6713      	str	r3, [r2, #112]	; 0x70
 800439a:	e00b      	b.n	80043b4 <HAL_RCC_OscConfig+0x324>
 800439c:	4b58      	ldr	r3, [pc, #352]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 800439e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043a0:	4a57      	ldr	r2, [pc, #348]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 80043a2:	f023 0301 	bic.w	r3, r3, #1
 80043a6:	6713      	str	r3, [r2, #112]	; 0x70
 80043a8:	4b55      	ldr	r3, [pc, #340]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 80043aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043ac:	4a54      	ldr	r2, [pc, #336]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 80043ae:	f023 0304 	bic.w	r3, r3, #4
 80043b2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d015      	beq.n	80043e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043bc:	f7fd f8f6 	bl	80015ac <HAL_GetTick>
 80043c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043c2:	e00a      	b.n	80043da <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043c4:	f7fd f8f2 	bl	80015ac <HAL_GetTick>
 80043c8:	4602      	mov	r2, r0
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d901      	bls.n	80043da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	e0cb      	b.n	8004572 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043da:	4b49      	ldr	r3, [pc, #292]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 80043dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043de:	f003 0302 	and.w	r3, r3, #2
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d0ee      	beq.n	80043c4 <HAL_RCC_OscConfig+0x334>
 80043e6:	e014      	b.n	8004412 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043e8:	f7fd f8e0 	bl	80015ac <HAL_GetTick>
 80043ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043ee:	e00a      	b.n	8004406 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043f0:	f7fd f8dc 	bl	80015ac <HAL_GetTick>
 80043f4:	4602      	mov	r2, r0
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80043fe:	4293      	cmp	r3, r2
 8004400:	d901      	bls.n	8004406 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004402:	2303      	movs	r3, #3
 8004404:	e0b5      	b.n	8004572 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004406:	4b3e      	ldr	r3, [pc, #248]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 8004408:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800440a:	f003 0302 	and.w	r3, r3, #2
 800440e:	2b00      	cmp	r3, #0
 8004410:	d1ee      	bne.n	80043f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004412:	7dfb      	ldrb	r3, [r7, #23]
 8004414:	2b01      	cmp	r3, #1
 8004416:	d105      	bne.n	8004424 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004418:	4b39      	ldr	r3, [pc, #228]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 800441a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441c:	4a38      	ldr	r2, [pc, #224]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 800441e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004422:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	699b      	ldr	r3, [r3, #24]
 8004428:	2b00      	cmp	r3, #0
 800442a:	f000 80a1 	beq.w	8004570 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800442e:	4b34      	ldr	r3, [pc, #208]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	f003 030c 	and.w	r3, r3, #12
 8004436:	2b08      	cmp	r3, #8
 8004438:	d05c      	beq.n	80044f4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	699b      	ldr	r3, [r3, #24]
 800443e:	2b02      	cmp	r3, #2
 8004440:	d141      	bne.n	80044c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004442:	4b31      	ldr	r3, [pc, #196]	; (8004508 <HAL_RCC_OscConfig+0x478>)
 8004444:	2200      	movs	r2, #0
 8004446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004448:	f7fd f8b0 	bl	80015ac <HAL_GetTick>
 800444c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800444e:	e008      	b.n	8004462 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004450:	f7fd f8ac 	bl	80015ac <HAL_GetTick>
 8004454:	4602      	mov	r2, r0
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	1ad3      	subs	r3, r2, r3
 800445a:	2b02      	cmp	r3, #2
 800445c:	d901      	bls.n	8004462 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	e087      	b.n	8004572 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004462:	4b27      	ldr	r3, [pc, #156]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800446a:	2b00      	cmp	r3, #0
 800446c:	d1f0      	bne.n	8004450 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	69da      	ldr	r2, [r3, #28]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6a1b      	ldr	r3, [r3, #32]
 8004476:	431a      	orrs	r2, r3
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800447c:	019b      	lsls	r3, r3, #6
 800447e:	431a      	orrs	r2, r3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004484:	085b      	lsrs	r3, r3, #1
 8004486:	3b01      	subs	r3, #1
 8004488:	041b      	lsls	r3, r3, #16
 800448a:	431a      	orrs	r2, r3
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004490:	061b      	lsls	r3, r3, #24
 8004492:	491b      	ldr	r1, [pc, #108]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 8004494:	4313      	orrs	r3, r2
 8004496:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004498:	4b1b      	ldr	r3, [pc, #108]	; (8004508 <HAL_RCC_OscConfig+0x478>)
 800449a:	2201      	movs	r2, #1
 800449c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800449e:	f7fd f885 	bl	80015ac <HAL_GetTick>
 80044a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044a4:	e008      	b.n	80044b8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044a6:	f7fd f881 	bl	80015ac <HAL_GetTick>
 80044aa:	4602      	mov	r2, r0
 80044ac:	693b      	ldr	r3, [r7, #16]
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	2b02      	cmp	r3, #2
 80044b2:	d901      	bls.n	80044b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80044b4:	2303      	movs	r3, #3
 80044b6:	e05c      	b.n	8004572 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044b8:	4b11      	ldr	r3, [pc, #68]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d0f0      	beq.n	80044a6 <HAL_RCC_OscConfig+0x416>
 80044c4:	e054      	b.n	8004570 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044c6:	4b10      	ldr	r3, [pc, #64]	; (8004508 <HAL_RCC_OscConfig+0x478>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044cc:	f7fd f86e 	bl	80015ac <HAL_GetTick>
 80044d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044d2:	e008      	b.n	80044e6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044d4:	f7fd f86a 	bl	80015ac <HAL_GetTick>
 80044d8:	4602      	mov	r2, r0
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	2b02      	cmp	r3, #2
 80044e0:	d901      	bls.n	80044e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e045      	b.n	8004572 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044e6:	4b06      	ldr	r3, [pc, #24]	; (8004500 <HAL_RCC_OscConfig+0x470>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d1f0      	bne.n	80044d4 <HAL_RCC_OscConfig+0x444>
 80044f2:	e03d      	b.n	8004570 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	699b      	ldr	r3, [r3, #24]
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d107      	bne.n	800450c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	e038      	b.n	8004572 <HAL_RCC_OscConfig+0x4e2>
 8004500:	40023800 	.word	0x40023800
 8004504:	40007000 	.word	0x40007000
 8004508:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800450c:	4b1b      	ldr	r3, [pc, #108]	; (800457c <HAL_RCC_OscConfig+0x4ec>)
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	699b      	ldr	r3, [r3, #24]
 8004516:	2b01      	cmp	r3, #1
 8004518:	d028      	beq.n	800456c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004524:	429a      	cmp	r2, r3
 8004526:	d121      	bne.n	800456c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004532:	429a      	cmp	r2, r3
 8004534:	d11a      	bne.n	800456c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004536:	68fa      	ldr	r2, [r7, #12]
 8004538:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800453c:	4013      	ands	r3, r2
 800453e:	687a      	ldr	r2, [r7, #4]
 8004540:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004542:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004544:	4293      	cmp	r3, r2
 8004546:	d111      	bne.n	800456c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004552:	085b      	lsrs	r3, r3, #1
 8004554:	3b01      	subs	r3, #1
 8004556:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004558:	429a      	cmp	r2, r3
 800455a:	d107      	bne.n	800456c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004566:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004568:	429a      	cmp	r2, r3
 800456a:	d001      	beq.n	8004570 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e000      	b.n	8004572 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004570:	2300      	movs	r3, #0
}
 8004572:	4618      	mov	r0, r3
 8004574:	3718      	adds	r7, #24
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	40023800 	.word	0x40023800

08004580 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d101      	bne.n	8004594 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	e0cc      	b.n	800472e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004594:	4b68      	ldr	r3, [pc, #416]	; (8004738 <HAL_RCC_ClockConfig+0x1b8>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f003 0307 	and.w	r3, r3, #7
 800459c:	683a      	ldr	r2, [r7, #0]
 800459e:	429a      	cmp	r2, r3
 80045a0:	d90c      	bls.n	80045bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045a2:	4b65      	ldr	r3, [pc, #404]	; (8004738 <HAL_RCC_ClockConfig+0x1b8>)
 80045a4:	683a      	ldr	r2, [r7, #0]
 80045a6:	b2d2      	uxtb	r2, r2
 80045a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045aa:	4b63      	ldr	r3, [pc, #396]	; (8004738 <HAL_RCC_ClockConfig+0x1b8>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0307 	and.w	r3, r3, #7
 80045b2:	683a      	ldr	r2, [r7, #0]
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d001      	beq.n	80045bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e0b8      	b.n	800472e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 0302 	and.w	r3, r3, #2
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d020      	beq.n	800460a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 0304 	and.w	r3, r3, #4
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d005      	beq.n	80045e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045d4:	4b59      	ldr	r3, [pc, #356]	; (800473c <HAL_RCC_ClockConfig+0x1bc>)
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	4a58      	ldr	r2, [pc, #352]	; (800473c <HAL_RCC_ClockConfig+0x1bc>)
 80045da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80045de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0308 	and.w	r3, r3, #8
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d005      	beq.n	80045f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80045ec:	4b53      	ldr	r3, [pc, #332]	; (800473c <HAL_RCC_ClockConfig+0x1bc>)
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	4a52      	ldr	r2, [pc, #328]	; (800473c <HAL_RCC_ClockConfig+0x1bc>)
 80045f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80045f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045f8:	4b50      	ldr	r3, [pc, #320]	; (800473c <HAL_RCC_ClockConfig+0x1bc>)
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	494d      	ldr	r1, [pc, #308]	; (800473c <HAL_RCC_ClockConfig+0x1bc>)
 8004606:	4313      	orrs	r3, r2
 8004608:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0301 	and.w	r3, r3, #1
 8004612:	2b00      	cmp	r3, #0
 8004614:	d044      	beq.n	80046a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	2b01      	cmp	r3, #1
 800461c:	d107      	bne.n	800462e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800461e:	4b47      	ldr	r3, [pc, #284]	; (800473c <HAL_RCC_ClockConfig+0x1bc>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004626:	2b00      	cmp	r3, #0
 8004628:	d119      	bne.n	800465e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	e07f      	b.n	800472e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	2b02      	cmp	r3, #2
 8004634:	d003      	beq.n	800463e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800463a:	2b03      	cmp	r3, #3
 800463c:	d107      	bne.n	800464e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800463e:	4b3f      	ldr	r3, [pc, #252]	; (800473c <HAL_RCC_ClockConfig+0x1bc>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d109      	bne.n	800465e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	e06f      	b.n	800472e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800464e:	4b3b      	ldr	r3, [pc, #236]	; (800473c <HAL_RCC_ClockConfig+0x1bc>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 0302 	and.w	r3, r3, #2
 8004656:	2b00      	cmp	r3, #0
 8004658:	d101      	bne.n	800465e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	e067      	b.n	800472e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800465e:	4b37      	ldr	r3, [pc, #220]	; (800473c <HAL_RCC_ClockConfig+0x1bc>)
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	f023 0203 	bic.w	r2, r3, #3
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	4934      	ldr	r1, [pc, #208]	; (800473c <HAL_RCC_ClockConfig+0x1bc>)
 800466c:	4313      	orrs	r3, r2
 800466e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004670:	f7fc ff9c 	bl	80015ac <HAL_GetTick>
 8004674:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004676:	e00a      	b.n	800468e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004678:	f7fc ff98 	bl	80015ac <HAL_GetTick>
 800467c:	4602      	mov	r2, r0
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	1ad3      	subs	r3, r2, r3
 8004682:	f241 3288 	movw	r2, #5000	; 0x1388
 8004686:	4293      	cmp	r3, r2
 8004688:	d901      	bls.n	800468e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800468a:	2303      	movs	r3, #3
 800468c:	e04f      	b.n	800472e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800468e:	4b2b      	ldr	r3, [pc, #172]	; (800473c <HAL_RCC_ClockConfig+0x1bc>)
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	f003 020c 	and.w	r2, r3, #12
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	009b      	lsls	r3, r3, #2
 800469c:	429a      	cmp	r2, r3
 800469e:	d1eb      	bne.n	8004678 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80046a0:	4b25      	ldr	r3, [pc, #148]	; (8004738 <HAL_RCC_ClockConfig+0x1b8>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 0307 	and.w	r3, r3, #7
 80046a8:	683a      	ldr	r2, [r7, #0]
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d20c      	bcs.n	80046c8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046ae:	4b22      	ldr	r3, [pc, #136]	; (8004738 <HAL_RCC_ClockConfig+0x1b8>)
 80046b0:	683a      	ldr	r2, [r7, #0]
 80046b2:	b2d2      	uxtb	r2, r2
 80046b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046b6:	4b20      	ldr	r3, [pc, #128]	; (8004738 <HAL_RCC_ClockConfig+0x1b8>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 0307 	and.w	r3, r3, #7
 80046be:	683a      	ldr	r2, [r7, #0]
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d001      	beq.n	80046c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	e032      	b.n	800472e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f003 0304 	and.w	r3, r3, #4
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d008      	beq.n	80046e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046d4:	4b19      	ldr	r3, [pc, #100]	; (800473c <HAL_RCC_ClockConfig+0x1bc>)
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	4916      	ldr	r1, [pc, #88]	; (800473c <HAL_RCC_ClockConfig+0x1bc>)
 80046e2:	4313      	orrs	r3, r2
 80046e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 0308 	and.w	r3, r3, #8
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d009      	beq.n	8004706 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046f2:	4b12      	ldr	r3, [pc, #72]	; (800473c <HAL_RCC_ClockConfig+0x1bc>)
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	691b      	ldr	r3, [r3, #16]
 80046fe:	00db      	lsls	r3, r3, #3
 8004700:	490e      	ldr	r1, [pc, #56]	; (800473c <HAL_RCC_ClockConfig+0x1bc>)
 8004702:	4313      	orrs	r3, r2
 8004704:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004706:	f000 f821 	bl	800474c <HAL_RCC_GetSysClockFreq>
 800470a:	4602      	mov	r2, r0
 800470c:	4b0b      	ldr	r3, [pc, #44]	; (800473c <HAL_RCC_ClockConfig+0x1bc>)
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	091b      	lsrs	r3, r3, #4
 8004712:	f003 030f 	and.w	r3, r3, #15
 8004716:	490a      	ldr	r1, [pc, #40]	; (8004740 <HAL_RCC_ClockConfig+0x1c0>)
 8004718:	5ccb      	ldrb	r3, [r1, r3]
 800471a:	fa22 f303 	lsr.w	r3, r2, r3
 800471e:	4a09      	ldr	r2, [pc, #36]	; (8004744 <HAL_RCC_ClockConfig+0x1c4>)
 8004720:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004722:	4b09      	ldr	r3, [pc, #36]	; (8004748 <HAL_RCC_ClockConfig+0x1c8>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4618      	mov	r0, r3
 8004728:	f7fc fefc 	bl	8001524 <HAL_InitTick>

  return HAL_OK;
 800472c:	2300      	movs	r3, #0
}
 800472e:	4618      	mov	r0, r3
 8004730:	3710      	adds	r7, #16
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	40023c00 	.word	0x40023c00
 800473c:	40023800 	.word	0x40023800
 8004740:	08009efc 	.word	0x08009efc
 8004744:	20000040 	.word	0x20000040
 8004748:	20000044 	.word	0x20000044

0800474c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800474c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004750:	b094      	sub	sp, #80	; 0x50
 8004752:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004754:	2300      	movs	r3, #0
 8004756:	647b      	str	r3, [r7, #68]	; 0x44
 8004758:	2300      	movs	r3, #0
 800475a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800475c:	2300      	movs	r3, #0
 800475e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004760:	2300      	movs	r3, #0
 8004762:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004764:	4b79      	ldr	r3, [pc, #484]	; (800494c <HAL_RCC_GetSysClockFreq+0x200>)
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	f003 030c 	and.w	r3, r3, #12
 800476c:	2b08      	cmp	r3, #8
 800476e:	d00d      	beq.n	800478c <HAL_RCC_GetSysClockFreq+0x40>
 8004770:	2b08      	cmp	r3, #8
 8004772:	f200 80e1 	bhi.w	8004938 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004776:	2b00      	cmp	r3, #0
 8004778:	d002      	beq.n	8004780 <HAL_RCC_GetSysClockFreq+0x34>
 800477a:	2b04      	cmp	r3, #4
 800477c:	d003      	beq.n	8004786 <HAL_RCC_GetSysClockFreq+0x3a>
 800477e:	e0db      	b.n	8004938 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004780:	4b73      	ldr	r3, [pc, #460]	; (8004950 <HAL_RCC_GetSysClockFreq+0x204>)
 8004782:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004784:	e0db      	b.n	800493e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004786:	4b72      	ldr	r3, [pc, #456]	; (8004950 <HAL_RCC_GetSysClockFreq+0x204>)
 8004788:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800478a:	e0d8      	b.n	800493e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800478c:	4b6f      	ldr	r3, [pc, #444]	; (800494c <HAL_RCC_GetSysClockFreq+0x200>)
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004794:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004796:	4b6d      	ldr	r3, [pc, #436]	; (800494c <HAL_RCC_GetSysClockFreq+0x200>)
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d063      	beq.n	800486a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047a2:	4b6a      	ldr	r3, [pc, #424]	; (800494c <HAL_RCC_GetSysClockFreq+0x200>)
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	099b      	lsrs	r3, r3, #6
 80047a8:	2200      	movs	r2, #0
 80047aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80047ac:	63fa      	str	r2, [r7, #60]	; 0x3c
 80047ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047b4:	633b      	str	r3, [r7, #48]	; 0x30
 80047b6:	2300      	movs	r3, #0
 80047b8:	637b      	str	r3, [r7, #52]	; 0x34
 80047ba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80047be:	4622      	mov	r2, r4
 80047c0:	462b      	mov	r3, r5
 80047c2:	f04f 0000 	mov.w	r0, #0
 80047c6:	f04f 0100 	mov.w	r1, #0
 80047ca:	0159      	lsls	r1, r3, #5
 80047cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047d0:	0150      	lsls	r0, r2, #5
 80047d2:	4602      	mov	r2, r0
 80047d4:	460b      	mov	r3, r1
 80047d6:	4621      	mov	r1, r4
 80047d8:	1a51      	subs	r1, r2, r1
 80047da:	6139      	str	r1, [r7, #16]
 80047dc:	4629      	mov	r1, r5
 80047de:	eb63 0301 	sbc.w	r3, r3, r1
 80047e2:	617b      	str	r3, [r7, #20]
 80047e4:	f04f 0200 	mov.w	r2, #0
 80047e8:	f04f 0300 	mov.w	r3, #0
 80047ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80047f0:	4659      	mov	r1, fp
 80047f2:	018b      	lsls	r3, r1, #6
 80047f4:	4651      	mov	r1, sl
 80047f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80047fa:	4651      	mov	r1, sl
 80047fc:	018a      	lsls	r2, r1, #6
 80047fe:	4651      	mov	r1, sl
 8004800:	ebb2 0801 	subs.w	r8, r2, r1
 8004804:	4659      	mov	r1, fp
 8004806:	eb63 0901 	sbc.w	r9, r3, r1
 800480a:	f04f 0200 	mov.w	r2, #0
 800480e:	f04f 0300 	mov.w	r3, #0
 8004812:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004816:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800481a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800481e:	4690      	mov	r8, r2
 8004820:	4699      	mov	r9, r3
 8004822:	4623      	mov	r3, r4
 8004824:	eb18 0303 	adds.w	r3, r8, r3
 8004828:	60bb      	str	r3, [r7, #8]
 800482a:	462b      	mov	r3, r5
 800482c:	eb49 0303 	adc.w	r3, r9, r3
 8004830:	60fb      	str	r3, [r7, #12]
 8004832:	f04f 0200 	mov.w	r2, #0
 8004836:	f04f 0300 	mov.w	r3, #0
 800483a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800483e:	4629      	mov	r1, r5
 8004840:	028b      	lsls	r3, r1, #10
 8004842:	4621      	mov	r1, r4
 8004844:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004848:	4621      	mov	r1, r4
 800484a:	028a      	lsls	r2, r1, #10
 800484c:	4610      	mov	r0, r2
 800484e:	4619      	mov	r1, r3
 8004850:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004852:	2200      	movs	r2, #0
 8004854:	62bb      	str	r3, [r7, #40]	; 0x28
 8004856:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004858:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800485c:	f7fb fd08 	bl	8000270 <__aeabi_uldivmod>
 8004860:	4602      	mov	r2, r0
 8004862:	460b      	mov	r3, r1
 8004864:	4613      	mov	r3, r2
 8004866:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004868:	e058      	b.n	800491c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800486a:	4b38      	ldr	r3, [pc, #224]	; (800494c <HAL_RCC_GetSysClockFreq+0x200>)
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	099b      	lsrs	r3, r3, #6
 8004870:	2200      	movs	r2, #0
 8004872:	4618      	mov	r0, r3
 8004874:	4611      	mov	r1, r2
 8004876:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800487a:	623b      	str	r3, [r7, #32]
 800487c:	2300      	movs	r3, #0
 800487e:	627b      	str	r3, [r7, #36]	; 0x24
 8004880:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004884:	4642      	mov	r2, r8
 8004886:	464b      	mov	r3, r9
 8004888:	f04f 0000 	mov.w	r0, #0
 800488c:	f04f 0100 	mov.w	r1, #0
 8004890:	0159      	lsls	r1, r3, #5
 8004892:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004896:	0150      	lsls	r0, r2, #5
 8004898:	4602      	mov	r2, r0
 800489a:	460b      	mov	r3, r1
 800489c:	4641      	mov	r1, r8
 800489e:	ebb2 0a01 	subs.w	sl, r2, r1
 80048a2:	4649      	mov	r1, r9
 80048a4:	eb63 0b01 	sbc.w	fp, r3, r1
 80048a8:	f04f 0200 	mov.w	r2, #0
 80048ac:	f04f 0300 	mov.w	r3, #0
 80048b0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80048b4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80048b8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80048bc:	ebb2 040a 	subs.w	r4, r2, sl
 80048c0:	eb63 050b 	sbc.w	r5, r3, fp
 80048c4:	f04f 0200 	mov.w	r2, #0
 80048c8:	f04f 0300 	mov.w	r3, #0
 80048cc:	00eb      	lsls	r3, r5, #3
 80048ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048d2:	00e2      	lsls	r2, r4, #3
 80048d4:	4614      	mov	r4, r2
 80048d6:	461d      	mov	r5, r3
 80048d8:	4643      	mov	r3, r8
 80048da:	18e3      	adds	r3, r4, r3
 80048dc:	603b      	str	r3, [r7, #0]
 80048de:	464b      	mov	r3, r9
 80048e0:	eb45 0303 	adc.w	r3, r5, r3
 80048e4:	607b      	str	r3, [r7, #4]
 80048e6:	f04f 0200 	mov.w	r2, #0
 80048ea:	f04f 0300 	mov.w	r3, #0
 80048ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80048f2:	4629      	mov	r1, r5
 80048f4:	028b      	lsls	r3, r1, #10
 80048f6:	4621      	mov	r1, r4
 80048f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80048fc:	4621      	mov	r1, r4
 80048fe:	028a      	lsls	r2, r1, #10
 8004900:	4610      	mov	r0, r2
 8004902:	4619      	mov	r1, r3
 8004904:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004906:	2200      	movs	r2, #0
 8004908:	61bb      	str	r3, [r7, #24]
 800490a:	61fa      	str	r2, [r7, #28]
 800490c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004910:	f7fb fcae 	bl	8000270 <__aeabi_uldivmod>
 8004914:	4602      	mov	r2, r0
 8004916:	460b      	mov	r3, r1
 8004918:	4613      	mov	r3, r2
 800491a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800491c:	4b0b      	ldr	r3, [pc, #44]	; (800494c <HAL_RCC_GetSysClockFreq+0x200>)
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	0c1b      	lsrs	r3, r3, #16
 8004922:	f003 0303 	and.w	r3, r3, #3
 8004926:	3301      	adds	r3, #1
 8004928:	005b      	lsls	r3, r3, #1
 800492a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800492c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800492e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004930:	fbb2 f3f3 	udiv	r3, r2, r3
 8004934:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004936:	e002      	b.n	800493e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004938:	4b05      	ldr	r3, [pc, #20]	; (8004950 <HAL_RCC_GetSysClockFreq+0x204>)
 800493a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800493c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800493e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004940:	4618      	mov	r0, r3
 8004942:	3750      	adds	r7, #80	; 0x50
 8004944:	46bd      	mov	sp, r7
 8004946:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800494a:	bf00      	nop
 800494c:	40023800 	.word	0x40023800
 8004950:	00f42400 	.word	0x00f42400

08004954 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004954:	b480      	push	{r7}
 8004956:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004958:	4b03      	ldr	r3, [pc, #12]	; (8004968 <HAL_RCC_GetHCLKFreq+0x14>)
 800495a:	681b      	ldr	r3, [r3, #0]
}
 800495c:	4618      	mov	r0, r3
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr
 8004966:	bf00      	nop
 8004968:	20000040 	.word	0x20000040

0800496c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004970:	f7ff fff0 	bl	8004954 <HAL_RCC_GetHCLKFreq>
 8004974:	4602      	mov	r2, r0
 8004976:	4b05      	ldr	r3, [pc, #20]	; (800498c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	0a9b      	lsrs	r3, r3, #10
 800497c:	f003 0307 	and.w	r3, r3, #7
 8004980:	4903      	ldr	r1, [pc, #12]	; (8004990 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004982:	5ccb      	ldrb	r3, [r1, r3]
 8004984:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004988:	4618      	mov	r0, r3
 800498a:	bd80      	pop	{r7, pc}
 800498c:	40023800 	.word	0x40023800
 8004990:	08009f0c 	.word	0x08009f0c

08004994 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b082      	sub	sp, #8
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d101      	bne.n	80049a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e07b      	b.n	8004a9e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d108      	bne.n	80049c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80049b6:	d009      	beq.n	80049cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2200      	movs	r2, #0
 80049bc:	61da      	str	r2, [r3, #28]
 80049be:	e005      	b.n	80049cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2200      	movs	r2, #0
 80049c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2200      	movs	r2, #0
 80049ca:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2200      	movs	r2, #0
 80049d0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d106      	bne.n	80049ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f7fc fc8c 	bl	8001304 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2202      	movs	r2, #2
 80049f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a02:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004a14:	431a      	orrs	r2, r3
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a1e:	431a      	orrs	r2, r3
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	691b      	ldr	r3, [r3, #16]
 8004a24:	f003 0302 	and.w	r3, r3, #2
 8004a28:	431a      	orrs	r2, r3
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	695b      	ldr	r3, [r3, #20]
 8004a2e:	f003 0301 	and.w	r3, r3, #1
 8004a32:	431a      	orrs	r2, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	699b      	ldr	r3, [r3, #24]
 8004a38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a3c:	431a      	orrs	r2, r3
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	69db      	ldr	r3, [r3, #28]
 8004a42:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004a46:	431a      	orrs	r2, r3
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6a1b      	ldr	r3, [r3, #32]
 8004a4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a50:	ea42 0103 	orr.w	r1, r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a58:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	430a      	orrs	r2, r1
 8004a62:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	699b      	ldr	r3, [r3, #24]
 8004a68:	0c1b      	lsrs	r3, r3, #16
 8004a6a:	f003 0104 	and.w	r1, r3, #4
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a72:	f003 0210 	and.w	r2, r3, #16
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	430a      	orrs	r2, r1
 8004a7c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	69da      	ldr	r2, [r3, #28]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a8c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2201      	movs	r2, #1
 8004a98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004a9c:	2300      	movs	r3, #0
}
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	3708      	adds	r7, #8
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bd80      	pop	{r7, pc}

08004aa6 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004aa6:	b084      	sub	sp, #16
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	f107 001c 	add.w	r0, r7, #28
 8004ab4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004ab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d122      	bne.n	8004b04 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ac2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	68db      	ldr	r3, [r3, #12]
 8004ace:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004ad2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	68db      	ldr	r3, [r3, #12]
 8004ade:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004ae6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d105      	bne.n	8004af8 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	f001 fb1b 	bl	8006134 <USB_CoreReset>
 8004afe:	4603      	mov	r3, r0
 8004b00:	73fb      	strb	r3, [r7, #15]
 8004b02:	e01a      	b.n	8004b3a <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004b10:	6878      	ldr	r0, [r7, #4]
 8004b12:	f001 fb0f 	bl	8006134 <USB_CoreReset>
 8004b16:	4603      	mov	r3, r0
 8004b18:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004b1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d106      	bne.n	8004b2e <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b24:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	639a      	str	r2, [r3, #56]	; 0x38
 8004b2c:	e005      	b.n	8004b3a <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b32:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d10b      	bne.n	8004b58 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	f043 0206 	orr.w	r2, r3, #6
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	f043 0220 	orr.w	r2, r3, #32
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004b58:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3710      	adds	r7, #16
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004b64:	b004      	add	sp, #16
 8004b66:	4770      	bx	lr

08004b68 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b087      	sub	sp, #28
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	60f8      	str	r0, [r7, #12]
 8004b70:	60b9      	str	r1, [r7, #8]
 8004b72:	4613      	mov	r3, r2
 8004b74:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004b76:	79fb      	ldrb	r3, [r7, #7]
 8004b78:	2b02      	cmp	r3, #2
 8004b7a:	d165      	bne.n	8004c48 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	4a41      	ldr	r2, [pc, #260]	; (8004c84 <USB_SetTurnaroundTime+0x11c>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d906      	bls.n	8004b92 <USB_SetTurnaroundTime+0x2a>
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	4a40      	ldr	r2, [pc, #256]	; (8004c88 <USB_SetTurnaroundTime+0x120>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d202      	bcs.n	8004b92 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004b8c:	230f      	movs	r3, #15
 8004b8e:	617b      	str	r3, [r7, #20]
 8004b90:	e062      	b.n	8004c58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	4a3c      	ldr	r2, [pc, #240]	; (8004c88 <USB_SetTurnaroundTime+0x120>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d306      	bcc.n	8004ba8 <USB_SetTurnaroundTime+0x40>
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	4a3b      	ldr	r2, [pc, #236]	; (8004c8c <USB_SetTurnaroundTime+0x124>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d202      	bcs.n	8004ba8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004ba2:	230e      	movs	r3, #14
 8004ba4:	617b      	str	r3, [r7, #20]
 8004ba6:	e057      	b.n	8004c58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	4a38      	ldr	r2, [pc, #224]	; (8004c8c <USB_SetTurnaroundTime+0x124>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d306      	bcc.n	8004bbe <USB_SetTurnaroundTime+0x56>
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	4a37      	ldr	r2, [pc, #220]	; (8004c90 <USB_SetTurnaroundTime+0x128>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d202      	bcs.n	8004bbe <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004bb8:	230d      	movs	r3, #13
 8004bba:	617b      	str	r3, [r7, #20]
 8004bbc:	e04c      	b.n	8004c58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	4a33      	ldr	r2, [pc, #204]	; (8004c90 <USB_SetTurnaroundTime+0x128>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d306      	bcc.n	8004bd4 <USB_SetTurnaroundTime+0x6c>
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	4a32      	ldr	r2, [pc, #200]	; (8004c94 <USB_SetTurnaroundTime+0x12c>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d802      	bhi.n	8004bd4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8004bce:	230c      	movs	r3, #12
 8004bd0:	617b      	str	r3, [r7, #20]
 8004bd2:	e041      	b.n	8004c58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	4a2f      	ldr	r2, [pc, #188]	; (8004c94 <USB_SetTurnaroundTime+0x12c>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d906      	bls.n	8004bea <USB_SetTurnaroundTime+0x82>
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	4a2e      	ldr	r2, [pc, #184]	; (8004c98 <USB_SetTurnaroundTime+0x130>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d802      	bhi.n	8004bea <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004be4:	230b      	movs	r3, #11
 8004be6:	617b      	str	r3, [r7, #20]
 8004be8:	e036      	b.n	8004c58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	4a2a      	ldr	r2, [pc, #168]	; (8004c98 <USB_SetTurnaroundTime+0x130>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d906      	bls.n	8004c00 <USB_SetTurnaroundTime+0x98>
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	4a29      	ldr	r2, [pc, #164]	; (8004c9c <USB_SetTurnaroundTime+0x134>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d802      	bhi.n	8004c00 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004bfa:	230a      	movs	r3, #10
 8004bfc:	617b      	str	r3, [r7, #20]
 8004bfe:	e02b      	b.n	8004c58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	4a26      	ldr	r2, [pc, #152]	; (8004c9c <USB_SetTurnaroundTime+0x134>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d906      	bls.n	8004c16 <USB_SetTurnaroundTime+0xae>
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	4a25      	ldr	r2, [pc, #148]	; (8004ca0 <USB_SetTurnaroundTime+0x138>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d202      	bcs.n	8004c16 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004c10:	2309      	movs	r3, #9
 8004c12:	617b      	str	r3, [r7, #20]
 8004c14:	e020      	b.n	8004c58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	4a21      	ldr	r2, [pc, #132]	; (8004ca0 <USB_SetTurnaroundTime+0x138>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d306      	bcc.n	8004c2c <USB_SetTurnaroundTime+0xc4>
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	4a20      	ldr	r2, [pc, #128]	; (8004ca4 <USB_SetTurnaroundTime+0x13c>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d802      	bhi.n	8004c2c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004c26:	2308      	movs	r3, #8
 8004c28:	617b      	str	r3, [r7, #20]
 8004c2a:	e015      	b.n	8004c58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	4a1d      	ldr	r2, [pc, #116]	; (8004ca4 <USB_SetTurnaroundTime+0x13c>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d906      	bls.n	8004c42 <USB_SetTurnaroundTime+0xda>
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	4a1c      	ldr	r2, [pc, #112]	; (8004ca8 <USB_SetTurnaroundTime+0x140>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d202      	bcs.n	8004c42 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004c3c:	2307      	movs	r3, #7
 8004c3e:	617b      	str	r3, [r7, #20]
 8004c40:	e00a      	b.n	8004c58 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004c42:	2306      	movs	r3, #6
 8004c44:	617b      	str	r3, [r7, #20]
 8004c46:	e007      	b.n	8004c58 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004c48:	79fb      	ldrb	r3, [r7, #7]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d102      	bne.n	8004c54 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004c4e:	2309      	movs	r3, #9
 8004c50:	617b      	str	r3, [r7, #20]
 8004c52:	e001      	b.n	8004c58 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004c54:	2309      	movs	r3, #9
 8004c56:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	68da      	ldr	r2, [r3, #12]
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	029b      	lsls	r3, r3, #10
 8004c6c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8004c70:	431a      	orrs	r2, r3
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004c76:	2300      	movs	r3, #0
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	371c      	adds	r7, #28
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr
 8004c84:	00d8acbf 	.word	0x00d8acbf
 8004c88:	00e4e1c0 	.word	0x00e4e1c0
 8004c8c:	00f42400 	.word	0x00f42400
 8004c90:	01067380 	.word	0x01067380
 8004c94:	011a499f 	.word	0x011a499f
 8004c98:	01312cff 	.word	0x01312cff
 8004c9c:	014ca43f 	.word	0x014ca43f
 8004ca0:	016e3600 	.word	0x016e3600
 8004ca4:	01a6ab1f 	.word	0x01a6ab1f
 8004ca8:	01e84800 	.word	0x01e84800

08004cac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	f043 0201 	orr.w	r2, r3, #1
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	370c      	adds	r7, #12
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr

08004cce <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004cce:	b480      	push	{r7}
 8004cd0:	b083      	sub	sp, #12
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	f023 0201 	bic.w	r2, r3, #1
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004ce2:	2300      	movs	r3, #0
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	370c      	adds	r7, #12
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr

08004cf0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
 8004cf8:	460b      	mov	r3, r1
 8004cfa:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004d0c:	78fb      	ldrb	r3, [r7, #3]
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d115      	bne.n	8004d3e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004d1e:	2001      	movs	r0, #1
 8004d20:	f7fc fc50 	bl	80015c4 <HAL_Delay>
      ms++;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	3301      	adds	r3, #1
 8004d28:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f001 f972 	bl	8006014 <USB_GetMode>
 8004d30:	4603      	mov	r3, r0
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d01e      	beq.n	8004d74 <USB_SetCurrentMode+0x84>
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2b31      	cmp	r3, #49	; 0x31
 8004d3a:	d9f0      	bls.n	8004d1e <USB_SetCurrentMode+0x2e>
 8004d3c:	e01a      	b.n	8004d74 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004d3e:	78fb      	ldrb	r3, [r7, #3]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d115      	bne.n	8004d70 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	68db      	ldr	r3, [r3, #12]
 8004d48:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004d50:	2001      	movs	r0, #1
 8004d52:	f7fc fc37 	bl	80015c4 <HAL_Delay>
      ms++;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	3301      	adds	r3, #1
 8004d5a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f001 f959 	bl	8006014 <USB_GetMode>
 8004d62:	4603      	mov	r3, r0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d005      	beq.n	8004d74 <USB_SetCurrentMode+0x84>
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2b31      	cmp	r3, #49	; 0x31
 8004d6c:	d9f0      	bls.n	8004d50 <USB_SetCurrentMode+0x60>
 8004d6e:	e001      	b.n	8004d74 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004d70:	2301      	movs	r3, #1
 8004d72:	e005      	b.n	8004d80 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2b32      	cmp	r3, #50	; 0x32
 8004d78:	d101      	bne.n	8004d7e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e000      	b.n	8004d80 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004d7e:	2300      	movs	r3, #0
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3710      	adds	r7, #16
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004d88:	b084      	sub	sp, #16
 8004d8a:	b580      	push	{r7, lr}
 8004d8c:	b086      	sub	sp, #24
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
 8004d92:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004d96:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004da2:	2300      	movs	r3, #0
 8004da4:	613b      	str	r3, [r7, #16]
 8004da6:	e009      	b.n	8004dbc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004da8:	687a      	ldr	r2, [r7, #4]
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	3340      	adds	r3, #64	; 0x40
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	4413      	add	r3, r2
 8004db2:	2200      	movs	r2, #0
 8004db4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	3301      	adds	r3, #1
 8004dba:	613b      	str	r3, [r7, #16]
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	2b0e      	cmp	r3, #14
 8004dc0:	d9f2      	bls.n	8004da8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004dc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d11c      	bne.n	8004e02 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	68fa      	ldr	r2, [r7, #12]
 8004dd2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004dd6:	f043 0302 	orr.w	r3, r3, #2
 8004dda:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004de0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dec:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004df8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	639a      	str	r2, [r3, #56]	; 0x38
 8004e00:	e00b      	b.n	8004e1a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e06:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e12:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004e20:	461a      	mov	r2, r3
 8004e22:	2300      	movs	r3, #0
 8004e24:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e2c:	4619      	mov	r1, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e34:	461a      	mov	r2, r3
 8004e36:	680b      	ldr	r3, [r1, #0]
 8004e38:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004e3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d10c      	bne.n	8004e5a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d104      	bne.n	8004e50 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004e46:	2100      	movs	r1, #0
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f000 f945 	bl	80050d8 <USB_SetDevSpeed>
 8004e4e:	e008      	b.n	8004e62 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004e50:	2101      	movs	r1, #1
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f000 f940 	bl	80050d8 <USB_SetDevSpeed>
 8004e58:	e003      	b.n	8004e62 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004e5a:	2103      	movs	r1, #3
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f000 f93b 	bl	80050d8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004e62:	2110      	movs	r1, #16
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f000 f8f3 	bl	8005050 <USB_FlushTxFifo>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d001      	beq.n	8004e74 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f000 f90f 	bl	8005098 <USB_FlushRxFifo>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d001      	beq.n	8004e84 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e8a:	461a      	mov	r2, r3
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e96:	461a      	mov	r2, r3
 8004e98:	2300      	movs	r3, #0
 8004e9a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	613b      	str	r3, [r7, #16]
 8004eac:	e043      	b.n	8004f36 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	015a      	lsls	r2, r3, #5
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	4413      	add	r3, r2
 8004eb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004ec0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004ec4:	d118      	bne.n	8004ef8 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d10a      	bne.n	8004ee2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	015a      	lsls	r2, r3, #5
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	4413      	add	r3, r2
 8004ed4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ed8:	461a      	mov	r2, r3
 8004eda:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004ede:	6013      	str	r3, [r2, #0]
 8004ee0:	e013      	b.n	8004f0a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	015a      	lsls	r2, r3, #5
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	4413      	add	r3, r2
 8004eea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004eee:	461a      	mov	r2, r3
 8004ef0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004ef4:	6013      	str	r3, [r2, #0]
 8004ef6:	e008      	b.n	8004f0a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	015a      	lsls	r2, r3, #5
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	4413      	add	r3, r2
 8004f00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f04:	461a      	mov	r2, r3
 8004f06:	2300      	movs	r3, #0
 8004f08:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	015a      	lsls	r2, r3, #5
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	4413      	add	r3, r2
 8004f12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f16:	461a      	mov	r2, r3
 8004f18:	2300      	movs	r3, #0
 8004f1a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	015a      	lsls	r2, r3, #5
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	4413      	add	r3, r2
 8004f24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f28:	461a      	mov	r2, r3
 8004f2a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004f2e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	3301      	adds	r3, #1
 8004f34:	613b      	str	r3, [r7, #16]
 8004f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f38:	693a      	ldr	r2, [r7, #16]
 8004f3a:	429a      	cmp	r2, r3
 8004f3c:	d3b7      	bcc.n	8004eae <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004f3e:	2300      	movs	r3, #0
 8004f40:	613b      	str	r3, [r7, #16]
 8004f42:	e043      	b.n	8004fcc <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	015a      	lsls	r2, r3, #5
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	4413      	add	r3, r2
 8004f4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004f56:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004f5a:	d118      	bne.n	8004f8e <USB_DevInit+0x206>
    {
      if (i == 0U)
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d10a      	bne.n	8004f78 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	015a      	lsls	r2, r3, #5
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	4413      	add	r3, r2
 8004f6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f6e:	461a      	mov	r2, r3
 8004f70:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004f74:	6013      	str	r3, [r2, #0]
 8004f76:	e013      	b.n	8004fa0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	015a      	lsls	r2, r3, #5
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	4413      	add	r3, r2
 8004f80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f84:	461a      	mov	r2, r3
 8004f86:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004f8a:	6013      	str	r3, [r2, #0]
 8004f8c:	e008      	b.n	8004fa0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	015a      	lsls	r2, r3, #5
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	4413      	add	r3, r2
 8004f96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	015a      	lsls	r2, r3, #5
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	4413      	add	r3, r2
 8004fa8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004fac:	461a      	mov	r2, r3
 8004fae:	2300      	movs	r3, #0
 8004fb0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	015a      	lsls	r2, r3, #5
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	4413      	add	r3, r2
 8004fba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004fbe:	461a      	mov	r2, r3
 8004fc0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004fc4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004fc6:	693b      	ldr	r3, [r7, #16]
 8004fc8:	3301      	adds	r3, #1
 8004fca:	613b      	str	r3, [r7, #16]
 8004fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fce:	693a      	ldr	r2, [r7, #16]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d3b7      	bcc.n	8004f44 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004fda:	691b      	ldr	r3, [r3, #16]
 8004fdc:	68fa      	ldr	r2, [r7, #12]
 8004fde:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004fe2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004fe6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2200      	movs	r2, #0
 8004fec:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004ff4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004ff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d105      	bne.n	8005008 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	699b      	ldr	r3, [r3, #24]
 8005000:	f043 0210 	orr.w	r2, r3, #16
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	699a      	ldr	r2, [r3, #24]
 800500c:	4b0f      	ldr	r3, [pc, #60]	; (800504c <USB_DevInit+0x2c4>)
 800500e:	4313      	orrs	r3, r2
 8005010:	687a      	ldr	r2, [r7, #4]
 8005012:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005014:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005016:	2b00      	cmp	r3, #0
 8005018:	d005      	beq.n	8005026 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	699b      	ldr	r3, [r3, #24]
 800501e:	f043 0208 	orr.w	r2, r3, #8
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005026:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005028:	2b01      	cmp	r3, #1
 800502a:	d107      	bne.n	800503c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005034:	f043 0304 	orr.w	r3, r3, #4
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800503c:	7dfb      	ldrb	r3, [r7, #23]
}
 800503e:	4618      	mov	r0, r3
 8005040:	3718      	adds	r7, #24
 8005042:	46bd      	mov	sp, r7
 8005044:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005048:	b004      	add	sp, #16
 800504a:	4770      	bx	lr
 800504c:	803c3800 	.word	0x803c3800

08005050 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005050:	b480      	push	{r7}
 8005052:	b085      	sub	sp, #20
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800505a:	2300      	movs	r3, #0
 800505c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	019b      	lsls	r3, r3, #6
 8005062:	f043 0220 	orr.w	r2, r3, #32
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	3301      	adds	r3, #1
 800506e:	60fb      	str	r3, [r7, #12]
 8005070:	4a08      	ldr	r2, [pc, #32]	; (8005094 <USB_FlushTxFifo+0x44>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d901      	bls.n	800507a <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	e006      	b.n	8005088 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	691b      	ldr	r3, [r3, #16]
 800507e:	f003 0320 	and.w	r3, r3, #32
 8005082:	2b20      	cmp	r3, #32
 8005084:	d0f1      	beq.n	800506a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005086:	2300      	movs	r3, #0
}
 8005088:	4618      	mov	r0, r3
 800508a:	3714      	adds	r7, #20
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr
 8005094:	00030d40 	.word	0x00030d40

08005098 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005098:	b480      	push	{r7}
 800509a:	b085      	sub	sp, #20
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80050a0:	2300      	movs	r3, #0
 80050a2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2210      	movs	r2, #16
 80050a8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	3301      	adds	r3, #1
 80050ae:	60fb      	str	r3, [r7, #12]
 80050b0:	4a08      	ldr	r2, [pc, #32]	; (80050d4 <USB_FlushRxFifo+0x3c>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d901      	bls.n	80050ba <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	e006      	b.n	80050c8 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	691b      	ldr	r3, [r3, #16]
 80050be:	f003 0310 	and.w	r3, r3, #16
 80050c2:	2b10      	cmp	r3, #16
 80050c4:	d0f1      	beq.n	80050aa <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80050c6:	2300      	movs	r3, #0
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3714      	adds	r7, #20
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr
 80050d4:	00030d40 	.word	0x00030d40

080050d8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80050d8:	b480      	push	{r7}
 80050da:	b085      	sub	sp, #20
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	460b      	mov	r3, r1
 80050e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	78fb      	ldrb	r3, [r7, #3]
 80050f2:	68f9      	ldr	r1, [r7, #12]
 80050f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80050f8:	4313      	orrs	r3, r2
 80050fa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80050fc:	2300      	movs	r3, #0
}
 80050fe:	4618      	mov	r0, r3
 8005100:	3714      	adds	r7, #20
 8005102:	46bd      	mov	sp, r7
 8005104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005108:	4770      	bx	lr

0800510a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800510a:	b480      	push	{r7}
 800510c:	b087      	sub	sp, #28
 800510e:	af00      	add	r7, sp, #0
 8005110:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	f003 0306 	and.w	r3, r3, #6
 8005122:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d102      	bne.n	8005130 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800512a:	2300      	movs	r3, #0
 800512c:	75fb      	strb	r3, [r7, #23]
 800512e:	e00a      	b.n	8005146 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2b02      	cmp	r3, #2
 8005134:	d002      	beq.n	800513c <USB_GetDevSpeed+0x32>
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2b06      	cmp	r3, #6
 800513a:	d102      	bne.n	8005142 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800513c:	2302      	movs	r3, #2
 800513e:	75fb      	strb	r3, [r7, #23]
 8005140:	e001      	b.n	8005146 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005142:	230f      	movs	r3, #15
 8005144:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005146:	7dfb      	ldrb	r3, [r7, #23]
}
 8005148:	4618      	mov	r0, r3
 800514a:	371c      	adds	r7, #28
 800514c:	46bd      	mov	sp, r7
 800514e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005152:	4770      	bx	lr

08005154 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005154:	b480      	push	{r7}
 8005156:	b085      	sub	sp, #20
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	781b      	ldrb	r3, [r3, #0]
 8005166:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	785b      	ldrb	r3, [r3, #1]
 800516c:	2b01      	cmp	r3, #1
 800516e:	d13a      	bne.n	80051e6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005176:	69da      	ldr	r2, [r3, #28]
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	781b      	ldrb	r3, [r3, #0]
 800517c:	f003 030f 	and.w	r3, r3, #15
 8005180:	2101      	movs	r1, #1
 8005182:	fa01 f303 	lsl.w	r3, r1, r3
 8005186:	b29b      	uxth	r3, r3
 8005188:	68f9      	ldr	r1, [r7, #12]
 800518a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800518e:	4313      	orrs	r3, r2
 8005190:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	015a      	lsls	r2, r3, #5
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	4413      	add	r3, r2
 800519a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d155      	bne.n	8005254 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	015a      	lsls	r2, r3, #5
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	4413      	add	r3, r2
 80051b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	78db      	ldrb	r3, [r3, #3]
 80051c2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80051c4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	059b      	lsls	r3, r3, #22
 80051ca:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80051cc:	4313      	orrs	r3, r2
 80051ce:	68ba      	ldr	r2, [r7, #8]
 80051d0:	0151      	lsls	r1, r2, #5
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	440a      	add	r2, r1
 80051d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80051da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051e2:	6013      	str	r3, [r2, #0]
 80051e4:	e036      	b.n	8005254 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051ec:	69da      	ldr	r2, [r3, #28]
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	781b      	ldrb	r3, [r3, #0]
 80051f2:	f003 030f 	and.w	r3, r3, #15
 80051f6:	2101      	movs	r1, #1
 80051f8:	fa01 f303 	lsl.w	r3, r1, r3
 80051fc:	041b      	lsls	r3, r3, #16
 80051fe:	68f9      	ldr	r1, [r7, #12]
 8005200:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005204:	4313      	orrs	r3, r2
 8005206:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	015a      	lsls	r2, r3, #5
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	4413      	add	r3, r2
 8005210:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800521a:	2b00      	cmp	r3, #0
 800521c:	d11a      	bne.n	8005254 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	015a      	lsls	r2, r3, #5
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	4413      	add	r3, r2
 8005226:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	78db      	ldrb	r3, [r3, #3]
 8005238:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800523a:	430b      	orrs	r3, r1
 800523c:	4313      	orrs	r3, r2
 800523e:	68ba      	ldr	r2, [r7, #8]
 8005240:	0151      	lsls	r1, r2, #5
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	440a      	add	r2, r1
 8005246:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800524a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800524e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005252:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005254:	2300      	movs	r3, #0
}
 8005256:	4618      	mov	r0, r3
 8005258:	3714      	adds	r7, #20
 800525a:	46bd      	mov	sp, r7
 800525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005260:	4770      	bx	lr
	...

08005264 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005264:	b480      	push	{r7}
 8005266:	b085      	sub	sp, #20
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	781b      	ldrb	r3, [r3, #0]
 8005276:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	785b      	ldrb	r3, [r3, #1]
 800527c:	2b01      	cmp	r3, #1
 800527e:	d161      	bne.n	8005344 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	015a      	lsls	r2, r3, #5
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	4413      	add	r3, r2
 8005288:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005292:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005296:	d11f      	bne.n	80052d8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	015a      	lsls	r2, r3, #5
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	4413      	add	r3, r2
 80052a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	68ba      	ldr	r2, [r7, #8]
 80052a8:	0151      	lsls	r1, r2, #5
 80052aa:	68fa      	ldr	r2, [r7, #12]
 80052ac:	440a      	add	r2, r1
 80052ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80052b2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80052b6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	015a      	lsls	r2, r3, #5
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	4413      	add	r3, r2
 80052c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	68ba      	ldr	r2, [r7, #8]
 80052c8:	0151      	lsls	r1, r2, #5
 80052ca:	68fa      	ldr	r2, [r7, #12]
 80052cc:	440a      	add	r2, r1
 80052ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80052d2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80052d6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	781b      	ldrb	r3, [r3, #0]
 80052e4:	f003 030f 	and.w	r3, r3, #15
 80052e8:	2101      	movs	r1, #1
 80052ea:	fa01 f303 	lsl.w	r3, r1, r3
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	43db      	mvns	r3, r3
 80052f2:	68f9      	ldr	r1, [r7, #12]
 80052f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80052f8:	4013      	ands	r3, r2
 80052fa:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005302:	69da      	ldr	r2, [r3, #28]
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	781b      	ldrb	r3, [r3, #0]
 8005308:	f003 030f 	and.w	r3, r3, #15
 800530c:	2101      	movs	r1, #1
 800530e:	fa01 f303 	lsl.w	r3, r1, r3
 8005312:	b29b      	uxth	r3, r3
 8005314:	43db      	mvns	r3, r3
 8005316:	68f9      	ldr	r1, [r7, #12]
 8005318:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800531c:	4013      	ands	r3, r2
 800531e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	015a      	lsls	r2, r3, #5
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	4413      	add	r3, r2
 8005328:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800532c:	681a      	ldr	r2, [r3, #0]
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	0159      	lsls	r1, r3, #5
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	440b      	add	r3, r1
 8005336:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800533a:	4619      	mov	r1, r3
 800533c:	4b35      	ldr	r3, [pc, #212]	; (8005414 <USB_DeactivateEndpoint+0x1b0>)
 800533e:	4013      	ands	r3, r2
 8005340:	600b      	str	r3, [r1, #0]
 8005342:	e060      	b.n	8005406 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	015a      	lsls	r2, r3, #5
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	4413      	add	r3, r2
 800534c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005356:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800535a:	d11f      	bne.n	800539c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	015a      	lsls	r2, r3, #5
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	4413      	add	r3, r2
 8005364:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	68ba      	ldr	r2, [r7, #8]
 800536c:	0151      	lsls	r1, r2, #5
 800536e:	68fa      	ldr	r2, [r7, #12]
 8005370:	440a      	add	r2, r1
 8005372:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005376:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800537a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	015a      	lsls	r2, r3, #5
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	4413      	add	r3, r2
 8005384:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	68ba      	ldr	r2, [r7, #8]
 800538c:	0151      	lsls	r1, r2, #5
 800538e:	68fa      	ldr	r2, [r7, #12]
 8005390:	440a      	add	r2, r1
 8005392:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005396:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800539a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	781b      	ldrb	r3, [r3, #0]
 80053a8:	f003 030f 	and.w	r3, r3, #15
 80053ac:	2101      	movs	r1, #1
 80053ae:	fa01 f303 	lsl.w	r3, r1, r3
 80053b2:	041b      	lsls	r3, r3, #16
 80053b4:	43db      	mvns	r3, r3
 80053b6:	68f9      	ldr	r1, [r7, #12]
 80053b8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80053bc:	4013      	ands	r3, r2
 80053be:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053c6:	69da      	ldr	r2, [r3, #28]
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	781b      	ldrb	r3, [r3, #0]
 80053cc:	f003 030f 	and.w	r3, r3, #15
 80053d0:	2101      	movs	r1, #1
 80053d2:	fa01 f303 	lsl.w	r3, r1, r3
 80053d6:	041b      	lsls	r3, r3, #16
 80053d8:	43db      	mvns	r3, r3
 80053da:	68f9      	ldr	r1, [r7, #12]
 80053dc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80053e0:	4013      	ands	r3, r2
 80053e2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	015a      	lsls	r2, r3, #5
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	4413      	add	r3, r2
 80053ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	0159      	lsls	r1, r3, #5
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	440b      	add	r3, r1
 80053fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053fe:	4619      	mov	r1, r3
 8005400:	4b05      	ldr	r3, [pc, #20]	; (8005418 <USB_DeactivateEndpoint+0x1b4>)
 8005402:	4013      	ands	r3, r2
 8005404:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005406:	2300      	movs	r3, #0
}
 8005408:	4618      	mov	r0, r3
 800540a:	3714      	adds	r7, #20
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr
 8005414:	ec337800 	.word	0xec337800
 8005418:	eff37800 	.word	0xeff37800

0800541c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b08a      	sub	sp, #40	; 0x28
 8005420:	af02      	add	r7, sp, #8
 8005422:	60f8      	str	r0, [r7, #12]
 8005424:	60b9      	str	r1, [r7, #8]
 8005426:	4613      	mov	r3, r2
 8005428:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	781b      	ldrb	r3, [r3, #0]
 8005432:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	785b      	ldrb	r3, [r3, #1]
 8005438:	2b01      	cmp	r3, #1
 800543a:	f040 815c 	bne.w	80056f6 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	695b      	ldr	r3, [r3, #20]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d132      	bne.n	80054ac <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005446:	69bb      	ldr	r3, [r7, #24]
 8005448:	015a      	lsls	r2, r3, #5
 800544a:	69fb      	ldr	r3, [r7, #28]
 800544c:	4413      	add	r3, r2
 800544e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005452:	691b      	ldr	r3, [r3, #16]
 8005454:	69ba      	ldr	r2, [r7, #24]
 8005456:	0151      	lsls	r1, r2, #5
 8005458:	69fa      	ldr	r2, [r7, #28]
 800545a:	440a      	add	r2, r1
 800545c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005460:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005464:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005468:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800546a:	69bb      	ldr	r3, [r7, #24]
 800546c:	015a      	lsls	r2, r3, #5
 800546e:	69fb      	ldr	r3, [r7, #28]
 8005470:	4413      	add	r3, r2
 8005472:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005476:	691b      	ldr	r3, [r3, #16]
 8005478:	69ba      	ldr	r2, [r7, #24]
 800547a:	0151      	lsls	r1, r2, #5
 800547c:	69fa      	ldr	r2, [r7, #28]
 800547e:	440a      	add	r2, r1
 8005480:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005484:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005488:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800548a:	69bb      	ldr	r3, [r7, #24]
 800548c:	015a      	lsls	r2, r3, #5
 800548e:	69fb      	ldr	r3, [r7, #28]
 8005490:	4413      	add	r3, r2
 8005492:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005496:	691b      	ldr	r3, [r3, #16]
 8005498:	69ba      	ldr	r2, [r7, #24]
 800549a:	0151      	lsls	r1, r2, #5
 800549c:	69fa      	ldr	r2, [r7, #28]
 800549e:	440a      	add	r2, r1
 80054a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80054a4:	0cdb      	lsrs	r3, r3, #19
 80054a6:	04db      	lsls	r3, r3, #19
 80054a8:	6113      	str	r3, [r2, #16]
 80054aa:	e074      	b.n	8005596 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80054ac:	69bb      	ldr	r3, [r7, #24]
 80054ae:	015a      	lsls	r2, r3, #5
 80054b0:	69fb      	ldr	r3, [r7, #28]
 80054b2:	4413      	add	r3, r2
 80054b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054b8:	691b      	ldr	r3, [r3, #16]
 80054ba:	69ba      	ldr	r2, [r7, #24]
 80054bc:	0151      	lsls	r1, r2, #5
 80054be:	69fa      	ldr	r2, [r7, #28]
 80054c0:	440a      	add	r2, r1
 80054c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80054c6:	0cdb      	lsrs	r3, r3, #19
 80054c8:	04db      	lsls	r3, r3, #19
 80054ca:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80054cc:	69bb      	ldr	r3, [r7, #24]
 80054ce:	015a      	lsls	r2, r3, #5
 80054d0:	69fb      	ldr	r3, [r7, #28]
 80054d2:	4413      	add	r3, r2
 80054d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054d8:	691b      	ldr	r3, [r3, #16]
 80054da:	69ba      	ldr	r2, [r7, #24]
 80054dc:	0151      	lsls	r1, r2, #5
 80054de:	69fa      	ldr	r2, [r7, #28]
 80054e0:	440a      	add	r2, r1
 80054e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80054e6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80054ea:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80054ee:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80054f0:	69bb      	ldr	r3, [r7, #24]
 80054f2:	015a      	lsls	r2, r3, #5
 80054f4:	69fb      	ldr	r3, [r7, #28]
 80054f6:	4413      	add	r3, r2
 80054f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054fc:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	6959      	ldr	r1, [r3, #20]
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	440b      	add	r3, r1
 8005508:	1e59      	subs	r1, r3, #1
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005512:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005514:	4b9d      	ldr	r3, [pc, #628]	; (800578c <USB_EPStartXfer+0x370>)
 8005516:	400b      	ands	r3, r1
 8005518:	69b9      	ldr	r1, [r7, #24]
 800551a:	0148      	lsls	r0, r1, #5
 800551c:	69f9      	ldr	r1, [r7, #28]
 800551e:	4401      	add	r1, r0
 8005520:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005524:	4313      	orrs	r3, r2
 8005526:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005528:	69bb      	ldr	r3, [r7, #24]
 800552a:	015a      	lsls	r2, r3, #5
 800552c:	69fb      	ldr	r3, [r7, #28]
 800552e:	4413      	add	r3, r2
 8005530:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005534:	691a      	ldr	r2, [r3, #16]
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	695b      	ldr	r3, [r3, #20]
 800553a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800553e:	69b9      	ldr	r1, [r7, #24]
 8005540:	0148      	lsls	r0, r1, #5
 8005542:	69f9      	ldr	r1, [r7, #28]
 8005544:	4401      	add	r1, r0
 8005546:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800554a:	4313      	orrs	r3, r2
 800554c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	78db      	ldrb	r3, [r3, #3]
 8005552:	2b01      	cmp	r3, #1
 8005554:	d11f      	bne.n	8005596 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005556:	69bb      	ldr	r3, [r7, #24]
 8005558:	015a      	lsls	r2, r3, #5
 800555a:	69fb      	ldr	r3, [r7, #28]
 800555c:	4413      	add	r3, r2
 800555e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005562:	691b      	ldr	r3, [r3, #16]
 8005564:	69ba      	ldr	r2, [r7, #24]
 8005566:	0151      	lsls	r1, r2, #5
 8005568:	69fa      	ldr	r2, [r7, #28]
 800556a:	440a      	add	r2, r1
 800556c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005570:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8005574:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8005576:	69bb      	ldr	r3, [r7, #24]
 8005578:	015a      	lsls	r2, r3, #5
 800557a:	69fb      	ldr	r3, [r7, #28]
 800557c:	4413      	add	r3, r2
 800557e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005582:	691b      	ldr	r3, [r3, #16]
 8005584:	69ba      	ldr	r2, [r7, #24]
 8005586:	0151      	lsls	r1, r2, #5
 8005588:	69fa      	ldr	r2, [r7, #28]
 800558a:	440a      	add	r2, r1
 800558c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005590:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005594:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8005596:	79fb      	ldrb	r3, [r7, #7]
 8005598:	2b01      	cmp	r3, #1
 800559a:	d14b      	bne.n	8005634 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	691b      	ldr	r3, [r3, #16]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d009      	beq.n	80055b8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80055a4:	69bb      	ldr	r3, [r7, #24]
 80055a6:	015a      	lsls	r2, r3, #5
 80055a8:	69fb      	ldr	r3, [r7, #28]
 80055aa:	4413      	add	r3, r2
 80055ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055b0:	461a      	mov	r2, r3
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	691b      	ldr	r3, [r3, #16]
 80055b6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	78db      	ldrb	r3, [r3, #3]
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d128      	bne.n	8005612 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d110      	bne.n	80055f2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80055d0:	69bb      	ldr	r3, [r7, #24]
 80055d2:	015a      	lsls	r2, r3, #5
 80055d4:	69fb      	ldr	r3, [r7, #28]
 80055d6:	4413      	add	r3, r2
 80055d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	69ba      	ldr	r2, [r7, #24]
 80055e0:	0151      	lsls	r1, r2, #5
 80055e2:	69fa      	ldr	r2, [r7, #28]
 80055e4:	440a      	add	r2, r1
 80055e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80055ea:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80055ee:	6013      	str	r3, [r2, #0]
 80055f0:	e00f      	b.n	8005612 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80055f2:	69bb      	ldr	r3, [r7, #24]
 80055f4:	015a      	lsls	r2, r3, #5
 80055f6:	69fb      	ldr	r3, [r7, #28]
 80055f8:	4413      	add	r3, r2
 80055fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	69ba      	ldr	r2, [r7, #24]
 8005602:	0151      	lsls	r1, r2, #5
 8005604:	69fa      	ldr	r2, [r7, #28]
 8005606:	440a      	add	r2, r1
 8005608:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800560c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005610:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005612:	69bb      	ldr	r3, [r7, #24]
 8005614:	015a      	lsls	r2, r3, #5
 8005616:	69fb      	ldr	r3, [r7, #28]
 8005618:	4413      	add	r3, r2
 800561a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	69ba      	ldr	r2, [r7, #24]
 8005622:	0151      	lsls	r1, r2, #5
 8005624:	69fa      	ldr	r2, [r7, #28]
 8005626:	440a      	add	r2, r1
 8005628:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800562c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005630:	6013      	str	r3, [r2, #0]
 8005632:	e12f      	b.n	8005894 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005634:	69bb      	ldr	r3, [r7, #24]
 8005636:	015a      	lsls	r2, r3, #5
 8005638:	69fb      	ldr	r3, [r7, #28]
 800563a:	4413      	add	r3, r2
 800563c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	69ba      	ldr	r2, [r7, #24]
 8005644:	0151      	lsls	r1, r2, #5
 8005646:	69fa      	ldr	r2, [r7, #28]
 8005648:	440a      	add	r2, r1
 800564a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800564e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005652:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	78db      	ldrb	r3, [r3, #3]
 8005658:	2b01      	cmp	r3, #1
 800565a:	d015      	beq.n	8005688 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	695b      	ldr	r3, [r3, #20]
 8005660:	2b00      	cmp	r3, #0
 8005662:	f000 8117 	beq.w	8005894 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005666:	69fb      	ldr	r3, [r7, #28]
 8005668:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800566c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	781b      	ldrb	r3, [r3, #0]
 8005672:	f003 030f 	and.w	r3, r3, #15
 8005676:	2101      	movs	r1, #1
 8005678:	fa01 f303 	lsl.w	r3, r1, r3
 800567c:	69f9      	ldr	r1, [r7, #28]
 800567e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005682:	4313      	orrs	r3, r2
 8005684:	634b      	str	r3, [r1, #52]	; 0x34
 8005686:	e105      	b.n	8005894 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005688:	69fb      	ldr	r3, [r7, #28]
 800568a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005694:	2b00      	cmp	r3, #0
 8005696:	d110      	bne.n	80056ba <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	015a      	lsls	r2, r3, #5
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	4413      	add	r3, r2
 80056a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	69ba      	ldr	r2, [r7, #24]
 80056a8:	0151      	lsls	r1, r2, #5
 80056aa:	69fa      	ldr	r2, [r7, #28]
 80056ac:	440a      	add	r2, r1
 80056ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80056b2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80056b6:	6013      	str	r3, [r2, #0]
 80056b8:	e00f      	b.n	80056da <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80056ba:	69bb      	ldr	r3, [r7, #24]
 80056bc:	015a      	lsls	r2, r3, #5
 80056be:	69fb      	ldr	r3, [r7, #28]
 80056c0:	4413      	add	r3, r2
 80056c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	69ba      	ldr	r2, [r7, #24]
 80056ca:	0151      	lsls	r1, r2, #5
 80056cc:	69fa      	ldr	r2, [r7, #28]
 80056ce:	440a      	add	r2, r1
 80056d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80056d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056d8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	68d9      	ldr	r1, [r3, #12]
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	781a      	ldrb	r2, [r3, #0]
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	695b      	ldr	r3, [r3, #20]
 80056e6:	b298      	uxth	r0, r3
 80056e8:	79fb      	ldrb	r3, [r7, #7]
 80056ea:	9300      	str	r3, [sp, #0]
 80056ec:	4603      	mov	r3, r0
 80056ee:	68f8      	ldr	r0, [r7, #12]
 80056f0:	f000 fa2b 	bl	8005b4a <USB_WritePacket>
 80056f4:	e0ce      	b.n	8005894 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80056f6:	69bb      	ldr	r3, [r7, #24]
 80056f8:	015a      	lsls	r2, r3, #5
 80056fa:	69fb      	ldr	r3, [r7, #28]
 80056fc:	4413      	add	r3, r2
 80056fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005702:	691b      	ldr	r3, [r3, #16]
 8005704:	69ba      	ldr	r2, [r7, #24]
 8005706:	0151      	lsls	r1, r2, #5
 8005708:	69fa      	ldr	r2, [r7, #28]
 800570a:	440a      	add	r2, r1
 800570c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005710:	0cdb      	lsrs	r3, r3, #19
 8005712:	04db      	lsls	r3, r3, #19
 8005714:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	015a      	lsls	r2, r3, #5
 800571a:	69fb      	ldr	r3, [r7, #28]
 800571c:	4413      	add	r3, r2
 800571e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005722:	691b      	ldr	r3, [r3, #16]
 8005724:	69ba      	ldr	r2, [r7, #24]
 8005726:	0151      	lsls	r1, r2, #5
 8005728:	69fa      	ldr	r2, [r7, #28]
 800572a:	440a      	add	r2, r1
 800572c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005730:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005734:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005738:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	695b      	ldr	r3, [r3, #20]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d126      	bne.n	8005790 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005742:	69bb      	ldr	r3, [r7, #24]
 8005744:	015a      	lsls	r2, r3, #5
 8005746:	69fb      	ldr	r3, [r7, #28]
 8005748:	4413      	add	r3, r2
 800574a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800574e:	691a      	ldr	r2, [r3, #16]
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005758:	69b9      	ldr	r1, [r7, #24]
 800575a:	0148      	lsls	r0, r1, #5
 800575c:	69f9      	ldr	r1, [r7, #28]
 800575e:	4401      	add	r1, r0
 8005760:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005764:	4313      	orrs	r3, r2
 8005766:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005768:	69bb      	ldr	r3, [r7, #24]
 800576a:	015a      	lsls	r2, r3, #5
 800576c:	69fb      	ldr	r3, [r7, #28]
 800576e:	4413      	add	r3, r2
 8005770:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005774:	691b      	ldr	r3, [r3, #16]
 8005776:	69ba      	ldr	r2, [r7, #24]
 8005778:	0151      	lsls	r1, r2, #5
 800577a:	69fa      	ldr	r2, [r7, #28]
 800577c:	440a      	add	r2, r1
 800577e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005782:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005786:	6113      	str	r3, [r2, #16]
 8005788:	e036      	b.n	80057f8 <USB_EPStartXfer+0x3dc>
 800578a:	bf00      	nop
 800578c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	695a      	ldr	r2, [r3, #20]
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	4413      	add	r3, r2
 800579a:	1e5a      	subs	r2, r3, #1
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80057a4:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80057a6:	69bb      	ldr	r3, [r7, #24]
 80057a8:	015a      	lsls	r2, r3, #5
 80057aa:	69fb      	ldr	r3, [r7, #28]
 80057ac:	4413      	add	r3, r2
 80057ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057b2:	691a      	ldr	r2, [r3, #16]
 80057b4:	8afb      	ldrh	r3, [r7, #22]
 80057b6:	04d9      	lsls	r1, r3, #19
 80057b8:	4b39      	ldr	r3, [pc, #228]	; (80058a0 <USB_EPStartXfer+0x484>)
 80057ba:	400b      	ands	r3, r1
 80057bc:	69b9      	ldr	r1, [r7, #24]
 80057be:	0148      	lsls	r0, r1, #5
 80057c0:	69f9      	ldr	r1, [r7, #28]
 80057c2:	4401      	add	r1, r0
 80057c4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80057c8:	4313      	orrs	r3, r2
 80057ca:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80057cc:	69bb      	ldr	r3, [r7, #24]
 80057ce:	015a      	lsls	r2, r3, #5
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	4413      	add	r3, r2
 80057d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057d8:	691a      	ldr	r2, [r3, #16]
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	689b      	ldr	r3, [r3, #8]
 80057de:	8af9      	ldrh	r1, [r7, #22]
 80057e0:	fb01 f303 	mul.w	r3, r1, r3
 80057e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057e8:	69b9      	ldr	r1, [r7, #24]
 80057ea:	0148      	lsls	r0, r1, #5
 80057ec:	69f9      	ldr	r1, [r7, #28]
 80057ee:	4401      	add	r1, r0
 80057f0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80057f4:	4313      	orrs	r3, r2
 80057f6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80057f8:	79fb      	ldrb	r3, [r7, #7]
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d10d      	bne.n	800581a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d009      	beq.n	800581a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	68d9      	ldr	r1, [r3, #12]
 800580a:	69bb      	ldr	r3, [r7, #24]
 800580c:	015a      	lsls	r2, r3, #5
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	4413      	add	r3, r2
 8005812:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005816:	460a      	mov	r2, r1
 8005818:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	78db      	ldrb	r3, [r3, #3]
 800581e:	2b01      	cmp	r3, #1
 8005820:	d128      	bne.n	8005874 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005822:	69fb      	ldr	r3, [r7, #28]
 8005824:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800582e:	2b00      	cmp	r3, #0
 8005830:	d110      	bne.n	8005854 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005832:	69bb      	ldr	r3, [r7, #24]
 8005834:	015a      	lsls	r2, r3, #5
 8005836:	69fb      	ldr	r3, [r7, #28]
 8005838:	4413      	add	r3, r2
 800583a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	69ba      	ldr	r2, [r7, #24]
 8005842:	0151      	lsls	r1, r2, #5
 8005844:	69fa      	ldr	r2, [r7, #28]
 8005846:	440a      	add	r2, r1
 8005848:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800584c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005850:	6013      	str	r3, [r2, #0]
 8005852:	e00f      	b.n	8005874 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005854:	69bb      	ldr	r3, [r7, #24]
 8005856:	015a      	lsls	r2, r3, #5
 8005858:	69fb      	ldr	r3, [r7, #28]
 800585a:	4413      	add	r3, r2
 800585c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	69ba      	ldr	r2, [r7, #24]
 8005864:	0151      	lsls	r1, r2, #5
 8005866:	69fa      	ldr	r2, [r7, #28]
 8005868:	440a      	add	r2, r1
 800586a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800586e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005872:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005874:	69bb      	ldr	r3, [r7, #24]
 8005876:	015a      	lsls	r2, r3, #5
 8005878:	69fb      	ldr	r3, [r7, #28]
 800587a:	4413      	add	r3, r2
 800587c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	69ba      	ldr	r2, [r7, #24]
 8005884:	0151      	lsls	r1, r2, #5
 8005886:	69fa      	ldr	r2, [r7, #28]
 8005888:	440a      	add	r2, r1
 800588a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800588e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005892:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005894:	2300      	movs	r3, #0
}
 8005896:	4618      	mov	r0, r3
 8005898:	3720      	adds	r7, #32
 800589a:	46bd      	mov	sp, r7
 800589c:	bd80      	pop	{r7, pc}
 800589e:	bf00      	nop
 80058a0:	1ff80000 	.word	0x1ff80000

080058a4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b087      	sub	sp, #28
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	4613      	mov	r3, r2
 80058b0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	781b      	ldrb	r3, [r3, #0]
 80058ba:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	785b      	ldrb	r3, [r3, #1]
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	f040 80cd 	bne.w	8005a60 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	695b      	ldr	r3, [r3, #20]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d132      	bne.n	8005934 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	015a      	lsls	r2, r3, #5
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	4413      	add	r3, r2
 80058d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058da:	691b      	ldr	r3, [r3, #16]
 80058dc:	693a      	ldr	r2, [r7, #16]
 80058de:	0151      	lsls	r1, r2, #5
 80058e0:	697a      	ldr	r2, [r7, #20]
 80058e2:	440a      	add	r2, r1
 80058e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80058e8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80058ec:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80058f0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80058f2:	693b      	ldr	r3, [r7, #16]
 80058f4:	015a      	lsls	r2, r3, #5
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	4413      	add	r3, r2
 80058fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058fe:	691b      	ldr	r3, [r3, #16]
 8005900:	693a      	ldr	r2, [r7, #16]
 8005902:	0151      	lsls	r1, r2, #5
 8005904:	697a      	ldr	r2, [r7, #20]
 8005906:	440a      	add	r2, r1
 8005908:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800590c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005910:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	015a      	lsls	r2, r3, #5
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	4413      	add	r3, r2
 800591a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800591e:	691b      	ldr	r3, [r3, #16]
 8005920:	693a      	ldr	r2, [r7, #16]
 8005922:	0151      	lsls	r1, r2, #5
 8005924:	697a      	ldr	r2, [r7, #20]
 8005926:	440a      	add	r2, r1
 8005928:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800592c:	0cdb      	lsrs	r3, r3, #19
 800592e:	04db      	lsls	r3, r3, #19
 8005930:	6113      	str	r3, [r2, #16]
 8005932:	e04e      	b.n	80059d2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	015a      	lsls	r2, r3, #5
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	4413      	add	r3, r2
 800593c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005940:	691b      	ldr	r3, [r3, #16]
 8005942:	693a      	ldr	r2, [r7, #16]
 8005944:	0151      	lsls	r1, r2, #5
 8005946:	697a      	ldr	r2, [r7, #20]
 8005948:	440a      	add	r2, r1
 800594a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800594e:	0cdb      	lsrs	r3, r3, #19
 8005950:	04db      	lsls	r3, r3, #19
 8005952:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	015a      	lsls	r2, r3, #5
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	4413      	add	r3, r2
 800595c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005960:	691b      	ldr	r3, [r3, #16]
 8005962:	693a      	ldr	r2, [r7, #16]
 8005964:	0151      	lsls	r1, r2, #5
 8005966:	697a      	ldr	r2, [r7, #20]
 8005968:	440a      	add	r2, r1
 800596a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800596e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005972:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005976:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	695a      	ldr	r2, [r3, #20]
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	429a      	cmp	r2, r3
 8005982:	d903      	bls.n	800598c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	689a      	ldr	r2, [r3, #8]
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	015a      	lsls	r2, r3, #5
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	4413      	add	r3, r2
 8005994:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005998:	691b      	ldr	r3, [r3, #16]
 800599a:	693a      	ldr	r2, [r7, #16]
 800599c:	0151      	lsls	r1, r2, #5
 800599e:	697a      	ldr	r2, [r7, #20]
 80059a0:	440a      	add	r2, r1
 80059a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80059a6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80059aa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	015a      	lsls	r2, r3, #5
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	4413      	add	r3, r2
 80059b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059b8:	691a      	ldr	r2, [r3, #16]
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	695b      	ldr	r3, [r3, #20]
 80059be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059c2:	6939      	ldr	r1, [r7, #16]
 80059c4:	0148      	lsls	r0, r1, #5
 80059c6:	6979      	ldr	r1, [r7, #20]
 80059c8:	4401      	add	r1, r0
 80059ca:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80059ce:	4313      	orrs	r3, r2
 80059d0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80059d2:	79fb      	ldrb	r3, [r7, #7]
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d11e      	bne.n	8005a16 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	691b      	ldr	r3, [r3, #16]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d009      	beq.n	80059f4 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	015a      	lsls	r2, r3, #5
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	4413      	add	r3, r2
 80059e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059ec:	461a      	mov	r2, r3
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	691b      	ldr	r3, [r3, #16]
 80059f2:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	015a      	lsls	r2, r3, #5
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	4413      	add	r3, r2
 80059fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	693a      	ldr	r2, [r7, #16]
 8005a04:	0151      	lsls	r1, r2, #5
 8005a06:	697a      	ldr	r2, [r7, #20]
 8005a08:	440a      	add	r2, r1
 8005a0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a0e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005a12:	6013      	str	r3, [r2, #0]
 8005a14:	e092      	b.n	8005b3c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005a16:	693b      	ldr	r3, [r7, #16]
 8005a18:	015a      	lsls	r2, r3, #5
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	4413      	add	r3, r2
 8005a1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	693a      	ldr	r2, [r7, #16]
 8005a26:	0151      	lsls	r1, r2, #5
 8005a28:	697a      	ldr	r2, [r7, #20]
 8005a2a:	440a      	add	r2, r1
 8005a2c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a30:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005a34:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	695b      	ldr	r3, [r3, #20]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d07e      	beq.n	8005b3c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a44:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	781b      	ldrb	r3, [r3, #0]
 8005a4a:	f003 030f 	and.w	r3, r3, #15
 8005a4e:	2101      	movs	r1, #1
 8005a50:	fa01 f303 	lsl.w	r3, r1, r3
 8005a54:	6979      	ldr	r1, [r7, #20]
 8005a56:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	634b      	str	r3, [r1, #52]	; 0x34
 8005a5e:	e06d      	b.n	8005b3c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	015a      	lsls	r2, r3, #5
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	4413      	add	r3, r2
 8005a68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a6c:	691b      	ldr	r3, [r3, #16]
 8005a6e:	693a      	ldr	r2, [r7, #16]
 8005a70:	0151      	lsls	r1, r2, #5
 8005a72:	697a      	ldr	r2, [r7, #20]
 8005a74:	440a      	add	r2, r1
 8005a76:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005a7a:	0cdb      	lsrs	r3, r3, #19
 8005a7c:	04db      	lsls	r3, r3, #19
 8005a7e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	015a      	lsls	r2, r3, #5
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	4413      	add	r3, r2
 8005a88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a8c:	691b      	ldr	r3, [r3, #16]
 8005a8e:	693a      	ldr	r2, [r7, #16]
 8005a90:	0151      	lsls	r1, r2, #5
 8005a92:	697a      	ldr	r2, [r7, #20]
 8005a94:	440a      	add	r2, r1
 8005a96:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005a9a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005a9e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005aa2:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	695b      	ldr	r3, [r3, #20]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d003      	beq.n	8005ab4 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	689a      	ldr	r2, [r3, #8]
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	015a      	lsls	r2, r3, #5
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	4413      	add	r3, r2
 8005abc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ac0:	691b      	ldr	r3, [r3, #16]
 8005ac2:	693a      	ldr	r2, [r7, #16]
 8005ac4:	0151      	lsls	r1, r2, #5
 8005ac6:	697a      	ldr	r2, [r7, #20]
 8005ac8:	440a      	add	r2, r1
 8005aca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ace:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005ad2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	015a      	lsls	r2, r3, #5
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	4413      	add	r3, r2
 8005adc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ae0:	691a      	ldr	r2, [r3, #16]
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005aea:	6939      	ldr	r1, [r7, #16]
 8005aec:	0148      	lsls	r0, r1, #5
 8005aee:	6979      	ldr	r1, [r7, #20]
 8005af0:	4401      	add	r1, r0
 8005af2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005af6:	4313      	orrs	r3, r2
 8005af8:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8005afa:	79fb      	ldrb	r3, [r7, #7]
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d10d      	bne.n	8005b1c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	68db      	ldr	r3, [r3, #12]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d009      	beq.n	8005b1c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	68d9      	ldr	r1, [r3, #12]
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	015a      	lsls	r2, r3, #5
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	4413      	add	r3, r2
 8005b14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b18:	460a      	mov	r2, r1
 8005b1a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	015a      	lsls	r2, r3, #5
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	4413      	add	r3, r2
 8005b24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	693a      	ldr	r2, [r7, #16]
 8005b2c:	0151      	lsls	r1, r2, #5
 8005b2e:	697a      	ldr	r2, [r7, #20]
 8005b30:	440a      	add	r2, r1
 8005b32:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b36:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005b3a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005b3c:	2300      	movs	r3, #0
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	371c      	adds	r7, #28
 8005b42:	46bd      	mov	sp, r7
 8005b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b48:	4770      	bx	lr

08005b4a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005b4a:	b480      	push	{r7}
 8005b4c:	b089      	sub	sp, #36	; 0x24
 8005b4e:	af00      	add	r7, sp, #0
 8005b50:	60f8      	str	r0, [r7, #12]
 8005b52:	60b9      	str	r1, [r7, #8]
 8005b54:	4611      	mov	r1, r2
 8005b56:	461a      	mov	r2, r3
 8005b58:	460b      	mov	r3, r1
 8005b5a:	71fb      	strb	r3, [r7, #7]
 8005b5c:	4613      	mov	r3, r2
 8005b5e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005b68:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d123      	bne.n	8005bb8 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005b70:	88bb      	ldrh	r3, [r7, #4]
 8005b72:	3303      	adds	r3, #3
 8005b74:	089b      	lsrs	r3, r3, #2
 8005b76:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005b78:	2300      	movs	r3, #0
 8005b7a:	61bb      	str	r3, [r7, #24]
 8005b7c:	e018      	b.n	8005bb0 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005b7e:	79fb      	ldrb	r3, [r7, #7]
 8005b80:	031a      	lsls	r2, r3, #12
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	4413      	add	r3, r2
 8005b86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b8a:	461a      	mov	r2, r3
 8005b8c:	69fb      	ldr	r3, [r7, #28]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005b92:	69fb      	ldr	r3, [r7, #28]
 8005b94:	3301      	adds	r3, #1
 8005b96:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005b98:	69fb      	ldr	r3, [r7, #28]
 8005b9a:	3301      	adds	r3, #1
 8005b9c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005b9e:	69fb      	ldr	r3, [r7, #28]
 8005ba0:	3301      	adds	r3, #1
 8005ba2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	3301      	adds	r3, #1
 8005ba8:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005baa:	69bb      	ldr	r3, [r7, #24]
 8005bac:	3301      	adds	r3, #1
 8005bae:	61bb      	str	r3, [r7, #24]
 8005bb0:	69ba      	ldr	r2, [r7, #24]
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d3e2      	bcc.n	8005b7e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005bb8:	2300      	movs	r3, #0
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3724      	adds	r7, #36	; 0x24
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc4:	4770      	bx	lr

08005bc6 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005bc6:	b480      	push	{r7}
 8005bc8:	b08b      	sub	sp, #44	; 0x2c
 8005bca:	af00      	add	r7, sp, #0
 8005bcc:	60f8      	str	r0, [r7, #12]
 8005bce:	60b9      	str	r1, [r7, #8]
 8005bd0:	4613      	mov	r3, r2
 8005bd2:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005bdc:	88fb      	ldrh	r3, [r7, #6]
 8005bde:	089b      	lsrs	r3, r3, #2
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005be4:	88fb      	ldrh	r3, [r7, #6]
 8005be6:	f003 0303 	and.w	r3, r3, #3
 8005bea:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005bec:	2300      	movs	r3, #0
 8005bee:	623b      	str	r3, [r7, #32]
 8005bf0:	e014      	b.n	8005c1c <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bfc:	601a      	str	r2, [r3, #0]
    pDest++;
 8005bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c00:	3301      	adds	r3, #1
 8005c02:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c06:	3301      	adds	r3, #1
 8005c08:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c0c:	3301      	adds	r3, #1
 8005c0e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c12:	3301      	adds	r3, #1
 8005c14:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8005c16:	6a3b      	ldr	r3, [r7, #32]
 8005c18:	3301      	adds	r3, #1
 8005c1a:	623b      	str	r3, [r7, #32]
 8005c1c:	6a3a      	ldr	r2, [r7, #32]
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	429a      	cmp	r2, r3
 8005c22:	d3e6      	bcc.n	8005bf2 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005c24:	8bfb      	ldrh	r3, [r7, #30]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d01e      	beq.n	8005c68 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005c2e:	69bb      	ldr	r3, [r7, #24]
 8005c30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c34:	461a      	mov	r2, r3
 8005c36:	f107 0310 	add.w	r3, r7, #16
 8005c3a:	6812      	ldr	r2, [r2, #0]
 8005c3c:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005c3e:	693a      	ldr	r2, [r7, #16]
 8005c40:	6a3b      	ldr	r3, [r7, #32]
 8005c42:	b2db      	uxtb	r3, r3
 8005c44:	00db      	lsls	r3, r3, #3
 8005c46:	fa22 f303 	lsr.w	r3, r2, r3
 8005c4a:	b2da      	uxtb	r2, r3
 8005c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c4e:	701a      	strb	r2, [r3, #0]
      i++;
 8005c50:	6a3b      	ldr	r3, [r7, #32]
 8005c52:	3301      	adds	r3, #1
 8005c54:	623b      	str	r3, [r7, #32]
      pDest++;
 8005c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c58:	3301      	adds	r3, #1
 8005c5a:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8005c5c:	8bfb      	ldrh	r3, [r7, #30]
 8005c5e:	3b01      	subs	r3, #1
 8005c60:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005c62:	8bfb      	ldrh	r3, [r7, #30]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d1ea      	bne.n	8005c3e <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	372c      	adds	r7, #44	; 0x2c
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr

08005c76 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005c76:	b480      	push	{r7}
 8005c78:	b085      	sub	sp, #20
 8005c7a:	af00      	add	r7, sp, #0
 8005c7c:	6078      	str	r0, [r7, #4]
 8005c7e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	781b      	ldrb	r3, [r3, #0]
 8005c88:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	785b      	ldrb	r3, [r3, #1]
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d12c      	bne.n	8005cec <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	015a      	lsls	r2, r3, #5
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	4413      	add	r3, r2
 8005c9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	db12      	blt.n	8005cca <USB_EPSetStall+0x54>
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d00f      	beq.n	8005cca <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	015a      	lsls	r2, r3, #5
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	4413      	add	r3, r2
 8005cb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	68ba      	ldr	r2, [r7, #8]
 8005cba:	0151      	lsls	r1, r2, #5
 8005cbc:	68fa      	ldr	r2, [r7, #12]
 8005cbe:	440a      	add	r2, r1
 8005cc0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005cc4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005cc8:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	015a      	lsls	r2, r3, #5
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	4413      	add	r3, r2
 8005cd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	68ba      	ldr	r2, [r7, #8]
 8005cda:	0151      	lsls	r1, r2, #5
 8005cdc:	68fa      	ldr	r2, [r7, #12]
 8005cde:	440a      	add	r2, r1
 8005ce0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ce4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005ce8:	6013      	str	r3, [r2, #0]
 8005cea:	e02b      	b.n	8005d44 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	015a      	lsls	r2, r3, #5
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	4413      	add	r3, r2
 8005cf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	db12      	blt.n	8005d24 <USB_EPSetStall+0xae>
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d00f      	beq.n	8005d24 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	015a      	lsls	r2, r3, #5
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	4413      	add	r3, r2
 8005d0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	68ba      	ldr	r2, [r7, #8]
 8005d14:	0151      	lsls	r1, r2, #5
 8005d16:	68fa      	ldr	r2, [r7, #12]
 8005d18:	440a      	add	r2, r1
 8005d1a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005d1e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005d22:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	015a      	lsls	r2, r3, #5
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	4413      	add	r3, r2
 8005d2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	68ba      	ldr	r2, [r7, #8]
 8005d34:	0151      	lsls	r1, r2, #5
 8005d36:	68fa      	ldr	r2, [r7, #12]
 8005d38:	440a      	add	r2, r1
 8005d3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005d3e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005d42:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005d44:	2300      	movs	r3, #0
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	3714      	adds	r7, #20
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr

08005d52 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005d52:	b480      	push	{r7}
 8005d54:	b085      	sub	sp, #20
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	6078      	str	r0, [r7, #4]
 8005d5a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	781b      	ldrb	r3, [r3, #0]
 8005d64:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	785b      	ldrb	r3, [r3, #1]
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	d128      	bne.n	8005dc0 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	015a      	lsls	r2, r3, #5
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	4413      	add	r3, r2
 8005d76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	68ba      	ldr	r2, [r7, #8]
 8005d7e:	0151      	lsls	r1, r2, #5
 8005d80:	68fa      	ldr	r2, [r7, #12]
 8005d82:	440a      	add	r2, r1
 8005d84:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d88:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005d8c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	78db      	ldrb	r3, [r3, #3]
 8005d92:	2b03      	cmp	r3, #3
 8005d94:	d003      	beq.n	8005d9e <USB_EPClearStall+0x4c>
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	78db      	ldrb	r3, [r3, #3]
 8005d9a:	2b02      	cmp	r3, #2
 8005d9c:	d138      	bne.n	8005e10 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	015a      	lsls	r2, r3, #5
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	4413      	add	r3, r2
 8005da6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	68ba      	ldr	r2, [r7, #8]
 8005dae:	0151      	lsls	r1, r2, #5
 8005db0:	68fa      	ldr	r2, [r7, #12]
 8005db2:	440a      	add	r2, r1
 8005db4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005db8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005dbc:	6013      	str	r3, [r2, #0]
 8005dbe:	e027      	b.n	8005e10 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	015a      	lsls	r2, r3, #5
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	4413      	add	r3, r2
 8005dc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	68ba      	ldr	r2, [r7, #8]
 8005dd0:	0151      	lsls	r1, r2, #5
 8005dd2:	68fa      	ldr	r2, [r7, #12]
 8005dd4:	440a      	add	r2, r1
 8005dd6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005dda:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005dde:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	78db      	ldrb	r3, [r3, #3]
 8005de4:	2b03      	cmp	r3, #3
 8005de6:	d003      	beq.n	8005df0 <USB_EPClearStall+0x9e>
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	78db      	ldrb	r3, [r3, #3]
 8005dec:	2b02      	cmp	r3, #2
 8005dee:	d10f      	bne.n	8005e10 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	015a      	lsls	r2, r3, #5
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	4413      	add	r3, r2
 8005df8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	68ba      	ldr	r2, [r7, #8]
 8005e00:	0151      	lsls	r1, r2, #5
 8005e02:	68fa      	ldr	r2, [r7, #12]
 8005e04:	440a      	add	r2, r1
 8005e06:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e0e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005e10:	2300      	movs	r3, #0
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3714      	adds	r7, #20
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr

08005e1e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005e1e:	b480      	push	{r7}
 8005e20:	b085      	sub	sp, #20
 8005e22:	af00      	add	r7, sp, #0
 8005e24:	6078      	str	r0, [r7, #4]
 8005e26:	460b      	mov	r3, r1
 8005e28:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005e3c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005e40:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	78fb      	ldrb	r3, [r7, #3]
 8005e4c:	011b      	lsls	r3, r3, #4
 8005e4e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8005e52:	68f9      	ldr	r1, [r7, #12]
 8005e54:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3714      	adds	r7, #20
 8005e62:	46bd      	mov	sp, r7
 8005e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e68:	4770      	bx	lr

08005e6a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005e6a:	b480      	push	{r7}
 8005e6c:	b085      	sub	sp, #20
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	68fa      	ldr	r2, [r7, #12]
 8005e80:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005e84:	f023 0303 	bic.w	r3, r3, #3
 8005e88:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	68fa      	ldr	r2, [r7, #12]
 8005e94:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005e98:	f023 0302 	bic.w	r3, r3, #2
 8005e9c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005e9e:	2300      	movs	r3, #0
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	3714      	adds	r7, #20
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr

08005eac <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b085      	sub	sp, #20
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	68fa      	ldr	r2, [r7, #12]
 8005ec2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005ec6:	f023 0303 	bic.w	r3, r3, #3
 8005eca:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	68fa      	ldr	r2, [r7, #12]
 8005ed6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005eda:	f043 0302 	orr.w	r3, r3, #2
 8005ede:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005ee0:	2300      	movs	r3, #0
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	3714      	adds	r7, #20
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eec:	4770      	bx	lr

08005eee <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005eee:	b480      	push	{r7}
 8005ef0:	b085      	sub	sp, #20
 8005ef2:	af00      	add	r7, sp, #0
 8005ef4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	695b      	ldr	r3, [r3, #20]
 8005efa:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	699b      	ldr	r3, [r3, #24]
 8005f00:	68fa      	ldr	r2, [r7, #12]
 8005f02:	4013      	ands	r3, r2
 8005f04:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005f06:	68fb      	ldr	r3, [r7, #12]
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	3714      	adds	r7, #20
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b085      	sub	sp, #20
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f26:	699b      	ldr	r3, [r3, #24]
 8005f28:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f30:	69db      	ldr	r3, [r3, #28]
 8005f32:	68ba      	ldr	r2, [r7, #8]
 8005f34:	4013      	ands	r3, r2
 8005f36:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	0c1b      	lsrs	r3, r3, #16
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	3714      	adds	r7, #20
 8005f40:	46bd      	mov	sp, r7
 8005f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f46:	4770      	bx	lr

08005f48 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b085      	sub	sp, #20
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f5a:	699b      	ldr	r3, [r3, #24]
 8005f5c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f64:	69db      	ldr	r3, [r3, #28]
 8005f66:	68ba      	ldr	r2, [r7, #8]
 8005f68:	4013      	ands	r3, r2
 8005f6a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	b29b      	uxth	r3, r3
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	3714      	adds	r7, #20
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr

08005f7c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b085      	sub	sp, #20
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
 8005f84:	460b      	mov	r3, r1
 8005f86:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005f8c:	78fb      	ldrb	r3, [r7, #3]
 8005f8e:	015a      	lsls	r2, r3, #5
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	4413      	add	r3, r2
 8005f94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005fa2:	695b      	ldr	r3, [r3, #20]
 8005fa4:	68ba      	ldr	r2, [r7, #8]
 8005fa6:	4013      	ands	r3, r2
 8005fa8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005faa:	68bb      	ldr	r3, [r7, #8]
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3714      	adds	r7, #20
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr

08005fb8 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b087      	sub	sp, #28
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
 8005fc0:	460b      	mov	r3, r1
 8005fc2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005fce:	691b      	ldr	r3, [r3, #16]
 8005fd0:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005fd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fda:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005fdc:	78fb      	ldrb	r3, [r7, #3]
 8005fde:	f003 030f 	and.w	r3, r3, #15
 8005fe2:	68fa      	ldr	r2, [r7, #12]
 8005fe4:	fa22 f303 	lsr.w	r3, r2, r3
 8005fe8:	01db      	lsls	r3, r3, #7
 8005fea:	b2db      	uxtb	r3, r3
 8005fec:	693a      	ldr	r2, [r7, #16]
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005ff2:	78fb      	ldrb	r3, [r7, #3]
 8005ff4:	015a      	lsls	r2, r3, #5
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	4413      	add	r3, r2
 8005ffa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	693a      	ldr	r2, [r7, #16]
 8006002:	4013      	ands	r3, r2
 8006004:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006006:	68bb      	ldr	r3, [r7, #8]
}
 8006008:	4618      	mov	r0, r3
 800600a:	371c      	adds	r7, #28
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr

08006014 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006014:	b480      	push	{r7}
 8006016:	b083      	sub	sp, #12
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	695b      	ldr	r3, [r3, #20]
 8006020:	f003 0301 	and.w	r3, r3, #1
}
 8006024:	4618      	mov	r0, r3
 8006026:	370c      	adds	r7, #12
 8006028:	46bd      	mov	sp, r7
 800602a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602e:	4770      	bx	lr

08006030 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8006030:	b480      	push	{r7}
 8006032:	b085      	sub	sp, #20
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	68fa      	ldr	r2, [r7, #12]
 8006046:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800604a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800604e:	f023 0307 	bic.w	r3, r3, #7
 8006052:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	68fa      	ldr	r2, [r7, #12]
 800605e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006062:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006066:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006068:	2300      	movs	r3, #0
}
 800606a:	4618      	mov	r0, r3
 800606c:	3714      	adds	r7, #20
 800606e:	46bd      	mov	sp, r7
 8006070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006074:	4770      	bx	lr
	...

08006078 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8006078:	b480      	push	{r7}
 800607a:	b087      	sub	sp, #28
 800607c:	af00      	add	r7, sp, #0
 800607e:	60f8      	str	r0, [r7, #12]
 8006080:	460b      	mov	r3, r1
 8006082:	607a      	str	r2, [r7, #4]
 8006084:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	333c      	adds	r3, #60	; 0x3c
 800608e:	3304      	adds	r3, #4
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	4a26      	ldr	r2, [pc, #152]	; (8006130 <USB_EP0_OutStart+0xb8>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d90a      	bls.n	80060b2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800609c:	697b      	ldr	r3, [r7, #20]
 800609e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80060a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80060ac:	d101      	bne.n	80060b2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80060ae:	2300      	movs	r3, #0
 80060b0:	e037      	b.n	8006122 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060b8:	461a      	mov	r2, r3
 80060ba:	2300      	movs	r3, #0
 80060bc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060c4:	691b      	ldr	r3, [r3, #16]
 80060c6:	697a      	ldr	r2, [r7, #20]
 80060c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80060cc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80060d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	697a      	ldr	r2, [r7, #20]
 80060dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80060e0:	f043 0318 	orr.w	r3, r3, #24
 80060e4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060ec:	691b      	ldr	r3, [r3, #16]
 80060ee:	697a      	ldr	r2, [r7, #20]
 80060f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80060f4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80060f8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80060fa:	7afb      	ldrb	r3, [r7, #11]
 80060fc:	2b01      	cmp	r3, #1
 80060fe:	d10f      	bne.n	8006120 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006106:	461a      	mov	r2, r3
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	697a      	ldr	r2, [r7, #20]
 8006116:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800611a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800611e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006120:	2300      	movs	r3, #0
}
 8006122:	4618      	mov	r0, r3
 8006124:	371c      	adds	r7, #28
 8006126:	46bd      	mov	sp, r7
 8006128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612c:	4770      	bx	lr
 800612e:	bf00      	nop
 8006130:	4f54300a 	.word	0x4f54300a

08006134 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006134:	b480      	push	{r7}
 8006136:	b085      	sub	sp, #20
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800613c:	2300      	movs	r3, #0
 800613e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	3301      	adds	r3, #1
 8006144:	60fb      	str	r3, [r7, #12]
 8006146:	4a13      	ldr	r2, [pc, #76]	; (8006194 <USB_CoreReset+0x60>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d901      	bls.n	8006150 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 800614c:	2303      	movs	r3, #3
 800614e:	e01a      	b.n	8006186 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	691b      	ldr	r3, [r3, #16]
 8006154:	2b00      	cmp	r3, #0
 8006156:	daf3      	bge.n	8006140 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006158:	2300      	movs	r3, #0
 800615a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	691b      	ldr	r3, [r3, #16]
 8006160:	f043 0201 	orr.w	r2, r3, #1
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	3301      	adds	r3, #1
 800616c:	60fb      	str	r3, [r7, #12]
 800616e:	4a09      	ldr	r2, [pc, #36]	; (8006194 <USB_CoreReset+0x60>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d901      	bls.n	8006178 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8006174:	2303      	movs	r3, #3
 8006176:	e006      	b.n	8006186 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	691b      	ldr	r3, [r3, #16]
 800617c:	f003 0301 	and.w	r3, r3, #1
 8006180:	2b01      	cmp	r3, #1
 8006182:	d0f1      	beq.n	8006168 <USB_CoreReset+0x34>

  return HAL_OK;
 8006184:	2300      	movs	r3, #0
}
 8006186:	4618      	mov	r0, r3
 8006188:	3714      	adds	r7, #20
 800618a:	46bd      	mov	sp, r7
 800618c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006190:	4770      	bx	lr
 8006192:	bf00      	nop
 8006194:	00030d40 	.word	0x00030d40

08006198 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b084      	sub	sp, #16
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
 80061a0:	460b      	mov	r3, r1
 80061a2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_HID_HandleTypeDef *hhid;

  hhid = USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 80061a4:	2010      	movs	r0, #16
 80061a6:	f001 ff0d 	bl	8007fc4 <USBD_static_malloc>
 80061aa:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d105      	bne.n	80061be <USBD_HID_Init+0x26>
  {
    pdev->pClassData = NULL;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2200      	movs	r2, #0
 80061b6:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 80061ba:	2302      	movs	r3, #2
 80061bc:	e01b      	b.n	80061f6 <USBD_HID_Init+0x5e>
  }

  pdev->pClassData = (void *)hhid;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	68fa      	ldr	r2, [r7, #12]
 80061c2:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	7c1b      	ldrb	r3, [r3, #16]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d103      	bne.n	80061d6 <USBD_HID_Init+0x3e>
  {
    pdev->ep_in[HID_EPIN_ADDR & 0xFU].bInterval = HID_HS_BINTERVAL;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2207      	movs	r2, #7
 80061d2:	875a      	strh	r2, [r3, #58]	; 0x3a
 80061d4:	e002      	b.n	80061dc <USBD_HID_Init+0x44>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[HID_EPIN_ADDR & 0xFU].bInterval = HID_FS_BINTERVAL;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	220a      	movs	r2, #10
 80061da:	875a      	strh	r2, [r3, #58]	; 0x3a
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HID_EPIN_ADDR, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 80061dc:	2304      	movs	r3, #4
 80061de:	2203      	movs	r2, #3
 80061e0:	2181      	movs	r1, #129	; 0x81
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f001 fddd 	bl	8007da2 <USBD_LL_OpenEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 1U;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2201      	movs	r2, #1
 80061ec:	871a      	strh	r2, [r3, #56]	; 0x38

  hhid->state = HID_IDLE;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2200      	movs	r2, #0
 80061f2:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 80061f4:	2300      	movs	r3, #0
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	3710      	adds	r7, #16
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}

080061fe <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80061fe:	b580      	push	{r7, lr}
 8006200:	b082      	sub	sp, #8
 8006202:	af00      	add	r7, sp, #0
 8006204:	6078      	str	r0, [r7, #4]
 8006206:	460b      	mov	r3, r1
 8006208:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close HID EPs */
  (void)USBD_LL_CloseEP(pdev, HID_EPIN_ADDR);
 800620a:	2181      	movs	r1, #129	; 0x81
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	f001 fdee 	bl	8007dee <USBD_LL_CloseEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 0U;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	871a      	strh	r2, [r3, #56]	; 0x38
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].bInterval = 0U;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2200      	movs	r2, #0
 800621c:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* Free allocated memory */
  if (pdev->pClassData != NULL)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006224:	2b00      	cmp	r3, #0
 8006226:	d009      	beq.n	800623c <USBD_HID_DeInit+0x3e>
  {
    (void)USBD_free(pdev->pClassData);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800622e:	4618      	mov	r0, r3
 8006230:	f001 fed6 	bl	8007fe0 <USBD_static_free>
    pdev->pClassData = NULL;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2200      	movs	r2, #0
 8006238:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800623c:	2300      	movs	r3, #0
}
 800623e:	4618      	mov	r0, r3
 8006240:	3708      	adds	r7, #8
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
	...

08006248 <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b086      	sub	sp, #24
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
 8006250:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassData;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006258:	60fb      	str	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800625a:	2300      	movs	r3, #0
 800625c:	75fb      	strb	r3, [r7, #23]
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 800625e:	2300      	movs	r3, #0
 8006260:	817b      	strh	r3, [r7, #10]

  if (hhid == NULL)
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d101      	bne.n	800626c <USBD_HID_Setup+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006268:	2303      	movs	r3, #3
 800626a:	e0e8      	b.n	800643e <USBD_HID_Setup+0x1f6>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	781b      	ldrb	r3, [r3, #0]
 8006270:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006274:	2b00      	cmp	r3, #0
 8006276:	d046      	beq.n	8006306 <USBD_HID_Setup+0xbe>
 8006278:	2b20      	cmp	r3, #32
 800627a:	f040 80d8 	bne.w	800642e <USBD_HID_Setup+0x1e6>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	785b      	ldrb	r3, [r3, #1]
 8006282:	3b02      	subs	r3, #2
 8006284:	2b09      	cmp	r3, #9
 8006286:	d836      	bhi.n	80062f6 <USBD_HID_Setup+0xae>
 8006288:	a201      	add	r2, pc, #4	; (adr r2, 8006290 <USBD_HID_Setup+0x48>)
 800628a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800628e:	bf00      	nop
 8006290:	080062e7 	.word	0x080062e7
 8006294:	080062c7 	.word	0x080062c7
 8006298:	080062f7 	.word	0x080062f7
 800629c:	080062f7 	.word	0x080062f7
 80062a0:	080062f7 	.word	0x080062f7
 80062a4:	080062f7 	.word	0x080062f7
 80062a8:	080062f7 	.word	0x080062f7
 80062ac:	080062f7 	.word	0x080062f7
 80062b0:	080062d5 	.word	0x080062d5
 80062b4:	080062b9 	.word	0x080062b9
      {
        case HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	885b      	ldrh	r3, [r3, #2]
 80062bc:	b2db      	uxtb	r3, r3
 80062be:	461a      	mov	r2, r3
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	601a      	str	r2, [r3, #0]
          break;
 80062c4:	e01e      	b.n	8006304 <USBD_HID_Setup+0xbc>

        case HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2201      	movs	r2, #1
 80062ca:	4619      	mov	r1, r3
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f001 fa22 	bl	8007716 <USBD_CtlSendData>
          break;
 80062d2:	e017      	b.n	8006304 <USBD_HID_Setup+0xbc>

        case HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	885b      	ldrh	r3, [r3, #2]
 80062d8:	0a1b      	lsrs	r3, r3, #8
 80062da:	b29b      	uxth	r3, r3
 80062dc:	b2db      	uxtb	r3, r3
 80062de:	461a      	mov	r2, r3
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	605a      	str	r2, [r3, #4]
          break;
 80062e4:	e00e      	b.n	8006304 <USBD_HID_Setup+0xbc>

        case HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	3304      	adds	r3, #4
 80062ea:	2201      	movs	r2, #1
 80062ec:	4619      	mov	r1, r3
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	f001 fa11 	bl	8007716 <USBD_CtlSendData>
          break;
 80062f4:	e006      	b.n	8006304 <USBD_HID_Setup+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80062f6:	6839      	ldr	r1, [r7, #0]
 80062f8:	6878      	ldr	r0, [r7, #4]
 80062fa:	f001 f99b 	bl	8007634 <USBD_CtlError>
          ret = USBD_FAIL;
 80062fe:	2303      	movs	r3, #3
 8006300:	75fb      	strb	r3, [r7, #23]
          break;
 8006302:	bf00      	nop
      }
      break;
 8006304:	e09a      	b.n	800643c <USBD_HID_Setup+0x1f4>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	785b      	ldrb	r3, [r3, #1]
 800630a:	2b0b      	cmp	r3, #11
 800630c:	f200 8086 	bhi.w	800641c <USBD_HID_Setup+0x1d4>
 8006310:	a201      	add	r2, pc, #4	; (adr r2, 8006318 <USBD_HID_Setup+0xd0>)
 8006312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006316:	bf00      	nop
 8006318:	08006349 	.word	0x08006349
 800631c:	0800642b 	.word	0x0800642b
 8006320:	0800641d 	.word	0x0800641d
 8006324:	0800641d 	.word	0x0800641d
 8006328:	0800641d 	.word	0x0800641d
 800632c:	0800641d 	.word	0x0800641d
 8006330:	08006373 	.word	0x08006373
 8006334:	0800641d 	.word	0x0800641d
 8006338:	0800641d 	.word	0x0800641d
 800633c:	0800641d 	.word	0x0800641d
 8006340:	080063cb 	.word	0x080063cb
 8006344:	080063f5 	.word	0x080063f5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800634e:	b2db      	uxtb	r3, r3
 8006350:	2b03      	cmp	r3, #3
 8006352:	d107      	bne.n	8006364 <USBD_HID_Setup+0x11c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006354:	f107 030a 	add.w	r3, r7, #10
 8006358:	2202      	movs	r2, #2
 800635a:	4619      	mov	r1, r3
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f001 f9da 	bl	8007716 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006362:	e063      	b.n	800642c <USBD_HID_Setup+0x1e4>
            USBD_CtlError(pdev, req);
 8006364:	6839      	ldr	r1, [r7, #0]
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f001 f964 	bl	8007634 <USBD_CtlError>
            ret = USBD_FAIL;
 800636c:	2303      	movs	r3, #3
 800636e:	75fb      	strb	r3, [r7, #23]
          break;
 8006370:	e05c      	b.n	800642c <USBD_HID_Setup+0x1e4>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	885b      	ldrh	r3, [r3, #2]
 8006376:	0a1b      	lsrs	r3, r3, #8
 8006378:	b29b      	uxth	r3, r3
 800637a:	2b22      	cmp	r3, #34	; 0x22
 800637c:	d108      	bne.n	8006390 <USBD_HID_Setup+0x148>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	88db      	ldrh	r3, [r3, #6]
 8006382:	2b3f      	cmp	r3, #63	; 0x3f
 8006384:	bf28      	it	cs
 8006386:	233f      	movcs	r3, #63	; 0x3f
 8006388:	82bb      	strh	r3, [r7, #20]
            pbuf = HID_MOUSE_ReportDesc;
 800638a:	4b2f      	ldr	r3, [pc, #188]	; (8006448 <USBD_HID_Setup+0x200>)
 800638c:	613b      	str	r3, [r7, #16]
 800638e:	e015      	b.n	80063bc <USBD_HID_Setup+0x174>
          }
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	885b      	ldrh	r3, [r3, #2]
 8006394:	0a1b      	lsrs	r3, r3, #8
 8006396:	b29b      	uxth	r3, r3
 8006398:	2b21      	cmp	r3, #33	; 0x21
 800639a:	d108      	bne.n	80063ae <USBD_HID_Setup+0x166>
          {
            pbuf = USBD_HID_Desc;
 800639c:	4b2b      	ldr	r3, [pc, #172]	; (800644c <USBD_HID_Setup+0x204>)
 800639e:	613b      	str	r3, [r7, #16]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	88db      	ldrh	r3, [r3, #6]
 80063a4:	2b09      	cmp	r3, #9
 80063a6:	bf28      	it	cs
 80063a8:	2309      	movcs	r3, #9
 80063aa:	82bb      	strh	r3, [r7, #20]
 80063ac:	e006      	b.n	80063bc <USBD_HID_Setup+0x174>
          }
          else
          {
            USBD_CtlError(pdev, req);
 80063ae:	6839      	ldr	r1, [r7, #0]
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f001 f93f 	bl	8007634 <USBD_CtlError>
            ret = USBD_FAIL;
 80063b6:	2303      	movs	r3, #3
 80063b8:	75fb      	strb	r3, [r7, #23]
            break;
 80063ba:	e037      	b.n	800642c <USBD_HID_Setup+0x1e4>
          }
          (void)USBD_CtlSendData(pdev, pbuf, len);
 80063bc:	8abb      	ldrh	r3, [r7, #20]
 80063be:	461a      	mov	r2, r3
 80063c0:	6939      	ldr	r1, [r7, #16]
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f001 f9a7 	bl	8007716 <USBD_CtlSendData>
          break;
 80063c8:	e030      	b.n	800642c <USBD_HID_Setup+0x1e4>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80063d0:	b2db      	uxtb	r3, r3
 80063d2:	2b03      	cmp	r3, #3
 80063d4:	d107      	bne.n	80063e6 <USBD_HID_Setup+0x19e>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	3308      	adds	r3, #8
 80063da:	2201      	movs	r2, #1
 80063dc:	4619      	mov	r1, r3
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f001 f999 	bl	8007716 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80063e4:	e022      	b.n	800642c <USBD_HID_Setup+0x1e4>
            USBD_CtlError(pdev, req);
 80063e6:	6839      	ldr	r1, [r7, #0]
 80063e8:	6878      	ldr	r0, [r7, #4]
 80063ea:	f001 f923 	bl	8007634 <USBD_CtlError>
            ret = USBD_FAIL;
 80063ee:	2303      	movs	r3, #3
 80063f0:	75fb      	strb	r3, [r7, #23]
          break;
 80063f2:	e01b      	b.n	800642c <USBD_HID_Setup+0x1e4>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80063fa:	b2db      	uxtb	r3, r3
 80063fc:	2b03      	cmp	r3, #3
 80063fe:	d106      	bne.n	800640e <USBD_HID_Setup+0x1c6>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	885b      	ldrh	r3, [r3, #2]
 8006404:	b2db      	uxtb	r3, r3
 8006406:	461a      	mov	r2, r3
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800640c:	e00e      	b.n	800642c <USBD_HID_Setup+0x1e4>
            USBD_CtlError(pdev, req);
 800640e:	6839      	ldr	r1, [r7, #0]
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f001 f90f 	bl	8007634 <USBD_CtlError>
            ret = USBD_FAIL;
 8006416:	2303      	movs	r3, #3
 8006418:	75fb      	strb	r3, [r7, #23]
          break;
 800641a:	e007      	b.n	800642c <USBD_HID_Setup+0x1e4>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800641c:	6839      	ldr	r1, [r7, #0]
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f001 f908 	bl	8007634 <USBD_CtlError>
          ret = USBD_FAIL;
 8006424:	2303      	movs	r3, #3
 8006426:	75fb      	strb	r3, [r7, #23]
          break;
 8006428:	e000      	b.n	800642c <USBD_HID_Setup+0x1e4>
          break;
 800642a:	bf00      	nop
      }
      break;
 800642c:	e006      	b.n	800643c <USBD_HID_Setup+0x1f4>

    default:
      USBD_CtlError(pdev, req);
 800642e:	6839      	ldr	r1, [r7, #0]
 8006430:	6878      	ldr	r0, [r7, #4]
 8006432:	f001 f8ff 	bl	8007634 <USBD_CtlError>
      ret = USBD_FAIL;
 8006436:	2303      	movs	r3, #3
 8006438:	75fb      	strb	r3, [r7, #23]
      break;
 800643a:	bf00      	nop
  }

  return (uint8_t)ret;
 800643c:	7dfb      	ldrb	r3, [r7, #23]
}
 800643e:	4618      	mov	r0, r3
 8006440:	3718      	adds	r7, #24
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}
 8006446:	bf00      	nop
 8006448:	20000108 	.word	0x20000108
 800644c:	200000f0 	.word	0x200000f0

08006450 <USBD_HID_SendReport>:
  * @param  pdev: device instance
  * @param  buff: pointer to report
  * @retval status
  */
uint8_t USBD_HID_SendReport(USBD_HandleTypeDef *pdev, uint8_t *report, uint16_t len)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b086      	sub	sp, #24
 8006454:	af00      	add	r7, sp, #0
 8006456:	60f8      	str	r0, [r7, #12]
 8006458:	60b9      	str	r1, [r7, #8]
 800645a:	4613      	mov	r3, r2
 800645c:	80fb      	strh	r3, [r7, #6]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassData;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006464:	617b      	str	r3, [r7, #20]

  if (hhid == NULL)
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d101      	bne.n	8006470 <USBD_HID_SendReport+0x20>
  {
    return (uint8_t)USBD_FAIL;
 800646c:	2303      	movs	r3, #3
 800646e:	e013      	b.n	8006498 <USBD_HID_SendReport+0x48>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006476:	b2db      	uxtb	r3, r3
 8006478:	2b03      	cmp	r3, #3
 800647a:	d10c      	bne.n	8006496 <USBD_HID_SendReport+0x46>
  {
    if (hhid->state == HID_IDLE)
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	7b1b      	ldrb	r3, [r3, #12]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d108      	bne.n	8006496 <USBD_HID_SendReport+0x46>
    {
      hhid->state = HID_BUSY;
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	2201      	movs	r2, #1
 8006488:	731a      	strb	r2, [r3, #12]
      (void)USBD_LL_Transmit(pdev, HID_EPIN_ADDR, report, len);
 800648a:	88fb      	ldrh	r3, [r7, #6]
 800648c:	68ba      	ldr	r2, [r7, #8]
 800648e:	2181      	movs	r1, #129	; 0x81
 8006490:	68f8      	ldr	r0, [r7, #12]
 8006492:	f001 fd54 	bl	8007f3e <USBD_LL_Transmit>
    }
  }

  return (uint8_t)USBD_OK;
 8006496:	2300      	movs	r3, #0
}
 8006498:	4618      	mov	r0, r3
 800649a:	3718      	adds	r7, #24
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}

080064a0 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b083      	sub	sp, #12
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_CfgFSDesc);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2222      	movs	r2, #34	; 0x22
 80064ac:	801a      	strh	r2, [r3, #0]

  return USBD_HID_CfgFSDesc;
 80064ae:	4b03      	ldr	r3, [pc, #12]	; (80064bc <USBD_HID_GetFSCfgDesc+0x1c>)
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	370c      	adds	r7, #12
 80064b4:	46bd      	mov	sp, r7
 80064b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ba:	4770      	bx	lr
 80064bc:	20000084 	.word	0x20000084

080064c0 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b083      	sub	sp, #12
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_CfgHSDesc);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2222      	movs	r2, #34	; 0x22
 80064cc:	801a      	strh	r2, [r3, #0]

  return USBD_HID_CfgHSDesc;
 80064ce:	4b03      	ldr	r3, [pc, #12]	; (80064dc <USBD_HID_GetHSCfgDesc+0x1c>)
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	370c      	adds	r7, #12
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr
 80064dc:	200000a8 	.word	0x200000a8

080064e0 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b083      	sub	sp, #12
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_OtherSpeedCfgDesc);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2222      	movs	r2, #34	; 0x22
 80064ec:	801a      	strh	r2, [r3, #0]

  return USBD_HID_OtherSpeedCfgDesc;
 80064ee:	4b03      	ldr	r3, [pc, #12]	; (80064fc <USBD_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	370c      	adds	r7, #12
 80064f4:	46bd      	mov	sp, r7
 80064f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fa:	4770      	bx	lr
 80064fc:	200000cc 	.word	0x200000cc

08006500 <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006500:	b480      	push	{r7}
 8006502:	b083      	sub	sp, #12
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
 8006508:	460b      	mov	r3, r1
 800650a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006512:	2200      	movs	r2, #0
 8006514:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 8006516:	2300      	movs	r3, #0
}
 8006518:	4618      	mov	r0, r3
 800651a:	370c      	adds	r7, #12
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr

08006524 <USBD_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8006524:	b480      	push	{r7}
 8006526:	b083      	sub	sp, #12
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	220a      	movs	r2, #10
 8006530:	801a      	strh	r2, [r3, #0]

  return USBD_HID_DeviceQualifierDesc;
 8006532:	4b03      	ldr	r3, [pc, #12]	; (8006540 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 8006534:	4618      	mov	r0, r3
 8006536:	370c      	adds	r7, #12
 8006538:	46bd      	mov	sp, r7
 800653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653e:	4770      	bx	lr
 8006540:	200000fc 	.word	0x200000fc

08006544 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b086      	sub	sp, #24
 8006548:	af00      	add	r7, sp, #0
 800654a:	60f8      	str	r0, [r7, #12]
 800654c:	60b9      	str	r1, [r7, #8]
 800654e:	4613      	mov	r3, r2
 8006550:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d101      	bne.n	800655c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006558:	2303      	movs	r3, #3
 800655a:	e01f      	b.n	800659c <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2200      	movs	r2, #0
 8006560:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2200      	movs	r2, #0
 8006568:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2200      	movs	r2, #0
 8006570:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d003      	beq.n	8006582 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	68ba      	ldr	r2, [r7, #8]
 800657e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2201      	movs	r2, #1
 8006586:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	79fa      	ldrb	r2, [r7, #7]
 800658e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006590:	68f8      	ldr	r0, [r7, #12]
 8006592:	f001 fb9f 	bl	8007cd4 <USBD_LL_Init>
 8006596:	4603      	mov	r3, r0
 8006598:	75fb      	strb	r3, [r7, #23]

  return ret;
 800659a:	7dfb      	ldrb	r3, [r7, #23]
}
 800659c:	4618      	mov	r0, r3
 800659e:	3718      	adds	r7, #24
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b084      	sub	sp, #16
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
 80065ac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80065ae:	2300      	movs	r3, #0
 80065b0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d101      	bne.n	80065bc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80065b8:	2303      	movs	r3, #3
 80065ba:	e016      	b.n	80065ea <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	683a      	ldr	r2, [r7, #0]
 80065c0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80065ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d00b      	beq.n	80065e8 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80065d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065d8:	f107 020e 	add.w	r2, r7, #14
 80065dc:	4610      	mov	r0, r2
 80065de:	4798      	blx	r3
 80065e0:	4602      	mov	r2, r0
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80065e8:	2300      	movs	r3, #0
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3710      	adds	r7, #16
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}

080065f2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80065f2:	b580      	push	{r7, lr}
 80065f4:	b082      	sub	sp, #8
 80065f6:	af00      	add	r7, sp, #0
 80065f8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f001 fbb6 	bl	8007d6c <USBD_LL_Start>
 8006600:	4603      	mov	r3, r0
}
 8006602:	4618      	mov	r0, r3
 8006604:	3708      	adds	r7, #8
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}

0800660a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800660a:	b480      	push	{r7}
 800660c:	b083      	sub	sp, #12
 800660e:	af00      	add	r7, sp, #0
 8006610:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006612:	2300      	movs	r3, #0
}
 8006614:	4618      	mov	r0, r3
 8006616:	370c      	adds	r7, #12
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr

08006620 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b084      	sub	sp, #16
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
 8006628:	460b      	mov	r3, r1
 800662a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800662c:	2303      	movs	r3, #3
 800662e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006636:	2b00      	cmp	r3, #0
 8006638:	d009      	beq.n	800664e <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	78fa      	ldrb	r2, [r7, #3]
 8006644:	4611      	mov	r1, r2
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	4798      	blx	r3
 800664a:	4603      	mov	r3, r0
 800664c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800664e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006650:	4618      	mov	r0, r3
 8006652:	3710      	adds	r7, #16
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b082      	sub	sp, #8
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	460b      	mov	r3, r1
 8006662:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800666a:	2b00      	cmp	r3, #0
 800666c:	d007      	beq.n	800667e <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	78fa      	ldrb	r2, [r7, #3]
 8006678:	4611      	mov	r1, r2
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	4798      	blx	r3
  }

  return USBD_OK;
 800667e:	2300      	movs	r3, #0
}
 8006680:	4618      	mov	r0, r3
 8006682:	3708      	adds	r7, #8
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}

08006688 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b084      	sub	sp, #16
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
 8006690:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006698:	6839      	ldr	r1, [r7, #0]
 800669a:	4618      	mov	r0, r3
 800669c:	f000 ff90 	bl	80075c0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2201      	movs	r2, #1
 80066a4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80066ae:	461a      	mov	r2, r3
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80066bc:	f003 031f 	and.w	r3, r3, #31
 80066c0:	2b02      	cmp	r3, #2
 80066c2:	d01a      	beq.n	80066fa <USBD_LL_SetupStage+0x72>
 80066c4:	2b02      	cmp	r3, #2
 80066c6:	d822      	bhi.n	800670e <USBD_LL_SetupStage+0x86>
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d002      	beq.n	80066d2 <USBD_LL_SetupStage+0x4a>
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d00a      	beq.n	80066e6 <USBD_LL_SetupStage+0x5e>
 80066d0:	e01d      	b.n	800670e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80066d8:	4619      	mov	r1, r3
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f000 fa62 	bl	8006ba4 <USBD_StdDevReq>
 80066e0:	4603      	mov	r3, r0
 80066e2:	73fb      	strb	r3, [r7, #15]
      break;
 80066e4:	e020      	b.n	8006728 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80066ec:	4619      	mov	r1, r3
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f000 fac6 	bl	8006c80 <USBD_StdItfReq>
 80066f4:	4603      	mov	r3, r0
 80066f6:	73fb      	strb	r3, [r7, #15]
      break;
 80066f8:	e016      	b.n	8006728 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006700:	4619      	mov	r1, r3
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 fb05 	bl	8006d12 <USBD_StdEPReq>
 8006708:	4603      	mov	r3, r0
 800670a:	73fb      	strb	r3, [r7, #15]
      break;
 800670c:	e00c      	b.n	8006728 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006714:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006718:	b2db      	uxtb	r3, r3
 800671a:	4619      	mov	r1, r3
 800671c:	6878      	ldr	r0, [r7, #4]
 800671e:	f001 fb85 	bl	8007e2c <USBD_LL_StallEP>
 8006722:	4603      	mov	r3, r0
 8006724:	73fb      	strb	r3, [r7, #15]
      break;
 8006726:	bf00      	nop
  }

  return ret;
 8006728:	7bfb      	ldrb	r3, [r7, #15]
}
 800672a:	4618      	mov	r0, r3
 800672c:	3710      	adds	r7, #16
 800672e:	46bd      	mov	sp, r7
 8006730:	bd80      	pop	{r7, pc}

08006732 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006732:	b580      	push	{r7, lr}
 8006734:	b086      	sub	sp, #24
 8006736:	af00      	add	r7, sp, #0
 8006738:	60f8      	str	r0, [r7, #12]
 800673a:	460b      	mov	r3, r1
 800673c:	607a      	str	r2, [r7, #4]
 800673e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8006740:	7afb      	ldrb	r3, [r7, #11]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d138      	bne.n	80067b8 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800674c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006754:	2b03      	cmp	r3, #3
 8006756:	d14a      	bne.n	80067ee <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8006758:	693b      	ldr	r3, [r7, #16]
 800675a:	689a      	ldr	r2, [r3, #8]
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	68db      	ldr	r3, [r3, #12]
 8006760:	429a      	cmp	r2, r3
 8006762:	d913      	bls.n	800678c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	689a      	ldr	r2, [r3, #8]
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	68db      	ldr	r3, [r3, #12]
 800676c:	1ad2      	subs	r2, r2, r3
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	68da      	ldr	r2, [r3, #12]
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	689b      	ldr	r3, [r3, #8]
 800677a:	4293      	cmp	r3, r2
 800677c:	bf28      	it	cs
 800677e:	4613      	movcs	r3, r2
 8006780:	461a      	mov	r2, r3
 8006782:	6879      	ldr	r1, [r7, #4]
 8006784:	68f8      	ldr	r0, [r7, #12]
 8006786:	f000 fff2 	bl	800776e <USBD_CtlContinueRx>
 800678a:	e030      	b.n	80067ee <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006792:	b2db      	uxtb	r3, r3
 8006794:	2b03      	cmp	r3, #3
 8006796:	d10b      	bne.n	80067b0 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800679e:	691b      	ldr	r3, [r3, #16]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d005      	beq.n	80067b0 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067aa:	691b      	ldr	r3, [r3, #16]
 80067ac:	68f8      	ldr	r0, [r7, #12]
 80067ae:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80067b0:	68f8      	ldr	r0, [r7, #12]
 80067b2:	f000 ffed 	bl	8007790 <USBD_CtlSendStatus>
 80067b6:	e01a      	b.n	80067ee <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80067be:	b2db      	uxtb	r3, r3
 80067c0:	2b03      	cmp	r3, #3
 80067c2:	d114      	bne.n	80067ee <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067ca:	699b      	ldr	r3, [r3, #24]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d00e      	beq.n	80067ee <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067d6:	699b      	ldr	r3, [r3, #24]
 80067d8:	7afa      	ldrb	r2, [r7, #11]
 80067da:	4611      	mov	r1, r2
 80067dc:	68f8      	ldr	r0, [r7, #12]
 80067de:	4798      	blx	r3
 80067e0:	4603      	mov	r3, r0
 80067e2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80067e4:	7dfb      	ldrb	r3, [r7, #23]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d001      	beq.n	80067ee <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80067ea:	7dfb      	ldrb	r3, [r7, #23]
 80067ec:	e000      	b.n	80067f0 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80067ee:	2300      	movs	r3, #0
}
 80067f0:	4618      	mov	r0, r3
 80067f2:	3718      	adds	r7, #24
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}

080067f8 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b086      	sub	sp, #24
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	60f8      	str	r0, [r7, #12]
 8006800:	460b      	mov	r3, r1
 8006802:	607a      	str	r2, [r7, #4]
 8006804:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8006806:	7afb      	ldrb	r3, [r7, #11]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d16b      	bne.n	80068e4 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	3314      	adds	r3, #20
 8006810:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006818:	2b02      	cmp	r3, #2
 800681a:	d156      	bne.n	80068ca <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	689a      	ldr	r2, [r3, #8]
 8006820:	693b      	ldr	r3, [r7, #16]
 8006822:	68db      	ldr	r3, [r3, #12]
 8006824:	429a      	cmp	r2, r3
 8006826:	d914      	bls.n	8006852 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	689a      	ldr	r2, [r3, #8]
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	68db      	ldr	r3, [r3, #12]
 8006830:	1ad2      	subs	r2, r2, r3
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	461a      	mov	r2, r3
 800683c:	6879      	ldr	r1, [r7, #4]
 800683e:	68f8      	ldr	r0, [r7, #12]
 8006840:	f000 ff84 	bl	800774c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006844:	2300      	movs	r3, #0
 8006846:	2200      	movs	r2, #0
 8006848:	2100      	movs	r1, #0
 800684a:	68f8      	ldr	r0, [r7, #12]
 800684c:	f001 fb98 	bl	8007f80 <USBD_LL_PrepareReceive>
 8006850:	e03b      	b.n	80068ca <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	68da      	ldr	r2, [r3, #12]
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	689b      	ldr	r3, [r3, #8]
 800685a:	429a      	cmp	r2, r3
 800685c:	d11c      	bne.n	8006898 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	685a      	ldr	r2, [r3, #4]
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006866:	429a      	cmp	r2, r3
 8006868:	d316      	bcc.n	8006898 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	685a      	ldr	r2, [r3, #4]
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006874:	429a      	cmp	r2, r3
 8006876:	d20f      	bcs.n	8006898 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006878:	2200      	movs	r2, #0
 800687a:	2100      	movs	r1, #0
 800687c:	68f8      	ldr	r0, [r7, #12]
 800687e:	f000 ff65 	bl	800774c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2200      	movs	r2, #0
 8006886:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800688a:	2300      	movs	r3, #0
 800688c:	2200      	movs	r2, #0
 800688e:	2100      	movs	r1, #0
 8006890:	68f8      	ldr	r0, [r7, #12]
 8006892:	f001 fb75 	bl	8007f80 <USBD_LL_PrepareReceive>
 8006896:	e018      	b.n	80068ca <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800689e:	b2db      	uxtb	r3, r3
 80068a0:	2b03      	cmp	r3, #3
 80068a2:	d10b      	bne.n	80068bc <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80068aa:	68db      	ldr	r3, [r3, #12]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d005      	beq.n	80068bc <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80068b6:	68db      	ldr	r3, [r3, #12]
 80068b8:	68f8      	ldr	r0, [r7, #12]
 80068ba:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80068bc:	2180      	movs	r1, #128	; 0x80
 80068be:	68f8      	ldr	r0, [r7, #12]
 80068c0:	f001 fab4 	bl	8007e2c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80068c4:	68f8      	ldr	r0, [r7, #12]
 80068c6:	f000 ff76 	bl	80077b6 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80068d0:	2b01      	cmp	r3, #1
 80068d2:	d122      	bne.n	800691a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80068d4:	68f8      	ldr	r0, [r7, #12]
 80068d6:	f7ff fe98 	bl	800660a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2200      	movs	r2, #0
 80068de:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80068e2:	e01a      	b.n	800691a <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80068ea:	b2db      	uxtb	r3, r3
 80068ec:	2b03      	cmp	r3, #3
 80068ee:	d114      	bne.n	800691a <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80068f6:	695b      	ldr	r3, [r3, #20]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d00e      	beq.n	800691a <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006902:	695b      	ldr	r3, [r3, #20]
 8006904:	7afa      	ldrb	r2, [r7, #11]
 8006906:	4611      	mov	r1, r2
 8006908:	68f8      	ldr	r0, [r7, #12]
 800690a:	4798      	blx	r3
 800690c:	4603      	mov	r3, r0
 800690e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8006910:	7dfb      	ldrb	r3, [r7, #23]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d001      	beq.n	800691a <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8006916:	7dfb      	ldrb	r3, [r7, #23]
 8006918:	e000      	b.n	800691c <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800691a:	2300      	movs	r3, #0
}
 800691c:	4618      	mov	r0, r3
 800691e:	3718      	adds	r7, #24
 8006920:	46bd      	mov	sp, r7
 8006922:	bd80      	pop	{r7, pc}

08006924 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b082      	sub	sp, #8
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2201      	movs	r2, #1
 8006930:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2200      	movs	r2, #0
 8006938:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2200      	movs	r2, #0
 8006940:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2200      	movs	r2, #0
 8006946:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006950:	2b00      	cmp	r3, #0
 8006952:	d101      	bne.n	8006958 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8006954:	2303      	movs	r3, #3
 8006956:	e02f      	b.n	80069b8 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800695e:	2b00      	cmp	r3, #0
 8006960:	d00f      	beq.n	8006982 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d009      	beq.n	8006982 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006974:	685b      	ldr	r3, [r3, #4]
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	6852      	ldr	r2, [r2, #4]
 800697a:	b2d2      	uxtb	r2, r2
 800697c:	4611      	mov	r1, r2
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006982:	2340      	movs	r3, #64	; 0x40
 8006984:	2200      	movs	r2, #0
 8006986:	2100      	movs	r1, #0
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	f001 fa0a 	bl	8007da2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2201      	movs	r2, #1
 8006992:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2240      	movs	r2, #64	; 0x40
 800699a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800699e:	2340      	movs	r3, #64	; 0x40
 80069a0:	2200      	movs	r2, #0
 80069a2:	2180      	movs	r1, #128	; 0x80
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f001 f9fc 	bl	8007da2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2201      	movs	r2, #1
 80069ae:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2240      	movs	r2, #64	; 0x40
 80069b4:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80069b6:	2300      	movs	r3, #0
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	3708      	adds	r7, #8
 80069bc:	46bd      	mov	sp, r7
 80069be:	bd80      	pop	{r7, pc}

080069c0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b083      	sub	sp, #12
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
 80069c8:	460b      	mov	r3, r1
 80069ca:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	78fa      	ldrb	r2, [r7, #3]
 80069d0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80069d2:	2300      	movs	r3, #0
}
 80069d4:	4618      	mov	r0, r3
 80069d6:	370c      	adds	r7, #12
 80069d8:	46bd      	mov	sp, r7
 80069da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069de:	4770      	bx	lr

080069e0 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80069e0:	b480      	push	{r7}
 80069e2:	b083      	sub	sp, #12
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80069ee:	b2da      	uxtb	r2, r3
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2204      	movs	r2, #4
 80069fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80069fe:	2300      	movs	r3, #0
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	370c      	adds	r7, #12
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr

08006a0c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b083      	sub	sp, #12
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a1a:	b2db      	uxtb	r3, r3
 8006a1c:	2b04      	cmp	r3, #4
 8006a1e:	d106      	bne.n	8006a2e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8006a26:	b2da      	uxtb	r2, r3
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8006a2e:	2300      	movs	r3, #0
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	370c      	adds	r7, #12
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr

08006a3c <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b082      	sub	sp, #8
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d101      	bne.n	8006a52 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8006a4e:	2303      	movs	r3, #3
 8006a50:	e012      	b.n	8006a78 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	2b03      	cmp	r3, #3
 8006a5c:	d10b      	bne.n	8006a76 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a64:	69db      	ldr	r3, [r3, #28]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d005      	beq.n	8006a76 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a70:	69db      	ldr	r3, [r3, #28]
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006a76:	2300      	movs	r3, #0
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3708      	adds	r7, #8
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}

08006a80 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b082      	sub	sp, #8
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
 8006a88:	460b      	mov	r3, r1
 8006a8a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d101      	bne.n	8006a9a <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8006a96:	2303      	movs	r3, #3
 8006a98:	e014      	b.n	8006ac4 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006aa0:	b2db      	uxtb	r3, r3
 8006aa2:	2b03      	cmp	r3, #3
 8006aa4:	d10d      	bne.n	8006ac2 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006aac:	6a1b      	ldr	r3, [r3, #32]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d007      	beq.n	8006ac2 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006ab8:	6a1b      	ldr	r3, [r3, #32]
 8006aba:	78fa      	ldrb	r2, [r7, #3]
 8006abc:	4611      	mov	r1, r2
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006ac2:	2300      	movs	r3, #0
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3708      	adds	r7, #8
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}

08006acc <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b082      	sub	sp, #8
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
 8006ad4:	460b      	mov	r3, r1
 8006ad6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d101      	bne.n	8006ae6 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 8006ae2:	2303      	movs	r3, #3
 8006ae4:	e014      	b.n	8006b10 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006aec:	b2db      	uxtb	r3, r3
 8006aee:	2b03      	cmp	r3, #3
 8006af0:	d10d      	bne.n	8006b0e <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d007      	beq.n	8006b0e <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b06:	78fa      	ldrb	r2, [r7, #3]
 8006b08:	4611      	mov	r1, r2
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006b0e:	2300      	movs	r3, #0
}
 8006b10:	4618      	mov	r0, r3
 8006b12:	3708      	adds	r7, #8
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bd80      	pop	{r7, pc}

08006b18 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b083      	sub	sp, #12
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006b20:	2300      	movs	r3, #0
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	370c      	adds	r7, #12
 8006b26:	46bd      	mov	sp, r7
 8006b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2c:	4770      	bx	lr

08006b2e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006b2e:	b580      	push	{r7, lr}
 8006b30:	b082      	sub	sp, #8
 8006b32:	af00      	add	r7, sp, #0
 8006b34:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2201      	movs	r2, #1
 8006b3a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d009      	beq.n	8006b5c <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b4e:	685b      	ldr	r3, [r3, #4]
 8006b50:	687a      	ldr	r2, [r7, #4]
 8006b52:	6852      	ldr	r2, [r2, #4]
 8006b54:	b2d2      	uxtb	r2, r2
 8006b56:	4611      	mov	r1, r2
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	4798      	blx	r3
  }

  return USBD_OK;
 8006b5c:	2300      	movs	r3, #0
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3708      	adds	r7, #8
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}

08006b66 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006b66:	b480      	push	{r7}
 8006b68:	b087      	sub	sp, #28
 8006b6a:	af00      	add	r7, sp, #0
 8006b6c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	781b      	ldrb	r3, [r3, #0]
 8006b76:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	3301      	adds	r3, #1
 8006b7c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	781b      	ldrb	r3, [r3, #0]
 8006b82:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006b84:	8a3b      	ldrh	r3, [r7, #16]
 8006b86:	021b      	lsls	r3, r3, #8
 8006b88:	b21a      	sxth	r2, r3
 8006b8a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	b21b      	sxth	r3, r3
 8006b92:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006b94:	89fb      	ldrh	r3, [r7, #14]
}
 8006b96:	4618      	mov	r0, r3
 8006b98:	371c      	adds	r7, #28
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba0:	4770      	bx	lr
	...

08006ba4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b084      	sub	sp, #16
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	781b      	ldrb	r3, [r3, #0]
 8006bb6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006bba:	2b40      	cmp	r3, #64	; 0x40
 8006bbc:	d005      	beq.n	8006bca <USBD_StdDevReq+0x26>
 8006bbe:	2b40      	cmp	r3, #64	; 0x40
 8006bc0:	d853      	bhi.n	8006c6a <USBD_StdDevReq+0xc6>
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d00b      	beq.n	8006bde <USBD_StdDevReq+0x3a>
 8006bc6:	2b20      	cmp	r3, #32
 8006bc8:	d14f      	bne.n	8006c6a <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006bd0:	689b      	ldr	r3, [r3, #8]
 8006bd2:	6839      	ldr	r1, [r7, #0]
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	4798      	blx	r3
 8006bd8:	4603      	mov	r3, r0
 8006bda:	73fb      	strb	r3, [r7, #15]
      break;
 8006bdc:	e04a      	b.n	8006c74 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	785b      	ldrb	r3, [r3, #1]
 8006be2:	2b09      	cmp	r3, #9
 8006be4:	d83b      	bhi.n	8006c5e <USBD_StdDevReq+0xba>
 8006be6:	a201      	add	r2, pc, #4	; (adr r2, 8006bec <USBD_StdDevReq+0x48>)
 8006be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bec:	08006c41 	.word	0x08006c41
 8006bf0:	08006c55 	.word	0x08006c55
 8006bf4:	08006c5f 	.word	0x08006c5f
 8006bf8:	08006c4b 	.word	0x08006c4b
 8006bfc:	08006c5f 	.word	0x08006c5f
 8006c00:	08006c1f 	.word	0x08006c1f
 8006c04:	08006c15 	.word	0x08006c15
 8006c08:	08006c5f 	.word	0x08006c5f
 8006c0c:	08006c37 	.word	0x08006c37
 8006c10:	08006c29 	.word	0x08006c29
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006c14:	6839      	ldr	r1, [r7, #0]
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f000 f9de 	bl	8006fd8 <USBD_GetDescriptor>
          break;
 8006c1c:	e024      	b.n	8006c68 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006c1e:	6839      	ldr	r1, [r7, #0]
 8006c20:	6878      	ldr	r0, [r7, #4]
 8006c22:	f000 fb43 	bl	80072ac <USBD_SetAddress>
          break;
 8006c26:	e01f      	b.n	8006c68 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006c28:	6839      	ldr	r1, [r7, #0]
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f000 fb82 	bl	8007334 <USBD_SetConfig>
 8006c30:	4603      	mov	r3, r0
 8006c32:	73fb      	strb	r3, [r7, #15]
          break;
 8006c34:	e018      	b.n	8006c68 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006c36:	6839      	ldr	r1, [r7, #0]
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f000 fc21 	bl	8007480 <USBD_GetConfig>
          break;
 8006c3e:	e013      	b.n	8006c68 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006c40:	6839      	ldr	r1, [r7, #0]
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 fc52 	bl	80074ec <USBD_GetStatus>
          break;
 8006c48:	e00e      	b.n	8006c68 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006c4a:	6839      	ldr	r1, [r7, #0]
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 fc81 	bl	8007554 <USBD_SetFeature>
          break;
 8006c52:	e009      	b.n	8006c68 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006c54:	6839      	ldr	r1, [r7, #0]
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f000 fc90 	bl	800757c <USBD_ClrFeature>
          break;
 8006c5c:	e004      	b.n	8006c68 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8006c5e:	6839      	ldr	r1, [r7, #0]
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f000 fce7 	bl	8007634 <USBD_CtlError>
          break;
 8006c66:	bf00      	nop
      }
      break;
 8006c68:	e004      	b.n	8006c74 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8006c6a:	6839      	ldr	r1, [r7, #0]
 8006c6c:	6878      	ldr	r0, [r7, #4]
 8006c6e:	f000 fce1 	bl	8007634 <USBD_CtlError>
      break;
 8006c72:	bf00      	nop
  }

  return ret;
 8006c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	3710      	adds	r7, #16
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}
 8006c7e:	bf00      	nop

08006c80 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b084      	sub	sp, #16
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
 8006c88:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	781b      	ldrb	r3, [r3, #0]
 8006c92:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006c96:	2b40      	cmp	r3, #64	; 0x40
 8006c98:	d005      	beq.n	8006ca6 <USBD_StdItfReq+0x26>
 8006c9a:	2b40      	cmp	r3, #64	; 0x40
 8006c9c:	d82f      	bhi.n	8006cfe <USBD_StdItfReq+0x7e>
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d001      	beq.n	8006ca6 <USBD_StdItfReq+0x26>
 8006ca2:	2b20      	cmp	r3, #32
 8006ca4:	d12b      	bne.n	8006cfe <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006cac:	b2db      	uxtb	r3, r3
 8006cae:	3b01      	subs	r3, #1
 8006cb0:	2b02      	cmp	r3, #2
 8006cb2:	d81d      	bhi.n	8006cf0 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	889b      	ldrh	r3, [r3, #4]
 8006cb8:	b2db      	uxtb	r3, r3
 8006cba:	2b01      	cmp	r3, #1
 8006cbc:	d813      	bhi.n	8006ce6 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006cc4:	689b      	ldr	r3, [r3, #8]
 8006cc6:	6839      	ldr	r1, [r7, #0]
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	4798      	blx	r3
 8006ccc:	4603      	mov	r3, r0
 8006cce:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	88db      	ldrh	r3, [r3, #6]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d110      	bne.n	8006cfa <USBD_StdItfReq+0x7a>
 8006cd8:	7bfb      	ldrb	r3, [r7, #15]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d10d      	bne.n	8006cfa <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006cde:	6878      	ldr	r0, [r7, #4]
 8006ce0:	f000 fd56 	bl	8007790 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006ce4:	e009      	b.n	8006cfa <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8006ce6:	6839      	ldr	r1, [r7, #0]
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	f000 fca3 	bl	8007634 <USBD_CtlError>
          break;
 8006cee:	e004      	b.n	8006cfa <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8006cf0:	6839      	ldr	r1, [r7, #0]
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f000 fc9e 	bl	8007634 <USBD_CtlError>
          break;
 8006cf8:	e000      	b.n	8006cfc <USBD_StdItfReq+0x7c>
          break;
 8006cfa:	bf00      	nop
      }
      break;
 8006cfc:	e004      	b.n	8006d08 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8006cfe:	6839      	ldr	r1, [r7, #0]
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f000 fc97 	bl	8007634 <USBD_CtlError>
      break;
 8006d06:	bf00      	nop
  }

  return ret;
 8006d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	3710      	adds	r7, #16
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}

08006d12 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006d12:	b580      	push	{r7, lr}
 8006d14:	b084      	sub	sp, #16
 8006d16:	af00      	add	r7, sp, #0
 8006d18:	6078      	str	r0, [r7, #4]
 8006d1a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	889b      	ldrh	r3, [r3, #4]
 8006d24:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	781b      	ldrb	r3, [r3, #0]
 8006d2a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006d2e:	2b40      	cmp	r3, #64	; 0x40
 8006d30:	d007      	beq.n	8006d42 <USBD_StdEPReq+0x30>
 8006d32:	2b40      	cmp	r3, #64	; 0x40
 8006d34:	f200 8145 	bhi.w	8006fc2 <USBD_StdEPReq+0x2b0>
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d00c      	beq.n	8006d56 <USBD_StdEPReq+0x44>
 8006d3c:	2b20      	cmp	r3, #32
 8006d3e:	f040 8140 	bne.w	8006fc2 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d48:	689b      	ldr	r3, [r3, #8]
 8006d4a:	6839      	ldr	r1, [r7, #0]
 8006d4c:	6878      	ldr	r0, [r7, #4]
 8006d4e:	4798      	blx	r3
 8006d50:	4603      	mov	r3, r0
 8006d52:	73fb      	strb	r3, [r7, #15]
      break;
 8006d54:	e13a      	b.n	8006fcc <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	785b      	ldrb	r3, [r3, #1]
 8006d5a:	2b03      	cmp	r3, #3
 8006d5c:	d007      	beq.n	8006d6e <USBD_StdEPReq+0x5c>
 8006d5e:	2b03      	cmp	r3, #3
 8006d60:	f300 8129 	bgt.w	8006fb6 <USBD_StdEPReq+0x2a4>
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d07f      	beq.n	8006e68 <USBD_StdEPReq+0x156>
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	d03c      	beq.n	8006de6 <USBD_StdEPReq+0xd4>
 8006d6c:	e123      	b.n	8006fb6 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006d74:	b2db      	uxtb	r3, r3
 8006d76:	2b02      	cmp	r3, #2
 8006d78:	d002      	beq.n	8006d80 <USBD_StdEPReq+0x6e>
 8006d7a:	2b03      	cmp	r3, #3
 8006d7c:	d016      	beq.n	8006dac <USBD_StdEPReq+0x9a>
 8006d7e:	e02c      	b.n	8006dda <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006d80:	7bbb      	ldrb	r3, [r7, #14]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d00d      	beq.n	8006da2 <USBD_StdEPReq+0x90>
 8006d86:	7bbb      	ldrb	r3, [r7, #14]
 8006d88:	2b80      	cmp	r3, #128	; 0x80
 8006d8a:	d00a      	beq.n	8006da2 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006d8c:	7bbb      	ldrb	r3, [r7, #14]
 8006d8e:	4619      	mov	r1, r3
 8006d90:	6878      	ldr	r0, [r7, #4]
 8006d92:	f001 f84b 	bl	8007e2c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006d96:	2180      	movs	r1, #128	; 0x80
 8006d98:	6878      	ldr	r0, [r7, #4]
 8006d9a:	f001 f847 	bl	8007e2c <USBD_LL_StallEP>
 8006d9e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006da0:	e020      	b.n	8006de4 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8006da2:	6839      	ldr	r1, [r7, #0]
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f000 fc45 	bl	8007634 <USBD_CtlError>
              break;
 8006daa:	e01b      	b.n	8006de4 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	885b      	ldrh	r3, [r3, #2]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d10e      	bne.n	8006dd2 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006db4:	7bbb      	ldrb	r3, [r7, #14]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d00b      	beq.n	8006dd2 <USBD_StdEPReq+0xc0>
 8006dba:	7bbb      	ldrb	r3, [r7, #14]
 8006dbc:	2b80      	cmp	r3, #128	; 0x80
 8006dbe:	d008      	beq.n	8006dd2 <USBD_StdEPReq+0xc0>
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	88db      	ldrh	r3, [r3, #6]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d104      	bne.n	8006dd2 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006dc8:	7bbb      	ldrb	r3, [r7, #14]
 8006dca:	4619      	mov	r1, r3
 8006dcc:	6878      	ldr	r0, [r7, #4]
 8006dce:	f001 f82d 	bl	8007e2c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f000 fcdc 	bl	8007790 <USBD_CtlSendStatus>

              break;
 8006dd8:	e004      	b.n	8006de4 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8006dda:	6839      	ldr	r1, [r7, #0]
 8006ddc:	6878      	ldr	r0, [r7, #4]
 8006dde:	f000 fc29 	bl	8007634 <USBD_CtlError>
              break;
 8006de2:	bf00      	nop
          }
          break;
 8006de4:	e0ec      	b.n	8006fc0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006dec:	b2db      	uxtb	r3, r3
 8006dee:	2b02      	cmp	r3, #2
 8006df0:	d002      	beq.n	8006df8 <USBD_StdEPReq+0xe6>
 8006df2:	2b03      	cmp	r3, #3
 8006df4:	d016      	beq.n	8006e24 <USBD_StdEPReq+0x112>
 8006df6:	e030      	b.n	8006e5a <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006df8:	7bbb      	ldrb	r3, [r7, #14]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d00d      	beq.n	8006e1a <USBD_StdEPReq+0x108>
 8006dfe:	7bbb      	ldrb	r3, [r7, #14]
 8006e00:	2b80      	cmp	r3, #128	; 0x80
 8006e02:	d00a      	beq.n	8006e1a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006e04:	7bbb      	ldrb	r3, [r7, #14]
 8006e06:	4619      	mov	r1, r3
 8006e08:	6878      	ldr	r0, [r7, #4]
 8006e0a:	f001 f80f 	bl	8007e2c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006e0e:	2180      	movs	r1, #128	; 0x80
 8006e10:	6878      	ldr	r0, [r7, #4]
 8006e12:	f001 f80b 	bl	8007e2c <USBD_LL_StallEP>
 8006e16:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006e18:	e025      	b.n	8006e66 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8006e1a:	6839      	ldr	r1, [r7, #0]
 8006e1c:	6878      	ldr	r0, [r7, #4]
 8006e1e:	f000 fc09 	bl	8007634 <USBD_CtlError>
              break;
 8006e22:	e020      	b.n	8006e66 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	885b      	ldrh	r3, [r3, #2]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d11b      	bne.n	8006e64 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006e2c:	7bbb      	ldrb	r3, [r7, #14]
 8006e2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d004      	beq.n	8006e40 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006e36:	7bbb      	ldrb	r3, [r7, #14]
 8006e38:	4619      	mov	r1, r3
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f001 f815 	bl	8007e6a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	f000 fca5 	bl	8007790 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006e4c:	689b      	ldr	r3, [r3, #8]
 8006e4e:	6839      	ldr	r1, [r7, #0]
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	4798      	blx	r3
 8006e54:	4603      	mov	r3, r0
 8006e56:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8006e58:	e004      	b.n	8006e64 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8006e5a:	6839      	ldr	r1, [r7, #0]
 8006e5c:	6878      	ldr	r0, [r7, #4]
 8006e5e:	f000 fbe9 	bl	8007634 <USBD_CtlError>
              break;
 8006e62:	e000      	b.n	8006e66 <USBD_StdEPReq+0x154>
              break;
 8006e64:	bf00      	nop
          }
          break;
 8006e66:	e0ab      	b.n	8006fc0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e6e:	b2db      	uxtb	r3, r3
 8006e70:	2b02      	cmp	r3, #2
 8006e72:	d002      	beq.n	8006e7a <USBD_StdEPReq+0x168>
 8006e74:	2b03      	cmp	r3, #3
 8006e76:	d032      	beq.n	8006ede <USBD_StdEPReq+0x1cc>
 8006e78:	e097      	b.n	8006faa <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006e7a:	7bbb      	ldrb	r3, [r7, #14]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d007      	beq.n	8006e90 <USBD_StdEPReq+0x17e>
 8006e80:	7bbb      	ldrb	r3, [r7, #14]
 8006e82:	2b80      	cmp	r3, #128	; 0x80
 8006e84:	d004      	beq.n	8006e90 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8006e86:	6839      	ldr	r1, [r7, #0]
 8006e88:	6878      	ldr	r0, [r7, #4]
 8006e8a:	f000 fbd3 	bl	8007634 <USBD_CtlError>
                break;
 8006e8e:	e091      	b.n	8006fb4 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006e90:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	da0b      	bge.n	8006eb0 <USBD_StdEPReq+0x19e>
 8006e98:	7bbb      	ldrb	r3, [r7, #14]
 8006e9a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006e9e:	4613      	mov	r3, r2
 8006ea0:	009b      	lsls	r3, r3, #2
 8006ea2:	4413      	add	r3, r2
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	3310      	adds	r3, #16
 8006ea8:	687a      	ldr	r2, [r7, #4]
 8006eaa:	4413      	add	r3, r2
 8006eac:	3304      	adds	r3, #4
 8006eae:	e00b      	b.n	8006ec8 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006eb0:	7bbb      	ldrb	r3, [r7, #14]
 8006eb2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006eb6:	4613      	mov	r3, r2
 8006eb8:	009b      	lsls	r3, r3, #2
 8006eba:	4413      	add	r3, r2
 8006ebc:	009b      	lsls	r3, r3, #2
 8006ebe:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006ec2:	687a      	ldr	r2, [r7, #4]
 8006ec4:	4413      	add	r3, r2
 8006ec6:	3304      	adds	r3, #4
 8006ec8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	2202      	movs	r2, #2
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f000 fc1d 	bl	8007716 <USBD_CtlSendData>
              break;
 8006edc:	e06a      	b.n	8006fb4 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006ede:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	da11      	bge.n	8006f0a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006ee6:	7bbb      	ldrb	r3, [r7, #14]
 8006ee8:	f003 020f 	and.w	r2, r3, #15
 8006eec:	6879      	ldr	r1, [r7, #4]
 8006eee:	4613      	mov	r3, r2
 8006ef0:	009b      	lsls	r3, r3, #2
 8006ef2:	4413      	add	r3, r2
 8006ef4:	009b      	lsls	r3, r3, #2
 8006ef6:	440b      	add	r3, r1
 8006ef8:	3324      	adds	r3, #36	; 0x24
 8006efa:	881b      	ldrh	r3, [r3, #0]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d117      	bne.n	8006f30 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8006f00:	6839      	ldr	r1, [r7, #0]
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f000 fb96 	bl	8007634 <USBD_CtlError>
                  break;
 8006f08:	e054      	b.n	8006fb4 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006f0a:	7bbb      	ldrb	r3, [r7, #14]
 8006f0c:	f003 020f 	and.w	r2, r3, #15
 8006f10:	6879      	ldr	r1, [r7, #4]
 8006f12:	4613      	mov	r3, r2
 8006f14:	009b      	lsls	r3, r3, #2
 8006f16:	4413      	add	r3, r2
 8006f18:	009b      	lsls	r3, r3, #2
 8006f1a:	440b      	add	r3, r1
 8006f1c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006f20:	881b      	ldrh	r3, [r3, #0]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d104      	bne.n	8006f30 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8006f26:	6839      	ldr	r1, [r7, #0]
 8006f28:	6878      	ldr	r0, [r7, #4]
 8006f2a:	f000 fb83 	bl	8007634 <USBD_CtlError>
                  break;
 8006f2e:	e041      	b.n	8006fb4 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006f30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	da0b      	bge.n	8006f50 <USBD_StdEPReq+0x23e>
 8006f38:	7bbb      	ldrb	r3, [r7, #14]
 8006f3a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006f3e:	4613      	mov	r3, r2
 8006f40:	009b      	lsls	r3, r3, #2
 8006f42:	4413      	add	r3, r2
 8006f44:	009b      	lsls	r3, r3, #2
 8006f46:	3310      	adds	r3, #16
 8006f48:	687a      	ldr	r2, [r7, #4]
 8006f4a:	4413      	add	r3, r2
 8006f4c:	3304      	adds	r3, #4
 8006f4e:	e00b      	b.n	8006f68 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006f50:	7bbb      	ldrb	r3, [r7, #14]
 8006f52:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006f56:	4613      	mov	r3, r2
 8006f58:	009b      	lsls	r3, r3, #2
 8006f5a:	4413      	add	r3, r2
 8006f5c:	009b      	lsls	r3, r3, #2
 8006f5e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006f62:	687a      	ldr	r2, [r7, #4]
 8006f64:	4413      	add	r3, r2
 8006f66:	3304      	adds	r3, #4
 8006f68:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006f6a:	7bbb      	ldrb	r3, [r7, #14]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d002      	beq.n	8006f76 <USBD_StdEPReq+0x264>
 8006f70:	7bbb      	ldrb	r3, [r7, #14]
 8006f72:	2b80      	cmp	r3, #128	; 0x80
 8006f74:	d103      	bne.n	8006f7e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	601a      	str	r2, [r3, #0]
 8006f7c:	e00e      	b.n	8006f9c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006f7e:	7bbb      	ldrb	r3, [r7, #14]
 8006f80:	4619      	mov	r1, r3
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f000 ff90 	bl	8007ea8 <USBD_LL_IsStallEP>
 8006f88:	4603      	mov	r3, r0
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d003      	beq.n	8006f96 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	2201      	movs	r2, #1
 8006f92:	601a      	str	r2, [r3, #0]
 8006f94:	e002      	b.n	8006f9c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8006f96:	68bb      	ldr	r3, [r7, #8]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	2202      	movs	r2, #2
 8006fa0:	4619      	mov	r1, r3
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f000 fbb7 	bl	8007716 <USBD_CtlSendData>
              break;
 8006fa8:	e004      	b.n	8006fb4 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8006faa:	6839      	ldr	r1, [r7, #0]
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f000 fb41 	bl	8007634 <USBD_CtlError>
              break;
 8006fb2:	bf00      	nop
          }
          break;
 8006fb4:	e004      	b.n	8006fc0 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8006fb6:	6839      	ldr	r1, [r7, #0]
 8006fb8:	6878      	ldr	r0, [r7, #4]
 8006fba:	f000 fb3b 	bl	8007634 <USBD_CtlError>
          break;
 8006fbe:	bf00      	nop
      }
      break;
 8006fc0:	e004      	b.n	8006fcc <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8006fc2:	6839      	ldr	r1, [r7, #0]
 8006fc4:	6878      	ldr	r0, [r7, #4]
 8006fc6:	f000 fb35 	bl	8007634 <USBD_CtlError>
      break;
 8006fca:	bf00      	nop
  }

  return ret;
 8006fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3710      	adds	r7, #16
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}
	...

08006fd8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b084      	sub	sp, #16
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006fea:	2300      	movs	r3, #0
 8006fec:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	885b      	ldrh	r3, [r3, #2]
 8006ff2:	0a1b      	lsrs	r3, r3, #8
 8006ff4:	b29b      	uxth	r3, r3
 8006ff6:	3b01      	subs	r3, #1
 8006ff8:	2b06      	cmp	r3, #6
 8006ffa:	f200 8128 	bhi.w	800724e <USBD_GetDescriptor+0x276>
 8006ffe:	a201      	add	r2, pc, #4	; (adr r2, 8007004 <USBD_GetDescriptor+0x2c>)
 8007000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007004:	08007021 	.word	0x08007021
 8007008:	08007039 	.word	0x08007039
 800700c:	08007079 	.word	0x08007079
 8007010:	0800724f 	.word	0x0800724f
 8007014:	0800724f 	.word	0x0800724f
 8007018:	080071ef 	.word	0x080071ef
 800701c:	0800721b 	.word	0x0800721b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	687a      	ldr	r2, [r7, #4]
 800702a:	7c12      	ldrb	r2, [r2, #16]
 800702c:	f107 0108 	add.w	r1, r7, #8
 8007030:	4610      	mov	r0, r2
 8007032:	4798      	blx	r3
 8007034:	60f8      	str	r0, [r7, #12]
      break;
 8007036:	e112      	b.n	800725e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	7c1b      	ldrb	r3, [r3, #16]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d10d      	bne.n	800705c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007048:	f107 0208 	add.w	r2, r7, #8
 800704c:	4610      	mov	r0, r2
 800704e:	4798      	blx	r3
 8007050:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	3301      	adds	r3, #1
 8007056:	2202      	movs	r2, #2
 8007058:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800705a:	e100      	b.n	800725e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007064:	f107 0208 	add.w	r2, r7, #8
 8007068:	4610      	mov	r0, r2
 800706a:	4798      	blx	r3
 800706c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	3301      	adds	r3, #1
 8007072:	2202      	movs	r2, #2
 8007074:	701a      	strb	r2, [r3, #0]
      break;
 8007076:	e0f2      	b.n	800725e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	885b      	ldrh	r3, [r3, #2]
 800707c:	b2db      	uxtb	r3, r3
 800707e:	2b05      	cmp	r3, #5
 8007080:	f200 80ac 	bhi.w	80071dc <USBD_GetDescriptor+0x204>
 8007084:	a201      	add	r2, pc, #4	; (adr r2, 800708c <USBD_GetDescriptor+0xb4>)
 8007086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800708a:	bf00      	nop
 800708c:	080070a5 	.word	0x080070a5
 8007090:	080070d9 	.word	0x080070d9
 8007094:	0800710d 	.word	0x0800710d
 8007098:	08007141 	.word	0x08007141
 800709c:	08007175 	.word	0x08007175
 80070a0:	080071a9 	.word	0x080071a9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d00b      	beq.n	80070c8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	687a      	ldr	r2, [r7, #4]
 80070ba:	7c12      	ldrb	r2, [r2, #16]
 80070bc:	f107 0108 	add.w	r1, r7, #8
 80070c0:	4610      	mov	r0, r2
 80070c2:	4798      	blx	r3
 80070c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80070c6:	e091      	b.n	80071ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80070c8:	6839      	ldr	r1, [r7, #0]
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f000 fab2 	bl	8007634 <USBD_CtlError>
            err++;
 80070d0:	7afb      	ldrb	r3, [r7, #11]
 80070d2:	3301      	adds	r3, #1
 80070d4:	72fb      	strb	r3, [r7, #11]
          break;
 80070d6:	e089      	b.n	80071ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80070de:	689b      	ldr	r3, [r3, #8]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d00b      	beq.n	80070fc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80070ea:	689b      	ldr	r3, [r3, #8]
 80070ec:	687a      	ldr	r2, [r7, #4]
 80070ee:	7c12      	ldrb	r2, [r2, #16]
 80070f0:	f107 0108 	add.w	r1, r7, #8
 80070f4:	4610      	mov	r0, r2
 80070f6:	4798      	blx	r3
 80070f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80070fa:	e077      	b.n	80071ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80070fc:	6839      	ldr	r1, [r7, #0]
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f000 fa98 	bl	8007634 <USBD_CtlError>
            err++;
 8007104:	7afb      	ldrb	r3, [r7, #11]
 8007106:	3301      	adds	r3, #1
 8007108:	72fb      	strb	r3, [r7, #11]
          break;
 800710a:	e06f      	b.n	80071ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007112:	68db      	ldr	r3, [r3, #12]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d00b      	beq.n	8007130 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800711e:	68db      	ldr	r3, [r3, #12]
 8007120:	687a      	ldr	r2, [r7, #4]
 8007122:	7c12      	ldrb	r2, [r2, #16]
 8007124:	f107 0108 	add.w	r1, r7, #8
 8007128:	4610      	mov	r0, r2
 800712a:	4798      	blx	r3
 800712c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800712e:	e05d      	b.n	80071ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007130:	6839      	ldr	r1, [r7, #0]
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f000 fa7e 	bl	8007634 <USBD_CtlError>
            err++;
 8007138:	7afb      	ldrb	r3, [r7, #11]
 800713a:	3301      	adds	r3, #1
 800713c:	72fb      	strb	r3, [r7, #11]
          break;
 800713e:	e055      	b.n	80071ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007146:	691b      	ldr	r3, [r3, #16]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d00b      	beq.n	8007164 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007152:	691b      	ldr	r3, [r3, #16]
 8007154:	687a      	ldr	r2, [r7, #4]
 8007156:	7c12      	ldrb	r2, [r2, #16]
 8007158:	f107 0108 	add.w	r1, r7, #8
 800715c:	4610      	mov	r0, r2
 800715e:	4798      	blx	r3
 8007160:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007162:	e043      	b.n	80071ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007164:	6839      	ldr	r1, [r7, #0]
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f000 fa64 	bl	8007634 <USBD_CtlError>
            err++;
 800716c:	7afb      	ldrb	r3, [r7, #11]
 800716e:	3301      	adds	r3, #1
 8007170:	72fb      	strb	r3, [r7, #11]
          break;
 8007172:	e03b      	b.n	80071ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800717a:	695b      	ldr	r3, [r3, #20]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d00b      	beq.n	8007198 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007186:	695b      	ldr	r3, [r3, #20]
 8007188:	687a      	ldr	r2, [r7, #4]
 800718a:	7c12      	ldrb	r2, [r2, #16]
 800718c:	f107 0108 	add.w	r1, r7, #8
 8007190:	4610      	mov	r0, r2
 8007192:	4798      	blx	r3
 8007194:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007196:	e029      	b.n	80071ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007198:	6839      	ldr	r1, [r7, #0]
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f000 fa4a 	bl	8007634 <USBD_CtlError>
            err++;
 80071a0:	7afb      	ldrb	r3, [r7, #11]
 80071a2:	3301      	adds	r3, #1
 80071a4:	72fb      	strb	r3, [r7, #11]
          break;
 80071a6:	e021      	b.n	80071ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071ae:	699b      	ldr	r3, [r3, #24]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d00b      	beq.n	80071cc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071ba:	699b      	ldr	r3, [r3, #24]
 80071bc:	687a      	ldr	r2, [r7, #4]
 80071be:	7c12      	ldrb	r2, [r2, #16]
 80071c0:	f107 0108 	add.w	r1, r7, #8
 80071c4:	4610      	mov	r0, r2
 80071c6:	4798      	blx	r3
 80071c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80071ca:	e00f      	b.n	80071ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80071cc:	6839      	ldr	r1, [r7, #0]
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f000 fa30 	bl	8007634 <USBD_CtlError>
            err++;
 80071d4:	7afb      	ldrb	r3, [r7, #11]
 80071d6:	3301      	adds	r3, #1
 80071d8:	72fb      	strb	r3, [r7, #11]
          break;
 80071da:	e007      	b.n	80071ec <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80071dc:	6839      	ldr	r1, [r7, #0]
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f000 fa28 	bl	8007634 <USBD_CtlError>
          err++;
 80071e4:	7afb      	ldrb	r3, [r7, #11]
 80071e6:	3301      	adds	r3, #1
 80071e8:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 80071ea:	bf00      	nop
      }
      break;
 80071ec:	e037      	b.n	800725e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	7c1b      	ldrb	r3, [r3, #16]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d109      	bne.n	800720a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80071fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071fe:	f107 0208 	add.w	r2, r7, #8
 8007202:	4610      	mov	r0, r2
 8007204:	4798      	blx	r3
 8007206:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007208:	e029      	b.n	800725e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800720a:	6839      	ldr	r1, [r7, #0]
 800720c:	6878      	ldr	r0, [r7, #4]
 800720e:	f000 fa11 	bl	8007634 <USBD_CtlError>
        err++;
 8007212:	7afb      	ldrb	r3, [r7, #11]
 8007214:	3301      	adds	r3, #1
 8007216:	72fb      	strb	r3, [r7, #11]
      break;
 8007218:	e021      	b.n	800725e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	7c1b      	ldrb	r3, [r3, #16]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d10d      	bne.n	800723e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800722a:	f107 0208 	add.w	r2, r7, #8
 800722e:	4610      	mov	r0, r2
 8007230:	4798      	blx	r3
 8007232:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	3301      	adds	r3, #1
 8007238:	2207      	movs	r2, #7
 800723a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800723c:	e00f      	b.n	800725e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800723e:	6839      	ldr	r1, [r7, #0]
 8007240:	6878      	ldr	r0, [r7, #4]
 8007242:	f000 f9f7 	bl	8007634 <USBD_CtlError>
        err++;
 8007246:	7afb      	ldrb	r3, [r7, #11]
 8007248:	3301      	adds	r3, #1
 800724a:	72fb      	strb	r3, [r7, #11]
      break;
 800724c:	e007      	b.n	800725e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800724e:	6839      	ldr	r1, [r7, #0]
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f000 f9ef 	bl	8007634 <USBD_CtlError>
      err++;
 8007256:	7afb      	ldrb	r3, [r7, #11]
 8007258:	3301      	adds	r3, #1
 800725a:	72fb      	strb	r3, [r7, #11]
      break;
 800725c:	bf00      	nop
  }

  if (err != 0U)
 800725e:	7afb      	ldrb	r3, [r7, #11]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d11e      	bne.n	80072a2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	88db      	ldrh	r3, [r3, #6]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d016      	beq.n	800729a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800726c:	893b      	ldrh	r3, [r7, #8]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d00e      	beq.n	8007290 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	88da      	ldrh	r2, [r3, #6]
 8007276:	893b      	ldrh	r3, [r7, #8]
 8007278:	4293      	cmp	r3, r2
 800727a:	bf28      	it	cs
 800727c:	4613      	movcs	r3, r2
 800727e:	b29b      	uxth	r3, r3
 8007280:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007282:	893b      	ldrh	r3, [r7, #8]
 8007284:	461a      	mov	r2, r3
 8007286:	68f9      	ldr	r1, [r7, #12]
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f000 fa44 	bl	8007716 <USBD_CtlSendData>
 800728e:	e009      	b.n	80072a4 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007290:	6839      	ldr	r1, [r7, #0]
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	f000 f9ce 	bl	8007634 <USBD_CtlError>
 8007298:	e004      	b.n	80072a4 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800729a:	6878      	ldr	r0, [r7, #4]
 800729c:	f000 fa78 	bl	8007790 <USBD_CtlSendStatus>
 80072a0:	e000      	b.n	80072a4 <USBD_GetDescriptor+0x2cc>
    return;
 80072a2:	bf00      	nop
  }
}
 80072a4:	3710      	adds	r7, #16
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}
 80072aa:	bf00      	nop

080072ac <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b084      	sub	sp, #16
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
 80072b4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	889b      	ldrh	r3, [r3, #4]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d131      	bne.n	8007322 <USBD_SetAddress+0x76>
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	88db      	ldrh	r3, [r3, #6]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d12d      	bne.n	8007322 <USBD_SetAddress+0x76>
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	885b      	ldrh	r3, [r3, #2]
 80072ca:	2b7f      	cmp	r3, #127	; 0x7f
 80072cc:	d829      	bhi.n	8007322 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	885b      	ldrh	r3, [r3, #2]
 80072d2:	b2db      	uxtb	r3, r3
 80072d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072d8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80072e0:	b2db      	uxtb	r3, r3
 80072e2:	2b03      	cmp	r3, #3
 80072e4:	d104      	bne.n	80072f0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80072e6:	6839      	ldr	r1, [r7, #0]
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f000 f9a3 	bl	8007634 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072ee:	e01d      	b.n	800732c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	7bfa      	ldrb	r2, [r7, #15]
 80072f4:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80072f8:	7bfb      	ldrb	r3, [r7, #15]
 80072fa:	4619      	mov	r1, r3
 80072fc:	6878      	ldr	r0, [r7, #4]
 80072fe:	f000 fdff 	bl	8007f00 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 fa44 	bl	8007790 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007308:	7bfb      	ldrb	r3, [r7, #15]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d004      	beq.n	8007318 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2202      	movs	r2, #2
 8007312:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007316:	e009      	b.n	800732c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2201      	movs	r2, #1
 800731c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007320:	e004      	b.n	800732c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007322:	6839      	ldr	r1, [r7, #0]
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f000 f985 	bl	8007634 <USBD_CtlError>
  }
}
 800732a:	bf00      	nop
 800732c:	bf00      	nop
 800732e:	3710      	adds	r7, #16
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}

08007334 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b084      	sub	sp, #16
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
 800733c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800733e:	2300      	movs	r3, #0
 8007340:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	885b      	ldrh	r3, [r3, #2]
 8007346:	b2da      	uxtb	r2, r3
 8007348:	4b4c      	ldr	r3, [pc, #304]	; (800747c <USBD_SetConfig+0x148>)
 800734a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800734c:	4b4b      	ldr	r3, [pc, #300]	; (800747c <USBD_SetConfig+0x148>)
 800734e:	781b      	ldrb	r3, [r3, #0]
 8007350:	2b01      	cmp	r3, #1
 8007352:	d905      	bls.n	8007360 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007354:	6839      	ldr	r1, [r7, #0]
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	f000 f96c 	bl	8007634 <USBD_CtlError>
    return USBD_FAIL;
 800735c:	2303      	movs	r3, #3
 800735e:	e088      	b.n	8007472 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007366:	b2db      	uxtb	r3, r3
 8007368:	2b02      	cmp	r3, #2
 800736a:	d002      	beq.n	8007372 <USBD_SetConfig+0x3e>
 800736c:	2b03      	cmp	r3, #3
 800736e:	d025      	beq.n	80073bc <USBD_SetConfig+0x88>
 8007370:	e071      	b.n	8007456 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007372:	4b42      	ldr	r3, [pc, #264]	; (800747c <USBD_SetConfig+0x148>)
 8007374:	781b      	ldrb	r3, [r3, #0]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d01c      	beq.n	80073b4 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800737a:	4b40      	ldr	r3, [pc, #256]	; (800747c <USBD_SetConfig+0x148>)
 800737c:	781b      	ldrb	r3, [r3, #0]
 800737e:	461a      	mov	r2, r3
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007384:	4b3d      	ldr	r3, [pc, #244]	; (800747c <USBD_SetConfig+0x148>)
 8007386:	781b      	ldrb	r3, [r3, #0]
 8007388:	4619      	mov	r1, r3
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f7ff f948 	bl	8006620 <USBD_SetClassConfig>
 8007390:	4603      	mov	r3, r0
 8007392:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007394:	7bfb      	ldrb	r3, [r7, #15]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d004      	beq.n	80073a4 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800739a:	6839      	ldr	r1, [r7, #0]
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f000 f949 	bl	8007634 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80073a2:	e065      	b.n	8007470 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f000 f9f3 	bl	8007790 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2203      	movs	r2, #3
 80073ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80073b2:	e05d      	b.n	8007470 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80073b4:	6878      	ldr	r0, [r7, #4]
 80073b6:	f000 f9eb 	bl	8007790 <USBD_CtlSendStatus>
      break;
 80073ba:	e059      	b.n	8007470 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80073bc:	4b2f      	ldr	r3, [pc, #188]	; (800747c <USBD_SetConfig+0x148>)
 80073be:	781b      	ldrb	r3, [r3, #0]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d112      	bne.n	80073ea <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2202      	movs	r2, #2
 80073c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80073cc:	4b2b      	ldr	r3, [pc, #172]	; (800747c <USBD_SetConfig+0x148>)
 80073ce:	781b      	ldrb	r3, [r3, #0]
 80073d0:	461a      	mov	r2, r3
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80073d6:	4b29      	ldr	r3, [pc, #164]	; (800747c <USBD_SetConfig+0x148>)
 80073d8:	781b      	ldrb	r3, [r3, #0]
 80073da:	4619      	mov	r1, r3
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f7ff f93b 	bl	8006658 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f000 f9d4 	bl	8007790 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80073e8:	e042      	b.n	8007470 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 80073ea:	4b24      	ldr	r3, [pc, #144]	; (800747c <USBD_SetConfig+0x148>)
 80073ec:	781b      	ldrb	r3, [r3, #0]
 80073ee:	461a      	mov	r2, r3
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	429a      	cmp	r2, r3
 80073f6:	d02a      	beq.n	800744e <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	b2db      	uxtb	r3, r3
 80073fe:	4619      	mov	r1, r3
 8007400:	6878      	ldr	r0, [r7, #4]
 8007402:	f7ff f929 	bl	8006658 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007406:	4b1d      	ldr	r3, [pc, #116]	; (800747c <USBD_SetConfig+0x148>)
 8007408:	781b      	ldrb	r3, [r3, #0]
 800740a:	461a      	mov	r2, r3
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007410:	4b1a      	ldr	r3, [pc, #104]	; (800747c <USBD_SetConfig+0x148>)
 8007412:	781b      	ldrb	r3, [r3, #0]
 8007414:	4619      	mov	r1, r3
 8007416:	6878      	ldr	r0, [r7, #4]
 8007418:	f7ff f902 	bl	8006620 <USBD_SetClassConfig>
 800741c:	4603      	mov	r3, r0
 800741e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007420:	7bfb      	ldrb	r3, [r7, #15]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d00f      	beq.n	8007446 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8007426:	6839      	ldr	r1, [r7, #0]
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f000 f903 	bl	8007634 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	b2db      	uxtb	r3, r3
 8007434:	4619      	mov	r1, r3
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	f7ff f90e 	bl	8006658 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2202      	movs	r2, #2
 8007440:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007444:	e014      	b.n	8007470 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8007446:	6878      	ldr	r0, [r7, #4]
 8007448:	f000 f9a2 	bl	8007790 <USBD_CtlSendStatus>
      break;
 800744c:	e010      	b.n	8007470 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f000 f99e 	bl	8007790 <USBD_CtlSendStatus>
      break;
 8007454:	e00c      	b.n	8007470 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007456:	6839      	ldr	r1, [r7, #0]
 8007458:	6878      	ldr	r0, [r7, #4]
 800745a:	f000 f8eb 	bl	8007634 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800745e:	4b07      	ldr	r3, [pc, #28]	; (800747c <USBD_SetConfig+0x148>)
 8007460:	781b      	ldrb	r3, [r3, #0]
 8007462:	4619      	mov	r1, r3
 8007464:	6878      	ldr	r0, [r7, #4]
 8007466:	f7ff f8f7 	bl	8006658 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800746a:	2303      	movs	r3, #3
 800746c:	73fb      	strb	r3, [r7, #15]
      break;
 800746e:	bf00      	nop
  }

  return ret;
 8007470:	7bfb      	ldrb	r3, [r7, #15]
}
 8007472:	4618      	mov	r0, r3
 8007474:	3710      	adds	r7, #16
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}
 800747a:	bf00      	nop
 800747c:	20000730 	.word	0x20000730

08007480 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b082      	sub	sp, #8
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
 8007488:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	88db      	ldrh	r3, [r3, #6]
 800748e:	2b01      	cmp	r3, #1
 8007490:	d004      	beq.n	800749c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007492:	6839      	ldr	r1, [r7, #0]
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f000 f8cd 	bl	8007634 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800749a:	e023      	b.n	80074e4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80074a2:	b2db      	uxtb	r3, r3
 80074a4:	2b02      	cmp	r3, #2
 80074a6:	dc02      	bgt.n	80074ae <USBD_GetConfig+0x2e>
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	dc03      	bgt.n	80074b4 <USBD_GetConfig+0x34>
 80074ac:	e015      	b.n	80074da <USBD_GetConfig+0x5a>
 80074ae:	2b03      	cmp	r3, #3
 80074b0:	d00b      	beq.n	80074ca <USBD_GetConfig+0x4a>
 80074b2:	e012      	b.n	80074da <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	3308      	adds	r3, #8
 80074be:	2201      	movs	r2, #1
 80074c0:	4619      	mov	r1, r3
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f000 f927 	bl	8007716 <USBD_CtlSendData>
        break;
 80074c8:	e00c      	b.n	80074e4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	3304      	adds	r3, #4
 80074ce:	2201      	movs	r2, #1
 80074d0:	4619      	mov	r1, r3
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f000 f91f 	bl	8007716 <USBD_CtlSendData>
        break;
 80074d8:	e004      	b.n	80074e4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80074da:	6839      	ldr	r1, [r7, #0]
 80074dc:	6878      	ldr	r0, [r7, #4]
 80074de:	f000 f8a9 	bl	8007634 <USBD_CtlError>
        break;
 80074e2:	bf00      	nop
}
 80074e4:	bf00      	nop
 80074e6:	3708      	adds	r7, #8
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}

080074ec <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b082      	sub	sp, #8
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
 80074f4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80074fc:	b2db      	uxtb	r3, r3
 80074fe:	3b01      	subs	r3, #1
 8007500:	2b02      	cmp	r3, #2
 8007502:	d81e      	bhi.n	8007542 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	88db      	ldrh	r3, [r3, #6]
 8007508:	2b02      	cmp	r3, #2
 800750a:	d004      	beq.n	8007516 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800750c:	6839      	ldr	r1, [r7, #0]
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f000 f890 	bl	8007634 <USBD_CtlError>
        break;
 8007514:	e01a      	b.n	800754c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2201      	movs	r2, #1
 800751a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8007522:	2b00      	cmp	r3, #0
 8007524:	d005      	beq.n	8007532 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	68db      	ldr	r3, [r3, #12]
 800752a:	f043 0202 	orr.w	r2, r3, #2
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	330c      	adds	r3, #12
 8007536:	2202      	movs	r2, #2
 8007538:	4619      	mov	r1, r3
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f000 f8eb 	bl	8007716 <USBD_CtlSendData>
      break;
 8007540:	e004      	b.n	800754c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8007542:	6839      	ldr	r1, [r7, #0]
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f000 f875 	bl	8007634 <USBD_CtlError>
      break;
 800754a:	bf00      	nop
  }
}
 800754c:	bf00      	nop
 800754e:	3708      	adds	r7, #8
 8007550:	46bd      	mov	sp, r7
 8007552:	bd80      	pop	{r7, pc}

08007554 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b082      	sub	sp, #8
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
 800755c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	885b      	ldrh	r3, [r3, #2]
 8007562:	2b01      	cmp	r3, #1
 8007564:	d106      	bne.n	8007574 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2201      	movs	r2, #1
 800756a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f000 f90e 	bl	8007790 <USBD_CtlSendStatus>
  }
}
 8007574:	bf00      	nop
 8007576:	3708      	adds	r7, #8
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}

0800757c <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b082      	sub	sp, #8
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
 8007584:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800758c:	b2db      	uxtb	r3, r3
 800758e:	3b01      	subs	r3, #1
 8007590:	2b02      	cmp	r3, #2
 8007592:	d80b      	bhi.n	80075ac <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	885b      	ldrh	r3, [r3, #2]
 8007598:	2b01      	cmp	r3, #1
 800759a:	d10c      	bne.n	80075b6 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2200      	movs	r2, #0
 80075a0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80075a4:	6878      	ldr	r0, [r7, #4]
 80075a6:	f000 f8f3 	bl	8007790 <USBD_CtlSendStatus>
      }
      break;
 80075aa:	e004      	b.n	80075b6 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80075ac:	6839      	ldr	r1, [r7, #0]
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f000 f840 	bl	8007634 <USBD_CtlError>
      break;
 80075b4:	e000      	b.n	80075b8 <USBD_ClrFeature+0x3c>
      break;
 80075b6:	bf00      	nop
  }
}
 80075b8:	bf00      	nop
 80075ba:	3708      	adds	r7, #8
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}

080075c0 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b084      	sub	sp, #16
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
 80075c8:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	781a      	ldrb	r2, [r3, #0]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	3301      	adds	r3, #1
 80075da:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	781a      	ldrb	r2, [r3, #0]
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	3301      	adds	r3, #1
 80075e8:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80075ea:	68f8      	ldr	r0, [r7, #12]
 80075ec:	f7ff fabb 	bl	8006b66 <SWAPBYTE>
 80075f0:	4603      	mov	r3, r0
 80075f2:	461a      	mov	r2, r3
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	3301      	adds	r3, #1
 80075fc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	3301      	adds	r3, #1
 8007602:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8007604:	68f8      	ldr	r0, [r7, #12]
 8007606:	f7ff faae 	bl	8006b66 <SWAPBYTE>
 800760a:	4603      	mov	r3, r0
 800760c:	461a      	mov	r2, r3
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	3301      	adds	r3, #1
 8007616:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	3301      	adds	r3, #1
 800761c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800761e:	68f8      	ldr	r0, [r7, #12]
 8007620:	f7ff faa1 	bl	8006b66 <SWAPBYTE>
 8007624:	4603      	mov	r3, r0
 8007626:	461a      	mov	r2, r3
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	80da      	strh	r2, [r3, #6]
}
 800762c:	bf00      	nop
 800762e:	3710      	adds	r7, #16
 8007630:	46bd      	mov	sp, r7
 8007632:	bd80      	pop	{r7, pc}

08007634 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b082      	sub	sp, #8
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
 800763c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800763e:	2180      	movs	r1, #128	; 0x80
 8007640:	6878      	ldr	r0, [r7, #4]
 8007642:	f000 fbf3 	bl	8007e2c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007646:	2100      	movs	r1, #0
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f000 fbef 	bl	8007e2c <USBD_LL_StallEP>
}
 800764e:	bf00      	nop
 8007650:	3708      	adds	r7, #8
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}

08007656 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007656:	b580      	push	{r7, lr}
 8007658:	b086      	sub	sp, #24
 800765a:	af00      	add	r7, sp, #0
 800765c:	60f8      	str	r0, [r7, #12]
 800765e:	60b9      	str	r1, [r7, #8]
 8007660:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007662:	2300      	movs	r3, #0
 8007664:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d036      	beq.n	80076da <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8007670:	6938      	ldr	r0, [r7, #16]
 8007672:	f000 f836 	bl	80076e2 <USBD_GetLen>
 8007676:	4603      	mov	r3, r0
 8007678:	3301      	adds	r3, #1
 800767a:	b29b      	uxth	r3, r3
 800767c:	005b      	lsls	r3, r3, #1
 800767e:	b29a      	uxth	r2, r3
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007684:	7dfb      	ldrb	r3, [r7, #23]
 8007686:	68ba      	ldr	r2, [r7, #8]
 8007688:	4413      	add	r3, r2
 800768a:	687a      	ldr	r2, [r7, #4]
 800768c:	7812      	ldrb	r2, [r2, #0]
 800768e:	701a      	strb	r2, [r3, #0]
  idx++;
 8007690:	7dfb      	ldrb	r3, [r7, #23]
 8007692:	3301      	adds	r3, #1
 8007694:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007696:	7dfb      	ldrb	r3, [r7, #23]
 8007698:	68ba      	ldr	r2, [r7, #8]
 800769a:	4413      	add	r3, r2
 800769c:	2203      	movs	r2, #3
 800769e:	701a      	strb	r2, [r3, #0]
  idx++;
 80076a0:	7dfb      	ldrb	r3, [r7, #23]
 80076a2:	3301      	adds	r3, #1
 80076a4:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80076a6:	e013      	b.n	80076d0 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80076a8:	7dfb      	ldrb	r3, [r7, #23]
 80076aa:	68ba      	ldr	r2, [r7, #8]
 80076ac:	4413      	add	r3, r2
 80076ae:	693a      	ldr	r2, [r7, #16]
 80076b0:	7812      	ldrb	r2, [r2, #0]
 80076b2:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80076b4:	693b      	ldr	r3, [r7, #16]
 80076b6:	3301      	adds	r3, #1
 80076b8:	613b      	str	r3, [r7, #16]
    idx++;
 80076ba:	7dfb      	ldrb	r3, [r7, #23]
 80076bc:	3301      	adds	r3, #1
 80076be:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80076c0:	7dfb      	ldrb	r3, [r7, #23]
 80076c2:	68ba      	ldr	r2, [r7, #8]
 80076c4:	4413      	add	r3, r2
 80076c6:	2200      	movs	r2, #0
 80076c8:	701a      	strb	r2, [r3, #0]
    idx++;
 80076ca:	7dfb      	ldrb	r3, [r7, #23]
 80076cc:	3301      	adds	r3, #1
 80076ce:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80076d0:	693b      	ldr	r3, [r7, #16]
 80076d2:	781b      	ldrb	r3, [r3, #0]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d1e7      	bne.n	80076a8 <USBD_GetString+0x52>
 80076d8:	e000      	b.n	80076dc <USBD_GetString+0x86>
    return;
 80076da:	bf00      	nop
  }
}
 80076dc:	3718      	adds	r7, #24
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}

080076e2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80076e2:	b480      	push	{r7}
 80076e4:	b085      	sub	sp, #20
 80076e6:	af00      	add	r7, sp, #0
 80076e8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80076ea:	2300      	movs	r3, #0
 80076ec:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80076f2:	e005      	b.n	8007700 <USBD_GetLen+0x1e>
  {
    len++;
 80076f4:	7bfb      	ldrb	r3, [r7, #15]
 80076f6:	3301      	adds	r3, #1
 80076f8:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	3301      	adds	r3, #1
 80076fe:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	781b      	ldrb	r3, [r3, #0]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d1f5      	bne.n	80076f4 <USBD_GetLen+0x12>
  }

  return len;
 8007708:	7bfb      	ldrb	r3, [r7, #15]
}
 800770a:	4618      	mov	r0, r3
 800770c:	3714      	adds	r7, #20
 800770e:	46bd      	mov	sp, r7
 8007710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007714:	4770      	bx	lr

08007716 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007716:	b580      	push	{r7, lr}
 8007718:	b084      	sub	sp, #16
 800771a:	af00      	add	r7, sp, #0
 800771c:	60f8      	str	r0, [r7, #12]
 800771e:	60b9      	str	r1, [r7, #8]
 8007720:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	2202      	movs	r2, #2
 8007726:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	687a      	ldr	r2, [r7, #4]
 800772e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	687a      	ldr	r2, [r7, #4]
 8007734:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	68ba      	ldr	r2, [r7, #8]
 800773a:	2100      	movs	r1, #0
 800773c:	68f8      	ldr	r0, [r7, #12]
 800773e:	f000 fbfe 	bl	8007f3e <USBD_LL_Transmit>

  return USBD_OK;
 8007742:	2300      	movs	r3, #0
}
 8007744:	4618      	mov	r0, r3
 8007746:	3710      	adds	r7, #16
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}

0800774c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b084      	sub	sp, #16
 8007750:	af00      	add	r7, sp, #0
 8007752:	60f8      	str	r0, [r7, #12]
 8007754:	60b9      	str	r1, [r7, #8]
 8007756:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	68ba      	ldr	r2, [r7, #8]
 800775c:	2100      	movs	r1, #0
 800775e:	68f8      	ldr	r0, [r7, #12]
 8007760:	f000 fbed 	bl	8007f3e <USBD_LL_Transmit>

  return USBD_OK;
 8007764:	2300      	movs	r3, #0
}
 8007766:	4618      	mov	r0, r3
 8007768:	3710      	adds	r7, #16
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}

0800776e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800776e:	b580      	push	{r7, lr}
 8007770:	b084      	sub	sp, #16
 8007772:	af00      	add	r7, sp, #0
 8007774:	60f8      	str	r0, [r7, #12]
 8007776:	60b9      	str	r1, [r7, #8]
 8007778:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	68ba      	ldr	r2, [r7, #8]
 800777e:	2100      	movs	r1, #0
 8007780:	68f8      	ldr	r0, [r7, #12]
 8007782:	f000 fbfd 	bl	8007f80 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007786:	2300      	movs	r3, #0
}
 8007788:	4618      	mov	r0, r3
 800778a:	3710      	adds	r7, #16
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}

08007790 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b082      	sub	sp, #8
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2204      	movs	r2, #4
 800779c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80077a0:	2300      	movs	r3, #0
 80077a2:	2200      	movs	r2, #0
 80077a4:	2100      	movs	r1, #0
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f000 fbc9 	bl	8007f3e <USBD_LL_Transmit>

  return USBD_OK;
 80077ac:	2300      	movs	r3, #0
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3708      	adds	r7, #8
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}

080077b6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80077b6:	b580      	push	{r7, lr}
 80077b8:	b082      	sub	sp, #8
 80077ba:	af00      	add	r7, sp, #0
 80077bc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2205      	movs	r2, #5
 80077c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80077c6:	2300      	movs	r3, #0
 80077c8:	2200      	movs	r2, #0
 80077ca:	2100      	movs	r1, #0
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f000 fbd7 	bl	8007f80 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80077d2:	2300      	movs	r3, #0
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	3708      	adds	r7, #8
 80077d8:	46bd      	mov	sp, r7
 80077da:	bd80      	pop	{r7, pc}

080077dc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80077e0:	2200      	movs	r2, #0
 80077e2:	490e      	ldr	r1, [pc, #56]	; (800781c <MX_USB_DEVICE_Init+0x40>)
 80077e4:	480e      	ldr	r0, [pc, #56]	; (8007820 <MX_USB_DEVICE_Init+0x44>)
 80077e6:	f7fe fead 	bl	8006544 <USBD_Init>
 80077ea:	4603      	mov	r3, r0
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d001      	beq.n	80077f4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80077f0:	f7f9 fa16 	bl	8000c20 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 80077f4:	490b      	ldr	r1, [pc, #44]	; (8007824 <MX_USB_DEVICE_Init+0x48>)
 80077f6:	480a      	ldr	r0, [pc, #40]	; (8007820 <MX_USB_DEVICE_Init+0x44>)
 80077f8:	f7fe fed4 	bl	80065a4 <USBD_RegisterClass>
 80077fc:	4603      	mov	r3, r0
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d001      	beq.n	8007806 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007802:	f7f9 fa0d 	bl	8000c20 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007806:	4806      	ldr	r0, [pc, #24]	; (8007820 <MX_USB_DEVICE_Init+0x44>)
 8007808:	f7fe fef3 	bl	80065f2 <USBD_Start>
 800780c:	4603      	mov	r3, r0
 800780e:	2b00      	cmp	r3, #0
 8007810:	d001      	beq.n	8007816 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 8007812:	f7f9 fa05 	bl	8000c20 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007816:	bf00      	nop
 8007818:	bd80      	pop	{r7, pc}
 800781a:	bf00      	nop
 800781c:	20000148 	.word	0x20000148
 8007820:	20000734 	.word	0x20000734
 8007824:	2000004c 	.word	0x2000004c

08007828 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007828:	b480      	push	{r7}
 800782a:	b083      	sub	sp, #12
 800782c:	af00      	add	r7, sp, #0
 800782e:	4603      	mov	r3, r0
 8007830:	6039      	str	r1, [r7, #0]
 8007832:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	2212      	movs	r2, #18
 8007838:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800783a:	4b03      	ldr	r3, [pc, #12]	; (8007848 <USBD_FS_DeviceDescriptor+0x20>)
}
 800783c:	4618      	mov	r0, r3
 800783e:	370c      	adds	r7, #12
 8007840:	46bd      	mov	sp, r7
 8007842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007846:	4770      	bx	lr
 8007848:	20000164 	.word	0x20000164

0800784c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800784c:	b480      	push	{r7}
 800784e:	b083      	sub	sp, #12
 8007850:	af00      	add	r7, sp, #0
 8007852:	4603      	mov	r3, r0
 8007854:	6039      	str	r1, [r7, #0]
 8007856:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	2204      	movs	r2, #4
 800785c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800785e:	4b03      	ldr	r3, [pc, #12]	; (800786c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007860:	4618      	mov	r0, r3
 8007862:	370c      	adds	r7, #12
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr
 800786c:	20000178 	.word	0x20000178

08007870 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b082      	sub	sp, #8
 8007874:	af00      	add	r7, sp, #0
 8007876:	4603      	mov	r3, r0
 8007878:	6039      	str	r1, [r7, #0]
 800787a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800787c:	79fb      	ldrb	r3, [r7, #7]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d105      	bne.n	800788e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007882:	683a      	ldr	r2, [r7, #0]
 8007884:	4907      	ldr	r1, [pc, #28]	; (80078a4 <USBD_FS_ProductStrDescriptor+0x34>)
 8007886:	4808      	ldr	r0, [pc, #32]	; (80078a8 <USBD_FS_ProductStrDescriptor+0x38>)
 8007888:	f7ff fee5 	bl	8007656 <USBD_GetString>
 800788c:	e004      	b.n	8007898 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800788e:	683a      	ldr	r2, [r7, #0]
 8007890:	4904      	ldr	r1, [pc, #16]	; (80078a4 <USBD_FS_ProductStrDescriptor+0x34>)
 8007892:	4805      	ldr	r0, [pc, #20]	; (80078a8 <USBD_FS_ProductStrDescriptor+0x38>)
 8007894:	f7ff fedf 	bl	8007656 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007898:	4b02      	ldr	r3, [pc, #8]	; (80078a4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800789a:	4618      	mov	r0, r3
 800789c:	3708      	adds	r7, #8
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}
 80078a2:	bf00      	nop
 80078a4:	20000a04 	.word	0x20000a04
 80078a8:	080089f8 	.word	0x080089f8

080078ac <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b082      	sub	sp, #8
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	4603      	mov	r3, r0
 80078b4:	6039      	str	r1, [r7, #0]
 80078b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80078b8:	683a      	ldr	r2, [r7, #0]
 80078ba:	4904      	ldr	r1, [pc, #16]	; (80078cc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80078bc:	4804      	ldr	r0, [pc, #16]	; (80078d0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80078be:	f7ff feca 	bl	8007656 <USBD_GetString>
  return USBD_StrDesc;
 80078c2:	4b02      	ldr	r3, [pc, #8]	; (80078cc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	3708      	adds	r7, #8
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}
 80078cc:	20000a04 	.word	0x20000a04
 80078d0:	08008a08 	.word	0x08008a08

080078d4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b082      	sub	sp, #8
 80078d8:	af00      	add	r7, sp, #0
 80078da:	4603      	mov	r3, r0
 80078dc:	6039      	str	r1, [r7, #0]
 80078de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	221a      	movs	r2, #26
 80078e4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80078e6:	f000 f843 	bl	8007970 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80078ea:	4b02      	ldr	r3, [pc, #8]	; (80078f4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3708      	adds	r7, #8
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}
 80078f4:	2000017c 	.word	0x2000017c

080078f8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b082      	sub	sp, #8
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	4603      	mov	r3, r0
 8007900:	6039      	str	r1, [r7, #0]
 8007902:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007904:	79fb      	ldrb	r3, [r7, #7]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d105      	bne.n	8007916 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800790a:	683a      	ldr	r2, [r7, #0]
 800790c:	4907      	ldr	r1, [pc, #28]	; (800792c <USBD_FS_ConfigStrDescriptor+0x34>)
 800790e:	4808      	ldr	r0, [pc, #32]	; (8007930 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007910:	f7ff fea1 	bl	8007656 <USBD_GetString>
 8007914:	e004      	b.n	8007920 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007916:	683a      	ldr	r2, [r7, #0]
 8007918:	4904      	ldr	r1, [pc, #16]	; (800792c <USBD_FS_ConfigStrDescriptor+0x34>)
 800791a:	4805      	ldr	r0, [pc, #20]	; (8007930 <USBD_FS_ConfigStrDescriptor+0x38>)
 800791c:	f7ff fe9b 	bl	8007656 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007920:	4b02      	ldr	r3, [pc, #8]	; (800792c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007922:	4618      	mov	r0, r3
 8007924:	3708      	adds	r7, #8
 8007926:	46bd      	mov	sp, r7
 8007928:	bd80      	pop	{r7, pc}
 800792a:	bf00      	nop
 800792c:	20000a04 	.word	0x20000a04
 8007930:	08008a18 	.word	0x08008a18

08007934 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b082      	sub	sp, #8
 8007938:	af00      	add	r7, sp, #0
 800793a:	4603      	mov	r3, r0
 800793c:	6039      	str	r1, [r7, #0]
 800793e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007940:	79fb      	ldrb	r3, [r7, #7]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d105      	bne.n	8007952 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007946:	683a      	ldr	r2, [r7, #0]
 8007948:	4907      	ldr	r1, [pc, #28]	; (8007968 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800794a:	4808      	ldr	r0, [pc, #32]	; (800796c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800794c:	f7ff fe83 	bl	8007656 <USBD_GetString>
 8007950:	e004      	b.n	800795c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007952:	683a      	ldr	r2, [r7, #0]
 8007954:	4904      	ldr	r1, [pc, #16]	; (8007968 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007956:	4805      	ldr	r0, [pc, #20]	; (800796c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007958:	f7ff fe7d 	bl	8007656 <USBD_GetString>
  }
  return USBD_StrDesc;
 800795c:	4b02      	ldr	r3, [pc, #8]	; (8007968 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800795e:	4618      	mov	r0, r3
 8007960:	3708      	adds	r7, #8
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}
 8007966:	bf00      	nop
 8007968:	20000a04 	.word	0x20000a04
 800796c:	08008a24 	.word	0x08008a24

08007970 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b084      	sub	sp, #16
 8007974:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007976:	4b0f      	ldr	r3, [pc, #60]	; (80079b4 <Get_SerialNum+0x44>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800797c:	4b0e      	ldr	r3, [pc, #56]	; (80079b8 <Get_SerialNum+0x48>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007982:	4b0e      	ldr	r3, [pc, #56]	; (80079bc <Get_SerialNum+0x4c>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007988:	68fa      	ldr	r2, [r7, #12]
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	4413      	add	r3, r2
 800798e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d009      	beq.n	80079aa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007996:	2208      	movs	r2, #8
 8007998:	4909      	ldr	r1, [pc, #36]	; (80079c0 <Get_SerialNum+0x50>)
 800799a:	68f8      	ldr	r0, [r7, #12]
 800799c:	f000 f814 	bl	80079c8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80079a0:	2204      	movs	r2, #4
 80079a2:	4908      	ldr	r1, [pc, #32]	; (80079c4 <Get_SerialNum+0x54>)
 80079a4:	68b8      	ldr	r0, [r7, #8]
 80079a6:	f000 f80f 	bl	80079c8 <IntToUnicode>
  }
}
 80079aa:	bf00      	nop
 80079ac:	3710      	adds	r7, #16
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}
 80079b2:	bf00      	nop
 80079b4:	1fff7a10 	.word	0x1fff7a10
 80079b8:	1fff7a14 	.word	0x1fff7a14
 80079bc:	1fff7a18 	.word	0x1fff7a18
 80079c0:	2000017e 	.word	0x2000017e
 80079c4:	2000018e 	.word	0x2000018e

080079c8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80079c8:	b480      	push	{r7}
 80079ca:	b087      	sub	sp, #28
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	60f8      	str	r0, [r7, #12]
 80079d0:	60b9      	str	r1, [r7, #8]
 80079d2:	4613      	mov	r3, r2
 80079d4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80079d6:	2300      	movs	r3, #0
 80079d8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80079da:	2300      	movs	r3, #0
 80079dc:	75fb      	strb	r3, [r7, #23]
 80079de:	e027      	b.n	8007a30 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	0f1b      	lsrs	r3, r3, #28
 80079e4:	2b09      	cmp	r3, #9
 80079e6:	d80b      	bhi.n	8007a00 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	0f1b      	lsrs	r3, r3, #28
 80079ec:	b2da      	uxtb	r2, r3
 80079ee:	7dfb      	ldrb	r3, [r7, #23]
 80079f0:	005b      	lsls	r3, r3, #1
 80079f2:	4619      	mov	r1, r3
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	440b      	add	r3, r1
 80079f8:	3230      	adds	r2, #48	; 0x30
 80079fa:	b2d2      	uxtb	r2, r2
 80079fc:	701a      	strb	r2, [r3, #0]
 80079fe:	e00a      	b.n	8007a16 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	0f1b      	lsrs	r3, r3, #28
 8007a04:	b2da      	uxtb	r2, r3
 8007a06:	7dfb      	ldrb	r3, [r7, #23]
 8007a08:	005b      	lsls	r3, r3, #1
 8007a0a:	4619      	mov	r1, r3
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	440b      	add	r3, r1
 8007a10:	3237      	adds	r2, #55	; 0x37
 8007a12:	b2d2      	uxtb	r2, r2
 8007a14:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	011b      	lsls	r3, r3, #4
 8007a1a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007a1c:	7dfb      	ldrb	r3, [r7, #23]
 8007a1e:	005b      	lsls	r3, r3, #1
 8007a20:	3301      	adds	r3, #1
 8007a22:	68ba      	ldr	r2, [r7, #8]
 8007a24:	4413      	add	r3, r2
 8007a26:	2200      	movs	r2, #0
 8007a28:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007a2a:	7dfb      	ldrb	r3, [r7, #23]
 8007a2c:	3301      	adds	r3, #1
 8007a2e:	75fb      	strb	r3, [r7, #23]
 8007a30:	7dfa      	ldrb	r2, [r7, #23]
 8007a32:	79fb      	ldrb	r3, [r7, #7]
 8007a34:	429a      	cmp	r2, r3
 8007a36:	d3d3      	bcc.n	80079e0 <IntToUnicode+0x18>
  }
}
 8007a38:	bf00      	nop
 8007a3a:	bf00      	nop
 8007a3c:	371c      	adds	r7, #28
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a44:	4770      	bx	lr
	...

08007a48 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b08a      	sub	sp, #40	; 0x28
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a50:	f107 0314 	add.w	r3, r7, #20
 8007a54:	2200      	movs	r2, #0
 8007a56:	601a      	str	r2, [r3, #0]
 8007a58:	605a      	str	r2, [r3, #4]
 8007a5a:	609a      	str	r2, [r3, #8]
 8007a5c:	60da      	str	r2, [r3, #12]
 8007a5e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007a68:	d13a      	bne.n	8007ae0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	613b      	str	r3, [r7, #16]
 8007a6e:	4b1e      	ldr	r3, [pc, #120]	; (8007ae8 <HAL_PCD_MspInit+0xa0>)
 8007a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a72:	4a1d      	ldr	r2, [pc, #116]	; (8007ae8 <HAL_PCD_MspInit+0xa0>)
 8007a74:	f043 0301 	orr.w	r3, r3, #1
 8007a78:	6313      	str	r3, [r2, #48]	; 0x30
 8007a7a:	4b1b      	ldr	r3, [pc, #108]	; (8007ae8 <HAL_PCD_MspInit+0xa0>)
 8007a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a7e:	f003 0301 	and.w	r3, r3, #1
 8007a82:	613b      	str	r3, [r7, #16]
 8007a84:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007a86:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8007a8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007a8c:	2302      	movs	r3, #2
 8007a8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a90:	2300      	movs	r3, #0
 8007a92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007a94:	2303      	movs	r3, #3
 8007a96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007a98:	230a      	movs	r3, #10
 8007a9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007a9c:	f107 0314 	add.w	r3, r7, #20
 8007aa0:	4619      	mov	r1, r3
 8007aa2:	4812      	ldr	r0, [pc, #72]	; (8007aec <HAL_PCD_MspInit+0xa4>)
 8007aa4:	f7f9 fec4 	bl	8001830 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007aa8:	4b0f      	ldr	r3, [pc, #60]	; (8007ae8 <HAL_PCD_MspInit+0xa0>)
 8007aaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007aac:	4a0e      	ldr	r2, [pc, #56]	; (8007ae8 <HAL_PCD_MspInit+0xa0>)
 8007aae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ab2:	6353      	str	r3, [r2, #52]	; 0x34
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	60fb      	str	r3, [r7, #12]
 8007ab8:	4b0b      	ldr	r3, [pc, #44]	; (8007ae8 <HAL_PCD_MspInit+0xa0>)
 8007aba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007abc:	4a0a      	ldr	r2, [pc, #40]	; (8007ae8 <HAL_PCD_MspInit+0xa0>)
 8007abe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007ac2:	6453      	str	r3, [r2, #68]	; 0x44
 8007ac4:	4b08      	ldr	r3, [pc, #32]	; (8007ae8 <HAL_PCD_MspInit+0xa0>)
 8007ac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ac8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007acc:	60fb      	str	r3, [r7, #12]
 8007ace:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	2100      	movs	r1, #0
 8007ad4:	2043      	movs	r0, #67	; 0x43
 8007ad6:	f7f9 fe74 	bl	80017c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007ada:	2043      	movs	r0, #67	; 0x43
 8007adc:	f7f9 fe8d 	bl	80017fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007ae0:	bf00      	nop
 8007ae2:	3728      	adds	r7, #40	; 0x28
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bd80      	pop	{r7, pc}
 8007ae8:	40023800 	.word	0x40023800
 8007aec:	40020000 	.word	0x40020000

08007af0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b082      	sub	sp, #8
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007b04:	4619      	mov	r1, r3
 8007b06:	4610      	mov	r0, r2
 8007b08:	f7fe fdbe 	bl	8006688 <USBD_LL_SetupStage>
}
 8007b0c:	bf00      	nop
 8007b0e:	3708      	adds	r7, #8
 8007b10:	46bd      	mov	sp, r7
 8007b12:	bd80      	pop	{r7, pc}

08007b14 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b082      	sub	sp, #8
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
 8007b1c:	460b      	mov	r3, r1
 8007b1e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8007b26:	78fa      	ldrb	r2, [r7, #3]
 8007b28:	6879      	ldr	r1, [r7, #4]
 8007b2a:	4613      	mov	r3, r2
 8007b2c:	00db      	lsls	r3, r3, #3
 8007b2e:	1a9b      	subs	r3, r3, r2
 8007b30:	009b      	lsls	r3, r3, #2
 8007b32:	440b      	add	r3, r1
 8007b34:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007b38:	681a      	ldr	r2, [r3, #0]
 8007b3a:	78fb      	ldrb	r3, [r7, #3]
 8007b3c:	4619      	mov	r1, r3
 8007b3e:	f7fe fdf8 	bl	8006732 <USBD_LL_DataOutStage>
}
 8007b42:	bf00      	nop
 8007b44:	3708      	adds	r7, #8
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}

08007b4a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b4a:	b580      	push	{r7, lr}
 8007b4c:	b082      	sub	sp, #8
 8007b4e:	af00      	add	r7, sp, #0
 8007b50:	6078      	str	r0, [r7, #4]
 8007b52:	460b      	mov	r3, r1
 8007b54:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8007b5c:	78fa      	ldrb	r2, [r7, #3]
 8007b5e:	6879      	ldr	r1, [r7, #4]
 8007b60:	4613      	mov	r3, r2
 8007b62:	00db      	lsls	r3, r3, #3
 8007b64:	1a9b      	subs	r3, r3, r2
 8007b66:	009b      	lsls	r3, r3, #2
 8007b68:	440b      	add	r3, r1
 8007b6a:	3348      	adds	r3, #72	; 0x48
 8007b6c:	681a      	ldr	r2, [r3, #0]
 8007b6e:	78fb      	ldrb	r3, [r7, #3]
 8007b70:	4619      	mov	r1, r3
 8007b72:	f7fe fe41 	bl	80067f8 <USBD_LL_DataInStage>
}
 8007b76:	bf00      	nop
 8007b78:	3708      	adds	r7, #8
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bd80      	pop	{r7, pc}

08007b7e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b7e:	b580      	push	{r7, lr}
 8007b80:	b082      	sub	sp, #8
 8007b82:	af00      	add	r7, sp, #0
 8007b84:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	f7fe ff55 	bl	8006a3c <USBD_LL_SOF>
}
 8007b92:	bf00      	nop
 8007b94:	3708      	adds	r7, #8
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}

08007b9a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b9a:	b580      	push	{r7, lr}
 8007b9c:	b084      	sub	sp, #16
 8007b9e:	af00      	add	r7, sp, #0
 8007ba0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	68db      	ldr	r3, [r3, #12]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d102      	bne.n	8007bb4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	73fb      	strb	r3, [r7, #15]
 8007bb2:	e008      	b.n	8007bc6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	68db      	ldr	r3, [r3, #12]
 8007bb8:	2b02      	cmp	r3, #2
 8007bba:	d102      	bne.n	8007bc2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	73fb      	strb	r3, [r7, #15]
 8007bc0:	e001      	b.n	8007bc6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8007bc2:	f7f9 f82d 	bl	8000c20 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007bcc:	7bfa      	ldrb	r2, [r7, #15]
 8007bce:	4611      	mov	r1, r2
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f7fe fef5 	bl	80069c0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007bdc:	4618      	mov	r0, r3
 8007bde:	f7fe fea1 	bl	8006924 <USBD_LL_Reset>
}
 8007be2:	bf00      	nop
 8007be4:	3710      	adds	r7, #16
 8007be6:	46bd      	mov	sp, r7
 8007be8:	bd80      	pop	{r7, pc}
	...

08007bec <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b082      	sub	sp, #8
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f7fe fef0 	bl	80069e0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	687a      	ldr	r2, [r7, #4]
 8007c0c:	6812      	ldr	r2, [r2, #0]
 8007c0e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007c12:	f043 0301 	orr.w	r3, r3, #1
 8007c16:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6a1b      	ldr	r3, [r3, #32]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d005      	beq.n	8007c2c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007c20:	4b04      	ldr	r3, [pc, #16]	; (8007c34 <HAL_PCD_SuspendCallback+0x48>)
 8007c22:	691b      	ldr	r3, [r3, #16]
 8007c24:	4a03      	ldr	r2, [pc, #12]	; (8007c34 <HAL_PCD_SuspendCallback+0x48>)
 8007c26:	f043 0306 	orr.w	r3, r3, #6
 8007c2a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007c2c:	bf00      	nop
 8007c2e:	3708      	adds	r7, #8
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bd80      	pop	{r7, pc}
 8007c34:	e000ed00 	.word	0xe000ed00

08007c38 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b082      	sub	sp, #8
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007c46:	4618      	mov	r0, r3
 8007c48:	f7fe fee0 	bl	8006a0c <USBD_LL_Resume>
}
 8007c4c:	bf00      	nop
 8007c4e:	3708      	adds	r7, #8
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}

08007c54 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b082      	sub	sp, #8
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
 8007c5c:	460b      	mov	r3, r1
 8007c5e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007c66:	78fa      	ldrb	r2, [r7, #3]
 8007c68:	4611      	mov	r1, r2
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	f7fe ff2e 	bl	8006acc <USBD_LL_IsoOUTIncomplete>
}
 8007c70:	bf00      	nop
 8007c72:	3708      	adds	r7, #8
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}

08007c78 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b082      	sub	sp, #8
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
 8007c80:	460b      	mov	r3, r1
 8007c82:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007c8a:	78fa      	ldrb	r2, [r7, #3]
 8007c8c:	4611      	mov	r1, r2
 8007c8e:	4618      	mov	r0, r3
 8007c90:	f7fe fef6 	bl	8006a80 <USBD_LL_IsoINIncomplete>
}
 8007c94:	bf00      	nop
 8007c96:	3708      	adds	r7, #8
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd80      	pop	{r7, pc}

08007c9c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b082      	sub	sp, #8
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007caa:	4618      	mov	r0, r3
 8007cac:	f7fe ff34 	bl	8006b18 <USBD_LL_DevConnected>
}
 8007cb0:	bf00      	nop
 8007cb2:	3708      	adds	r7, #8
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bd80      	pop	{r7, pc}

08007cb8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b082      	sub	sp, #8
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	f7fe ff31 	bl	8006b2e <USBD_LL_DevDisconnected>
}
 8007ccc:	bf00      	nop
 8007cce:	3708      	adds	r7, #8
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}

08007cd4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b082      	sub	sp, #8
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	781b      	ldrb	r3, [r3, #0]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d13c      	bne.n	8007d5e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007ce4:	4a20      	ldr	r2, [pc, #128]	; (8007d68 <USBD_LL_Init+0x94>)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	4a1e      	ldr	r2, [pc, #120]	; (8007d68 <USBD_LL_Init+0x94>)
 8007cf0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007cf4:	4b1c      	ldr	r3, [pc, #112]	; (8007d68 <USBD_LL_Init+0x94>)
 8007cf6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007cfa:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007cfc:	4b1a      	ldr	r3, [pc, #104]	; (8007d68 <USBD_LL_Init+0x94>)
 8007cfe:	2204      	movs	r2, #4
 8007d00:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007d02:	4b19      	ldr	r3, [pc, #100]	; (8007d68 <USBD_LL_Init+0x94>)
 8007d04:	2202      	movs	r2, #2
 8007d06:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007d08:	4b17      	ldr	r3, [pc, #92]	; (8007d68 <USBD_LL_Init+0x94>)
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007d0e:	4b16      	ldr	r3, [pc, #88]	; (8007d68 <USBD_LL_Init+0x94>)
 8007d10:	2202      	movs	r2, #2
 8007d12:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007d14:	4b14      	ldr	r3, [pc, #80]	; (8007d68 <USBD_LL_Init+0x94>)
 8007d16:	2200      	movs	r2, #0
 8007d18:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007d1a:	4b13      	ldr	r3, [pc, #76]	; (8007d68 <USBD_LL_Init+0x94>)
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007d20:	4b11      	ldr	r3, [pc, #68]	; (8007d68 <USBD_LL_Init+0x94>)
 8007d22:	2200      	movs	r2, #0
 8007d24:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007d26:	4b10      	ldr	r3, [pc, #64]	; (8007d68 <USBD_LL_Init+0x94>)
 8007d28:	2200      	movs	r2, #0
 8007d2a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007d2c:	4b0e      	ldr	r3, [pc, #56]	; (8007d68 <USBD_LL_Init+0x94>)
 8007d2e:	2200      	movs	r2, #0
 8007d30:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007d32:	480d      	ldr	r0, [pc, #52]	; (8007d68 <USBD_LL_Init+0x94>)
 8007d34:	f7fb f841 	bl	8002dba <HAL_PCD_Init>
 8007d38:	4603      	mov	r3, r0
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d001      	beq.n	8007d42 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8007d3e:	f7f8 ff6f 	bl	8000c20 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007d42:	2180      	movs	r1, #128	; 0x80
 8007d44:	4808      	ldr	r0, [pc, #32]	; (8007d68 <USBD_LL_Init+0x94>)
 8007d46:	f7fc f986 	bl	8004056 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8007d4a:	2240      	movs	r2, #64	; 0x40
 8007d4c:	2100      	movs	r1, #0
 8007d4e:	4806      	ldr	r0, [pc, #24]	; (8007d68 <USBD_LL_Init+0x94>)
 8007d50:	f7fc f93a 	bl	8003fc8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007d54:	2280      	movs	r2, #128	; 0x80
 8007d56:	2101      	movs	r1, #1
 8007d58:	4803      	ldr	r0, [pc, #12]	; (8007d68 <USBD_LL_Init+0x94>)
 8007d5a:	f7fc f935 	bl	8003fc8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8007d5e:	2300      	movs	r3, #0
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	3708      	adds	r7, #8
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd80      	pop	{r7, pc}
 8007d68:	20000c04 	.word	0x20000c04

08007d6c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b084      	sub	sp, #16
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007d74:	2300      	movs	r3, #0
 8007d76:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007d78:	2300      	movs	r3, #0
 8007d7a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007d82:	4618      	mov	r0, r3
 8007d84:	f7fb f936 	bl	8002ff4 <HAL_PCD_Start>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007d8c:	7bfb      	ldrb	r3, [r7, #15]
 8007d8e:	4618      	mov	r0, r3
 8007d90:	f000 f930 	bl	8007ff4 <USBD_Get_USB_Status>
 8007d94:	4603      	mov	r3, r0
 8007d96:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007d98:	7bbb      	ldrb	r3, [r7, #14]
}
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	3710      	adds	r7, #16
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	bd80      	pop	{r7, pc}

08007da2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007da2:	b580      	push	{r7, lr}
 8007da4:	b084      	sub	sp, #16
 8007da6:	af00      	add	r7, sp, #0
 8007da8:	6078      	str	r0, [r7, #4]
 8007daa:	4608      	mov	r0, r1
 8007dac:	4611      	mov	r1, r2
 8007dae:	461a      	mov	r2, r3
 8007db0:	4603      	mov	r3, r0
 8007db2:	70fb      	strb	r3, [r7, #3]
 8007db4:	460b      	mov	r3, r1
 8007db6:	70bb      	strb	r3, [r7, #2]
 8007db8:	4613      	mov	r3, r2
 8007dba:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8007dca:	78bb      	ldrb	r3, [r7, #2]
 8007dcc:	883a      	ldrh	r2, [r7, #0]
 8007dce:	78f9      	ldrb	r1, [r7, #3]
 8007dd0:	f7fb fd1a 	bl	8003808 <HAL_PCD_EP_Open>
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007dd8:	7bfb      	ldrb	r3, [r7, #15]
 8007dda:	4618      	mov	r0, r3
 8007ddc:	f000 f90a 	bl	8007ff4 <USBD_Get_USB_Status>
 8007de0:	4603      	mov	r3, r0
 8007de2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007de4:	7bbb      	ldrb	r3, [r7, #14]
}
 8007de6:	4618      	mov	r0, r3
 8007de8:	3710      	adds	r7, #16
 8007dea:	46bd      	mov	sp, r7
 8007dec:	bd80      	pop	{r7, pc}

08007dee <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007dee:	b580      	push	{r7, lr}
 8007df0:	b084      	sub	sp, #16
 8007df2:	af00      	add	r7, sp, #0
 8007df4:	6078      	str	r0, [r7, #4]
 8007df6:	460b      	mov	r3, r1
 8007df8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007e08:	78fa      	ldrb	r2, [r7, #3]
 8007e0a:	4611      	mov	r1, r2
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	f7fb fd63 	bl	80038d8 <HAL_PCD_EP_Close>
 8007e12:	4603      	mov	r3, r0
 8007e14:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e16:	7bfb      	ldrb	r3, [r7, #15]
 8007e18:	4618      	mov	r0, r3
 8007e1a:	f000 f8eb 	bl	8007ff4 <USBD_Get_USB_Status>
 8007e1e:	4603      	mov	r3, r0
 8007e20:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007e22:	7bbb      	ldrb	r3, [r7, #14]
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	3710      	adds	r7, #16
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}

08007e2c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b084      	sub	sp, #16
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
 8007e34:	460b      	mov	r3, r1
 8007e36:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007e46:	78fa      	ldrb	r2, [r7, #3]
 8007e48:	4611      	mov	r1, r2
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	f7fb fe23 	bl	8003a96 <HAL_PCD_EP_SetStall>
 8007e50:	4603      	mov	r3, r0
 8007e52:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e54:	7bfb      	ldrb	r3, [r7, #15]
 8007e56:	4618      	mov	r0, r3
 8007e58:	f000 f8cc 	bl	8007ff4 <USBD_Get_USB_Status>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007e60:	7bbb      	ldrb	r3, [r7, #14]
}
 8007e62:	4618      	mov	r0, r3
 8007e64:	3710      	adds	r7, #16
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bd80      	pop	{r7, pc}

08007e6a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007e6a:	b580      	push	{r7, lr}
 8007e6c:	b084      	sub	sp, #16
 8007e6e:	af00      	add	r7, sp, #0
 8007e70:	6078      	str	r0, [r7, #4]
 8007e72:	460b      	mov	r3, r1
 8007e74:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e76:	2300      	movs	r3, #0
 8007e78:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007e84:	78fa      	ldrb	r2, [r7, #3]
 8007e86:	4611      	mov	r1, r2
 8007e88:	4618      	mov	r0, r3
 8007e8a:	f7fb fe68 	bl	8003b5e <HAL_PCD_EP_ClrStall>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e92:	7bfb      	ldrb	r3, [r7, #15]
 8007e94:	4618      	mov	r0, r3
 8007e96:	f000 f8ad 	bl	8007ff4 <USBD_Get_USB_Status>
 8007e9a:	4603      	mov	r3, r0
 8007e9c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007e9e:	7bbb      	ldrb	r3, [r7, #14]
}
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	3710      	adds	r7, #16
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	bd80      	pop	{r7, pc}

08007ea8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b085      	sub	sp, #20
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
 8007eb0:	460b      	mov	r3, r1
 8007eb2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007eba:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007ebc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	da0b      	bge.n	8007edc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007ec4:	78fb      	ldrb	r3, [r7, #3]
 8007ec6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007eca:	68f9      	ldr	r1, [r7, #12]
 8007ecc:	4613      	mov	r3, r2
 8007ece:	00db      	lsls	r3, r3, #3
 8007ed0:	1a9b      	subs	r3, r3, r2
 8007ed2:	009b      	lsls	r3, r3, #2
 8007ed4:	440b      	add	r3, r1
 8007ed6:	333e      	adds	r3, #62	; 0x3e
 8007ed8:	781b      	ldrb	r3, [r3, #0]
 8007eda:	e00b      	b.n	8007ef4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007edc:	78fb      	ldrb	r3, [r7, #3]
 8007ede:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007ee2:	68f9      	ldr	r1, [r7, #12]
 8007ee4:	4613      	mov	r3, r2
 8007ee6:	00db      	lsls	r3, r3, #3
 8007ee8:	1a9b      	subs	r3, r3, r2
 8007eea:	009b      	lsls	r3, r3, #2
 8007eec:	440b      	add	r3, r1
 8007eee:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007ef2:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	3714      	adds	r7, #20
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efe:	4770      	bx	lr

08007f00 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b084      	sub	sp, #16
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
 8007f08:	460b      	mov	r3, r1
 8007f0a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f10:	2300      	movs	r3, #0
 8007f12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007f1a:	78fa      	ldrb	r2, [r7, #3]
 8007f1c:	4611      	mov	r1, r2
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f7fb fc4d 	bl	80037be <HAL_PCD_SetAddress>
 8007f24:	4603      	mov	r3, r0
 8007f26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007f28:	7bfb      	ldrb	r3, [r7, #15]
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	f000 f862 	bl	8007ff4 <USBD_Get_USB_Status>
 8007f30:	4603      	mov	r3, r0
 8007f32:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007f34:	7bbb      	ldrb	r3, [r7, #14]
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	3710      	adds	r7, #16
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bd80      	pop	{r7, pc}

08007f3e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007f3e:	b580      	push	{r7, lr}
 8007f40:	b086      	sub	sp, #24
 8007f42:	af00      	add	r7, sp, #0
 8007f44:	60f8      	str	r0, [r7, #12]
 8007f46:	607a      	str	r2, [r7, #4]
 8007f48:	603b      	str	r3, [r7, #0]
 8007f4a:	460b      	mov	r3, r1
 8007f4c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f4e:	2300      	movs	r3, #0
 8007f50:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f52:	2300      	movs	r3, #0
 8007f54:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8007f5c:	7af9      	ldrb	r1, [r7, #11]
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	687a      	ldr	r2, [r7, #4]
 8007f62:	f7fb fd4e 	bl	8003a02 <HAL_PCD_EP_Transmit>
 8007f66:	4603      	mov	r3, r0
 8007f68:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007f6a:	7dfb      	ldrb	r3, [r7, #23]
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	f000 f841 	bl	8007ff4 <USBD_Get_USB_Status>
 8007f72:	4603      	mov	r3, r0
 8007f74:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007f76:	7dbb      	ldrb	r3, [r7, #22]
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	3718      	adds	r7, #24
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	bd80      	pop	{r7, pc}

08007f80 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b086      	sub	sp, #24
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	60f8      	str	r0, [r7, #12]
 8007f88:	607a      	str	r2, [r7, #4]
 8007f8a:	603b      	str	r3, [r7, #0]
 8007f8c:	460b      	mov	r3, r1
 8007f8e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f90:	2300      	movs	r3, #0
 8007f92:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f94:	2300      	movs	r3, #0
 8007f96:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8007f9e:	7af9      	ldrb	r1, [r7, #11]
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	687a      	ldr	r2, [r7, #4]
 8007fa4:	f7fb fce2 	bl	800396c <HAL_PCD_EP_Receive>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007fac:	7dfb      	ldrb	r3, [r7, #23]
 8007fae:	4618      	mov	r0, r3
 8007fb0:	f000 f820 	bl	8007ff4 <USBD_Get_USB_Status>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007fb8:	7dbb      	ldrb	r3, [r7, #22]
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3718      	adds	r7, #24
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}
	...

08007fc4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	b083      	sub	sp, #12
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007fcc:	4b03      	ldr	r3, [pc, #12]	; (8007fdc <USBD_static_malloc+0x18>)
}
 8007fce:	4618      	mov	r0, r3
 8007fd0:	370c      	adds	r7, #12
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd8:	4770      	bx	lr
 8007fda:	bf00      	nop
 8007fdc:	2000100c 	.word	0x2000100c

08007fe0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b083      	sub	sp, #12
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]

}
 8007fe8:	bf00      	nop
 8007fea:	370c      	adds	r7, #12
 8007fec:	46bd      	mov	sp, r7
 8007fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff2:	4770      	bx	lr

08007ff4 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b085      	sub	sp, #20
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007ffe:	2300      	movs	r3, #0
 8008000:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008002:	79fb      	ldrb	r3, [r7, #7]
 8008004:	2b03      	cmp	r3, #3
 8008006:	d817      	bhi.n	8008038 <USBD_Get_USB_Status+0x44>
 8008008:	a201      	add	r2, pc, #4	; (adr r2, 8008010 <USBD_Get_USB_Status+0x1c>)
 800800a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800800e:	bf00      	nop
 8008010:	08008021 	.word	0x08008021
 8008014:	08008027 	.word	0x08008027
 8008018:	0800802d 	.word	0x0800802d
 800801c:	08008033 	.word	0x08008033
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008020:	2300      	movs	r3, #0
 8008022:	73fb      	strb	r3, [r7, #15]
    break;
 8008024:	e00b      	b.n	800803e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008026:	2303      	movs	r3, #3
 8008028:	73fb      	strb	r3, [r7, #15]
    break;
 800802a:	e008      	b.n	800803e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800802c:	2301      	movs	r3, #1
 800802e:	73fb      	strb	r3, [r7, #15]
    break;
 8008030:	e005      	b.n	800803e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008032:	2303      	movs	r3, #3
 8008034:	73fb      	strb	r3, [r7, #15]
    break;
 8008036:	e002      	b.n	800803e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008038:	2303      	movs	r3, #3
 800803a:	73fb      	strb	r3, [r7, #15]
    break;
 800803c:	bf00      	nop
  }
  return usb_status;
 800803e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008040:	4618      	mov	r0, r3
 8008042:	3714      	adds	r7, #20
 8008044:	46bd      	mov	sp, r7
 8008046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804a:	4770      	bx	lr

0800804c <__errno>:
 800804c:	4b01      	ldr	r3, [pc, #4]	; (8008054 <__errno+0x8>)
 800804e:	6818      	ldr	r0, [r3, #0]
 8008050:	4770      	bx	lr
 8008052:	bf00      	nop
 8008054:	20000198 	.word	0x20000198

08008058 <__libc_init_array>:
 8008058:	b570      	push	{r4, r5, r6, lr}
 800805a:	4d0d      	ldr	r5, [pc, #52]	; (8008090 <__libc_init_array+0x38>)
 800805c:	4c0d      	ldr	r4, [pc, #52]	; (8008094 <__libc_init_array+0x3c>)
 800805e:	1b64      	subs	r4, r4, r5
 8008060:	10a4      	asrs	r4, r4, #2
 8008062:	2600      	movs	r6, #0
 8008064:	42a6      	cmp	r6, r4
 8008066:	d109      	bne.n	800807c <__libc_init_array+0x24>
 8008068:	4d0b      	ldr	r5, [pc, #44]	; (8008098 <__libc_init_array+0x40>)
 800806a:	4c0c      	ldr	r4, [pc, #48]	; (800809c <__libc_init_array+0x44>)
 800806c:	f000 fc8e 	bl	800898c <_init>
 8008070:	1b64      	subs	r4, r4, r5
 8008072:	10a4      	asrs	r4, r4, #2
 8008074:	2600      	movs	r6, #0
 8008076:	42a6      	cmp	r6, r4
 8008078:	d105      	bne.n	8008086 <__libc_init_array+0x2e>
 800807a:	bd70      	pop	{r4, r5, r6, pc}
 800807c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008080:	4798      	blx	r3
 8008082:	3601      	adds	r6, #1
 8008084:	e7ee      	b.n	8008064 <__libc_init_array+0xc>
 8008086:	f855 3b04 	ldr.w	r3, [r5], #4
 800808a:	4798      	blx	r3
 800808c:	3601      	adds	r6, #1
 800808e:	e7f2      	b.n	8008076 <__libc_init_array+0x1e>
 8008090:	08009f50 	.word	0x08009f50
 8008094:	08009f50 	.word	0x08009f50
 8008098:	08009f50 	.word	0x08009f50
 800809c:	08009f54 	.word	0x08009f54

080080a0 <memset>:
 80080a0:	4402      	add	r2, r0
 80080a2:	4603      	mov	r3, r0
 80080a4:	4293      	cmp	r3, r2
 80080a6:	d100      	bne.n	80080aa <memset+0xa>
 80080a8:	4770      	bx	lr
 80080aa:	f803 1b01 	strb.w	r1, [r3], #1
 80080ae:	e7f9      	b.n	80080a4 <memset+0x4>

080080b0 <siprintf>:
 80080b0:	b40e      	push	{r1, r2, r3}
 80080b2:	b500      	push	{lr}
 80080b4:	b09c      	sub	sp, #112	; 0x70
 80080b6:	ab1d      	add	r3, sp, #116	; 0x74
 80080b8:	9002      	str	r0, [sp, #8]
 80080ba:	9006      	str	r0, [sp, #24]
 80080bc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80080c0:	4809      	ldr	r0, [pc, #36]	; (80080e8 <siprintf+0x38>)
 80080c2:	9107      	str	r1, [sp, #28]
 80080c4:	9104      	str	r1, [sp, #16]
 80080c6:	4909      	ldr	r1, [pc, #36]	; (80080ec <siprintf+0x3c>)
 80080c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80080cc:	9105      	str	r1, [sp, #20]
 80080ce:	6800      	ldr	r0, [r0, #0]
 80080d0:	9301      	str	r3, [sp, #4]
 80080d2:	a902      	add	r1, sp, #8
 80080d4:	f000 f868 	bl	80081a8 <_svfiprintf_r>
 80080d8:	9b02      	ldr	r3, [sp, #8]
 80080da:	2200      	movs	r2, #0
 80080dc:	701a      	strb	r2, [r3, #0]
 80080de:	b01c      	add	sp, #112	; 0x70
 80080e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80080e4:	b003      	add	sp, #12
 80080e6:	4770      	bx	lr
 80080e8:	20000198 	.word	0x20000198
 80080ec:	ffff0208 	.word	0xffff0208

080080f0 <__ssputs_r>:
 80080f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080f4:	688e      	ldr	r6, [r1, #8]
 80080f6:	429e      	cmp	r6, r3
 80080f8:	4682      	mov	sl, r0
 80080fa:	460c      	mov	r4, r1
 80080fc:	4690      	mov	r8, r2
 80080fe:	461f      	mov	r7, r3
 8008100:	d838      	bhi.n	8008174 <__ssputs_r+0x84>
 8008102:	898a      	ldrh	r2, [r1, #12]
 8008104:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008108:	d032      	beq.n	8008170 <__ssputs_r+0x80>
 800810a:	6825      	ldr	r5, [r4, #0]
 800810c:	6909      	ldr	r1, [r1, #16]
 800810e:	eba5 0901 	sub.w	r9, r5, r1
 8008112:	6965      	ldr	r5, [r4, #20]
 8008114:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008118:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800811c:	3301      	adds	r3, #1
 800811e:	444b      	add	r3, r9
 8008120:	106d      	asrs	r5, r5, #1
 8008122:	429d      	cmp	r5, r3
 8008124:	bf38      	it	cc
 8008126:	461d      	movcc	r5, r3
 8008128:	0553      	lsls	r3, r2, #21
 800812a:	d531      	bpl.n	8008190 <__ssputs_r+0xa0>
 800812c:	4629      	mov	r1, r5
 800812e:	f000 fb63 	bl	80087f8 <_malloc_r>
 8008132:	4606      	mov	r6, r0
 8008134:	b950      	cbnz	r0, 800814c <__ssputs_r+0x5c>
 8008136:	230c      	movs	r3, #12
 8008138:	f8ca 3000 	str.w	r3, [sl]
 800813c:	89a3      	ldrh	r3, [r4, #12]
 800813e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008142:	81a3      	strh	r3, [r4, #12]
 8008144:	f04f 30ff 	mov.w	r0, #4294967295
 8008148:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800814c:	6921      	ldr	r1, [r4, #16]
 800814e:	464a      	mov	r2, r9
 8008150:	f000 fabe 	bl	80086d0 <memcpy>
 8008154:	89a3      	ldrh	r3, [r4, #12]
 8008156:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800815a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800815e:	81a3      	strh	r3, [r4, #12]
 8008160:	6126      	str	r6, [r4, #16]
 8008162:	6165      	str	r5, [r4, #20]
 8008164:	444e      	add	r6, r9
 8008166:	eba5 0509 	sub.w	r5, r5, r9
 800816a:	6026      	str	r6, [r4, #0]
 800816c:	60a5      	str	r5, [r4, #8]
 800816e:	463e      	mov	r6, r7
 8008170:	42be      	cmp	r6, r7
 8008172:	d900      	bls.n	8008176 <__ssputs_r+0x86>
 8008174:	463e      	mov	r6, r7
 8008176:	6820      	ldr	r0, [r4, #0]
 8008178:	4632      	mov	r2, r6
 800817a:	4641      	mov	r1, r8
 800817c:	f000 fab6 	bl	80086ec <memmove>
 8008180:	68a3      	ldr	r3, [r4, #8]
 8008182:	1b9b      	subs	r3, r3, r6
 8008184:	60a3      	str	r3, [r4, #8]
 8008186:	6823      	ldr	r3, [r4, #0]
 8008188:	4433      	add	r3, r6
 800818a:	6023      	str	r3, [r4, #0]
 800818c:	2000      	movs	r0, #0
 800818e:	e7db      	b.n	8008148 <__ssputs_r+0x58>
 8008190:	462a      	mov	r2, r5
 8008192:	f000 fba5 	bl	80088e0 <_realloc_r>
 8008196:	4606      	mov	r6, r0
 8008198:	2800      	cmp	r0, #0
 800819a:	d1e1      	bne.n	8008160 <__ssputs_r+0x70>
 800819c:	6921      	ldr	r1, [r4, #16]
 800819e:	4650      	mov	r0, sl
 80081a0:	f000 fabe 	bl	8008720 <_free_r>
 80081a4:	e7c7      	b.n	8008136 <__ssputs_r+0x46>
	...

080081a8 <_svfiprintf_r>:
 80081a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081ac:	4698      	mov	r8, r3
 80081ae:	898b      	ldrh	r3, [r1, #12]
 80081b0:	061b      	lsls	r3, r3, #24
 80081b2:	b09d      	sub	sp, #116	; 0x74
 80081b4:	4607      	mov	r7, r0
 80081b6:	460d      	mov	r5, r1
 80081b8:	4614      	mov	r4, r2
 80081ba:	d50e      	bpl.n	80081da <_svfiprintf_r+0x32>
 80081bc:	690b      	ldr	r3, [r1, #16]
 80081be:	b963      	cbnz	r3, 80081da <_svfiprintf_r+0x32>
 80081c0:	2140      	movs	r1, #64	; 0x40
 80081c2:	f000 fb19 	bl	80087f8 <_malloc_r>
 80081c6:	6028      	str	r0, [r5, #0]
 80081c8:	6128      	str	r0, [r5, #16]
 80081ca:	b920      	cbnz	r0, 80081d6 <_svfiprintf_r+0x2e>
 80081cc:	230c      	movs	r3, #12
 80081ce:	603b      	str	r3, [r7, #0]
 80081d0:	f04f 30ff 	mov.w	r0, #4294967295
 80081d4:	e0d1      	b.n	800837a <_svfiprintf_r+0x1d2>
 80081d6:	2340      	movs	r3, #64	; 0x40
 80081d8:	616b      	str	r3, [r5, #20]
 80081da:	2300      	movs	r3, #0
 80081dc:	9309      	str	r3, [sp, #36]	; 0x24
 80081de:	2320      	movs	r3, #32
 80081e0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80081e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80081e8:	2330      	movs	r3, #48	; 0x30
 80081ea:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008394 <_svfiprintf_r+0x1ec>
 80081ee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80081f2:	f04f 0901 	mov.w	r9, #1
 80081f6:	4623      	mov	r3, r4
 80081f8:	469a      	mov	sl, r3
 80081fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081fe:	b10a      	cbz	r2, 8008204 <_svfiprintf_r+0x5c>
 8008200:	2a25      	cmp	r2, #37	; 0x25
 8008202:	d1f9      	bne.n	80081f8 <_svfiprintf_r+0x50>
 8008204:	ebba 0b04 	subs.w	fp, sl, r4
 8008208:	d00b      	beq.n	8008222 <_svfiprintf_r+0x7a>
 800820a:	465b      	mov	r3, fp
 800820c:	4622      	mov	r2, r4
 800820e:	4629      	mov	r1, r5
 8008210:	4638      	mov	r0, r7
 8008212:	f7ff ff6d 	bl	80080f0 <__ssputs_r>
 8008216:	3001      	adds	r0, #1
 8008218:	f000 80aa 	beq.w	8008370 <_svfiprintf_r+0x1c8>
 800821c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800821e:	445a      	add	r2, fp
 8008220:	9209      	str	r2, [sp, #36]	; 0x24
 8008222:	f89a 3000 	ldrb.w	r3, [sl]
 8008226:	2b00      	cmp	r3, #0
 8008228:	f000 80a2 	beq.w	8008370 <_svfiprintf_r+0x1c8>
 800822c:	2300      	movs	r3, #0
 800822e:	f04f 32ff 	mov.w	r2, #4294967295
 8008232:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008236:	f10a 0a01 	add.w	sl, sl, #1
 800823a:	9304      	str	r3, [sp, #16]
 800823c:	9307      	str	r3, [sp, #28]
 800823e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008242:	931a      	str	r3, [sp, #104]	; 0x68
 8008244:	4654      	mov	r4, sl
 8008246:	2205      	movs	r2, #5
 8008248:	f814 1b01 	ldrb.w	r1, [r4], #1
 800824c:	4851      	ldr	r0, [pc, #324]	; (8008394 <_svfiprintf_r+0x1ec>)
 800824e:	f7f7 ffbf 	bl	80001d0 <memchr>
 8008252:	9a04      	ldr	r2, [sp, #16]
 8008254:	b9d8      	cbnz	r0, 800828e <_svfiprintf_r+0xe6>
 8008256:	06d0      	lsls	r0, r2, #27
 8008258:	bf44      	itt	mi
 800825a:	2320      	movmi	r3, #32
 800825c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008260:	0711      	lsls	r1, r2, #28
 8008262:	bf44      	itt	mi
 8008264:	232b      	movmi	r3, #43	; 0x2b
 8008266:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800826a:	f89a 3000 	ldrb.w	r3, [sl]
 800826e:	2b2a      	cmp	r3, #42	; 0x2a
 8008270:	d015      	beq.n	800829e <_svfiprintf_r+0xf6>
 8008272:	9a07      	ldr	r2, [sp, #28]
 8008274:	4654      	mov	r4, sl
 8008276:	2000      	movs	r0, #0
 8008278:	f04f 0c0a 	mov.w	ip, #10
 800827c:	4621      	mov	r1, r4
 800827e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008282:	3b30      	subs	r3, #48	; 0x30
 8008284:	2b09      	cmp	r3, #9
 8008286:	d94e      	bls.n	8008326 <_svfiprintf_r+0x17e>
 8008288:	b1b0      	cbz	r0, 80082b8 <_svfiprintf_r+0x110>
 800828a:	9207      	str	r2, [sp, #28]
 800828c:	e014      	b.n	80082b8 <_svfiprintf_r+0x110>
 800828e:	eba0 0308 	sub.w	r3, r0, r8
 8008292:	fa09 f303 	lsl.w	r3, r9, r3
 8008296:	4313      	orrs	r3, r2
 8008298:	9304      	str	r3, [sp, #16]
 800829a:	46a2      	mov	sl, r4
 800829c:	e7d2      	b.n	8008244 <_svfiprintf_r+0x9c>
 800829e:	9b03      	ldr	r3, [sp, #12]
 80082a0:	1d19      	adds	r1, r3, #4
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	9103      	str	r1, [sp, #12]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	bfbb      	ittet	lt
 80082aa:	425b      	neglt	r3, r3
 80082ac:	f042 0202 	orrlt.w	r2, r2, #2
 80082b0:	9307      	strge	r3, [sp, #28]
 80082b2:	9307      	strlt	r3, [sp, #28]
 80082b4:	bfb8      	it	lt
 80082b6:	9204      	strlt	r2, [sp, #16]
 80082b8:	7823      	ldrb	r3, [r4, #0]
 80082ba:	2b2e      	cmp	r3, #46	; 0x2e
 80082bc:	d10c      	bne.n	80082d8 <_svfiprintf_r+0x130>
 80082be:	7863      	ldrb	r3, [r4, #1]
 80082c0:	2b2a      	cmp	r3, #42	; 0x2a
 80082c2:	d135      	bne.n	8008330 <_svfiprintf_r+0x188>
 80082c4:	9b03      	ldr	r3, [sp, #12]
 80082c6:	1d1a      	adds	r2, r3, #4
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	9203      	str	r2, [sp, #12]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	bfb8      	it	lt
 80082d0:	f04f 33ff 	movlt.w	r3, #4294967295
 80082d4:	3402      	adds	r4, #2
 80082d6:	9305      	str	r3, [sp, #20]
 80082d8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80083a4 <_svfiprintf_r+0x1fc>
 80082dc:	7821      	ldrb	r1, [r4, #0]
 80082de:	2203      	movs	r2, #3
 80082e0:	4650      	mov	r0, sl
 80082e2:	f7f7 ff75 	bl	80001d0 <memchr>
 80082e6:	b140      	cbz	r0, 80082fa <_svfiprintf_r+0x152>
 80082e8:	2340      	movs	r3, #64	; 0x40
 80082ea:	eba0 000a 	sub.w	r0, r0, sl
 80082ee:	fa03 f000 	lsl.w	r0, r3, r0
 80082f2:	9b04      	ldr	r3, [sp, #16]
 80082f4:	4303      	orrs	r3, r0
 80082f6:	3401      	adds	r4, #1
 80082f8:	9304      	str	r3, [sp, #16]
 80082fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082fe:	4826      	ldr	r0, [pc, #152]	; (8008398 <_svfiprintf_r+0x1f0>)
 8008300:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008304:	2206      	movs	r2, #6
 8008306:	f7f7 ff63 	bl	80001d0 <memchr>
 800830a:	2800      	cmp	r0, #0
 800830c:	d038      	beq.n	8008380 <_svfiprintf_r+0x1d8>
 800830e:	4b23      	ldr	r3, [pc, #140]	; (800839c <_svfiprintf_r+0x1f4>)
 8008310:	bb1b      	cbnz	r3, 800835a <_svfiprintf_r+0x1b2>
 8008312:	9b03      	ldr	r3, [sp, #12]
 8008314:	3307      	adds	r3, #7
 8008316:	f023 0307 	bic.w	r3, r3, #7
 800831a:	3308      	adds	r3, #8
 800831c:	9303      	str	r3, [sp, #12]
 800831e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008320:	4433      	add	r3, r6
 8008322:	9309      	str	r3, [sp, #36]	; 0x24
 8008324:	e767      	b.n	80081f6 <_svfiprintf_r+0x4e>
 8008326:	fb0c 3202 	mla	r2, ip, r2, r3
 800832a:	460c      	mov	r4, r1
 800832c:	2001      	movs	r0, #1
 800832e:	e7a5      	b.n	800827c <_svfiprintf_r+0xd4>
 8008330:	2300      	movs	r3, #0
 8008332:	3401      	adds	r4, #1
 8008334:	9305      	str	r3, [sp, #20]
 8008336:	4619      	mov	r1, r3
 8008338:	f04f 0c0a 	mov.w	ip, #10
 800833c:	4620      	mov	r0, r4
 800833e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008342:	3a30      	subs	r2, #48	; 0x30
 8008344:	2a09      	cmp	r2, #9
 8008346:	d903      	bls.n	8008350 <_svfiprintf_r+0x1a8>
 8008348:	2b00      	cmp	r3, #0
 800834a:	d0c5      	beq.n	80082d8 <_svfiprintf_r+0x130>
 800834c:	9105      	str	r1, [sp, #20]
 800834e:	e7c3      	b.n	80082d8 <_svfiprintf_r+0x130>
 8008350:	fb0c 2101 	mla	r1, ip, r1, r2
 8008354:	4604      	mov	r4, r0
 8008356:	2301      	movs	r3, #1
 8008358:	e7f0      	b.n	800833c <_svfiprintf_r+0x194>
 800835a:	ab03      	add	r3, sp, #12
 800835c:	9300      	str	r3, [sp, #0]
 800835e:	462a      	mov	r2, r5
 8008360:	4b0f      	ldr	r3, [pc, #60]	; (80083a0 <_svfiprintf_r+0x1f8>)
 8008362:	a904      	add	r1, sp, #16
 8008364:	4638      	mov	r0, r7
 8008366:	f3af 8000 	nop.w
 800836a:	1c42      	adds	r2, r0, #1
 800836c:	4606      	mov	r6, r0
 800836e:	d1d6      	bne.n	800831e <_svfiprintf_r+0x176>
 8008370:	89ab      	ldrh	r3, [r5, #12]
 8008372:	065b      	lsls	r3, r3, #25
 8008374:	f53f af2c 	bmi.w	80081d0 <_svfiprintf_r+0x28>
 8008378:	9809      	ldr	r0, [sp, #36]	; 0x24
 800837a:	b01d      	add	sp, #116	; 0x74
 800837c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008380:	ab03      	add	r3, sp, #12
 8008382:	9300      	str	r3, [sp, #0]
 8008384:	462a      	mov	r2, r5
 8008386:	4b06      	ldr	r3, [pc, #24]	; (80083a0 <_svfiprintf_r+0x1f8>)
 8008388:	a904      	add	r1, sp, #16
 800838a:	4638      	mov	r0, r7
 800838c:	f000 f87a 	bl	8008484 <_printf_i>
 8008390:	e7eb      	b.n	800836a <_svfiprintf_r+0x1c2>
 8008392:	bf00      	nop
 8008394:	08009f14 	.word	0x08009f14
 8008398:	08009f1e 	.word	0x08009f1e
 800839c:	00000000 	.word	0x00000000
 80083a0:	080080f1 	.word	0x080080f1
 80083a4:	08009f1a 	.word	0x08009f1a

080083a8 <_printf_common>:
 80083a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083ac:	4616      	mov	r6, r2
 80083ae:	4699      	mov	r9, r3
 80083b0:	688a      	ldr	r2, [r1, #8]
 80083b2:	690b      	ldr	r3, [r1, #16]
 80083b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80083b8:	4293      	cmp	r3, r2
 80083ba:	bfb8      	it	lt
 80083bc:	4613      	movlt	r3, r2
 80083be:	6033      	str	r3, [r6, #0]
 80083c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80083c4:	4607      	mov	r7, r0
 80083c6:	460c      	mov	r4, r1
 80083c8:	b10a      	cbz	r2, 80083ce <_printf_common+0x26>
 80083ca:	3301      	adds	r3, #1
 80083cc:	6033      	str	r3, [r6, #0]
 80083ce:	6823      	ldr	r3, [r4, #0]
 80083d0:	0699      	lsls	r1, r3, #26
 80083d2:	bf42      	ittt	mi
 80083d4:	6833      	ldrmi	r3, [r6, #0]
 80083d6:	3302      	addmi	r3, #2
 80083d8:	6033      	strmi	r3, [r6, #0]
 80083da:	6825      	ldr	r5, [r4, #0]
 80083dc:	f015 0506 	ands.w	r5, r5, #6
 80083e0:	d106      	bne.n	80083f0 <_printf_common+0x48>
 80083e2:	f104 0a19 	add.w	sl, r4, #25
 80083e6:	68e3      	ldr	r3, [r4, #12]
 80083e8:	6832      	ldr	r2, [r6, #0]
 80083ea:	1a9b      	subs	r3, r3, r2
 80083ec:	42ab      	cmp	r3, r5
 80083ee:	dc26      	bgt.n	800843e <_printf_common+0x96>
 80083f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80083f4:	1e13      	subs	r3, r2, #0
 80083f6:	6822      	ldr	r2, [r4, #0]
 80083f8:	bf18      	it	ne
 80083fa:	2301      	movne	r3, #1
 80083fc:	0692      	lsls	r2, r2, #26
 80083fe:	d42b      	bmi.n	8008458 <_printf_common+0xb0>
 8008400:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008404:	4649      	mov	r1, r9
 8008406:	4638      	mov	r0, r7
 8008408:	47c0      	blx	r8
 800840a:	3001      	adds	r0, #1
 800840c:	d01e      	beq.n	800844c <_printf_common+0xa4>
 800840e:	6823      	ldr	r3, [r4, #0]
 8008410:	68e5      	ldr	r5, [r4, #12]
 8008412:	6832      	ldr	r2, [r6, #0]
 8008414:	f003 0306 	and.w	r3, r3, #6
 8008418:	2b04      	cmp	r3, #4
 800841a:	bf08      	it	eq
 800841c:	1aad      	subeq	r5, r5, r2
 800841e:	68a3      	ldr	r3, [r4, #8]
 8008420:	6922      	ldr	r2, [r4, #16]
 8008422:	bf0c      	ite	eq
 8008424:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008428:	2500      	movne	r5, #0
 800842a:	4293      	cmp	r3, r2
 800842c:	bfc4      	itt	gt
 800842e:	1a9b      	subgt	r3, r3, r2
 8008430:	18ed      	addgt	r5, r5, r3
 8008432:	2600      	movs	r6, #0
 8008434:	341a      	adds	r4, #26
 8008436:	42b5      	cmp	r5, r6
 8008438:	d11a      	bne.n	8008470 <_printf_common+0xc8>
 800843a:	2000      	movs	r0, #0
 800843c:	e008      	b.n	8008450 <_printf_common+0xa8>
 800843e:	2301      	movs	r3, #1
 8008440:	4652      	mov	r2, sl
 8008442:	4649      	mov	r1, r9
 8008444:	4638      	mov	r0, r7
 8008446:	47c0      	blx	r8
 8008448:	3001      	adds	r0, #1
 800844a:	d103      	bne.n	8008454 <_printf_common+0xac>
 800844c:	f04f 30ff 	mov.w	r0, #4294967295
 8008450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008454:	3501      	adds	r5, #1
 8008456:	e7c6      	b.n	80083e6 <_printf_common+0x3e>
 8008458:	18e1      	adds	r1, r4, r3
 800845a:	1c5a      	adds	r2, r3, #1
 800845c:	2030      	movs	r0, #48	; 0x30
 800845e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008462:	4422      	add	r2, r4
 8008464:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008468:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800846c:	3302      	adds	r3, #2
 800846e:	e7c7      	b.n	8008400 <_printf_common+0x58>
 8008470:	2301      	movs	r3, #1
 8008472:	4622      	mov	r2, r4
 8008474:	4649      	mov	r1, r9
 8008476:	4638      	mov	r0, r7
 8008478:	47c0      	blx	r8
 800847a:	3001      	adds	r0, #1
 800847c:	d0e6      	beq.n	800844c <_printf_common+0xa4>
 800847e:	3601      	adds	r6, #1
 8008480:	e7d9      	b.n	8008436 <_printf_common+0x8e>
	...

08008484 <_printf_i>:
 8008484:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008488:	7e0f      	ldrb	r7, [r1, #24]
 800848a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800848c:	2f78      	cmp	r7, #120	; 0x78
 800848e:	4691      	mov	r9, r2
 8008490:	4680      	mov	r8, r0
 8008492:	460c      	mov	r4, r1
 8008494:	469a      	mov	sl, r3
 8008496:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800849a:	d807      	bhi.n	80084ac <_printf_i+0x28>
 800849c:	2f62      	cmp	r7, #98	; 0x62
 800849e:	d80a      	bhi.n	80084b6 <_printf_i+0x32>
 80084a0:	2f00      	cmp	r7, #0
 80084a2:	f000 80d8 	beq.w	8008656 <_printf_i+0x1d2>
 80084a6:	2f58      	cmp	r7, #88	; 0x58
 80084a8:	f000 80a3 	beq.w	80085f2 <_printf_i+0x16e>
 80084ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80084b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80084b4:	e03a      	b.n	800852c <_printf_i+0xa8>
 80084b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80084ba:	2b15      	cmp	r3, #21
 80084bc:	d8f6      	bhi.n	80084ac <_printf_i+0x28>
 80084be:	a101      	add	r1, pc, #4	; (adr r1, 80084c4 <_printf_i+0x40>)
 80084c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80084c4:	0800851d 	.word	0x0800851d
 80084c8:	08008531 	.word	0x08008531
 80084cc:	080084ad 	.word	0x080084ad
 80084d0:	080084ad 	.word	0x080084ad
 80084d4:	080084ad 	.word	0x080084ad
 80084d8:	080084ad 	.word	0x080084ad
 80084dc:	08008531 	.word	0x08008531
 80084e0:	080084ad 	.word	0x080084ad
 80084e4:	080084ad 	.word	0x080084ad
 80084e8:	080084ad 	.word	0x080084ad
 80084ec:	080084ad 	.word	0x080084ad
 80084f0:	0800863d 	.word	0x0800863d
 80084f4:	08008561 	.word	0x08008561
 80084f8:	0800861f 	.word	0x0800861f
 80084fc:	080084ad 	.word	0x080084ad
 8008500:	080084ad 	.word	0x080084ad
 8008504:	0800865f 	.word	0x0800865f
 8008508:	080084ad 	.word	0x080084ad
 800850c:	08008561 	.word	0x08008561
 8008510:	080084ad 	.word	0x080084ad
 8008514:	080084ad 	.word	0x080084ad
 8008518:	08008627 	.word	0x08008627
 800851c:	682b      	ldr	r3, [r5, #0]
 800851e:	1d1a      	adds	r2, r3, #4
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	602a      	str	r2, [r5, #0]
 8008524:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008528:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800852c:	2301      	movs	r3, #1
 800852e:	e0a3      	b.n	8008678 <_printf_i+0x1f4>
 8008530:	6820      	ldr	r0, [r4, #0]
 8008532:	6829      	ldr	r1, [r5, #0]
 8008534:	0606      	lsls	r6, r0, #24
 8008536:	f101 0304 	add.w	r3, r1, #4
 800853a:	d50a      	bpl.n	8008552 <_printf_i+0xce>
 800853c:	680e      	ldr	r6, [r1, #0]
 800853e:	602b      	str	r3, [r5, #0]
 8008540:	2e00      	cmp	r6, #0
 8008542:	da03      	bge.n	800854c <_printf_i+0xc8>
 8008544:	232d      	movs	r3, #45	; 0x2d
 8008546:	4276      	negs	r6, r6
 8008548:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800854c:	485e      	ldr	r0, [pc, #376]	; (80086c8 <_printf_i+0x244>)
 800854e:	230a      	movs	r3, #10
 8008550:	e019      	b.n	8008586 <_printf_i+0x102>
 8008552:	680e      	ldr	r6, [r1, #0]
 8008554:	602b      	str	r3, [r5, #0]
 8008556:	f010 0f40 	tst.w	r0, #64	; 0x40
 800855a:	bf18      	it	ne
 800855c:	b236      	sxthne	r6, r6
 800855e:	e7ef      	b.n	8008540 <_printf_i+0xbc>
 8008560:	682b      	ldr	r3, [r5, #0]
 8008562:	6820      	ldr	r0, [r4, #0]
 8008564:	1d19      	adds	r1, r3, #4
 8008566:	6029      	str	r1, [r5, #0]
 8008568:	0601      	lsls	r1, r0, #24
 800856a:	d501      	bpl.n	8008570 <_printf_i+0xec>
 800856c:	681e      	ldr	r6, [r3, #0]
 800856e:	e002      	b.n	8008576 <_printf_i+0xf2>
 8008570:	0646      	lsls	r6, r0, #25
 8008572:	d5fb      	bpl.n	800856c <_printf_i+0xe8>
 8008574:	881e      	ldrh	r6, [r3, #0]
 8008576:	4854      	ldr	r0, [pc, #336]	; (80086c8 <_printf_i+0x244>)
 8008578:	2f6f      	cmp	r7, #111	; 0x6f
 800857a:	bf0c      	ite	eq
 800857c:	2308      	moveq	r3, #8
 800857e:	230a      	movne	r3, #10
 8008580:	2100      	movs	r1, #0
 8008582:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008586:	6865      	ldr	r5, [r4, #4]
 8008588:	60a5      	str	r5, [r4, #8]
 800858a:	2d00      	cmp	r5, #0
 800858c:	bfa2      	ittt	ge
 800858e:	6821      	ldrge	r1, [r4, #0]
 8008590:	f021 0104 	bicge.w	r1, r1, #4
 8008594:	6021      	strge	r1, [r4, #0]
 8008596:	b90e      	cbnz	r6, 800859c <_printf_i+0x118>
 8008598:	2d00      	cmp	r5, #0
 800859a:	d04d      	beq.n	8008638 <_printf_i+0x1b4>
 800859c:	4615      	mov	r5, r2
 800859e:	fbb6 f1f3 	udiv	r1, r6, r3
 80085a2:	fb03 6711 	mls	r7, r3, r1, r6
 80085a6:	5dc7      	ldrb	r7, [r0, r7]
 80085a8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80085ac:	4637      	mov	r7, r6
 80085ae:	42bb      	cmp	r3, r7
 80085b0:	460e      	mov	r6, r1
 80085b2:	d9f4      	bls.n	800859e <_printf_i+0x11a>
 80085b4:	2b08      	cmp	r3, #8
 80085b6:	d10b      	bne.n	80085d0 <_printf_i+0x14c>
 80085b8:	6823      	ldr	r3, [r4, #0]
 80085ba:	07de      	lsls	r6, r3, #31
 80085bc:	d508      	bpl.n	80085d0 <_printf_i+0x14c>
 80085be:	6923      	ldr	r3, [r4, #16]
 80085c0:	6861      	ldr	r1, [r4, #4]
 80085c2:	4299      	cmp	r1, r3
 80085c4:	bfde      	ittt	le
 80085c6:	2330      	movle	r3, #48	; 0x30
 80085c8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80085cc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80085d0:	1b52      	subs	r2, r2, r5
 80085d2:	6122      	str	r2, [r4, #16]
 80085d4:	f8cd a000 	str.w	sl, [sp]
 80085d8:	464b      	mov	r3, r9
 80085da:	aa03      	add	r2, sp, #12
 80085dc:	4621      	mov	r1, r4
 80085de:	4640      	mov	r0, r8
 80085e0:	f7ff fee2 	bl	80083a8 <_printf_common>
 80085e4:	3001      	adds	r0, #1
 80085e6:	d14c      	bne.n	8008682 <_printf_i+0x1fe>
 80085e8:	f04f 30ff 	mov.w	r0, #4294967295
 80085ec:	b004      	add	sp, #16
 80085ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085f2:	4835      	ldr	r0, [pc, #212]	; (80086c8 <_printf_i+0x244>)
 80085f4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80085f8:	6829      	ldr	r1, [r5, #0]
 80085fa:	6823      	ldr	r3, [r4, #0]
 80085fc:	f851 6b04 	ldr.w	r6, [r1], #4
 8008600:	6029      	str	r1, [r5, #0]
 8008602:	061d      	lsls	r5, r3, #24
 8008604:	d514      	bpl.n	8008630 <_printf_i+0x1ac>
 8008606:	07df      	lsls	r7, r3, #31
 8008608:	bf44      	itt	mi
 800860a:	f043 0320 	orrmi.w	r3, r3, #32
 800860e:	6023      	strmi	r3, [r4, #0]
 8008610:	b91e      	cbnz	r6, 800861a <_printf_i+0x196>
 8008612:	6823      	ldr	r3, [r4, #0]
 8008614:	f023 0320 	bic.w	r3, r3, #32
 8008618:	6023      	str	r3, [r4, #0]
 800861a:	2310      	movs	r3, #16
 800861c:	e7b0      	b.n	8008580 <_printf_i+0xfc>
 800861e:	6823      	ldr	r3, [r4, #0]
 8008620:	f043 0320 	orr.w	r3, r3, #32
 8008624:	6023      	str	r3, [r4, #0]
 8008626:	2378      	movs	r3, #120	; 0x78
 8008628:	4828      	ldr	r0, [pc, #160]	; (80086cc <_printf_i+0x248>)
 800862a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800862e:	e7e3      	b.n	80085f8 <_printf_i+0x174>
 8008630:	0659      	lsls	r1, r3, #25
 8008632:	bf48      	it	mi
 8008634:	b2b6      	uxthmi	r6, r6
 8008636:	e7e6      	b.n	8008606 <_printf_i+0x182>
 8008638:	4615      	mov	r5, r2
 800863a:	e7bb      	b.n	80085b4 <_printf_i+0x130>
 800863c:	682b      	ldr	r3, [r5, #0]
 800863e:	6826      	ldr	r6, [r4, #0]
 8008640:	6961      	ldr	r1, [r4, #20]
 8008642:	1d18      	adds	r0, r3, #4
 8008644:	6028      	str	r0, [r5, #0]
 8008646:	0635      	lsls	r5, r6, #24
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	d501      	bpl.n	8008650 <_printf_i+0x1cc>
 800864c:	6019      	str	r1, [r3, #0]
 800864e:	e002      	b.n	8008656 <_printf_i+0x1d2>
 8008650:	0670      	lsls	r0, r6, #25
 8008652:	d5fb      	bpl.n	800864c <_printf_i+0x1c8>
 8008654:	8019      	strh	r1, [r3, #0]
 8008656:	2300      	movs	r3, #0
 8008658:	6123      	str	r3, [r4, #16]
 800865a:	4615      	mov	r5, r2
 800865c:	e7ba      	b.n	80085d4 <_printf_i+0x150>
 800865e:	682b      	ldr	r3, [r5, #0]
 8008660:	1d1a      	adds	r2, r3, #4
 8008662:	602a      	str	r2, [r5, #0]
 8008664:	681d      	ldr	r5, [r3, #0]
 8008666:	6862      	ldr	r2, [r4, #4]
 8008668:	2100      	movs	r1, #0
 800866a:	4628      	mov	r0, r5
 800866c:	f7f7 fdb0 	bl	80001d0 <memchr>
 8008670:	b108      	cbz	r0, 8008676 <_printf_i+0x1f2>
 8008672:	1b40      	subs	r0, r0, r5
 8008674:	6060      	str	r0, [r4, #4]
 8008676:	6863      	ldr	r3, [r4, #4]
 8008678:	6123      	str	r3, [r4, #16]
 800867a:	2300      	movs	r3, #0
 800867c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008680:	e7a8      	b.n	80085d4 <_printf_i+0x150>
 8008682:	6923      	ldr	r3, [r4, #16]
 8008684:	462a      	mov	r2, r5
 8008686:	4649      	mov	r1, r9
 8008688:	4640      	mov	r0, r8
 800868a:	47d0      	blx	sl
 800868c:	3001      	adds	r0, #1
 800868e:	d0ab      	beq.n	80085e8 <_printf_i+0x164>
 8008690:	6823      	ldr	r3, [r4, #0]
 8008692:	079b      	lsls	r3, r3, #30
 8008694:	d413      	bmi.n	80086be <_printf_i+0x23a>
 8008696:	68e0      	ldr	r0, [r4, #12]
 8008698:	9b03      	ldr	r3, [sp, #12]
 800869a:	4298      	cmp	r0, r3
 800869c:	bfb8      	it	lt
 800869e:	4618      	movlt	r0, r3
 80086a0:	e7a4      	b.n	80085ec <_printf_i+0x168>
 80086a2:	2301      	movs	r3, #1
 80086a4:	4632      	mov	r2, r6
 80086a6:	4649      	mov	r1, r9
 80086a8:	4640      	mov	r0, r8
 80086aa:	47d0      	blx	sl
 80086ac:	3001      	adds	r0, #1
 80086ae:	d09b      	beq.n	80085e8 <_printf_i+0x164>
 80086b0:	3501      	adds	r5, #1
 80086b2:	68e3      	ldr	r3, [r4, #12]
 80086b4:	9903      	ldr	r1, [sp, #12]
 80086b6:	1a5b      	subs	r3, r3, r1
 80086b8:	42ab      	cmp	r3, r5
 80086ba:	dcf2      	bgt.n	80086a2 <_printf_i+0x21e>
 80086bc:	e7eb      	b.n	8008696 <_printf_i+0x212>
 80086be:	2500      	movs	r5, #0
 80086c0:	f104 0619 	add.w	r6, r4, #25
 80086c4:	e7f5      	b.n	80086b2 <_printf_i+0x22e>
 80086c6:	bf00      	nop
 80086c8:	08009f25 	.word	0x08009f25
 80086cc:	08009f36 	.word	0x08009f36

080086d0 <memcpy>:
 80086d0:	440a      	add	r2, r1
 80086d2:	4291      	cmp	r1, r2
 80086d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80086d8:	d100      	bne.n	80086dc <memcpy+0xc>
 80086da:	4770      	bx	lr
 80086dc:	b510      	push	{r4, lr}
 80086de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80086e6:	4291      	cmp	r1, r2
 80086e8:	d1f9      	bne.n	80086de <memcpy+0xe>
 80086ea:	bd10      	pop	{r4, pc}

080086ec <memmove>:
 80086ec:	4288      	cmp	r0, r1
 80086ee:	b510      	push	{r4, lr}
 80086f0:	eb01 0402 	add.w	r4, r1, r2
 80086f4:	d902      	bls.n	80086fc <memmove+0x10>
 80086f6:	4284      	cmp	r4, r0
 80086f8:	4623      	mov	r3, r4
 80086fa:	d807      	bhi.n	800870c <memmove+0x20>
 80086fc:	1e43      	subs	r3, r0, #1
 80086fe:	42a1      	cmp	r1, r4
 8008700:	d008      	beq.n	8008714 <memmove+0x28>
 8008702:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008706:	f803 2f01 	strb.w	r2, [r3, #1]!
 800870a:	e7f8      	b.n	80086fe <memmove+0x12>
 800870c:	4402      	add	r2, r0
 800870e:	4601      	mov	r1, r0
 8008710:	428a      	cmp	r2, r1
 8008712:	d100      	bne.n	8008716 <memmove+0x2a>
 8008714:	bd10      	pop	{r4, pc}
 8008716:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800871a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800871e:	e7f7      	b.n	8008710 <memmove+0x24>

08008720 <_free_r>:
 8008720:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008722:	2900      	cmp	r1, #0
 8008724:	d044      	beq.n	80087b0 <_free_r+0x90>
 8008726:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800872a:	9001      	str	r0, [sp, #4]
 800872c:	2b00      	cmp	r3, #0
 800872e:	f1a1 0404 	sub.w	r4, r1, #4
 8008732:	bfb8      	it	lt
 8008734:	18e4      	addlt	r4, r4, r3
 8008736:	f000 f913 	bl	8008960 <__malloc_lock>
 800873a:	4a1e      	ldr	r2, [pc, #120]	; (80087b4 <_free_r+0x94>)
 800873c:	9801      	ldr	r0, [sp, #4]
 800873e:	6813      	ldr	r3, [r2, #0]
 8008740:	b933      	cbnz	r3, 8008750 <_free_r+0x30>
 8008742:	6063      	str	r3, [r4, #4]
 8008744:	6014      	str	r4, [r2, #0]
 8008746:	b003      	add	sp, #12
 8008748:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800874c:	f000 b90e 	b.w	800896c <__malloc_unlock>
 8008750:	42a3      	cmp	r3, r4
 8008752:	d908      	bls.n	8008766 <_free_r+0x46>
 8008754:	6825      	ldr	r5, [r4, #0]
 8008756:	1961      	adds	r1, r4, r5
 8008758:	428b      	cmp	r3, r1
 800875a:	bf01      	itttt	eq
 800875c:	6819      	ldreq	r1, [r3, #0]
 800875e:	685b      	ldreq	r3, [r3, #4]
 8008760:	1949      	addeq	r1, r1, r5
 8008762:	6021      	streq	r1, [r4, #0]
 8008764:	e7ed      	b.n	8008742 <_free_r+0x22>
 8008766:	461a      	mov	r2, r3
 8008768:	685b      	ldr	r3, [r3, #4]
 800876a:	b10b      	cbz	r3, 8008770 <_free_r+0x50>
 800876c:	42a3      	cmp	r3, r4
 800876e:	d9fa      	bls.n	8008766 <_free_r+0x46>
 8008770:	6811      	ldr	r1, [r2, #0]
 8008772:	1855      	adds	r5, r2, r1
 8008774:	42a5      	cmp	r5, r4
 8008776:	d10b      	bne.n	8008790 <_free_r+0x70>
 8008778:	6824      	ldr	r4, [r4, #0]
 800877a:	4421      	add	r1, r4
 800877c:	1854      	adds	r4, r2, r1
 800877e:	42a3      	cmp	r3, r4
 8008780:	6011      	str	r1, [r2, #0]
 8008782:	d1e0      	bne.n	8008746 <_free_r+0x26>
 8008784:	681c      	ldr	r4, [r3, #0]
 8008786:	685b      	ldr	r3, [r3, #4]
 8008788:	6053      	str	r3, [r2, #4]
 800878a:	4421      	add	r1, r4
 800878c:	6011      	str	r1, [r2, #0]
 800878e:	e7da      	b.n	8008746 <_free_r+0x26>
 8008790:	d902      	bls.n	8008798 <_free_r+0x78>
 8008792:	230c      	movs	r3, #12
 8008794:	6003      	str	r3, [r0, #0]
 8008796:	e7d6      	b.n	8008746 <_free_r+0x26>
 8008798:	6825      	ldr	r5, [r4, #0]
 800879a:	1961      	adds	r1, r4, r5
 800879c:	428b      	cmp	r3, r1
 800879e:	bf04      	itt	eq
 80087a0:	6819      	ldreq	r1, [r3, #0]
 80087a2:	685b      	ldreq	r3, [r3, #4]
 80087a4:	6063      	str	r3, [r4, #4]
 80087a6:	bf04      	itt	eq
 80087a8:	1949      	addeq	r1, r1, r5
 80087aa:	6021      	streq	r1, [r4, #0]
 80087ac:	6054      	str	r4, [r2, #4]
 80087ae:	e7ca      	b.n	8008746 <_free_r+0x26>
 80087b0:	b003      	add	sp, #12
 80087b2:	bd30      	pop	{r4, r5, pc}
 80087b4:	20001020 	.word	0x20001020

080087b8 <sbrk_aligned>:
 80087b8:	b570      	push	{r4, r5, r6, lr}
 80087ba:	4e0e      	ldr	r6, [pc, #56]	; (80087f4 <sbrk_aligned+0x3c>)
 80087bc:	460c      	mov	r4, r1
 80087be:	6831      	ldr	r1, [r6, #0]
 80087c0:	4605      	mov	r5, r0
 80087c2:	b911      	cbnz	r1, 80087ca <sbrk_aligned+0x12>
 80087c4:	f000 f8bc 	bl	8008940 <_sbrk_r>
 80087c8:	6030      	str	r0, [r6, #0]
 80087ca:	4621      	mov	r1, r4
 80087cc:	4628      	mov	r0, r5
 80087ce:	f000 f8b7 	bl	8008940 <_sbrk_r>
 80087d2:	1c43      	adds	r3, r0, #1
 80087d4:	d00a      	beq.n	80087ec <sbrk_aligned+0x34>
 80087d6:	1cc4      	adds	r4, r0, #3
 80087d8:	f024 0403 	bic.w	r4, r4, #3
 80087dc:	42a0      	cmp	r0, r4
 80087de:	d007      	beq.n	80087f0 <sbrk_aligned+0x38>
 80087e0:	1a21      	subs	r1, r4, r0
 80087e2:	4628      	mov	r0, r5
 80087e4:	f000 f8ac 	bl	8008940 <_sbrk_r>
 80087e8:	3001      	adds	r0, #1
 80087ea:	d101      	bne.n	80087f0 <sbrk_aligned+0x38>
 80087ec:	f04f 34ff 	mov.w	r4, #4294967295
 80087f0:	4620      	mov	r0, r4
 80087f2:	bd70      	pop	{r4, r5, r6, pc}
 80087f4:	20001024 	.word	0x20001024

080087f8 <_malloc_r>:
 80087f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087fc:	1ccd      	adds	r5, r1, #3
 80087fe:	f025 0503 	bic.w	r5, r5, #3
 8008802:	3508      	adds	r5, #8
 8008804:	2d0c      	cmp	r5, #12
 8008806:	bf38      	it	cc
 8008808:	250c      	movcc	r5, #12
 800880a:	2d00      	cmp	r5, #0
 800880c:	4607      	mov	r7, r0
 800880e:	db01      	blt.n	8008814 <_malloc_r+0x1c>
 8008810:	42a9      	cmp	r1, r5
 8008812:	d905      	bls.n	8008820 <_malloc_r+0x28>
 8008814:	230c      	movs	r3, #12
 8008816:	603b      	str	r3, [r7, #0]
 8008818:	2600      	movs	r6, #0
 800881a:	4630      	mov	r0, r6
 800881c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008820:	4e2e      	ldr	r6, [pc, #184]	; (80088dc <_malloc_r+0xe4>)
 8008822:	f000 f89d 	bl	8008960 <__malloc_lock>
 8008826:	6833      	ldr	r3, [r6, #0]
 8008828:	461c      	mov	r4, r3
 800882a:	bb34      	cbnz	r4, 800887a <_malloc_r+0x82>
 800882c:	4629      	mov	r1, r5
 800882e:	4638      	mov	r0, r7
 8008830:	f7ff ffc2 	bl	80087b8 <sbrk_aligned>
 8008834:	1c43      	adds	r3, r0, #1
 8008836:	4604      	mov	r4, r0
 8008838:	d14d      	bne.n	80088d6 <_malloc_r+0xde>
 800883a:	6834      	ldr	r4, [r6, #0]
 800883c:	4626      	mov	r6, r4
 800883e:	2e00      	cmp	r6, #0
 8008840:	d140      	bne.n	80088c4 <_malloc_r+0xcc>
 8008842:	6823      	ldr	r3, [r4, #0]
 8008844:	4631      	mov	r1, r6
 8008846:	4638      	mov	r0, r7
 8008848:	eb04 0803 	add.w	r8, r4, r3
 800884c:	f000 f878 	bl	8008940 <_sbrk_r>
 8008850:	4580      	cmp	r8, r0
 8008852:	d13a      	bne.n	80088ca <_malloc_r+0xd2>
 8008854:	6821      	ldr	r1, [r4, #0]
 8008856:	3503      	adds	r5, #3
 8008858:	1a6d      	subs	r5, r5, r1
 800885a:	f025 0503 	bic.w	r5, r5, #3
 800885e:	3508      	adds	r5, #8
 8008860:	2d0c      	cmp	r5, #12
 8008862:	bf38      	it	cc
 8008864:	250c      	movcc	r5, #12
 8008866:	4629      	mov	r1, r5
 8008868:	4638      	mov	r0, r7
 800886a:	f7ff ffa5 	bl	80087b8 <sbrk_aligned>
 800886e:	3001      	adds	r0, #1
 8008870:	d02b      	beq.n	80088ca <_malloc_r+0xd2>
 8008872:	6823      	ldr	r3, [r4, #0]
 8008874:	442b      	add	r3, r5
 8008876:	6023      	str	r3, [r4, #0]
 8008878:	e00e      	b.n	8008898 <_malloc_r+0xa0>
 800887a:	6822      	ldr	r2, [r4, #0]
 800887c:	1b52      	subs	r2, r2, r5
 800887e:	d41e      	bmi.n	80088be <_malloc_r+0xc6>
 8008880:	2a0b      	cmp	r2, #11
 8008882:	d916      	bls.n	80088b2 <_malloc_r+0xba>
 8008884:	1961      	adds	r1, r4, r5
 8008886:	42a3      	cmp	r3, r4
 8008888:	6025      	str	r5, [r4, #0]
 800888a:	bf18      	it	ne
 800888c:	6059      	strne	r1, [r3, #4]
 800888e:	6863      	ldr	r3, [r4, #4]
 8008890:	bf08      	it	eq
 8008892:	6031      	streq	r1, [r6, #0]
 8008894:	5162      	str	r2, [r4, r5]
 8008896:	604b      	str	r3, [r1, #4]
 8008898:	4638      	mov	r0, r7
 800889a:	f104 060b 	add.w	r6, r4, #11
 800889e:	f000 f865 	bl	800896c <__malloc_unlock>
 80088a2:	f026 0607 	bic.w	r6, r6, #7
 80088a6:	1d23      	adds	r3, r4, #4
 80088a8:	1af2      	subs	r2, r6, r3
 80088aa:	d0b6      	beq.n	800881a <_malloc_r+0x22>
 80088ac:	1b9b      	subs	r3, r3, r6
 80088ae:	50a3      	str	r3, [r4, r2]
 80088b0:	e7b3      	b.n	800881a <_malloc_r+0x22>
 80088b2:	6862      	ldr	r2, [r4, #4]
 80088b4:	42a3      	cmp	r3, r4
 80088b6:	bf0c      	ite	eq
 80088b8:	6032      	streq	r2, [r6, #0]
 80088ba:	605a      	strne	r2, [r3, #4]
 80088bc:	e7ec      	b.n	8008898 <_malloc_r+0xa0>
 80088be:	4623      	mov	r3, r4
 80088c0:	6864      	ldr	r4, [r4, #4]
 80088c2:	e7b2      	b.n	800882a <_malloc_r+0x32>
 80088c4:	4634      	mov	r4, r6
 80088c6:	6876      	ldr	r6, [r6, #4]
 80088c8:	e7b9      	b.n	800883e <_malloc_r+0x46>
 80088ca:	230c      	movs	r3, #12
 80088cc:	603b      	str	r3, [r7, #0]
 80088ce:	4638      	mov	r0, r7
 80088d0:	f000 f84c 	bl	800896c <__malloc_unlock>
 80088d4:	e7a1      	b.n	800881a <_malloc_r+0x22>
 80088d6:	6025      	str	r5, [r4, #0]
 80088d8:	e7de      	b.n	8008898 <_malloc_r+0xa0>
 80088da:	bf00      	nop
 80088dc:	20001020 	.word	0x20001020

080088e0 <_realloc_r>:
 80088e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088e4:	4680      	mov	r8, r0
 80088e6:	4614      	mov	r4, r2
 80088e8:	460e      	mov	r6, r1
 80088ea:	b921      	cbnz	r1, 80088f6 <_realloc_r+0x16>
 80088ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80088f0:	4611      	mov	r1, r2
 80088f2:	f7ff bf81 	b.w	80087f8 <_malloc_r>
 80088f6:	b92a      	cbnz	r2, 8008904 <_realloc_r+0x24>
 80088f8:	f7ff ff12 	bl	8008720 <_free_r>
 80088fc:	4625      	mov	r5, r4
 80088fe:	4628      	mov	r0, r5
 8008900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008904:	f000 f838 	bl	8008978 <_malloc_usable_size_r>
 8008908:	4284      	cmp	r4, r0
 800890a:	4607      	mov	r7, r0
 800890c:	d802      	bhi.n	8008914 <_realloc_r+0x34>
 800890e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008912:	d812      	bhi.n	800893a <_realloc_r+0x5a>
 8008914:	4621      	mov	r1, r4
 8008916:	4640      	mov	r0, r8
 8008918:	f7ff ff6e 	bl	80087f8 <_malloc_r>
 800891c:	4605      	mov	r5, r0
 800891e:	2800      	cmp	r0, #0
 8008920:	d0ed      	beq.n	80088fe <_realloc_r+0x1e>
 8008922:	42bc      	cmp	r4, r7
 8008924:	4622      	mov	r2, r4
 8008926:	4631      	mov	r1, r6
 8008928:	bf28      	it	cs
 800892a:	463a      	movcs	r2, r7
 800892c:	f7ff fed0 	bl	80086d0 <memcpy>
 8008930:	4631      	mov	r1, r6
 8008932:	4640      	mov	r0, r8
 8008934:	f7ff fef4 	bl	8008720 <_free_r>
 8008938:	e7e1      	b.n	80088fe <_realloc_r+0x1e>
 800893a:	4635      	mov	r5, r6
 800893c:	e7df      	b.n	80088fe <_realloc_r+0x1e>
	...

08008940 <_sbrk_r>:
 8008940:	b538      	push	{r3, r4, r5, lr}
 8008942:	4d06      	ldr	r5, [pc, #24]	; (800895c <_sbrk_r+0x1c>)
 8008944:	2300      	movs	r3, #0
 8008946:	4604      	mov	r4, r0
 8008948:	4608      	mov	r0, r1
 800894a:	602b      	str	r3, [r5, #0]
 800894c:	f7f8 fd56 	bl	80013fc <_sbrk>
 8008950:	1c43      	adds	r3, r0, #1
 8008952:	d102      	bne.n	800895a <_sbrk_r+0x1a>
 8008954:	682b      	ldr	r3, [r5, #0]
 8008956:	b103      	cbz	r3, 800895a <_sbrk_r+0x1a>
 8008958:	6023      	str	r3, [r4, #0]
 800895a:	bd38      	pop	{r3, r4, r5, pc}
 800895c:	20001028 	.word	0x20001028

08008960 <__malloc_lock>:
 8008960:	4801      	ldr	r0, [pc, #4]	; (8008968 <__malloc_lock+0x8>)
 8008962:	f000 b811 	b.w	8008988 <__retarget_lock_acquire_recursive>
 8008966:	bf00      	nop
 8008968:	2000102c 	.word	0x2000102c

0800896c <__malloc_unlock>:
 800896c:	4801      	ldr	r0, [pc, #4]	; (8008974 <__malloc_unlock+0x8>)
 800896e:	f000 b80c 	b.w	800898a <__retarget_lock_release_recursive>
 8008972:	bf00      	nop
 8008974:	2000102c 	.word	0x2000102c

08008978 <_malloc_usable_size_r>:
 8008978:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800897c:	1f18      	subs	r0, r3, #4
 800897e:	2b00      	cmp	r3, #0
 8008980:	bfbc      	itt	lt
 8008982:	580b      	ldrlt	r3, [r1, r0]
 8008984:	18c0      	addlt	r0, r0, r3
 8008986:	4770      	bx	lr

08008988 <__retarget_lock_acquire_recursive>:
 8008988:	4770      	bx	lr

0800898a <__retarget_lock_release_recursive>:
 800898a:	4770      	bx	lr

0800898c <_init>:
 800898c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800898e:	bf00      	nop
 8008990:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008992:	bc08      	pop	{r3}
 8008994:	469e      	mov	lr, r3
 8008996:	4770      	bx	lr

08008998 <_fini>:
 8008998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800899a:	bf00      	nop
 800899c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800899e:	bc08      	pop	{r3}
 80089a0:	469e      	mov	lr, r3
 80089a2:	4770      	bx	lr
