
*** Running xst
    with args -ifn "my_dff.xst" -ofn "my_dff.srp" -intstyle ise

Reading design: my_dff.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/Users/lamphejw/Desktop/Project4/Project4.srcs/sources_1/imports/Project4/dff.vhd" into library work
Parsing entity <my_dff>.
Parsing architecture <behavior> of entity <my_dff>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <my_dff> (architecture <behavior>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <my_dff>.
    Related source file is "C:/Users/lamphejw/Desktop/Project4/Project4.srcs/sources_1/imports/Project4/dff.vhd".
    Found 1-bit register for signal <QNot>.
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <my_dff> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 1-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <my_dff> ...
INFO:Xst:3203 - The FF/Latch <Q> in Unit <my_dff> is the opposite to the following FF/Latch, which will be removed : <QNot> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block my_dff, actual ratio is 0.
FlipFlop Q has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock                              | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 2.268ns
   Maximum output required time after clock: 4.382ns
   Maximum combinational path delay: No path found

=========================================================================
