/*
 * Copyright (C) 2018 Unigroup Spreadtrum & RDA Technologies Co., Ltd.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 ********************************************************************
 * Auto generated c code from ASIC Documentation, PLEASE DONOT EDIT *
 ********************************************************************
 */

/*
 * SVN URL      : http://shsvn03/svn/CHIP/Interface/SharkL6Pro/Autoreg/RTL0.9/SharkL6Pro_doc_DE_top_0541_cq_goodcode_202004300959/reg/pcie/SharkL6Pro_PCIE_GEN3_PHY_Control_Register.xls;PCIE_GEN3_PHY_REG
 *     Revision : 231409
 *     Author   : {author}
 *     Date     : {date}
 */

#ifndef __ANLG_PHY_PCIE3_H____
#define __ANLG_PHY_PCIE3_H____

/* Some defs, in case these are not defined elsewhere */
#ifndef SCI_IOMAP
#define SCI_IOMAP(_b_) ( (_b_) )
#endif

#ifndef SCI_ADDR
#define SCI_ADDR(_b_, _o_) ( (_b_) + (_o_) )
#endif

#ifndef CTL_ANLG_PHY_PCIE3_BASE
#define CTL_ANLG_PHY_PCIE3_BASE         SCI_IOMAP(0x2600C000)
#endif

/* registers definitions for CTL_ANLG_PHY_PCIE3, 0x2600C000 */
#define REG_ANLG_PHY_PCIE3_PCIE3PHY_COMMON_CTRL             SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0000)
#define REG_ANLG_PHY_PCIE3_PCIE3PHY_APB_MPLL_PMU_CTRL       SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0004)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PIPE_SRAM_CTRL  SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0008)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL0 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x000C)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_COMMON_CONFIG   SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0010)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL1_2_CTRL SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0014)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL00 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0018)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL1 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x001C)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL2 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0020)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL3 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0024)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL5 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0028)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL6 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x002C)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL7 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0030)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL12 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0034)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL13 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0038)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL14 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x003C)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL15 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0040)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL16 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0044)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL17 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0048)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL18 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x004C)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL19 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0050)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL20 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0054)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL21 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0058)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_C10GEN2_CTRL0 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x005C)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_C10GEN2_CTRL1 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0060)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_C10GEN2_CTRL2 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0064)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_C10GEN2_CTRL3 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0068)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_C10GEN2_CTRL4 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x006C)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_C10GEN2_CTRL5 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0070)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_C10GEN2_CTRL6 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0074)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_C10GEN2_CTRL7 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0078)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_C10GEN2_CTRL8 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x007C)
#define REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_C10GEN2_CTRL9 SCI_ADDR(CTL_ANLG_PHY_PCIE3_BASE, 0x0080)

/* bits definitions for REG_ANLG_PHY_PCIE3_PCIE3PHY_COMMON_CTRL, [0x2600C000] */
#define BIT_ANLG_PHY_PCIE3_UPCS_PIPE_CONFIG(x)              ( (x) << 13 & (BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_ANLG_PHY_PCIE3_PHY_RTUNE_REQ                    ( BIT(12) )
#define BIT_ANLG_PHY_PCIE3_PHY_RTUNE_ACK                    ( BIT(11) )
#define BIT_ANLG_PHY_PCIE3_PHY_RX0_TERM_ACDC                ( BIT(10) )
#define BIT_ANLG_PHY_PCIE3_PHY_EXT_CTRL_SEL                 ( BIT(9) )
#define BIT_ANLG_PHY_PCIE3_PHY0_TEST_FLYOVER_EN             ( BIT(8) )
#define BIT_ANLG_PHY_PCIE3_PHY0_TEST_STOP_CLK_EN            ( BIT(7) )
#define BIT_ANLG_PHY_PCIE3_PHY0_TEST_TX_REF_CLK_EN          ( BIT(6) )
#define BIT_ANLG_PHY_PCIE3_PHY_TEST_BURNIN                  ( BIT(5) )
#define BIT_ANLG_PHY_PCIE3_PHY_TEST_POWERDOWN               ( BIT(4) )
#define BIT_ANLG_PHY_PCIE3_PHY_LANE0_RX2TX_PAR_LB_EN        ( BIT(3) )
#define BIT_ANLG_PHY_PCIE3_EXT_PCLK_REQ                     ( BIT(2) )
#define BIT_ANLG_PHY_PCIE3_PHY0_REF_REPEAT_CLK_EN           ( BIT(1) )
#define BIT_ANLG_PHY_PCIE3_PHY_REF_USE_PD                   ( BIT(0) )

/* bits definitions for REG_ANLG_PHY_PCIE3_PCIE3PHY_APB_MPLL_PMU_CTRL, [0x2600C004] */
#define BIT_ANLG_PHY_PCIE3_PG_MODE_EN                       ( BIT(14) )
#define BIT_ANLG_PHY_PCIE3_PHY0_ANA_PWR_EN_REG              ( BIT(13) )
#define BIT_ANLG_PHY_PCIE3_PHY0_PMA_PWR_STABLE_REG_CONTROL  ( BIT(12) )
#define BIT_ANLG_PHY_PCIE3_PHY0_PCS_PWR_EN                  ( BIT(11) )
#define BIT_ANLG_PHY_PCIE3_PHY0_PCS_PWR_STABLE              ( BIT(10) )
#define BIT_ANLG_PHY_PCIE3_PHY_LANE0_POWER_PRESENT          ( BIT(9) )
#define BIT_ANLG_PHY_PCIE3_UPCS_PWR_EN                      ( BIT(8) )
#define BIT_ANLG_PHY_PCIE3_UPCS_PWR_STABLE                  ( BIT(7) )
#define BIT_ANLG_PHY_PCIE3_PHY0_MPLLB_SCC_EN                ( BIT(6) )
#define BIT_ANLG_PHY_PCIE3_PHY0_MPLLB_STATE                 ( BIT(5) )
#define BIT_ANLG_PHY_PCIE3_PHY0_MPLLB_FORCE_EN              ( BIT(4) )
#define BIT_ANLG_PHY_PCIE3_PHY0_MPLLA_SSC_EN                ( BIT(3) )
#define BIT_ANLG_PHY_PCIE3_PHY0_MPLLA_STATE                 ( BIT(2) )
#define BIT_ANLG_PHY_PCIE3_PHY0_MPLLA_FORCE_EN              ( BIT(1) )
#define BIT_ANLG_PHY_PCIE3_PHY0_CR_PARA_SEL                 ( BIT(0) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PIPE_SRAM_CTRL, [0x2600C008] */
#define BIT_ANLG_PHY_PCIE3_PHY0_SRAM_INIT_DONE              ( BIT(18) )
#define BIT_ANLG_PHY_PCIE3_PHY0_SRAM_EXT_LD_DONE            ( BIT(17) )
#define BIT_ANLG_PHY_PCIE3_PHY0_SRAM_BYPASS                 ( BIT(16) )
#define BIT_ANLG_PHY_PCIE3_PIPE_TX0_ONES_ZEROS              ( BIT(15) )
#define BIT_ANLG_PHY_PCIE3_PIPE_TX0_PATTERN(x)              ( (x) << 13 & (BIT(13)|BIT(14)) )
#define BIT_ANLG_PHY_PCIE3_PIPE_RX0_TERMINATION             ( BIT(12) )
#define BIT_ANLG_PHY_PCIE3_PIPE_RX0_SRIS_MODE_EN            ( BIT(11) )
#define BIT_ANLG_PHY_PCIE3_PIPE_RX0_EQ_TRAINING             ( BIT(10) )
#define BIT_ANLG_PHY_PCIE3_PIPE_LANE0_TX2RX_LOOPBK(x)       ( (x) << 8  & (BIT(8)|BIT(9)) )
#define BIT_ANLG_PHY_PCIE3_PIPE_LANE0_PROTOCOL(x)           ( (x) << 6  & (BIT(6)|BIT(7)) )
#define BIT_ANLG_PHY_PCIE3_PIPE_LANE0_PHY_SRC_SEL(x)        ( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_ANLG_PHY_PCIE3_PIPE_LANE0_LINK_NUM(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL0, [0x2600C00C] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_TX_EQ_MAIN_G1(x)   ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_TX_EQ_MAIN_G2(x)   ( (x) << 18 & (BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_TX_EQ_MAIN_G3(x)   ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_TX_EQ_POST_G1(x)   ( (x) << 6  & (BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_TX_EQ_POST_G2(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_COMMON_CONFIG, [0x2600C010] */
#define BIT_ANLG_PHY_PCIE3_PIPE_RX_RECAL_CONT_EN            ( BIT(14) )
#define BIT_ANLG_PHY_PCIE3_PIPE_RX_CDR_LEGACY_EN            ( BIT(13) )
#define BIT_ANLG_PHY_PCIE3_PIPE_RX0_EB_EMPTY_MODE           ( BIT(12) )
#define BIT_ANLG_PHY_PCIE3_PHIPE_RX0_CMN_REFCLK_MODE        ( BIT(11) )
#define BIT_ANLG_PHY_PCIE3_PHY_TX0_BYPASS_EQ_CALC           ( BIT(10) )
#define BIT_ANLG_PHY_PCIE3_PIPE_RX0_EBUFF_LOCATION(x)       ( (x) << 1  & (BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BIT_ANLG_PHY_PCIE3_PIPE_RX0_ALIGN_DETECT            ( BIT(0) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL1_2_CTRL, [0x2600C014] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL1_EXT_REG(x)             ( (x) << 16 & (0xFFFF0000) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL2_EXT_REG(x)             ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL00, [0x2600C018] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL1, [0x2600C01C] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG1(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL2, [0x2600C020] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG2(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL3, [0x2600C024] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG3(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL5, [0x2600C028] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG5(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL6, [0x2600C02C] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG6(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL7, [0x2600C030] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG11(x)           ( (x) << 23 & (BIT(23)|BIT(24)|BIT(25)|BIT(26)) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG10(x)           ( (x) << 19 & (BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG9(x)            ( (x) << 15 & (BIT(15)|BIT(16)|BIT(17)|BIT(18)) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG8(x)            ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG7(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL12, [0x2600C034] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG12(x)           ( (x) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL13, [0x2600C038] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG13(x)           ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL14, [0x2600C03C] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG14(x)           ( (x) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL15, [0x2600C040] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG15(x)           ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL16, [0x2600C044] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG16(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL17, [0x2600C048] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG17(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL18, [0x2600C04C] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG18(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL19, [0x2600C050] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG19(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL20, [0x2600C054] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG20(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_CTRL21, [0x2600C058] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_REG21(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_C10GEN2_CTRL0, [0x2600C05C] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_MPLLA_DIV5_CLK_EN  ( BIT(22) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_MPLLA_CP_PROP(x)   ( (x) << 15 & (BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_MPLLA_CP_INT(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_DCO_RANGE(x)       ( (x) << 6  & (BIT(6)|BIT(7)) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_DCO_FINETUNE(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_C10GEN2_CTRL1, [0x2600C060] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_MPLLA_FREQ_VCO(x)  ( (x) << 17 & (BIT(17)|BIT(18)) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_MPLLA_FRACN_EN     ( BIT(16) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_MPLLA_FRACN_DEN(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_C10GEN2_CTRL2, [0x2600C064] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_MPLLA_FRACN_REM(x) ( (x) << 16 & (0xFFFF0000) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_MPLLA_FRACN_QUOT(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_C10GEN2_CTRL3, [0x2600C068] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_MPLLA_SCC_PEAK(x)  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_C10GEN2_CTRL4, [0x2600C06C] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_MPLLA_SCC_STEPSIZE(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_C10GEN2_CTRL5, [0x2600C070] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_MPLLB_DIV5_CLK_EN  ( BIT(22) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_MPLLB_CP_PROP(x)   ( (x) << 15 & (BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_MPLLB_CP_INT(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_DCO_RANGE(x)       ( (x) << 6  & (BIT(6)|BIT(7)) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_DCO_FINETUNE(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_C10GEN2_CTRL6, [0x2600C074] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_MPLLB_FREQ_VCO(x)  ( (x) << 17 & (BIT(17)|BIT(18)) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_MPLLB_FRACN_EN     ( BIT(16) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_MPLLB_FRACN_DEN(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_C10GEN2_CTRL7, [0x2600C078] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_MPLLB_FRACN_REM(x) ( (x) << 16 & (0xFFFF0000) )
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_MPLLB_FRACN_QUOT(x) ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_C10GEN2_CTRL8, [0x2600C07C] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_MPLLB_SCC_PEAK(x)  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )

/* bits definitions for REG_ANLG_PHY_PCIE3_ANALOG_PCIE3_PHY_PROTOCOL0_C10GEN2_CTRL9, [0x2600C080] */
#define BIT_ANLG_PHY_PCIE3_PROTOCOL0_EXT_MPLLB_SCC_STEPSIZE(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )

/* vars definitions for controller CTL_ANLG_PHY_PCIE3 */


#endif /* __ANLG_PHY_PCIE3_H____ */
