
---------- Begin Simulation Statistics ----------
final_tick                               1056054140500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 104169                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                   104473                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13832.68                       # Real time elapsed on the host
host_tick_rate                               76344847                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440935904                       # Number of instructions simulated
sim_ops                                    1445140911                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.056054                       # Number of seconds simulated
sim_ticks                                1056054140500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.070904                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              169474610                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           192429738                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         15365381                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        262112375                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21741322                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22398624                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          657302                       # Number of indirect misses.
system.cpu0.branchPred.lookups              332138489                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148169                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050448                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9304364                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313655015                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33896564                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160572                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       55363065                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250518298                       # Number of instructions committed
system.cpu0.commit.committedOps            1251572031                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1942356539                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.644358                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.402044                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1339745563     68.98%     68.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    358348136     18.45%     87.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84056392      4.33%     91.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     82594855      4.25%     96.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26119640      1.34%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8303677      0.43%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4884895      0.25%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4406817      0.23%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33896564      1.75%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1942356539                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112797                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209818341                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697321                       # Number of loads committed
system.cpu0.commit.membars                    2104050                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104056      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699530784     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833132      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747761     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256413     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251572031                       # Class of committed instruction
system.cpu0.commit.refs                     536004202                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250518298                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251572031                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.680853                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.680853                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            283152242                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6083258                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           167628807                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1327481984                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               744306841                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                915460917                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9312720                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13962238                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4541755                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  332138489                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                235009618                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1213007262                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5671579                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           84                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1357495938                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          263                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               30747558                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.158015                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         728393012                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         191215932                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.645831                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1956774475                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.694835                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.918828                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               999699518     51.09%     51.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               709834571     36.28%     87.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               126867603      6.48%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97860518      5.00%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                17039065      0.87%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2720477      0.14%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  647634      0.03%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     448      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104641      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1956774475                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      145163487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9379188                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               320244514                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.616265                       # Inst execution rate
system.cpu0.iew.exec_refs                   563277797                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 151677585                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              211327104                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            411561686                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1578112                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5715345                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           153290954                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1306901872                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            411600212                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4924782                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1295350400                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1081055                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6666188                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9312720                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8995766                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       378748                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21917069                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        74005                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7277                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4941067                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22864365                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5984073                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7277                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       399785                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8979403                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                596064141                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1285977761                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837720                       # average fanout of values written-back
system.cpu0.iew.wb_producers                499334731                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.611806                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1286057090                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1589876542                       # number of integer regfile reads
system.cpu0.int_regfile_writes              824280956                       # number of integer regfile writes
system.cpu0.ipc                              0.594936                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.594936                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106124      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            718988774     55.30%     55.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11842218      0.91%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100428      0.16%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           414449148     31.87%     88.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          150788438     11.60%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1300275182                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1857773                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001429                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 355034     19.11%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    29      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1206101     64.92%     84.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               296605     15.97%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1300026775                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4559315570                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1285977709                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1362238692                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1302176811                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1300275182                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            4725061                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       55329838                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           133066                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1564489                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     20572641                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1956774475                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.664499                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.870627                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1054529953     53.89%     53.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          606820384     31.01%     84.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          208528372     10.66%     95.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75525932      3.86%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8993620      0.46%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1060737      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             850997      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             279729      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             184751      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1956774475                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.618608                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14179648                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3195881                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           411561686                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          153290954                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2058                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2101937962                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10170626                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              228463047                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800543622                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7119172                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               755811339                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16984623                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12902                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1621910234                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1321996209                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          853108181                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                907011620                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              30620860                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9312720                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             56003907                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                52564555                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1621910190                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        171842                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6199                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 18996353                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6185                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3215368876                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2628303837                       # The number of ROB writes
system.cpu0.timesIdled                       22337231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2025                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.371446                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12355975                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14473194                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1800958                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18043352                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            669726                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         682699                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12973                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21083088                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41954                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050199                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1330471                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16227987                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2039640                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151345                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11156562                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67675429                       # Number of instructions committed
system.cpu1.commit.committedOps              68725849                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    304737329                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.225525                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.942000                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    276070431     90.59%     90.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14408744      4.73%     95.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5203294      1.71%     97.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4033611      1.32%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1113835      0.37%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       495999      0.16%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1045196      0.34%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       326579      0.11%     99.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2039640      0.67%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    304737329                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074697                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65710468                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16751292                       # Number of loads committed
system.cpu1.commit.membars                    2100507                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100507      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43599522     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17801491     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5224185      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68725849                       # Class of committed instruction
system.cpu1.commit.refs                      23025688                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67675429                       # Number of Instructions Simulated
system.cpu1.committedOps                     68725849                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.564179                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.564179                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            246376990                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               499309                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11676943                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84423813                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16620831                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39984516                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1331960                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1233931                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2720768                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21083088                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14714506                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    288316465                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               330375                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      88483020                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3604894                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068256                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16916152                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13025701                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.286461                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         307035065                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.291610                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.714541                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               249399568     81.23%     81.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36986566     12.05%     93.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11852713      3.86%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7140648      2.33%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1122029      0.37%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  270297      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  262463      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     774      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           307035065                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1847712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1396171                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17824897                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.247626                       # Inst execution rate
system.cpu1.iew.exec_refs                    26007260                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6635220                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              203413500                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19739202                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051079                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1380117                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6994455                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79858416                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19372040                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1314129                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76487364                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                852220                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3849469                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1331960                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6044284                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        98742                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          713364                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31804                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2022                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        11117                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2987910                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       720059                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2022                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       404630                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        991541                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43887155                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75292144                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.820992                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36030985                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.243756                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75343919                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97130903                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50454540                       # number of integer regfile writes
system.cpu1.ipc                              0.219097                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.219097                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100714      2.70%      2.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49283823     63.35%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20760870     26.68%     92.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5655931      7.27%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77801493                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1586496                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020392                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 334197     21.07%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                982605     61.94%     83.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               269690     17.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77287259                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         464366130                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75292132                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         90992442                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  76706747                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77801493                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151669                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11132566                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           141611                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           324                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5019449                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    307035065                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.253396                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.729228                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          259322302     84.46%     84.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           30303921      9.87%     94.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10485507      3.42%     97.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3584878      1.17%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2075275      0.68%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             490434      0.16%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             503267      0.16%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             156796      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             112685      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      307035065                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.251880                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7378518                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          898873                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19739202                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6994455                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    207                       # number of misc regfile reads
system.cpu1.numCycles                       308882777                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1803209004                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              216679917                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45685748                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7046027                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18701768                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3022700                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                24015                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105837068                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82863068                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55439853                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39819873                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20003968                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1331960                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             30467926                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9754105                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105837056                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33621                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               879                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 15459521                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           878                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   382579008                       # The number of ROB reads
system.cpu1.rob.rob_writes                  162068689                       # The number of ROB writes
system.cpu1.timesIdled                          68397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.154447                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               14165453                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            16832685                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2891769                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         21920788                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            619429                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         668744                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           49315                       # Number of indirect misses.
system.cpu2.branchPred.lookups               25231921                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31552                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050229                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1829941                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15103691                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1968816                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151400                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       30095390                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64196882                       # Number of instructions committed
system.cpu2.commit.committedOps              65247318                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    288572059                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.226104                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.943770                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    261358222     90.57%     90.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13633128      4.72%     95.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5001918      1.73%     97.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3898869      1.35%     98.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       978046      0.34%     98.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       462788      0.16%     98.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       954809      0.33%     99.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       315463      0.11%     99.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1968816      0.68%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    288572059                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013766                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62347336                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15863109                       # Number of loads committed
system.cpu2.commit.membars                    2100521                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100521      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41201598     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16913338     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031717      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65247318                       # Class of committed instruction
system.cpu2.commit.refs                      21945067                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64196882                       # Number of Instructions Simulated
system.cpu2.committedOps                     65247318                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.593387                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.593387                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            218080461                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1086292                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            12939892                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             102717460                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                21096826                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 49962662                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1831284                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1771569                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2703664                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   25231921                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 18857580                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    268885943                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               310010                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     115744449                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                5786224                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.085566                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          21895841                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          14784882                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.392512                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         293674897                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.404833                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.865747                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               220825850     75.19%     75.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                44965716     15.31%     90.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                16323677      5.56%     96.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7813160      2.66%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1927492      0.66%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  787632      0.27%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1031152      0.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     209      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           293674897                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1206224                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1889871                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18373857                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.256518                       # Inst execution rate
system.cpu2.iew.exec_refs                    24709080                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6414862                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              178932206                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             24538422                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2252629                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1451198                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             9133350                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           95320277                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18294218                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1278730                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             75642317                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1005643                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3863283                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1831284                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5970939                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        98578                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          627557                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        27084                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1948                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        13218                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      8675313                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      3051392                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1948                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       424965                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1464906                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 43722811                       # num instructions consuming a value
system.cpu2.iew.wb_count                     74548487                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.808783                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 35362262                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.252809                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      74597007                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                96845436                       # number of integer regfile reads
system.cpu2.int_regfile_writes               49351343                       # number of integer regfile writes
system.cpu2.ipc                              0.217704                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.217704                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100743      2.73%      2.73% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             49728004     64.65%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.38% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19651564     25.55%     92.93% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5440587      7.07%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              76921047                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1546307                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020103                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 329762     21.33%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                957187     61.90%     83.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               259354     16.77%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              76366595                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         449191072                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     74548475                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        125394536                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  88527145                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 76921047                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            6793132                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       30072958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           127802                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       3641732                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     21031011                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    293674897                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.261926                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.736435                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          246027633     83.78%     83.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           30841238     10.50%     94.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9962384      3.39%     97.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3554572      1.21%     98.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2046419      0.70%     99.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             503689      0.17%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             487561      0.17%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             149370      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             102031      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      293674897                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.260854                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         13186670                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2106080                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            24538422                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            9133350                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    222                       # number of misc regfile reads
system.cpu2.numCycles                       294881121                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1817210261                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              190192052                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43498223                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5418643                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                23671594                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2742804                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                22945                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            126049268                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             100133496                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           66655399                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 49294006                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              20150841                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1831284                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             28656686                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                23157176                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       126049256                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         29275                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               872                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 12338755                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           872                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   381944885                       # The number of ROB reads
system.cpu2.rob.rob_writes                  195793232                       # The number of ROB writes
system.cpu2.timesIdled                          67078                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.871932                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10081668                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12165359                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1320951                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14854122                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            515266                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         528053                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           12787                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17102276                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18885                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050218                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           938527                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13569377                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1894877                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151371                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8244092                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58545295                       # Number of instructions committed
system.cpu3.commit.committedOps              59595713                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    260164368                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.229069                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.964832                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    235923601     90.68%     90.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12095441      4.65%     95.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4314519      1.66%     96.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3375082      1.30%     98.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       819409      0.31%     98.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       423042      0.16%     98.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1034653      0.40%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       283744      0.11%     99.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1894877      0.73%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    260164368                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865490                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56844342                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14732109                       # Number of loads committed
system.cpu3.commit.membars                    2100500                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100500      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37249272     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15782327     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4463470      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59595713                       # Class of committed instruction
system.cpu3.commit.refs                      20245809                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58545295                       # Number of Instructions Simulated
system.cpu3.committedOps                     59595713                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.489544                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.489544                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            213714615                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               402263                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9548200                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70979632                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12894488                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31881791                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                939574                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1017788                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2405689                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17102276                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12381228                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    246621456                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               233845                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      73907787                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2643996                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.065067                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13892688                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10596934                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.281187                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         261836157                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.286285                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.702299                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               213294666     81.46%     81.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31189417     11.91%     93.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9960880      3.80%     97.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6226007      2.38%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  806877      0.31%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  207071      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  151048      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     182      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           261836157                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        1005514                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              986439                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14759028                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.248928                       # Inst execution rate
system.cpu3.iew.exec_refs                    22512954                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5729714                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              171090264                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             16913398                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051135                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           977107                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5967755                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67820314                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16783240                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           961189                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65428608                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                703456                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4204398                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                939574                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6292087                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        94354                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          524791                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        22866                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1253                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        11227                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2181289                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       454055                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1253                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       254312                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        732127                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38793697                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64523195                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.824711                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31993572                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.245483                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64564648                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                82983616                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43527461                       # number of integer regfile writes
system.cpu3.ipc                              0.222740                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.222740                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100722      3.16%      3.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41488575     62.49%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.66% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18068425     27.22%     92.87% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4731928      7.13%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66389797                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1537804                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.023163                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 331970     21.59%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                946461     61.55%     83.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               259369     16.87%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65826863                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         396272100                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64523183                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         76045818                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64668589                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66389797                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151725                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8224600                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           118573                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           354                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3592900                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    261836157                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.253555                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.736897                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          221184532     84.47%     84.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26390539     10.08%     94.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8180165      3.12%     97.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2918750      1.11%     98.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1974967      0.75%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             469204      0.18%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             480823      0.18%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             145564      0.06%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              91613      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      261836157                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.252585                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6905476                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          780073                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            16913398                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5967755                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    222                       # number of misc regfile reads
system.cpu3.numCycles                       262841671                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1849249899                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              184950624                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39881156                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7248314                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14704777                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2426886                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                21982                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89091681                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              69901136                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47077209                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31820587                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              19248768                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                939574                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             29386117                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7196053                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89091669                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         34478                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               907                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 15043627                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           908                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   326108100                       # The number of ROB reads
system.cpu3.rob.rob_writes                  137354931                       # The number of ROB writes
system.cpu3.timesIdled                          47150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5972958                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11855170                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1037311                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       108442                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52572692                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5270094                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    105902242                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5378536                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1056054140500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2378859                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3729352                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2152745                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              900                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            625                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3592612                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3592581                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2378859                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            72                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17826605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17826605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    620850688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               620850688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1370                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5973068                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5973068    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5973068                       # Request fanout histogram
system.membus.respLayer1.occupancy        32207175250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         28370397752                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                279                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          140                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6487615914.285714                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   42721891937.620453                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          136     97.14%     97.14% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.71%     97.86% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.71%     98.57% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.71%     99.29% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.71%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 444293052000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            140                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   147787912500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 908266228000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1056054140500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     18772863                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18772863                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     18772863                       # number of overall hits
system.cpu2.icache.overall_hits::total       18772863                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        84717                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         84717                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        84717                       # number of overall misses
system.cpu2.icache.overall_misses::total        84717                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1718804000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1718804000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1718804000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1718804000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     18857580                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18857580                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     18857580                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18857580                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004492                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004492                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004492                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004492                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 20288.773210                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 20288.773210                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 20288.773210                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 20288.773210                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          299                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    59.800000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        77604                       # number of writebacks
system.cpu2.icache.writebacks::total            77604                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         7081                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7081                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         7081                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7081                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        77636                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        77636                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        77636                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        77636                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1536350000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1536350000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1536350000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1536350000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004117                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004117                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004117                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004117                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 19789.144211                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 19789.144211                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 19789.144211                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 19789.144211                       # average overall mshr miss latency
system.cpu2.icache.replacements                 77604                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     18772863                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18772863                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        84717                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        84717                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1718804000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1718804000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     18857580                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18857580                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004492                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004492                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 20288.773210                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 20288.773210                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         7081                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7081                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        77636                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        77636                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1536350000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1536350000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 19789.144211                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 19789.144211                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1056054140500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.989392                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           18247243                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            77604                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           235.132764                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        347436000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.989392                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999668                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999668                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         37792796                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        37792796                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1056054140500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17241940                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17241940                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17241940                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17241940                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5058274                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5058274                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5058274                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5058274                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 641338135028                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 641338135028                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 641338135028                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 641338135028                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22300214                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22300214                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22300214                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22300214                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.226826                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.226826                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.226826                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.226826                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 126789.915894                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 126789.915894                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 126789.915894                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 126789.915894                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9464897                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       321013                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           102174                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3716                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    92.635083                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    86.386706                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1376625                       # number of writebacks
system.cpu2.dcache.writebacks::total          1376625                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4095369                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4095369                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4095369                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4095369                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       962905                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       962905                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       962905                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       962905                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 117538003485                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 117538003485                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 117538003485                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 117538003485                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043179                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043179                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043179                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043179                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 122066.043364                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 122066.043364                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 122066.043364                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 122066.043364                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1376625                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14370037                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14370037                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2898876                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2898876                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 296264072000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 296264072000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17268913                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17268913                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.167867                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.167867                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 102199.635997                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102199.635997                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2361031                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2361031                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       537845                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       537845                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  59803849500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  59803849500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031145                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031145                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111191.606318                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111191.606318                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2871903                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2871903                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2159398                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2159398                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 345074063028                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 345074063028                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5031301                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5031301                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.429193                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.429193                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 159801.047805                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 159801.047805                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1734338                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1734338                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       425060                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       425060                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  57734153985                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  57734153985                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084483                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084483                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 135825.892780                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 135825.892780                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          323                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          242                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          242                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6010500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6010500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.428319                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.428319                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24836.776860                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24836.776860                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          115                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          115                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          127                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          127                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3610500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3610500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.224779                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.224779                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 28429.133858                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28429.133858                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          219                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          219                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          157                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          157                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       953500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       953500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.417553                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.417553                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6073.248408                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6073.248408                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          154                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       828500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       828500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.409574                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.409574                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5379.870130                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5379.870130                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       463000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       463000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       434000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       434000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634829                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634829                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415400                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415400                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46815676500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46815676500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050229                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050229                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395533                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395533                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112700.232306                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112700.232306                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415400                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415400                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46400276500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46400276500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395533                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395533                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111700.232306                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111700.232306                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1056054140500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.146394                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19254855                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1378198                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.971037                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        347447500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.146394                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.942075                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.942075                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48080993                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48080993                       # Number of data accesses
system.cpu3.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7109840638.461538                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   44307756251.943321                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          126     96.92%     96.92% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     97.69% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 444293028000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   131774857500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 924279283000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1056054140500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12323970                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12323970                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12323970                       # number of overall hits
system.cpu3.icache.overall_hits::total       12323970                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        57258                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         57258                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        57258                       # number of overall misses
system.cpu3.icache.overall_misses::total        57258                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1286864999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1286864999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1286864999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1286864999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12381228                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12381228                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12381228                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12381228                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004625                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004625                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004625                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004625                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 22474.850658                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 22474.850658                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 22474.850658                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 22474.850658                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          302                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    30.200000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        52492                       # number of writebacks
system.cpu3.icache.writebacks::total            52492                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4734                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4734                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4734                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4734                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        52524                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        52524                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        52524                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        52524                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1153431499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1153431499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1153431499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1153431499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004242                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004242                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004242                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004242                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 21960.084895                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21960.084895                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 21960.084895                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21960.084895                       # average overall mshr miss latency
system.cpu3.icache.replacements                 52492                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12323970                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12323970                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        57258                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        57258                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1286864999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1286864999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12381228                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12381228                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004625                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004625                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 22474.850658                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 22474.850658                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4734                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4734                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        52524                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        52524                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1153431499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1153431499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004242                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004242                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 21960.084895                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21960.084895                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1056054140500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.989232                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11922288                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            52492                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           227.125810                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        354101000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.989232                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999664                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999664                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24814980                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24814980                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1056054140500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15415077                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15415077                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15415077                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15415077                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4932696                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4932696                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4932696                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4932696                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 614460569936                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 614460569936                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 614460569936                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 614460569936                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20347773                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20347773                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20347773                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20347773                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.242419                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.242419                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.242419                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.242419                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 124568.911187                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 124568.911187                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 124568.911187                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 124568.911187                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      9367998                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       331593                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            97791                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3737                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    95.796116                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    88.732406                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1256041                       # number of writebacks
system.cpu3.dcache.writebacks::total          1256041                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4034091                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4034091                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4034091                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4034091                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       898605                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       898605                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       898605                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       898605                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 110218817126                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 110218817126                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 110218817126                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 110218817126                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044162                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044162                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044162                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044162                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 122655.468338                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 122655.468338                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 122655.468338                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 122655.468338                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1256041                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13031005                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13031005                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2853717                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2853717                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 285681204000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 285681204000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15884722                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15884722                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.179652                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.179652                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 100108.456445                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 100108.456445                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2341460                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2341460                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       512257                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       512257                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  57556288500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  57556288500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032248                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032248                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 112358.227413                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 112358.227413                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2384072                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2384072                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2078979                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2078979                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 328779365936                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 328779365936                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4463051                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4463051                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.465820                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.465820                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 158144.630579                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 158144.630579                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1692631                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1692631                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       386348                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       386348                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  52662528626                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  52662528626                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086566                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086566                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 136308.531754                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 136308.531754                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          333                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          333                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          221                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          221                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6054500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6054500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.398917                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.398917                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27395.927602                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27395.927602                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          115                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          115                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          106                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          106                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3569500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3569500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.191336                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.191336                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 33674.528302                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33674.528302                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          226                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          226                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          156                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          156                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1003500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1003500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.408377                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.408377                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6432.692308                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6432.692308                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          154                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       876500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       876500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.403141                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.403141                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5691.558442                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5691.558442                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       501500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       501500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       474500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       474500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691151                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691151                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359067                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359067                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39577974000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39577974000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050218                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050218                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341898                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341898                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 110224.481782                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 110224.481782                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359067                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359067                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39218907000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39218907000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341898                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341898                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 109224.481782                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 109224.481782                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1056054140500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.704870                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17363171                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1257488                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.807822                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        354112500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.704870                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.834527                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.834527                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44055367                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44055367                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    423776583.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   616299129.265970                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        50000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1698402000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1050968821500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5085319000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1056054140500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    205482890                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       205482890                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    205482890                       # number of overall hits
system.cpu0.icache.overall_hits::total      205482890                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29526727                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29526727                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29526727                       # number of overall misses
system.cpu0.icache.overall_misses::total     29526727                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 377227102495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 377227102495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 377227102495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 377227102495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    235009617                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    235009617                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    235009617                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    235009617                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.125641                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.125641                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.125641                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.125641                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12775.784546                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12775.784546                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12775.784546                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12775.784546                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1981                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    31.951613                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26395452                       # number of writebacks
system.cpu0.icache.writebacks::total         26395452                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3131242                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3131242                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3131242                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3131242                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26395485                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26395485                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26395485                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26395485                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 324370754996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 324370754996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 324370754996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 324370754996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.112317                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.112317                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.112317                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.112317                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12288.872699                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12288.872699                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12288.872699                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12288.872699                       # average overall mshr miss latency
system.cpu0.icache.replacements              26395452                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    205482890                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      205482890                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29526727                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29526727                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 377227102495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 377227102495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    235009617                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    235009617                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.125641                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.125641                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12775.784546                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12775.784546                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3131242                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3131242                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26395485                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26395485                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 324370754996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 324370754996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.112317                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.112317                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12288.872699                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12288.872699                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1056054140500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999949                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          231876873                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26395452                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.784728                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999949                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        496414718                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       496414718                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1056054140500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    495030644                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       495030644                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    495030644                       # number of overall hits
system.cpu0.dcache.overall_hits::total      495030644                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     34481482                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      34481482                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     34481482                       # number of overall misses
system.cpu0.dcache.overall_misses::total     34481482                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1394219076765                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1394219076765                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1394219076765                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1394219076765                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    529512126                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    529512126                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    529512126                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    529512126                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.065119                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.065119                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.065119                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.065119                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 40433.850168                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40433.850168                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 40433.850168                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40433.850168                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23896768                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       354974                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           402845                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3790                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.320006                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    93.660686                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22254624                       # number of writebacks
system.cpu0.dcache.writebacks::total         22254624                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12691327                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12691327                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12691327                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12691327                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21790155                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21790155                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21790155                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21790155                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 481491306638                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 481491306638                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 481491306638                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 481491306638                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041151                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041151                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041151                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041151                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22096.736193                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22096.736193                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22096.736193                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22096.736193                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22254624                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    356850152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      356850152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     26409585                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     26409585                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 847364633500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 847364633500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    383259737                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    383259737                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.068908                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.068908                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 32085.495986                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32085.495986                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7197477                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7197477                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19212108                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19212108                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 363479140500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 363479140500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050128                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050128                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18919.274267                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18919.274267                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    138180492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     138180492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8071897                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8071897                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 546854443265                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 546854443265                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252389                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252389                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055192                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055192                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67747.946148                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67747.946148                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5493850                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5493850                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2578047                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2578047                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 118012166138                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 118012166138                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017627                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017627                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45775.800883                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45775.800883                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2331                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2331                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1815                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1815                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11622000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11622000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.437771                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.437771                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6403.305785                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6403.305785                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1746                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1746                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           69                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1317500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1317500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016643                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016643                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19094.202899                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19094.202899                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3737                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3737                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          303                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          303                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3315000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3315000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4040                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4040                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.075000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.075000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10940.594059                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10940.594059                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          300                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          300                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      3019000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3019000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.074257                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074257                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10063.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10063.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        22500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        22500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        18500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        18500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584707                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584707                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465741                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465741                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52850500500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52850500500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050448                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050448                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443374                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443374                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113476.160570                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113476.160570                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465740                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465740                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52384759500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52384759500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443373                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443373                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112476.402070                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112476.402070                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1056054140500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.992688                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          517877728                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22255707                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.269435                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.992688                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999772                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999772                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1083397259                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1083397259                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1056054140500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26321318                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20054110                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               68849                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              140862                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               71601                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              136161                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               47277                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              130235                       # number of demand (read+write) hits
system.l2.demand_hits::total                 46970413                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26321318                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20054110                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              68849                       # number of overall hits
system.l2.overall_hits::.cpu1.data             140862                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              71601                       # number of overall hits
system.l2.overall_hits::.cpu2.data             136161                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              47277                       # number of overall hits
system.l2.overall_hits::.cpu3.data             130235                       # number of overall hits
system.l2.overall_hits::total                46970413                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             74165                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2200131                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10296                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1314546                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              6035                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1240587                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              5247                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1126068                       # number of demand (read+write) misses
system.l2.demand_misses::total                5977075                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            74165                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2200131                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10296                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1314546                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             6035                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1240587                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             5247                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1126068                       # number of overall misses
system.l2.overall_misses::total               5977075                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6543063000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 247156804497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1028345500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 167304552495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    601132000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 159705913997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    531190500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 145478672997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     728349674986                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6543063000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 247156804497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1028345500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 167304552495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    601132000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 159705913997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    531190500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 145478672997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    728349674986                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26395483                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22254241                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           79145                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1455408                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           77636                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1376748                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           52524                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1256303                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             52947488                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26395483                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22254241                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          79145                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1455408                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          77636                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1376748                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          52524                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1256303                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            52947488                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002810                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.098863                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.130090                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.903215                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.077735                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.901100                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.099897                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.896335                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112887                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002810                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.098863                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.130090                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.903215                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.077735                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.901100                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.099897                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.896335                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112887                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88223.056698                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112337.312868                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99878.156566                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 127271.736778                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 99607.622204                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 128734.150847                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101236.992567                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 129191.729982                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 121857.208582                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88223.056698                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112337.312868                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99878.156566                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 127271.736778                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 99607.622204                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 128734.150847                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101236.992567                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 129191.729982                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 121857.208582                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3729352                       # number of writebacks
system.l2.writebacks::total                   3729352                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            672                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            663                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            921                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            802                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            691                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            722                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            531                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            632                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                5634                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           672                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           663                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           921                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           802                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           691                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           722                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           531                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           632                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               5634                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        73493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2199468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1313744                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1239865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1125436                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5971441                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        73493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2199468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1313744                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1239865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1125436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5971441                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5763400501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 225118263498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    871047000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 154113396995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    498557501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 147256249998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    446991000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 134180726497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 668248632990                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5763400501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 225118263498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    871047000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 154113396995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    498557501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 147256249998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    446991000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 134180726497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 668248632990                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.098834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.118453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.902664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.068834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.900575                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.089788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.895832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112780                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.098834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.118453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.902664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.068834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.900575                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.089788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.895832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112780                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78421.080933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102351.233797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92911.680000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 117308.544888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 93292.945546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 118767.970705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 94781.806616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 119225.550362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111907.432894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78421.080933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102351.233797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92911.680000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 117308.544888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 93292.945546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 118767.970705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 94781.806616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 119225.550362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111907.432894                       # average overall mshr miss latency
system.l2.replacements                       11256487                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5824721                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5824721                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5824721                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5824721                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46674951                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46674951                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46674951                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46674951                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              51                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  144                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 85                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       450500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        88500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        33000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       633000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           71                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           73                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              229                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.868421                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.253521                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.255319                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.301370                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.371179                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 13651.515152                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4916.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  5083.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         1500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7447.058824                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       662000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       361500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       240500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       449000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1713000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.868421                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.253521                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.255319                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.301370                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.371179                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20060.606061                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20083.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20041.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20409.090909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20152.941176                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 68                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           71                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              101                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           81                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            169                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.876543                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.216216                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.478261                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.392857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.597633                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3687.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   292.079208                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           71                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          101                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1411500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       164000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       224000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       221000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2020500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.876543                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.216216                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.478261                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.392857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.597633                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19880.281690                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20363.636364                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20090.909091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20004.950495                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1789473                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            41186                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            45587                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            49679                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1925925                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1253265                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         850696                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         793764                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         694856                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3592581                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 145371928997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 108126469497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 102032785497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  89888027997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  445419211988                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3042738                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       891882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       839351                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       744535                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5518506                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.411887                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.953821                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.945688                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.933275                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.651006                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115994.565393                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 127103.535807                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 128542.974356                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 129362.095164                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123983.067323                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1253265                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       850696                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       793764                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       694856                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3592581                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 132839278997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  99619509497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  94095144998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  82939467997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 409493401489                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.411887                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.953821                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.945688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.933275                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.651006                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105994.565393                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 117103.535807                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 118542.973728                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 119362.095164                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113983.067185                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26321318                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         68849                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         71601                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         47277                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26509045                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        74165                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10296                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         6035                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         5247                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            95743                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6543063000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1028345500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    601132000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    531190500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8703731000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26395483                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        79145                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        77636                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        52524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26604788                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002810                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.130090                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.077735                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.099897                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003599                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88223.056698                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99878.156566                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 99607.622204                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101236.992567                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90907.230816                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          672                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          921                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          691                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          531                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2815                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        73493                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9375                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5344                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4716                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        92928                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5763400501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    871047000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    498557501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    446991000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7579996002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002784                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.118453                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.068834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.089788                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003493                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78421.080933                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92911.680000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 93292.945546                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 94781.806616                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81568.483148                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18264637                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        99676                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        90574                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        80556                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18535443                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       946866                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       463850                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       446823                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       431212                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2288751                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 101784875500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  59178082998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  57673128500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  55590645000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 274226731998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19211503                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       563526                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       537397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       511768                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20824194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.049286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.823121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.831458                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.842593                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.109908                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107496.599836                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 127580.215583                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 129073.768584                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 128917.203139                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119815.013515                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          663                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          802                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          722                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          632                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2819                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       946203                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       463048                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       446101                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       430580                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2285932                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  92278984501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  54493887498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  53161105000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  51241258500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 251175235499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.049252                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.821698                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.830114                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.841358                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.109773                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97525.567453                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 117685.180582                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 119168.316144                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 119005.198802                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109878.699585                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           57                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              72                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           60                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            75                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.950000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.960000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           57                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           72                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1113500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       157500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        80000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        74999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1425999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.950000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19535.087719                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19687.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 24999.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19805.541667                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1056054140500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999908                       # Cycle average of tags in use
system.l2.tags.total_refs                   105441698                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11256490                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.367192                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.959753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.730887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       22.506435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.037856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.362811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.031440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.239290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.018418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.113018                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.499371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.089545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.351663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.021294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.019364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 854837618                       # Number of tag accesses
system.l2.tags.data_accesses                854837618                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1056054140500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4703488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     140765952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        600000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      84079616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        342016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      79351360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        301824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      72027904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          382172160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4703488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       600000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       342016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       301824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5947328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    238678528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       238678528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          73492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2199468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1313744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1239865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1125436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5971440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3729352                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3729352                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4453832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        133294257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           568153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         79616767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           323862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         75139481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           285804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         68204746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             361886901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4453832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       568153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       323862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       285804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5631651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      226009746                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            226009746                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      226009746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4453832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       133294257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          568153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        79616767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          323862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        75139481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          285804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        68204746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            587896647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3723507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     73492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2186628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1310843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1236303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1121861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004110917750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230531                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230531                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11944063                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3508206                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5971440                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3729352                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5971440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3729352                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  22878                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5845                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            346659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            351639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            393014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            538284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            361498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            362445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            367010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            354647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            352098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            346200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           415624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           345875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           358455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           350335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           348888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           355891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            232886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            234225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           236866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232662                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 307512375500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                29742810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            419047913000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51695.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70445.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2051183                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1617487                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5971440                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3729352                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1693305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1532371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1040786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  520054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  195124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  153242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  163582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  174414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  161215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  123948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  73682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  45438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  22179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  18091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  16538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  14590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  78135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 137168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 191976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 223893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 234253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 236636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 237779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 241323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 247329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 245941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 244176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 239614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 229672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 224403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 229747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  15393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  18473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  21612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  23683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  24168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  23189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  22665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  21443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  20264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  19828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  19394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  19575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  19838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  22755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6003360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    103.110280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.026897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   142.442762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4725770     78.72%     78.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1014266     16.89%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        66566      1.11%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        30763      0.51%     97.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24157      0.40%     97.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18484      0.31%     97.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14614      0.24%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11516      0.19%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        97224      1.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6003360                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.803688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.082432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    295.497530                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230526    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230531                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.151745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.142042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.586690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           214520     93.05%     93.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1307      0.57%     93.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11616      5.04%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2214      0.96%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              654      0.28%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              159      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               43      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230531                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              380707968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1464192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238302592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               382172160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            238678528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       360.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       225.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    361.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    226.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1056054128500                       # Total gap between requests
system.mem_ctrls.avgGap                     108862.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4703488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    139944192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       600000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83893952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       342016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     79123392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       301824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     71799104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238302592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4453832.260695540346                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 132516115.067492619157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 568152.689327010885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79440957.411785274744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 323862.183654778288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 74923613.255792170763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 285803.528839059582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 67988090.048116251826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 225653764.197329074144                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        73492                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2199468                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9375                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1313744                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1239865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4716                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1125436                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3729352                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2717410750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 133597596750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    475843250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  99168889250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    273131250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  95414027750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    248427000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  87152587000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25597861365750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36975.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60740.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50756.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     75485.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     51109.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     76955.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     52677.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     77438.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6863889.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    37.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21076787340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11202562965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20515833240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9731353680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     83363623200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     214592367660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     224815428000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       585297956085                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        554.231013                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 581613709250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35263800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 439176631250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21787274460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11580188235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21956899440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9705201480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     83363623200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     412169689830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      58434525120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       618997401765                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        586.141731                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 147393787250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35263800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 873396553250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7327420313.008130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   45531311416.505318                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          119     96.75%     96.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.37% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        44000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 444293098500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   154781442000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 901272698500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1056054140500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14626001                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14626001                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14626001                       # number of overall hits
system.cpu1.icache.overall_hits::total       14626001                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        88505                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         88505                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        88505                       # number of overall misses
system.cpu1.icache.overall_misses::total        88505                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2179830500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2179830500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2179830500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2179830500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14714506                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14714506                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14714506                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14714506                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006015                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006015                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006015                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006015                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24629.461612                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24629.461612                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24629.461612                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24629.461612                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        79113                       # number of writebacks
system.cpu1.icache.writebacks::total            79113                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         9360                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9360                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         9360                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9360                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        79145                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        79145                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        79145                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        79145                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1934789500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1934789500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1934789500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1934789500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005379                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005379                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005379                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005379                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24446.136837                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24446.136837                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24446.136837                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24446.136837                       # average overall mshr miss latency
system.cpu1.icache.replacements                 79113                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14626001                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14626001                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        88505                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        88505                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2179830500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2179830500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14714506                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14714506                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006015                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006015                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24629.461612                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24629.461612                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         9360                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9360                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        79145                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        79145                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1934789500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1934789500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005379                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005379                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24446.136837                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24446.136837                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1056054140500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.986438                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14324503                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            79113                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           181.063833                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        340129000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.986438                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999576                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999576                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29508157                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29508157                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1056054140500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18262450                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18262450                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18262450                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18262450                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5225410                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5225410                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5225410                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5225410                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 651934804414                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 651934804414                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 651934804414                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 651934804414                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23487860                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23487860                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23487860                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23487860                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.222473                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.222473                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.222473                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.222473                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 124762.421401                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124762.421401                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 124762.421401                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124762.421401                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9612095                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       304506                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           103049                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3662                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    93.276936                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.152922                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1455273                       # number of writebacks
system.cpu1.dcache.writebacks::total          1455273                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4214730                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4214730                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4214730                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4214730                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1010680                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1010680                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1010680                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1010680                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 121524830562                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 121524830562                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 121524830562                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 121524830562                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043030                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043030                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043030                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043030                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 120240.660310                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 120240.660310                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 120240.660310                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 120240.660310                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1455273                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15270136                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15270136                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2993959                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2993959                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 301913481500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 301913481500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18264095                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18264095                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.163926                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.163926                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 100840.887100                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100840.887100                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2429997                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2429997                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       563962                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       563962                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  61464262000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  61464262000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030878                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030878                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 108986.531007                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108986.531007                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2992314                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2992314                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2231451                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2231451                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 350021322914                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 350021322914                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5223765                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5223765                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.427173                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.427173                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 156858.171169                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 156858.171169                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1784733                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1784733                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446718                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446718                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  60060568562                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  60060568562                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085516                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085516                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 134448.507922                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 134448.507922                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          254                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          254                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6841000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6841000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.447183                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.447183                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26933.070866                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26933.070866                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          124                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          124                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3737000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3737000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.218310                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.218310                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 30137.096774                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30137.096774                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          171                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1112500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1112500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.454787                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.454787                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6505.847953                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6505.847953                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          170                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          170                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       967500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       967500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.452128                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.452128                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5691.176471                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5691.176471                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       410000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       410000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       385000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       385000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603784                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603784                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446415                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446415                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50636881500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50636881500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425077                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425077                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113430.062834                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113430.062834                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446414                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446414                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50190466500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50190466500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425076                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425076                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112430.314685                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112430.314685                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1056054140500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.427026                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20323000                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1456962                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.948888                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        340140500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.427026                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.919595                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.919595                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50535000                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50535000                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1056054140500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47431358                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9554073                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47122502                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7527135                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1044                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           693                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1737                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           85                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           85                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5521743                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5521742                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26604790                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20826569                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           75                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           75                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79186419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66765309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       237403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4368202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       232876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4132042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       157540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3770390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             158850181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3378619776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2848567296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10128512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    186283584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      9935360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    176215808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6721024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160790016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6777261376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11263525                       # Total snoops (count)
system.tol2bus.snoopTraffic                 239043264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         64211502                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.108585                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.376594                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               58170318     90.59%     90.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5552107      8.65%     99.24% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 119207      0.19%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 297580      0.46%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  72290      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           64211502                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       105898358970                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2069240958                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         116879542                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1888037813                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          79127719                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33385969131                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39638351049                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2187500759                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         119282269                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1101521681000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 918694                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746164                       # Number of bytes of host memory used
host_op_rate                                   921278                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1680.05                       # Real time elapsed on the host
host_tick_rate                               27063279                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543446846                       # Number of instructions simulated
sim_ops                                    1547788283                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045468                       # Number of seconds simulated
sim_ticks                                 45467540500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.353142                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15125720                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15224199                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1583722                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18826249                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21117                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          35871                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14754                       # Number of indirect misses.
system.cpu0.branchPred.lookups               18935018                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7333                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2205                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1574935                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7217430                       # Number of branches committed
system.cpu0.commit.bw_lim_events               348745                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          66312                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       25951412                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26528675                       # Number of instructions committed
system.cpu0.commit.committedOps              26558728                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     78102920                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.340048                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.937141                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     62905804     80.54%     80.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9874824     12.64%     93.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2984608      3.82%     97.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       777025      0.99%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       639772      0.82%     98.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       420954      0.54%     99.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       128521      0.16%     99.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        22667      0.03%     99.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       348745      0.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     78102920                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44244                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26495367                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5561268                       # Number of loads committed
system.cpu0.commit.membars                      45167                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        45590      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18156834     68.36%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4747      0.02%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5563073     20.95%     89.51% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2785053     10.49%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26558728                       # Class of committed instruction
system.cpu0.commit.refs                       8348748                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26528675                       # Number of Instructions Simulated
system.cpu0.committedOps                     26558728                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.363041                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.363041                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             30925958                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 9180                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13301919                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              57737122                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7206093                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 41765114                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1576874                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                17681                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               619651                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   18935018                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4700789                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     74036049                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                39414                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          416                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65723084                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                3171322                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.212235                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6471488                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          15146837                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.736665                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          82093690                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.801500                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.764892                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                30522653     37.18%     37.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39835434     48.52%     85.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9561326     11.65%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2057184      2.51%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   49933      0.06%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   14429      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    8272      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    8755      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   35704      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            82093690                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1860                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        7123338                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1821687                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11938765                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.503672                       # Inst execution rate
system.cpu0.iew.exec_refs                    15389592                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4499208                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               23018384                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10799142                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             33120                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           994745                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5684466                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           52496987                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10890384                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1136698                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44936159                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 34863                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1927910                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1576874                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2083566                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        72372                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5411                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          168                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          212                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5237874                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2896986                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           212                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       837759                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        983928                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 22195098                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41570293                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.739253                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16407796                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.465946                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42495398                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                65200483                       # number of integer regfile reads
system.cpu0.int_regfile_writes               26057171                       # number of integer regfile writes
system.cpu0.ipc                              0.297350                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.297350                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            47343      0.10%      0.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             30293347     65.75%     65.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5529      0.01%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1364      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                851      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10990944     23.86%     89.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4732152     10.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            415      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           250      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46072857                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2194                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4372                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2163                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2235                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     375221                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008144                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 301310     80.30%     80.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    73      0.02%     80.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     62      0.02%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 47769     12.73%     93.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                25991      6.93%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46398541                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         174849858                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41568130                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         78433201                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  52397161                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46072857                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              99826                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25938261                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           239605                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         33514                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15736429                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     82093690                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.561223                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.892071                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           49633195     60.46%     60.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           23968411     29.20%     89.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5737733      6.99%     96.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1305657      1.59%     98.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             968406      1.18%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             133877      0.16%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             269432      0.33%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              63424      0.08%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              13555      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       82093690                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.516413                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            61787                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           10544                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10799142                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5684466                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3986                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        89217028                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1718060                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               25543512                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16550312                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                195767                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8801601                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                595315                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 1908                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             83316941                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              55573790                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           33612424                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 40372723                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                834515                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1576874                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2131420                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                17062116                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1890                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        83315051                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3667560                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             30529                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1465830                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         30822                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   130243827                       # The number of ROB reads
system.cpu0.rob.rob_writes                  109011244                       # The number of ROB writes
system.cpu0.timesIdled                          75430                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1753                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.731988                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15208810                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15249681                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1540901                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18543682                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              9318                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12662                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3344                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18604071                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          964                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1868                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1520020                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7050244                       # Number of branches committed
system.cpu1.commit.bw_lim_events               338225                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          73028                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25285609                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25488589                       # Number of instructions committed
system.cpu1.commit.committedOps              25523350                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     74655327                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.341883                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.936902                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     60002257     80.37%     80.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9534009     12.77%     93.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2856440      3.83%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       821823      1.10%     98.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       566617      0.76%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       397814      0.53%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       117340      0.16%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        20802      0.03%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       338225      0.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     74655327                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11386                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25460843                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5426180                       # Number of loads committed
system.cpu1.commit.membars                      52177                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        52177      0.20%      0.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17660947     69.20%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5428048     21.27%     90.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2381758      9.33%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25523350                       # Class of committed instruction
system.cpu1.commit.refs                       7809806                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25488589                       # Number of Instructions Simulated
system.cpu1.committedOps                     25523350                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.136982                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.136982                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             29651483                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                21045                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13310212                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              56012180                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5896884                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40894624                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1520967                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                47905                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               586168                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18604071                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4648063                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     71914321                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                28300                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      64019869                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3083696                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.232675                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5093912                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15218128                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.800676                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          78550126                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.817379                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.766550                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                28171198     35.86%     35.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39056379     49.72%     85.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9191961     11.70%     97.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2007333      2.56%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   29429      0.04%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   10872      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   43053      0.05%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    6706      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   33195      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            78550126                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1407108                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1762215                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11680377                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.542732                       # Inst execution rate
system.cpu1.iew.exec_refs                    14552025                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3936254                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               22713046                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10554268                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             37164                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           982059                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5058083                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50796007                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10615771                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1069130                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43395385                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 30029                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1409688                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1520967                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1565329                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        45876                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             118                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5128088                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2674457                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       772423                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        989792                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21694621                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40157441                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.740124                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 16056720                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.502236                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41049383                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62900679                       # number of integer regfile reads
system.cpu1.int_regfile_writes               25410090                       # number of integer regfile writes
system.cpu1.ipc                              0.318778                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.318778                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            53114      0.12%      0.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29585279     66.54%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 326      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10711423     24.09%     90.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4114093      9.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44464515                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     344120                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007739                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 302252     87.83%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     87.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 40054     11.64%     99.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1814      0.53%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44755521                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         168052966                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40157441                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         76068675                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50680163                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44464515                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             115844                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25272657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           229690                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         42816                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15263651                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     78550126                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.566065                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.891598                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           47183424     60.07%     60.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23120653     29.43%     89.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5618569      7.15%     96.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1272634      1.62%     98.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             915730      1.17%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              96714      0.12%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             267182      0.34%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              62520      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              12700      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       78550126                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.556104                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            56127                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            3118                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10554268                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5058083                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    937                       # number of misc regfile reads
system.cpu1.numCycles                        79957234                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10885485                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24710784                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16063273                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                195489                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7441756                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                621920                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1816                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             80606685                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53840976                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           32883705                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39526652                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 49659                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1520967                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1362607                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16820432                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        80606685                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3987360                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             36586                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1199975                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         36654                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   125119704                       # The number of ROB reads
system.cpu1.rob.rob_writes                  105512924                       # The number of ROB writes
system.cpu1.timesIdled                          15910                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.710711                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               15478680                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15523588                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1357177                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17751447                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              7181                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13147                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5966                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17807706                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1049                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1956                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1327545                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7051583                       # Number of branches committed
system.cpu2.commit.bw_lim_events               418460                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          72090                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24133484                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25333257                       # Number of instructions committed
system.cpu2.commit.committedOps              25367453                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     73702426                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.344187                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.974950                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     59591734     80.85%     80.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9202264     12.49%     93.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2488075      3.38%     96.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       970583      1.32%     98.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       392551      0.53%     98.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       495410      0.67%     99.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       121087      0.16%     99.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        22262      0.03%     99.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       418460      0.57%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     73702426                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11614                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25306107                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5429726                       # Number of loads committed
system.cpu2.commit.membars                      51262                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        51262      0.20%      0.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17668749     69.65%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5431682     21.41%     91.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2215340      8.73%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25367453                       # Class of committed instruction
system.cpu2.commit.refs                       7647022                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25333257                       # Number of Instructions Simulated
system.cpu2.committedOps                     25367453                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.107308                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.107308                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             29773617                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                29900                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13556506                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54020007                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6346654                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 39342399                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1328621                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                73965                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               594960                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17807706                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5403594                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     70169775                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                32142                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      61737868                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2716506                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.226221                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5858190                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          15485861                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.784289                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          77386251                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.800695                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.762402                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28683399     37.07%     37.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37579428     48.56%     85.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9392130     12.14%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1595164      2.06%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   24699      0.03%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   14186      0.02%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   63936      0.08%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6212      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27097      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            77386251                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1331976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1546516                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11474183                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.541439                       # Inst execution rate
system.cpu2.iew.exec_refs                    14207702                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3654548                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               22839999                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             10372397                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             42366                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           751715                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4517347                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49488145                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10553154                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           943796                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             42621117                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 35826                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1412446                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1328621                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1580563                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        62526                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             120                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4942671                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2300051                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       588646                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        957870                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 21388505                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39466702                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.735244                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15725780                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.501367                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      40290434                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61651565                       # number of integer regfile reads
system.cpu2.int_regfile_writes               25139298                       # number of integer regfile writes
system.cpu2.ipc                              0.321822                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.321822                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            52328      0.12%      0.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             29115859     66.83%     66.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 829      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10644484     24.43%     91.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3751133      8.61%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              43564913                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     399916                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.009180                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 340882     85.24%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     85.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 57872     14.47%     99.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1162      0.29%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43912501                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         165151672                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39466702                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73608847                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49362956                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 43564913                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             125189                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24120692                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           235679                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         53099                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14270443                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     77386251                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.562954                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.906444                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           46992795     60.72%     60.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22327791     28.85%     89.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5421209      7.01%     96.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1136279      1.47%     98.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1032292      1.33%     99.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              88690      0.11%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             309957      0.40%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              64397      0.08%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              12841      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       77386251                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.553429                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            50678                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            2100                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            10372397                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4517347                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1066                       # number of misc regfile reads
system.cpu2.numCycles                        78718227                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    12124888                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               24828430                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16073280                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                198242                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7695664                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                602030                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 1409                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             77721552                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              52062816                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           32292662                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38196394                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 44921                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1328621                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              1331452                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                16219382                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        77721552                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4005690                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             40829                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1166477                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         40860                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   122777519                       # The number of ROB reads
system.cpu2.rob.rob_writes                  102685876                       # The number of ROB writes
system.cpu2.timesIdled                          15829                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.501842                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               14469325                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            14541766                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           969803                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15858426                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              9596                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12128                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2532                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15912885                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1005                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          2027                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           956426                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7053732                       # Number of branches committed
system.cpu3.commit.bw_lim_events               716197                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          78548                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       20776673                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25160421                       # Number of instructions committed
system.cpu3.commit.committedOps              25197841                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     70020294                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.359865                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.103050                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     57446276     82.04%     82.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8090722     11.55%     93.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1832312      2.62%     96.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       937629      1.34%     97.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       263084      0.38%     97.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       584694      0.84%     98.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       121434      0.17%     98.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        27946      0.04%     98.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       716197      1.02%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     70020294                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11650                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25131824                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5422996                       # Number of loads committed
system.cpu3.commit.membars                      56067                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        56067      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17684363     70.18%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5425023     21.53%     91.94% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2031968      8.06%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25197841                       # Class of committed instruction
system.cpu3.commit.refs                       7456991                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25160421                       # Number of Instructions Simulated
system.cpu3.committedOps                     25197841                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.959574                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.959574                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             30150834                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                13833                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12896193                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              49454317                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6376781                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 35037315                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                957532                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                27943                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               590019                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15912885                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5931613                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     65789801                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                33783                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      55869580                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1941818                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.213699                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6351718                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          14478921                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.750288                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          73112481                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.767894                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.767860                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                29210617     39.95%     39.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33304104     45.55%     85.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9456040     12.93%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  979354      1.34%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   28126      0.04%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    5855      0.01%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   85381      0.12%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    9694      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   33310      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            73112481                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1351655                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1123469                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10854542                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.542589                       # Inst execution rate
system.cpu3.iew.exec_refs                    13465410                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3343681                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               23177790                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9745882                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             45054                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           429392                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3878351                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           45961369                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10121729                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           745485                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             40403417                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 60334                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1332234                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                957532                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1510380                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        77886                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              78                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4322886                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1844356                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             9                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       363580                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        759889                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 20766116                       # num instructions consuming a value
system.cpu3.iew.wb_count                     37517806                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.724088                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15036490                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.503837                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      38169297                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58476714                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23946444                       # number of integer regfile writes
system.cpu3.ipc                              0.337886                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.337886                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            57165      0.14%      0.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             27490208     66.81%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 396      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10206667     24.80%     91.75% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3394186      8.25%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              41148902                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     520007                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012637                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 424496     81.63%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     81.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 94743     18.22%     99.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  768      0.15%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              41611744                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         156146916                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     37517806                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         66724905                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  45828173                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 41148902                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             133196                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       20763528                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           216624                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         54648                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     11960860                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     73112481                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.562816                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.953125                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           45325776     61.99%     61.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           20199926     27.63%     89.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4825631      6.60%     96.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1014956      1.39%     97.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1117982      1.53%     99.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             121540      0.17%     99.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             395043      0.54%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              90056      0.12%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              21571      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       73112481                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.552600                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            57989                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            5092                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9745882                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3878351                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1098                       # number of misc regfile reads
system.cpu3.numCycles                        74464136                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16378867                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               25076469                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16081644                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                168494                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7359853                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                579667                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1159                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             71262342                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              47839043                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           30120261                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 34279231                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 23391                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                957532                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1246569                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14038617                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        71262342                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4192827                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             44535                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1267578                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         44650                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   115271474                       # The number of ROB reads
system.cpu3.rob.rob_writes                   95041397                       # The number of ROB writes
system.cpu3.timesIdled                          15650                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2082152                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4135303                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       120254                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        32953                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2122896                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2007634                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4335627                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2040587                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  45467540500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1600147                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       929868                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1123577                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4187                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3114                       # Transaction distribution
system.membus.trans_dist::ReadExReq            474363                       # Transaction distribution
system.membus.trans_dist::ReadExResp           474118                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1600148                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            46                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6209568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6209568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    192264512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               192264512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6267                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2081858                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2081858    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2081858                       # Request fanout histogram
system.membus.respLayer1.occupancy        11030775000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8354364028                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                996                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          499                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    12241835.671343                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   19984815.015277                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          499    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    101143000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            499                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39358864500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6108676000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  45467540500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5386794                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5386794                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5386794                       # number of overall hits
system.cpu2.icache.overall_hits::total        5386794                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16800                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16800                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16800                       # number of overall misses
system.cpu2.icache.overall_misses::total        16800                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1059269500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1059269500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1059269500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1059269500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5403594                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5403594                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5403594                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5403594                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003109                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003109                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003109                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003109                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 63051.755952                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63051.755952                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 63051.755952                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63051.755952                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1455                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    63.260870                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15780                       # number of writebacks
system.cpu2.icache.writebacks::total            15780                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1020                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1020                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1020                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1020                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15780                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15780                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15780                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15780                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    978891500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    978891500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    978891500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    978891500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002920                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002920                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002920                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002920                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 62033.681876                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62033.681876                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 62033.681876                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62033.681876                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15780                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5386794                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5386794                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16800                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16800                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1059269500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1059269500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5403594                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5403594                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003109                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003109                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 63051.755952                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63051.755952                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1020                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1020                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15780                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15780                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    978891500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    978891500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002920                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002920                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 62033.681876                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62033.681876                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  45467540500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            6005830                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15812                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           379.827346                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10822968                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10822968                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  45467540500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6896067                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6896067                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6896067                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6896067                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5456560                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5456560                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5456560                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5456560                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 467858069295                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 467858069295                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 467858069295                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 467858069295                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     12352627                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12352627                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     12352627                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12352627                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.441733                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.441733                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.441733                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.441733                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85742.311877                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85742.311877                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85742.311877                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85742.311877                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1529711                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      4159226                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18954                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          46561                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.706500                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    89.328537                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       495436                       # number of writebacks
system.cpu2.dcache.writebacks::total           495436                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4957696                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4957696                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4957696                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4957696                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       498864                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       498864                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       498864                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       498864                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55343346985                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55343346985                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55343346985                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55343346985                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.040385                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.040385                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.040385                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.040385                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 110938.746803                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110938.746803                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 110938.746803                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110938.746803                       # average overall mshr miss latency
system.cpu2.dcache.replacements                495436                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5467302                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5467302                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      4687791                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4687791                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 407967860000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 407967860000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10155093                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10155093                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.461620                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.461620                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 87027.740785                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 87027.740785                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4300225                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4300225                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       387566                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       387566                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  43312789000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  43312789000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.038165                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038165                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111755.904801                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111755.904801                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1428765                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1428765                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       768769                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       768769                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  59890209295                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  59890209295                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2197534                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2197534                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.349833                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.349833                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 77904.037877                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77904.037877                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       657471                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       657471                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111298                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111298                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  12030557985                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  12030557985                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050647                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050647                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 108093.209087                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 108093.209087                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        17724                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17724                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          721                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          721                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     22233000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     22233000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        18445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.039089                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.039089                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 30836.338419                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 30836.338419                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          143                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          578                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          578                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     15940000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15940000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.031336                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.031336                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 27577.854671                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27577.854671                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        16867                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16867                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          779                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          779                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      6254500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      6254500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        17646                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17646                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.044146                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.044146                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8028.883184                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8028.883184                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          754                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          754                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      5556500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      5556500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.042729                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.042729                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7369.363395                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7369.363395                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       717500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       717500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       661500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       661500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          621                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            621                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1335                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1335                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     13314500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     13314500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1956                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1956                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.682515                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.682515                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  9973.408240                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  9973.408240                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1334                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1334                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     11979500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     11979500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.682004                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.682004                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  8980.134933                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  8980.134933                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45467540500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.512859                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7434599                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           499776                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.875862                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.512859                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.984777                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.984777                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         25281097                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        25281097                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1098                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          550                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    14974085.454545                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   30040685.837212                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          550    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    198801000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            550                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    37231793500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8235747000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  45467540500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5915026                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5915026                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5915026                       # number of overall hits
system.cpu3.icache.overall_hits::total        5915026                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16587                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16587                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16587                       # number of overall misses
system.cpu3.icache.overall_misses::total        16587                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1059998999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1059998999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1059998999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1059998999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5931613                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5931613                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5931613                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5931613                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002796                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002796                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002796                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002796                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 63905.407789                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 63905.407789                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 63905.407789                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 63905.407789                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3117                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    77.925000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15607                       # number of writebacks
system.cpu3.icache.writebacks::total            15607                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          980                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          980                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          980                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          980                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15607                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15607                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15607                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15607                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    985111000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    985111000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    985111000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    985111000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002631                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002631                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002631                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002631                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 63119.818030                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63119.818030                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 63119.818030                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63119.818030                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15607                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5915026                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5915026                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16587                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16587                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1059998999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1059998999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5931613                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5931613                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002796                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002796                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 63905.407789                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 63905.407789                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          980                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          980                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15607                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15607                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    985111000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    985111000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002631                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002631                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 63119.818030                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63119.818030                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  45467540500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6384839                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15639                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           408.263892                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11878833                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11878833                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  45467540500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5940039                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5940039                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5940039                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5940039                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5600509                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5600509                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5600509                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5600509                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 486610752455                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 486610752455                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 486610752455                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 486610752455                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11540548                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11540548                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11540548                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11540548                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.485290                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.485290                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.485290                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.485290                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86886.879827                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86886.879827                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86886.879827                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86886.879827                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1597354                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      5607157                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            19735                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          61785                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    80.940157                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    90.752723                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       497016                       # number of writebacks
system.cpu3.dcache.writebacks::total           497016                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5100048                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5100048                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5100048                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5100048                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       500461                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       500461                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       500461                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       500461                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  56135143470                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  56135143470                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  56135143470                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  56135143470                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.043365                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.043365                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.043365                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.043365                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 112166.869087                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 112166.869087                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 112166.869087                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 112166.869087                       # average overall mshr miss latency
system.cpu3.dcache.replacements                497016                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4718942                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4718942                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      4808994                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4808994                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 422808374000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 422808374000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9527936                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9527936                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.504726                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.504726                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87920.337185                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87920.337185                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4420047                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4420047                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       388947                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       388947                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  43604113000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  43604113000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.040822                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040822                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 112108.109845                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 112108.109845                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1221097                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1221097                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       791515                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       791515                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  63802378455                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  63802378455                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2012612                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2012612                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.393277                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.393277                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 80607.920829                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80607.920829                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       680001                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       680001                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111514                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111514                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  12531030470                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  12531030470                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055408                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055408                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 112371.814032                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 112371.814032                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        19255                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19255                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          829                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          829                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     27483000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     27483000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        20084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        20084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.041277                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.041277                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 33151.990350                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 33151.990350                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          173                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          173                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          656                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          656                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     18059000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     18059000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.032663                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.032663                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 27528.963415                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27528.963415                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18464                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18464                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          700                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          700                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      5170500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      5170500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        19164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        19164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.036527                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.036527                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7386.428571                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7386.428571                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          683                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          683                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      4542500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      4542500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.035640                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.035640                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6650.805271                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6650.805271                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       804000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       804000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       749000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       749000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          640                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            640                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1387                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1387                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     14961499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     14961499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         2027                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         2027                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.684262                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.684262                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 10786.949531                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 10786.949531                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1387                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1387                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     13574499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     13574499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.684262                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.684262                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  9786.949531                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  9786.949531                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45467540500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.338240                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6483816                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           501391                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.931656                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.338240                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.979320                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.979320                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23665012                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23665012                       # Number of data accesses
system.cpu0.numPwrStateTransitions                352                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          176                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    4881352.272727                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   13479628.150797                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          176    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     76693000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            176                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    44608422500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    859118000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  45467540500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4623174                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4623174                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4623174                       # number of overall hits
system.cpu0.icache.overall_hits::total        4623174                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77612                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77612                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77612                       # number of overall misses
system.cpu0.icache.overall_misses::total        77612                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5409935491                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5409935491                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5409935491                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5409935491                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4700786                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4700786                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4700786                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4700786                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016510                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016510                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016510                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016510                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69704.884438                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69704.884438                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69704.884438                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69704.884438                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        20557                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              256                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    80.300781                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72424                       # number of writebacks
system.cpu0.icache.writebacks::total            72424                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5187                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5187                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5187                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5187                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72425                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72425                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72425                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72425                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5039164991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5039164991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5039164991                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5039164991                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015407                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015407                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015407                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015407                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69577.700946                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69577.700946                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69577.700946                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69577.700946                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72424                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4623174                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4623174                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77612                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77612                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5409935491                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5409935491                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4700786                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4700786                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016510                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016510                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69704.884438                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69704.884438                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5187                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5187                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72425                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72425                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5039164991                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5039164991                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015407                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015407                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69577.700946                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69577.700946                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  45467540500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4697099                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72456                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            64.826916                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9473996                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9473996                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  45467540500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7731291                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7731291                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7731291                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7731291                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5603726                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5603726                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5603726                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5603726                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 481676922141                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 481676922141                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 481676922141                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 481676922141                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13335017                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13335017                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13335017                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13335017                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.420226                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.420226                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.420226                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.420226                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85956.544296                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85956.544296                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85956.544296                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85956.544296                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2991749                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2689195                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            49571                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          29628                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.352807                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    90.765323                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       548263                       # number of writebacks
system.cpu0.dcache.writebacks::total           548263                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5052746                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5052746                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5052746                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5052746                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       550980                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       550980                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       550980                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       550980                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  60297470678                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  60297470678                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  60297470678                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  60297470678                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041318                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041318                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041318                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041318                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 109436.768445                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109436.768445                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 109436.768445                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109436.768445                       # average overall mshr miss latency
system.cpu0.dcache.replacements                548263                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5990002                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5990002                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4576503                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4576503                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 398946998500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 398946998500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10566505                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10566505                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.433114                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.433114                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87172.891288                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87172.891288                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4173886                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4173886                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       402617                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       402617                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  44414001500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  44414001500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.038103                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.038103                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 110313.279121                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110313.279121                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1741289                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1741289                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1027223                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1027223                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  82729923641                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  82729923641                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2768512                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2768512                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.371038                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.371038                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80537.452570                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80537.452570                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       878860                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       878860                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148363                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148363                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15883469178                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15883469178                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053589                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053589                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 107058.155861                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 107058.155861                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        16172                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16172                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1159                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1159                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     25449500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     25449500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        17331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.066874                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.066874                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 21958.153581                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 21958.153581                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          931                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          931                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          228                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          228                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2842500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2842500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013156                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013156                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12467.105263                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12467.105263                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        15275                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        15275                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1462                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1462                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     18325500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     18325500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        16737                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16737                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.087351                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.087351                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12534.541724                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12534.541724                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1452                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1452                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     16883500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     16883500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.086754                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.086754                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11627.754821                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11627.754821                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        69500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        69500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        59500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        59500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1364                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1364                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          841                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          841                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     11057500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     11057500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2205                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2205                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.381406                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.381406                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 13148.038050                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 13148.038050                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          840                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          840                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     10214000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     10214000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.380952                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.380952                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 12159.523810                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 12159.523810                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45467540500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.923559                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8318196                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           550981                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.097065                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.923559                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997611                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997611                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27293529                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27293529                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  45467540500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               15472                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               11339                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5444                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7124                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6116                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                7178                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5961                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                6981                       # number of demand (read+write) hits
system.l2.demand_hits::total                    65615                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              15472                       # number of overall hits
system.l2.overall_hits::.cpu0.data              11339                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5444                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7124                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6116                       # number of overall hits
system.l2.overall_hits::.cpu2.data               7178                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5961                       # number of overall hits
system.l2.overall_hits::.cpu3.data               6981                       # number of overall hits
system.l2.overall_hits::total                   65615                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             56952                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            536221                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10222                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            489441                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              9664                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            488799                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9646                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            490546                       # number of demand (read+write) misses
system.l2.demand_misses::total                2091491                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            56952                       # number of overall misses
system.l2.overall_misses::.cpu0.data           536221                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10222                       # number of overall misses
system.l2.overall_misses::.cpu1.data           489441                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             9664                       # number of overall misses
system.l2.overall_misses::.cpu2.data           488799                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9646                       # number of overall misses
system.l2.overall_misses::.cpu3.data           490546                       # number of overall misses
system.l2.overall_misses::total               2091491                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4749420500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  59270081500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    928041000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  54377216000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    875214000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  54458701000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    883523500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  55244199000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     230786396500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4749420500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  59270081500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    928041000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  54377216000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    875214000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  54458701000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    883523500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  55244199000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    230786396500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72424                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          547560                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15666                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          496565                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15780                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          495977                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15607                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          497527                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2157106                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72424                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         547560                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15666                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         496565                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15780                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         495977                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15607                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         497527                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2157106                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.786369                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.979292                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.652496                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.985653                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.612421                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.985528                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.618056                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.985969                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.969582                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.786369                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.979292                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.652496                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.985653                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.612421                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.985528                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.618056                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.985969                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.969582                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83393.392682                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110532.936047                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90788.593230                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111100.655646                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90564.362583                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 111413.282351                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91594.806137                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112617.774888                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110345.393071                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83393.392682                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110532.936047                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90788.593230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111100.655646                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90564.362583                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 111413.282351                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91594.806137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112617.774888                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110345.393071                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 10                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             10                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              929868                       # number of writebacks
system.l2.writebacks::total                    929868                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1235                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            246                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4337                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            861                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4431                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            903                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4314                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            827                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               17154                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1235                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           246                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4337                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           861                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4431                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           903                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4314                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           827                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              17154                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        55717                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       535975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       488580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       487896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         5332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       489719                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2074337                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        55717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       535975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       488580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       487896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         5332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       489719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2074337                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4100636504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  53890458004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    501943001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  49416515007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    450749506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  49500436502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    464855004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  50275713501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 208601307029                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4100636504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  53890458004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    501943001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  49416515007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    450749506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  49500436502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    464855004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  50275713501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 208601307029                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.769317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.978843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.375654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.983920                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.331622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.983707                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.341642                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.984306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.961630                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.769317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.978843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.375654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.983920                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.331622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.983707                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.341642                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.984306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.961630                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73597.582497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100546.588934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85291.928802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101143.139316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86135.965221                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 101456.942672                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87182.108777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102662.370668                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100562.882034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73597.582497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100546.588934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85291.928802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101143.139316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86135.965221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 101456.942672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87182.108777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102662.370668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100562.882034                       # average overall mshr miss latency
system.l2.replacements                        4091180                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938814                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938814                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       938814                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938814                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1156780                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1156780                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1156780                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1156780                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             185                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             109                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             137                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  463                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           141                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           162                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           144                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           147                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                594                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1786000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       477000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       270000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       442500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2975500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          173                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          347                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          253                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          284                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1057                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.815029                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.466859                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.569170                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.517606                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.561968                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 12666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2944.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data         1875                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  3010.204082                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5009.259259                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          141                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          160                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          144                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          145                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           590                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2816500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3288500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      2905499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      2929499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     11939998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.815029                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.461095                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.569170                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.510563                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.558184                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19975.177305                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20553.125000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20177.076389                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20203.441379                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20237.284746                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           139                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           124                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            58                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            61                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                382                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          388                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           60                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           99                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           69                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              616                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2065000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       480000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       206500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       380000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3131500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          527                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          184                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          157                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          130                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            998                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.736243                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.326087                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.630573                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.530769                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.617234                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5322.164948                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         8000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  2085.858586                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5507.246377                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5083.603896                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          388                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           60                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           99                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           68                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          615                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7756500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1198500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      1986000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1401500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     12342500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.736243                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.326087                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.630573                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.523077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.616232                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19990.979381                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19975                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20060.606061                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20610.294118                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20069.105691                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1939                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              991                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1061                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1096                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5087                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         145449                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         109574                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         109531                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         109634                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              474188                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  15615783500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11883649000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  11842375000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  12342531500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   51684339000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       147388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110565                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110592                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110730                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            479275                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.986844                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.991037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.990406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.990102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989386                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107362.604762                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108453.182324                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 108118.934366                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 112579.414233                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108995.459607                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       145449                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       109573                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       109531                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       109634                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         474187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  14161293001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10787874002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  10747064501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  11246191500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46942423004                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.986844                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.991028                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.990406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.990102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97362.601331                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98453.761438                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 98118.929810                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 102579.414233                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98995.592465                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         15472                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5961                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              32993                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        56952                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10222                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         9664                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9646                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            86484                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4749420500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    928041000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    875214000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    883523500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7436199000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72424                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15666                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15780                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15607                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119477                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.786369                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.652496                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.612421                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.618056                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.723855                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83393.392682                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90788.593230                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90564.362583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91594.806137                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85983.522964                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1235                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4337                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4431                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4314                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         14317                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        55717                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5885                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5233                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         5332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        72167                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4100636504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    501943001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    450749506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    464855004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5518184015                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.769317                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.375654                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.331622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.341642                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.604024                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73597.582497                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85291.928802                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86135.965221                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87182.108777                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76464.090443                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         9400                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6133                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         6117                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         5885                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             27535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       390772                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       379867                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       379268                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       380912                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1530819                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  43654298000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  42493567000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  42616326000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  42901667500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 171665858500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       400172                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       386000                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       385385                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       386797                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1558354                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.976510                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.984111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.984128                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.984785                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.982331                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111712.963058                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111864.328831                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112364.676166                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112628.815842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112139.879698                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          246                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          860                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          903                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          827                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2836                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       390526                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       379007                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       378365                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       380085                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1527983                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  39729165003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  38628641005                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  38753372001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  39029522001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 156140700010                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.975895                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.981883                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.981784                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.982647                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.980511                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101732.445479                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101920.653194                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102423.247396                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102686.299120                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102187.458898                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           55                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                61                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              46                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           62                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.112903                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.750000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.823529                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.429907                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           46                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       142500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       174500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       273000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       310500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       900500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.112903                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.823529                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.429907                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20357.142857                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19388.888889                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19406.250000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19576.086957                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  45467540500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999648                       # Cycle average of tags in use
system.l2.tags.total_refs                     4236706                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4091305                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.035539                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.490239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.408575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.572471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.197301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.228946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.169356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.005192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.165518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.762049                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.492035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.037634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.133945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.112952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.109456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.105657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38130161                       # Number of tag accesses
system.l2.tags.data_accesses                 38130161                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  45467540500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3565888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      34297920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        376640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31269120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        334912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31225280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        341248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31341952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          132752960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3565888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       376640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       334912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       341248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4618688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59511552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59511552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          55717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         535905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         488580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         487895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           5332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         489718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2074265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       929868                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             929868                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         78427114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        754338581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8283712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        687724026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          7365958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        686759822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          7505310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        689325872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2919730395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     78427114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8283712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      7365958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      7505310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        101582095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1308879947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1308879947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1308879947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        78427114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       754338581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8283712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       687724026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         7365958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       686759822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         7505310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       689325872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4228610342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    928196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     55718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    532507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    487635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    486938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      5332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    488880.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000097717750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56786                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56786                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3862468                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             875774                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2074266                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     929868                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2074266                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   929868                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6138                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1672                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            122320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            136466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            130817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            125903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            147467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            128296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            135159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            127041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            129668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            125170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           138295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           125845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           123908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           125612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           123461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           122700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             59829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             60987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            57988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56655                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  83909117250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10340640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122686517250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40572.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59322.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1193113                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  847079                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2074266                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               929868                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  295908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  383450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  398908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  354826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  265205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  168615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   97461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   54475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   27606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   12821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   5369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  45763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  56098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  62539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  67323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  67552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  68125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  62055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  59976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  59312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       956148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    200.562089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.532556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.821827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       495460     51.82%     51.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       317692     33.23%     85.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16151      1.69%     86.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11398      1.19%     87.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9380      0.98%     88.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7656      0.80%     89.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6399      0.67%     90.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5554      0.58%     90.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        86458      9.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       956148                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.419399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.399185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.529941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           2477      4.36%      4.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         27917     49.16%     53.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         11924     21.00%     74.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          7259     12.78%     87.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          3672      6.47%     93.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          1968      3.47%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1022      1.80%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          213      0.38%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           74      0.13%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           64      0.11%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           61      0.11%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           35      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           27      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           34      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           32      0.06%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56786                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.345666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.306734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.237564                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            51191     90.15%     90.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              953      1.68%     91.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1196      2.11%     93.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1017      1.79%     95.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              925      1.63%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              566      1.00%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              393      0.69%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              276      0.49%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              150      0.26%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               58      0.10%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               22      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               18      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56786                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              132360192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  392832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59405120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               132753024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59511552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2911.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1306.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2919.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1308.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   45467506000                       # Total gap between requests
system.mem_ctrls.avgGap                      15134.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3565952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34080448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       376640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31208640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       334912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31164032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       341248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31288320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59405120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 78428521.991419345140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 749555564.810020923615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8283711.761360832490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 686393846.176922678947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 7365958.138861722313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 685412750.663300156593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 7505310.299333212897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 688146305.164670109749                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1306539112.226666450500                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        55718                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       535905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5885                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       488580                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5233                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       487895                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         5332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       489718                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       929868                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1797082000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  31704715000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    256428250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  29187067000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    232470500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  29292184750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    242260500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29974309250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1180019985750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32253.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59161.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43573.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59738.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44423.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     60037.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45435.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     61207.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1269018.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3396276660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1805175240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7244665260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2410361100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3589497600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20453654280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        235405440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39135035580                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        860.724709                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    326136750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1518400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43623003750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3430570080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1823406420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7521768660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2434869000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3589497600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20444335920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        243252480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39487700160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        868.481113                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    354973000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1518400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  43594167500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                896                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          449                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12225272.828508                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   16999533.940324                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          449    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     73198500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            449                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    39978393000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5489147500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  45467540500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4631685                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4631685                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4631685                       # number of overall hits
system.cpu1.icache.overall_hits::total        4631685                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16378                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16378                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16378                       # number of overall misses
system.cpu1.icache.overall_misses::total        16378                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1081816000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1081816000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1081816000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1081816000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4648063                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4648063                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4648063                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4648063                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003524                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003524                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003524                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003524                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66052.997924                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66052.997924                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66052.997924                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66052.997924                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3012                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    81.405405                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15666                       # number of writebacks
system.cpu1.icache.writebacks::total            15666                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          712                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          712                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          712                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          712                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15666                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15666                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15666                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15666                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1023482500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1023482500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1023482500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1023482500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003370                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003370                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003370                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003370                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65331.450274                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65331.450274                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65331.450274                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65331.450274                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15666                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4631685                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4631685                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16378                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16378                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1081816000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1081816000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4648063                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4648063                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003524                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003524                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66052.997924                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66052.997924                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          712                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          712                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15666                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15666                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1023482500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1023482500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003370                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003370                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65331.450274                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65331.450274                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  45467540500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5027994                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15698                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           320.295197                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9311792                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9311792                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  45467540500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7380010                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7380010                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7380010                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7380010                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5308494                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5308494                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5308494                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5308494                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 454750007631                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 454750007631                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 454750007631                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 454750007631                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12688504                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12688504                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12688504                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12688504                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.418370                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.418370                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.418370                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.418370                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85664.598591                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85664.598591                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85664.598591                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85664.598591                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1578545                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2643258                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19618                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          28680                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    80.464115                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    92.163808                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       495790                       # number of writebacks
system.cpu1.dcache.writebacks::total           495790                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4809275                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4809275                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4809275                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4809275                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       499219                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       499219                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       499219                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       499219                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  55251422942                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55251422942                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  55251422942                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55251422942                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.039344                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039344                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.039344                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039344                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110675.721361                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110675.721361                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110675.721361                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110675.721361                       # average overall mshr miss latency
system.cpu1.dcache.replacements                495790                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5784201                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5784201                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4540591                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4540591                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 394019727500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 394019727500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10324792                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10324792                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.439776                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.439776                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86777.189908                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86777.189908                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4152655                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4152655                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       387936                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       387936                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  43179793500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  43179793500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037573                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037573                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 111306.487410                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111306.487410                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1595809                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1595809                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       767903                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       767903                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  60730280131                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  60730280131                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2363712                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2363712                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.324872                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.324872                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79085.874298                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79085.874298                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       656620                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       656620                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111283                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111283                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12071629442                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12071629442                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047080                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047080                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108476.851289                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108476.851289                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        18010                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18010                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          718                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          718                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     26708500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     26708500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        18728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.038338                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.038338                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37198.467967                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37198.467967                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          129                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          129                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          589                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          589                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     20401500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     20401500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.031450                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.031450                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 34637.521222                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34637.521222                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        17112                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17112                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          827                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          827                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5903000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5903000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        17939                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17939                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.046101                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.046101                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7137.847642                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7137.847642                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          808                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          808                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5175000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5175000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.045042                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.045042                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6404.702970                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6404.702970                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1045500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1045500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       965500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       965500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          653                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            653                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1215                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1215                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     13271500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     13271500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1868                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1868                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.650428                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.650428                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 10923.045267                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 10923.045267                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1213                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1213                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     12056500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     12056500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.649358                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.649358                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  9939.406430                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  9939.406430                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45467540500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.427541                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7919531                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           500060                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.837162                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.427541                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.982111                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.982111                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25954106                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25954106                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  45467540500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1688573                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           19                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1868682                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1217168                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3161312                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4581                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3496                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8077                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          201                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          201                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           482668                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          482669                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119477                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1569115                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          107                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          107                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       217272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1650090                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        46998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1494775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1493408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1498192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6494896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9270272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70132736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2005248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63510720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2019840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63450432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1997696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63650752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              276037696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4111557                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60430272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6270825                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.363308                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.553312                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4143668     66.08%     66.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2043923     32.59%     98.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  31102      0.50%     99.17% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  36415      0.58%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  15717      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6270825                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4323846398                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         751097428                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25901458                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         753494056                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25584155                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         827872908                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109290682                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         751499057                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25692080                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
