JDF B
// Created by Version 2.0 
PROJECT suma_serial
DESIGN suma_serial Normal
DEVKIT LC4256ZE-5TN144C
ENTRY Pure VHDL
MODULE package_suma_serial.vhd
MODSTYLE package_suma_serial Normal
MODULE top_sum_serie.vhd
MODSTYLE top_sum_serie Normal
MODULE osc00.vhd
MODSTYLE osc00 Normal
MODULE sumador.vhd
MODSTYLE sumador Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE top_sum_serie
