// Seed: 2180322997
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(1 - id_1 or posedge 1) id_5 <= 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri  id_2,
    input tri0 id_3
);
  always @(posedge 1, posedge 1) id_5 <= 1;
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6, id_5
  );
  assign id_5 = ~1;
endmodule
