<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r21088 - in	haiku/trunk/src/add-ons/kernel/drivers/network: . 3com 3com/pci
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2007-May/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r21088%20-%20in%0A%09haiku/trunk/src/add-ons/kernel/drivers/network%3A%20.%203com%203com/pci&In-Reply-To=%3C200705091320.l49DKvVG022145%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="002225.html">
   <LINK REL="Next"  HREF="002216.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r21088 - in	haiku/trunk/src/add-ons/kernel/drivers/network: . 3com 3com/pci</H1>
    <B>hugosantos at mail.berlios.de</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r21088%20-%20in%0A%09haiku/trunk/src/add-ons/kernel/drivers/network%3A%20.%203com%203com/pci&In-Reply-To=%3C200705091320.l49DKvVG022145%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r21088 - in	haiku/trunk/src/add-ons/kernel/drivers/network: . 3com 3com/pci">hugosantos at mail.berlios.de
       </A><BR>
    <I>Wed May  9 15:20:57 CEST 2007</I>
    <P><UL>
        <LI>Previous message: <A HREF="002225.html">[Haiku-commits] r21087 - in haiku/trunk/src/add-ons/kernel/drivers/network/ipro1000: . dev dev/em
</A></li>
        <LI>Next message: <A HREF="002216.html">[Haiku-commits] r21089 - in haiku/trunk/src:	add-ons/kernel/drivers/network/ipro1000/dev/em	libs/compat/freebsd_network libs/compat/freebsd_network/compat/sys
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2211">[ date ]</a>
              <a href="thread.html#2211">[ thread ]</a>
              <a href="subject.html#2211">[ subject ]</a>
              <a href="author.html#2211">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: hugosantos
Date: 2007-05-09 15:20:41 +0200 (Wed, 09 May 2007)
New Revision: 21088
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=21088&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=21088&amp;view=rev</A>

Added:
   haiku/trunk/src/add-ons/kernel/drivers/network/3com/
   haiku/trunk/src/add-ons/kernel/drivers/network/3com/Jamfile
   haiku/trunk/src/add-ons/kernel/drivers/network/3com/pci/
   haiku/trunk/src/add-ons/kernel/drivers/network/3com/pci/Jamfile
   haiku/trunk/src/add-ons/kernel/drivers/network/3com/pci/glue.c
   haiku/trunk/src/add-ons/kernel/drivers/network/3com/pci/if_xl.c
   haiku/trunk/src/add-ons/kernel/drivers/network/3com/pci/if_xlreg.h
Modified:
   haiku/trunk/src/add-ons/kernel/drivers/network/Jamfile
Log:
added FreeBSD 6.2's 3Com 3c90x Etherlink XL PCI driver. The compat. layer still needs a couple things for this one to work.


Added: haiku/trunk/src/add-ons/kernel/drivers/network/3com/Jamfile
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/network/3com/Jamfile	2007-05-09 13:20:14 UTC (rev 21087)
+++ haiku/trunk/src/add-ons/kernel/drivers/network/3com/Jamfile	2007-05-09 13:20:41 UTC (rev 21088)
@@ -0,0 +1,3 @@
+SubDir HAIKU_TOP src add-ons kernel drivers network 3com ;
+
+SubInclude HAIKU_TOP src add-ons kernel drivers network 3com pci ;

Added: haiku/trunk/src/add-ons/kernel/drivers/network/3com/pci/Jamfile
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/network/3com/pci/Jamfile	2007-05-09 13:20:14 UTC (rev 21087)
+++ haiku/trunk/src/add-ons/kernel/drivers/network/3com/pci/Jamfile	2007-05-09 13:20:41 UTC (rev 21088)
@@ -0,0 +1,17 @@
+SubDir HAIKU_TOP src add-ons kernel drivers network 3com pci ;
+
+SubDirCcFlags -Wall ;
+
+UsePrivateHeaders kernel net ;
+
+UseHeaders [ FDirName $(SUBDIR) .. ] : true ;
+UseHeaders [ FDirName $(HAIKU_TOP) src libs compat freebsd_network compat ] : true ;
+
+SubDirCcFlags [ FDefines _KERNEL=1 FBSD_DRIVER=1 ] ;
+
+KernelAddon 3com :
+	if_xl.c
+	glue.c
+	: libfreebsd_network.a
+	;
+

Added: haiku/trunk/src/add-ons/kernel/drivers/network/3com/pci/glue.c
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/network/3com/pci/glue.c	2007-05-09 13:20:14 UTC (rev 21087)
+++ haiku/trunk/src/add-ons/kernel/drivers/network/3com/pci/glue.c	2007-05-09 13:20:41 UTC (rev 21088)
@@ -0,0 +1,7 @@
+#include &lt;sys/bus.h&gt;
+
+HAIKU_FBSD_DRIVER_GLUE(3com, xl, pci)
+
+NO_HAIKU_CHECK_DISABLE_INTERRUPTS()
+
+HAIKU_DRIVER_REQUIREMENTS(FBSD_TASKQUEUES);

Added: haiku/trunk/src/add-ons/kernel/drivers/network/3com/pci/if_xl.c
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/network/3com/pci/if_xl.c	2007-05-09 13:20:14 UTC (rev 21087)
+++ haiku/trunk/src/add-ons/kernel/drivers/network/3com/pci/if_xl.c	2007-05-09 13:20:41 UTC (rev 21088)
@@ -0,0 +1,3386 @@
+/*-
+ * Copyright (c) 1997, 1998, 1999
+ *	Bill Paul &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">wpaul at ctr.columbia.edu</A>&gt;.  All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ * 3. All advertising materials mentioning features or use of this software
+ *    must display the following acknowledgement:
+ *	This product includes software developed by Bill Paul.
+ * 4. Neither the name of the author nor the names of any co-contributors
+ *    may be used to endorse or promote products derived from this software
+ *    without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED.  IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD
+ * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
+ * THE POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#include &lt;sys/cdefs.h&gt;
+__FBSDID(&quot;$FreeBSD: src/sys/pci/if_xl.c,v 1.190.2.10 2006/08/17 00:13:07 yongari Exp $&quot;);
+
+/*
+ * 3Com 3c90x Etherlink XL PCI NIC driver
+ *
+ * Supports the 3Com &quot;boomerang&quot;, &quot;cyclone&quot; and &quot;hurricane&quot; PCI
+ * bus-master chips (3c90x cards and embedded controllers) including
+ * the following:
+ *
+ * 3Com 3c900-TPO	10Mbps/RJ-45
+ * 3Com 3c900-COMBO	10Mbps/RJ-45,AUI,BNC
+ * 3Com 3c905-TX	10/100Mbps/RJ-45
+ * 3Com 3c905-T4	10/100Mbps/RJ-45
+ * 3Com 3c900B-TPO	10Mbps/RJ-45
+ * 3Com 3c900B-COMBO	10Mbps/RJ-45,AUI,BNC
+ * 3Com 3c900B-TPC	10Mbps/RJ-45,BNC
+ * 3Com 3c900B-FL	10Mbps/Fiber-optic
+ * 3Com 3c905B-COMBO	10/100Mbps/RJ-45,AUI,BNC
+ * 3Com 3c905B-TX	10/100Mbps/RJ-45
+ * 3Com 3c905B-FL/FX	10/100Mbps/Fiber-optic
+ * 3Com 3c905C-TX	10/100Mbps/RJ-45 (Tornado ASIC)
+ * 3Com 3c980-TX	10/100Mbps server adapter (Hurricane ASIC)
+ * 3Com 3c980C-TX	10/100Mbps server adapter (Tornado ASIC)
+ * 3Com 3cSOHO100-TX	10/100Mbps/RJ-45 (Hurricane ASIC)
+ * 3Com 3c450-TX	10/100Mbps/RJ-45 (Tornado ASIC)
+ * 3Com 3c555		10/100Mbps/RJ-45 (MiniPCI, Laptop Hurricane)
+ * 3Com 3c556		10/100Mbps/RJ-45 (MiniPCI, Hurricane ASIC)
+ * 3Com 3c556B		10/100Mbps/RJ-45 (MiniPCI, Hurricane ASIC)
+ * 3Com 3c575TX		10/100Mbps/RJ-45 (Cardbus, Hurricane ASIC)
+ * 3Com 3c575B		10/100Mbps/RJ-45 (Cardbus, Hurricane ASIC)
+ * 3Com 3c575C		10/100Mbps/RJ-45 (Cardbus, Hurricane ASIC)
+ * 3Com 3cxfem656	10/100Mbps/RJ-45 (Cardbus, Hurricane ASIC)
+ * 3Com 3cxfem656b	10/100Mbps/RJ-45 (Cardbus, Hurricane ASIC)
+ * 3Com 3cxfem656c	10/100Mbps/RJ-45 (Cardbus, Tornado ASIC)
+ * Dell Optiplex GX1 on-board 3c918 10/100Mbps/RJ-45
+ * Dell on-board 3c920 10/100Mbps/RJ-45
+ * Dell Precision on-board 3c905B 10/100Mbps/RJ-45
+ * Dell Latitude laptop docking station embedded 3c905-TX
+ *
+ * Written by Bill Paul &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">wpaul at ctr.columbia.edu</A>&gt;
+ * Electrical Engineering Department
+ * Columbia University, New York City
+ */
+/*
+ * The 3c90x series chips use a bus-master DMA interface for transfering
+ * packets to and from the controller chip. Some of the &quot;vortex&quot; cards
+ * (3c59x) also supported a bus master mode, however for those chips
+ * you could only DMA packets to/from a contiguous memory buffer. For
+ * transmission this would mean copying the contents of the queued mbuf
+ * chain into an mbuf cluster and then DMAing the cluster. This extra
+ * copy would sort of defeat the purpose of the bus master support for
+ * any packet that doesn't fit into a single mbuf.
+ *
+ * By contrast, the 3c90x cards support a fragment-based bus master
+ * mode where mbuf chains can be encapsulated using TX descriptors.
+ * This is similar to other PCI chips such as the Texas Instruments
+ * ThunderLAN and the Intel 82557/82558.
+ *
+ * The &quot;vortex&quot; driver (if_vx.c) happens to work for the &quot;boomerang&quot;
+ * bus master chips because they maintain the old PIO interface for
+ * backwards compatibility, but starting with the 3c905B and the
+ * &quot;cyclone&quot; chips, the compatibility interface has been dropped.
+ * Since using bus master DMA is a big win, we use this driver to
+ * support the PCI &quot;boomerang&quot; chips even though they work with the
+ * &quot;vortex&quot; driver in order to obtain better performance.
+ *
+ * This driver is in the /sys/pci directory because it only supports
+ * PCI-based NICs.
+ */
+
+#ifdef HAVE_KERNEL_OPTION_HEADERS
+#include &quot;opt_device_polling.h&quot;
+#endif
+
+#include &lt;sys/param.h&gt;
+#include &lt;sys/systm.h&gt;
+#include &lt;sys/sockio.h&gt;
+#include &lt;sys/endian.h&gt;
+#include &lt;sys/mbuf.h&gt;
+#include &lt;sys/kernel.h&gt;
+#include &lt;sys/module.h&gt;
+#include &lt;sys/socket.h&gt;
+#include &lt;sys/taskqueue.h&gt;
+
+#include &lt;net/if.h&gt;
+#include &lt;net/if_arp.h&gt;
+#include &lt;net/ethernet.h&gt;
+#include &lt;net/if_dl.h&gt;
+#include &lt;net/if_media.h&gt;
+#include &lt;net/if_types.h&gt;
+
+#include &lt;net/bpf.h&gt;
+
+#include &lt;machine/bus.h&gt;
+#include &lt;machine/resource.h&gt;
+#include &lt;sys/bus.h&gt;
+#include &lt;sys/rman.h&gt;
+
+#include &lt;dev/mii/mii.h&gt;
+#include &lt;dev/mii/miivar.h&gt;
+
+#include &lt;dev/pci/pcireg.h&gt;
+#include &lt;dev/pci/pcivar.h&gt;
+
+MODULE_DEPEND(xl, pci, 1, 1, 1);
+MODULE_DEPEND(xl, ether, 1, 1, 1);
+MODULE_DEPEND(xl, miibus, 1, 1, 1);
+
+/* &quot;device miibus&quot; required.  See GENERIC if you get errors here. */
+#include &quot;miibus_if.h&quot;
+
+#include &lt;pci/if_xlreg.h&gt;
+
+/*
+ * TX Checksumming is disabled by default for two reasons:
+ * - TX Checksumming will occasionally produce corrupt packets
+ * - TX Checksumming seems to reduce performance
+ *
+ * Only 905B/C cards were reported to have this problem, it is possible
+ * that later chips _may_ be immune.
+ */
+#define	XL905B_TXCSUM_BROKEN	1
+
+#ifdef XL905B_TXCSUM_BROKEN
+#define XL905B_CSUM_FEATURES	0
+#else
+#define XL905B_CSUM_FEATURES	(CSUM_IP | CSUM_TCP | CSUM_UDP)
+#endif
+
+/*
+ * Various supported device vendors/types and their names.
+ */
+static struct xl_type xl_devs[] = {
+	{ TC_VENDORID, TC_DEVICEID_BOOMERANG_10BT,
+		&quot;3Com 3c900-TPO Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_BOOMERANG_10BT_COMBO,
+		&quot;3Com 3c900-COMBO Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_BOOMERANG_10_100BT,
+		&quot;3Com 3c905-TX Fast Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_BOOMERANG_100BT4,
+		&quot;3Com 3c905-T4 Fast Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_KRAKATOA_10BT,
+		&quot;3Com 3c900B-TPO Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_KRAKATOA_10BT_COMBO,
+		&quot;3Com 3c900B-COMBO Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_KRAKATOA_10BT_TPC,
+		&quot;3Com 3c900B-TPC Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_CYCLONE_10FL,
+		&quot;3Com 3c900B-FL Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_HURRICANE_10_100BT,
+		&quot;3Com 3c905B-TX Fast Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_CYCLONE_10_100BT4,
+		&quot;3Com 3c905B-T4 Fast Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_CYCLONE_10_100FX,
+		&quot;3Com 3c905B-FX/SC Fast Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_CYCLONE_10_100_COMBO,
+		&quot;3Com 3c905B-COMBO Fast Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_TORNADO_10_100BT,
+		&quot;3Com 3c905C-TX Fast Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_TORNADO_10_100BT_920B,
+		&quot;3Com 3c920B-EMB Integrated Fast Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_TORNADO_10_100BT_920B_WNM,
+		&quot;3Com 3c920B-EMB-WNM Integrated Fast Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_HURRICANE_10_100BT_SERV,
+		&quot;3Com 3c980 Fast Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_TORNADO_10_100BT_SERV,
+		&quot;3Com 3c980C Fast Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_HURRICANE_SOHO100TX,
+		&quot;3Com 3cSOHO100-TX OfficeConnect&quot; },
+	{ TC_VENDORID, TC_DEVICEID_TORNADO_HOMECONNECT,
+		&quot;3Com 3c450-TX HomeConnect&quot; },
+	{ TC_VENDORID, TC_DEVICEID_HURRICANE_555,
+		&quot;3Com 3c555 Fast Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_HURRICANE_556,
+		&quot;3Com 3c556 Fast Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_HURRICANE_556B,
+		&quot;3Com 3c556B Fast Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_HURRICANE_575A,
+		&quot;3Com 3c575TX Fast Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_HURRICANE_575B,
+		&quot;3Com 3c575B Fast Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_HURRICANE_575C,
+		&quot;3Com 3c575C Fast Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_HURRICANE_656,
+		&quot;3Com 3c656 Fast Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_HURRICANE_656B,
+		&quot;3Com 3c656B Fast Etherlink XL&quot; },
+	{ TC_VENDORID, TC_DEVICEID_TORNADO_656C,
+		&quot;3Com 3c656C Fast Etherlink XL&quot; },
+	{ 0, 0, NULL }
+};
+
+static int xl_probe(device_t);
+static int xl_attach(device_t);
+static int xl_detach(device_t);
+
+static int xl_newbuf(struct xl_softc *, struct xl_chain_onefrag *);
+static void xl_stats_update(void *);
+static void xl_stats_update_locked(struct xl_softc *);
+static int xl_encap(struct xl_softc *, struct xl_chain *, struct mbuf *);
+static void xl_rxeof(struct xl_softc *);
+static void xl_rxeof_task(void *, int);
+static int xl_rx_resync(struct xl_softc *);
+static void xl_txeof(struct xl_softc *);
+static void xl_txeof_90xB(struct xl_softc *);
+static void xl_txeoc(struct xl_softc *);
+static void xl_intr(void *);
+static void xl_start(struct ifnet *);
+static void xl_start_locked(struct ifnet *);
+static void xl_start_90xB_locked(struct ifnet *);
+static int xl_ioctl(struct ifnet *, u_long, caddr_t);
+static void xl_init(void *);
+static void xl_init_locked(struct xl_softc *);
+static void xl_stop(struct xl_softc *);
+static void xl_watchdog(struct ifnet *);
+static void xl_shutdown(device_t);
+static int xl_suspend(device_t);
+static int xl_resume(device_t);
+
+#ifdef DEVICE_POLLING
+static void xl_poll(struct ifnet *ifp, enum poll_cmd cmd, int count);
+static void xl_poll_locked(struct ifnet *ifp, enum poll_cmd cmd, int count);
+#endif
+
+static int xl_ifmedia_upd(struct ifnet *);
+static void xl_ifmedia_sts(struct ifnet *, struct ifmediareq *);
+
+static int xl_eeprom_wait(struct xl_softc *);
+static int xl_read_eeprom(struct xl_softc *, caddr_t, int, int, int);
+static void xl_mii_sync(struct xl_softc *);
+static void xl_mii_send(struct xl_softc *, u_int32_t, int);
+static int xl_mii_readreg(struct xl_softc *, struct xl_mii_frame *);
+static int xl_mii_writereg(struct xl_softc *, struct xl_mii_frame *);
+
+static void xl_setcfg(struct xl_softc *);
+static void xl_setmode(struct xl_softc *, int);
+static void xl_setmulti(struct xl_softc *);
+static void xl_setmulti_hash(struct xl_softc *);
+static void xl_reset(struct xl_softc *);
+static int xl_list_rx_init(struct xl_softc *);
+static int xl_list_tx_init(struct xl_softc *);
+static int xl_list_tx_init_90xB(struct xl_softc *);
+static void xl_wait(struct xl_softc *);
+static void xl_mediacheck(struct xl_softc *);
+static void xl_choose_media(struct xl_softc *sc, int *media);
+static void xl_choose_xcvr(struct xl_softc *, int);
+static void xl_dma_map_addr(void *, bus_dma_segment_t *, int, int);
+static void xl_dma_map_rxbuf(void *, bus_dma_segment_t *, int, bus_size_t, int);
+static void xl_dma_map_txbuf(void *, bus_dma_segment_t *, int, bus_size_t, int);
+#ifdef notdef
+static void xl_testpacket(struct xl_softc *);
+#endif
+
+static int xl_miibus_readreg(device_t, int, int);
+static int xl_miibus_writereg(device_t, int, int, int);
+static void xl_miibus_statchg(device_t);
+static void xl_miibus_mediainit(device_t);
+
+static device_method_t xl_methods[] = {
+	/* Device interface */
+	DEVMETHOD(device_probe,		xl_probe),
+	DEVMETHOD(device_attach,	xl_attach),
+	DEVMETHOD(device_detach,	xl_detach),
+	DEVMETHOD(device_shutdown,	xl_shutdown),
+	DEVMETHOD(device_suspend,	xl_suspend),
+	DEVMETHOD(device_resume,	xl_resume),
+
+	/* bus interface */
+	DEVMETHOD(bus_print_child,	bus_generic_print_child),
+	DEVMETHOD(bus_driver_added,	bus_generic_driver_added),
+
+	/* MII interface */
+	DEVMETHOD(miibus_readreg,	xl_miibus_readreg),
+	DEVMETHOD(miibus_writereg,	xl_miibus_writereg),
+	DEVMETHOD(miibus_statchg,	xl_miibus_statchg),
+	DEVMETHOD(miibus_mediainit,	xl_miibus_mediainit),
+
+	{ 0, 0 }
+};
+
+static driver_t xl_driver = {
+	&quot;xl&quot;,
+	xl_methods,
+	sizeof(struct xl_softc)
+};
+
+static devclass_t xl_devclass;
+
+DRIVER_MODULE(xl, cardbus, xl_driver, xl_devclass, 0, 0);
+DRIVER_MODULE(xl, pci, xl_driver, xl_devclass, 0, 0);
+DRIVER_MODULE(miibus, xl, miibus_driver, miibus_devclass, 0, 0);
+
+static void
+xl_dma_map_addr(void *arg, bus_dma_segment_t *segs, int nseg, int error)
+{
+	u_int32_t *paddr;
+
+	paddr = arg;
+	*paddr = segs-&gt;ds_addr;
+}
+
+static void
+xl_dma_map_rxbuf(void *arg, bus_dma_segment_t *segs, int nseg,
+    bus_size_t mapsize, int error)
+{
+	u_int32_t *paddr;
+
+	if (error)
+		return;
+
+	KASSERT(nseg == 1, (&quot;xl_dma_map_rxbuf: too many DMA segments&quot;));
+	paddr = arg;
+	*paddr = segs-&gt;ds_addr;
+}
+
+static void
+xl_dma_map_txbuf(void *arg, bus_dma_segment_t *segs, int nseg,
+    bus_size_t mapsize, int error)
+{
+	struct xl_list *l;
+	int i, total_len;
+
+	if (error)
+		return;
+
+	KASSERT(nseg &lt;= XL_MAXFRAGS, (&quot;too many DMA segments&quot;));
+
+	total_len = 0;
+	l = arg;
+	for (i = 0; i &lt; nseg; i++) {
+		KASSERT(segs[i].ds_len &lt;= MCLBYTES, (&quot;segment size too large&quot;));
+		l-&gt;xl_frag[i].xl_addr = htole32(segs[i].ds_addr);
+		l-&gt;xl_frag[i].xl_len = htole32(segs[i].ds_len);
+		total_len += segs[i].ds_len;
+	}
+	l-&gt;xl_frag[nseg - 1].xl_len = htole32(segs[nseg - 1].ds_len |
+	    XL_LAST_FRAG);
+	l-&gt;xl_status = htole32(total_len);
+	l-&gt;xl_next = 0;
+}
+
+/*
+ * Murphy's law says that it's possible the chip can wedge and
+ * the 'command in progress' bit may never clear. Hence, we wait
+ * only a finite amount of time to avoid getting caught in an
+ * infinite loop. Normally this delay routine would be a macro,
+ * but it isn't called during normal operation so we can afford
+ * to make it a function.
+ */
+static void
+xl_wait(struct xl_softc *sc)
+{
+	register int		i;
+
+	for (i = 0; i &lt; XL_TIMEOUT; i++) {
+		if ((CSR_READ_2(sc, XL_STATUS) &amp; XL_STAT_CMDBUSY) == 0)
+			break;
+	}
+
+	if (i == XL_TIMEOUT)
+		if_printf(sc-&gt;xl_ifp, &quot;command never completed!\n&quot;);
+}
+
+/*
+ * MII access routines are provided for adapters with external
+ * PHYs (3c905-TX, 3c905-T4, 3c905B-T4) and those with built-in
+ * autoneg logic that's faked up to look like a PHY (3c905B-TX).
+ * Note: if you don't perform the MDIO operations just right,
+ * it's possible to end up with code that works correctly with
+ * some chips/CPUs/processor speeds/bus speeds/etc but not
+ * with others.
+ */
+#define MII_SET(x)					\
+	CSR_WRITE_2(sc, XL_W4_PHY_MGMT,			\
+		CSR_READ_2(sc, XL_W4_PHY_MGMT) | (x))
+
+#define MII_CLR(x)					\
+	CSR_WRITE_2(sc, XL_W4_PHY_MGMT,			\
+		CSR_READ_2(sc, XL_W4_PHY_MGMT) &amp; ~(x))
+
+/*
+ * Sync the PHYs by setting data bit and strobing the clock 32 times.
+ */
+static void
+xl_mii_sync(struct xl_softc *sc)
+{
+	register int		i;
+
+	XL_SEL_WIN(4);
+	MII_SET(XL_MII_DIR|XL_MII_DATA);
+
+	for (i = 0; i &lt; 32; i++) {
+		MII_SET(XL_MII_CLK);
+		MII_SET(XL_MII_DATA);
+		MII_SET(XL_MII_DATA);
+		MII_CLR(XL_MII_CLK);
+		MII_SET(XL_MII_DATA);
+		MII_SET(XL_MII_DATA);
+	}
+}
+
+/*
+ * Clock a series of bits through the MII.
+ */
+static void
+xl_mii_send(struct xl_softc *sc, u_int32_t bits, int cnt)
+{
+	int			i;
+
+	XL_SEL_WIN(4);
+	MII_CLR(XL_MII_CLK);
+
+	for (i = (0x1 &lt;&lt; (cnt - 1)); i; i &gt;&gt;= 1) {
+		if (bits &amp; i) {
+			MII_SET(XL_MII_DATA);
+		} else {
+			MII_CLR(XL_MII_DATA);
+		}
+		MII_CLR(XL_MII_CLK);
+		MII_SET(XL_MII_CLK);
+	}
+}
+
+/*
+ * Read an PHY register through the MII.
+ */
+static int
+xl_mii_readreg(struct xl_softc *sc, struct xl_mii_frame *frame)
+{
+	int			i, ack;
+
+	/* Set up frame for RX. */
+	frame-&gt;mii_stdelim = XL_MII_STARTDELIM;
+	frame-&gt;mii_opcode = XL_MII_READOP;
+	frame-&gt;mii_turnaround = 0;
+	frame-&gt;mii_data = 0;
+
+	/* Select register window 4. */
+	XL_SEL_WIN(4);
+
+	CSR_WRITE_2(sc, XL_W4_PHY_MGMT, 0);
+	/* Turn on data xmit. */
+	MII_SET(XL_MII_DIR);
+
+	xl_mii_sync(sc);
+
+	/* Send command/address info. */
+	xl_mii_send(sc, frame-&gt;mii_stdelim, 2);
+	xl_mii_send(sc, frame-&gt;mii_opcode, 2);
+	xl_mii_send(sc, frame-&gt;mii_phyaddr, 5);
+	xl_mii_send(sc, frame-&gt;mii_regaddr, 5);
+
+	/* Idle bit */
+	MII_CLR((XL_MII_CLK|XL_MII_DATA));
+	MII_SET(XL_MII_CLK);
+
+	/* Turn off xmit. */
+	MII_CLR(XL_MII_DIR);
+
+	/* Check for ack */
+	MII_CLR(XL_MII_CLK);
+	ack = CSR_READ_2(sc, XL_W4_PHY_MGMT) &amp; XL_MII_DATA;
+	MII_SET(XL_MII_CLK);
+
+	/*
+	 * Now try reading data bits. If the ack failed, we still
+	 * need to clock through 16 cycles to keep the PHY(s) in sync.
+	 */
+	if (ack) {
+		for (i = 0; i &lt; 16; i++) {
+			MII_CLR(XL_MII_CLK);
+			MII_SET(XL_MII_CLK);
+		}
+		goto fail;
+	}
+
+	for (i = 0x8000; i; i &gt;&gt;= 1) {
+		MII_CLR(XL_MII_CLK);
+		if (!ack) {
+			if (CSR_READ_2(sc, XL_W4_PHY_MGMT) &amp; XL_MII_DATA)
+				frame-&gt;mii_data |= i;
+		}
+		MII_SET(XL_MII_CLK);
+	}
+
+fail:
+	MII_CLR(XL_MII_CLK);
+	MII_SET(XL_MII_CLK);
+
+	return (ack ? 1 : 0);
+}
+
+/*
+ * Write to a PHY register through the MII.
+ */
+static int
+xl_mii_writereg(struct xl_softc *sc, struct xl_mii_frame *frame)
+{
+
+	/* Set up frame for TX. */
+	frame-&gt;mii_stdelim = XL_MII_STARTDELIM;
+	frame-&gt;mii_opcode = XL_MII_WRITEOP;
+	frame-&gt;mii_turnaround = XL_MII_TURNAROUND;
+
+	/* Select the window 4. */
+	XL_SEL_WIN(4);
+
+	/* Turn on data output. */
+	MII_SET(XL_MII_DIR);
+
+	xl_mii_sync(sc);
+
+	xl_mii_send(sc, frame-&gt;mii_stdelim, 2);
+	xl_mii_send(sc, frame-&gt;mii_opcode, 2);
+	xl_mii_send(sc, frame-&gt;mii_phyaddr, 5);
+	xl_mii_send(sc, frame-&gt;mii_regaddr, 5);
+	xl_mii_send(sc, frame-&gt;mii_turnaround, 2);
+	xl_mii_send(sc, frame-&gt;mii_data, 16);
+
+	/* Idle bit. */
+	MII_SET(XL_MII_CLK);
+	MII_CLR(XL_MII_CLK);
+
+	/* Turn off xmit. */
+	MII_CLR(XL_MII_DIR);
+
+	return (0);
+}
+
+static int
+xl_miibus_readreg(device_t dev, int phy, int reg)
+{
+	struct xl_softc		*sc;
+	struct xl_mii_frame	frame;
+
+	sc = device_get_softc(dev);
+
+	/*
+	 * Pretend that PHYs are only available at MII address 24.
+	 * This is to guard against problems with certain 3Com ASIC
+	 * revisions that incorrectly map the internal transceiver
+	 * control registers at all MII addresses. This can cause
+	 * the miibus code to attach the same PHY several times over.
+	 */
+	if ((sc-&gt;xl_flags &amp; XL_FLAG_PHYOK) == 0 &amp;&amp; phy != 24)
+		return (0);
+
+	bzero((char *)&amp;frame, sizeof(frame));
+	frame.mii_phyaddr = phy;
+	frame.mii_regaddr = reg;
+
+	xl_mii_readreg(sc, &amp;frame);
+
+	return (frame.mii_data);
+}
+
+static int
+xl_miibus_writereg(device_t dev, int phy, int reg, int data)
+{
+	struct xl_softc		*sc;
+	struct xl_mii_frame	frame;
+
+	sc = device_get_softc(dev);
+
+	if ((sc-&gt;xl_flags &amp; XL_FLAG_PHYOK) == 0 &amp;&amp; phy != 24)
+		return (0);
+
+	bzero((char *)&amp;frame, sizeof(frame));
+	frame.mii_phyaddr = phy;
+	frame.mii_regaddr = reg;
+	frame.mii_data = data;
+
+	xl_mii_writereg(sc, &amp;frame);
+
+	return (0);
+}
+
+static void
+xl_miibus_statchg(device_t dev)
+{
+	struct xl_softc		*sc;
+	struct mii_data		*mii;
+
+	sc = device_get_softc(dev);
+	mii = device_get_softc(sc-&gt;xl_miibus);
+
+	xl_setcfg(sc);
+
+	/* Set ASIC's duplex mode to match the PHY. */
+	XL_SEL_WIN(3);
+	if ((mii-&gt;mii_media_active &amp; IFM_GMASK) == IFM_FDX)
+		CSR_WRITE_1(sc, XL_W3_MAC_CTRL, XL_MACCTRL_DUPLEX);
+	else
+		CSR_WRITE_1(sc, XL_W3_MAC_CTRL,
+		    (CSR_READ_1(sc, XL_W3_MAC_CTRL) &amp; ~XL_MACCTRL_DUPLEX));
+}
+
+/*
+ * Special support for the 3c905B-COMBO. This card has 10/100 support
+ * plus BNC and AUI ports. This means we will have both an miibus attached
+ * plus some non-MII media settings. In order to allow this, we have to
+ * add the extra media to the miibus's ifmedia struct, but we can't do
+ * that during xl_attach() because the miibus hasn't been attached yet.
+ * So instead, we wait until the miibus probe/attach is done, at which
+ * point we will get a callback telling is that it's safe to add our
+ * extra media.
+ */
+static void
+xl_miibus_mediainit(device_t dev)
+{
+	struct xl_softc		*sc;
+	struct mii_data		*mii;
+	struct ifmedia		*ifm;
+
+	sc = device_get_softc(dev);
+	mii = device_get_softc(sc-&gt;xl_miibus);
+	ifm = &amp;mii-&gt;mii_media;
+
+	if (sc-&gt;xl_media &amp; (XL_MEDIAOPT_AUI | XL_MEDIAOPT_10FL)) {
+		/*
+		 * Check for a 10baseFL board in disguise.
+		 */
+		if (sc-&gt;xl_type == XL_TYPE_905B &amp;&amp;
+		    sc-&gt;xl_media == XL_MEDIAOPT_10FL) {
+			if (bootverbose)
+				if_printf(sc-&gt;xl_ifp,
+				    &quot;found 10baseFL\n&quot;);
+			ifmedia_add(ifm, IFM_ETHER | IFM_10_FL, 0, NULL);
+			ifmedia_add(ifm, IFM_ETHER | IFM_10_FL|IFM_HDX, 0,
+			    NULL);
+			if (sc-&gt;xl_caps &amp; XL_CAPS_FULL_DUPLEX)
+				ifmedia_add(ifm,
+				    IFM_ETHER | IFM_10_FL | IFM_FDX, 0, NULL);
+		} else {
+			if (bootverbose)
+				if_printf(sc-&gt;xl_ifp, &quot;found AUI\n&quot;);
+			ifmedia_add(ifm, IFM_ETHER | IFM_10_5, 0, NULL);
+		}
+	}
+
+	if (sc-&gt;xl_media &amp; XL_MEDIAOPT_BNC) {
+		if (bootverbose)
+			if_printf(sc-&gt;xl_ifp, &quot;found BNC\n&quot;);
+		ifmedia_add(ifm, IFM_ETHER | IFM_10_2, 0, NULL);
+	}
+}
+
+/*
+ * The EEPROM is slow: give it time to come ready after issuing
+ * it a command.
+ */
+static int
+xl_eeprom_wait(struct xl_softc *sc)
+{
+	int			i;
+
+	for (i = 0; i &lt; 100; i++) {
+		if (CSR_READ_2(sc, XL_W0_EE_CMD) &amp; XL_EE_BUSY)
+			DELAY(162);
+		else
+			break;
+	}
+
+	if (i == 100) {
+		if_printf(sc-&gt;xl_ifp, &quot;eeprom failed to come ready\n&quot;);
+		return (1);
+	}
+
+	return (0);
+}
+
+/*
+ * Read a sequence of words from the EEPROM. Note that ethernet address
+ * data is stored in the EEPROM in network byte order.
+ */
+static int
+xl_read_eeprom(struct xl_softc *sc, caddr_t dest, int off, int cnt, int swap)
+{
+	int			err = 0, i;
+	u_int16_t		word = 0, *ptr;
+
+#define EEPROM_5BIT_OFFSET(A) ((((A) &lt;&lt; 2) &amp; 0x7F00) | ((A) &amp; 0x003F))
+#define EEPROM_8BIT_OFFSET(A) ((A) &amp; 0x003F)
+	/*
+	 * XXX: WARNING! DANGER!
+	 * It's easy to accidentally overwrite the rom content!
+	 * Note: the 3c575 uses 8bit EEPROM offsets.
+	 */
+	XL_SEL_WIN(0);
+
+	if (xl_eeprom_wait(sc))
+		return (1);
+
+	if (sc-&gt;xl_flags &amp; XL_FLAG_EEPROM_OFFSET_30)
+		off += 0x30;
+
+	for (i = 0; i &lt; cnt; i++) {
+		if (sc-&gt;xl_flags &amp; XL_FLAG_8BITROM)
+			CSR_WRITE_2(sc, XL_W0_EE_CMD,
+			    XL_EE_8BIT_READ | EEPROM_8BIT_OFFSET(off + i));
+		else
+			CSR_WRITE_2(sc, XL_W0_EE_CMD,
+			    XL_EE_READ | EEPROM_5BIT_OFFSET(off + i));
+		err = xl_eeprom_wait(sc);
+		if (err)
+			break;
+		word = CSR_READ_2(sc, XL_W0_EE_DATA);
+		ptr = (u_int16_t *)(dest + (i * 2));
+		if (swap)
+			*ptr = ntohs(word);
+		else
+			*ptr = word;
+	}
+
+	return (err ? 1 : 0);
+}
+
+/*
+ * NICs older than the 3c905B have only one multicast option, which
+ * is to enable reception of all multicast frames.
+ */
+static void
+xl_setmulti(struct xl_softc *sc)
+{
+	struct ifnet		*ifp = sc-&gt;xl_ifp;
+	struct ifmultiaddr	*ifma;
+	u_int8_t		rxfilt;
+	int			mcnt = 0;
+
+	XL_LOCK_ASSERT(sc);
+
+	XL_SEL_WIN(5);
+	rxfilt = CSR_READ_1(sc, XL_W5_RX_FILTER);
+
+	if (ifp-&gt;if_flags &amp; IFF_ALLMULTI) {
+		rxfilt |= XL_RXFILTER_ALLMULTI;
+		CSR_WRITE_2(sc, XL_COMMAND, XL_CMD_RX_SET_FILT|rxfilt);
+		return;
+	}
+
+	IF_ADDR_LOCK(ifp);
+	TAILQ_FOREACH(ifma, &amp;ifp-&gt;if_multiaddrs, ifma_link)
+		mcnt++;
+	IF_ADDR_UNLOCK(ifp);
+
+	if (mcnt)
+		rxfilt |= XL_RXFILTER_ALLMULTI;
+	else
+		rxfilt &amp;= ~XL_RXFILTER_ALLMULTI;
+
+	CSR_WRITE_2(sc, XL_COMMAND, XL_CMD_RX_SET_FILT|rxfilt);
+}
+
+/*
+ * 3c905B adapters have a hash filter that we can program.
+ */
+static void
+xl_setmulti_hash(struct xl_softc *sc)
+{
+	struct ifnet		*ifp = sc-&gt;xl_ifp;
+	int			h = 0, i;
+	struct ifmultiaddr	*ifma;
+	u_int8_t		rxfilt;
+	int			mcnt = 0;
+
+	XL_LOCK_ASSERT(sc);
+
+	XL_SEL_WIN(5);
+	rxfilt = CSR_READ_1(sc, XL_W5_RX_FILTER);
+
+	if (ifp-&gt;if_flags &amp; IFF_ALLMULTI) {
+		rxfilt |= XL_RXFILTER_ALLMULTI;
+		CSR_WRITE_2(sc, XL_COMMAND, XL_CMD_RX_SET_FILT|rxfilt);
+		return;
+	} else
+		rxfilt &amp;= ~XL_RXFILTER_ALLMULTI;
+
+	/* first, zot all the existing hash bits */
+	for (i = 0; i &lt; XL_HASHFILT_SIZE; i++)
+		CSR_WRITE_2(sc, XL_COMMAND, XL_CMD_RX_SET_HASH|i);
+
+	/* now program new ones */
+	IF_ADDR_LOCK(ifp);
+	TAILQ_FOREACH(ifma, &amp;ifp-&gt;if_multiaddrs, ifma_link) {
+		if (ifma-&gt;ifma_addr-&gt;sa_family != AF_LINK)
+			continue;
+		/*
+		 * Note: the 3c905B currently only supports a 64-bit hash
+		 * table, which means we really only need 6 bits, but the
+		 * manual indicates that future chip revisions will have a
+		 * 256-bit hash table, hence the routine is set up to
+		 * calculate 8 bits of position info in case we need it some
+		 * day.
+		 * Note II, The Sequel: _CURRENT_ versions of the 3c905B have
+		 * a 256 bit hash table. This means we have to use all 8 bits
+		 * regardless. On older cards, the upper 2 bits will be
+		 * ignored. Grrrr....
+		 */
+		h = ether_crc32_be(LLADDR((struct sockaddr_dl *)
+		    ifma-&gt;ifma_addr), ETHER_ADDR_LEN) &amp; 0xFF;
+		CSR_WRITE_2(sc, XL_COMMAND,
+		    h | XL_CMD_RX_SET_HASH | XL_HASH_SET);
+		mcnt++;
+	}
+	IF_ADDR_UNLOCK(ifp);
+
+	if (mcnt)
+		rxfilt |= XL_RXFILTER_MULTIHASH;
+	else
+		rxfilt &amp;= ~XL_RXFILTER_MULTIHASH;
+
+	CSR_WRITE_2(sc, XL_COMMAND, rxfilt | XL_CMD_RX_SET_FILT);
+}
+
+#ifdef notdef
+static void
+xl_testpacket(struct xl_softc *sc)
+{
+	struct mbuf		*m;
+	struct ifnet		*ifp = sc-&gt;xl_ifp;
+
+	MGETHDR(m, M_DONTWAIT, MT_DATA);
+
+	if (m == NULL)
+		return;
+
+	bcopy(&amp;IFP2ENADDR(sc-&gt;xl_ifp),
+		mtod(m, struct ether_header *)-&gt;ether_dhost, ETHER_ADDR_LEN);
+	bcopy(&amp;IFP2ENADDR(sc-&gt;xl_ifp),
+		mtod(m, struct ether_header *)-&gt;ether_shost, ETHER_ADDR_LEN);
+	mtod(m, struct ether_header *)-&gt;ether_type = htons(3);
+	mtod(m, unsigned char *)[14] = 0;
+	mtod(m, unsigned char *)[15] = 0;
+	mtod(m, unsigned char *)[16] = 0xE3;
+	m-&gt;m_len = m-&gt;m_pkthdr.len = sizeof(struct ether_header) + 3;
+	IFQ_ENQUEUE(&amp;ifp-&gt;if_snd, m);
+	xl_start(ifp);
+}
+#endif
+
+static void
+xl_setcfg(struct xl_softc *sc)
+{
+	u_int32_t		icfg;
+
+	/*XL_LOCK_ASSERT(sc);*/
+
+	XL_SEL_WIN(3);
+	icfg = CSR_READ_4(sc, XL_W3_INTERNAL_CFG);
+	icfg &amp;= ~XL_ICFG_CONNECTOR_MASK;
+	if (sc-&gt;xl_media &amp; XL_MEDIAOPT_MII ||
+		sc-&gt;xl_media &amp; XL_MEDIAOPT_BT4)
+		icfg |= (XL_XCVR_MII &lt;&lt; XL_ICFG_CONNECTOR_BITS);
+	if (sc-&gt;xl_media &amp; XL_MEDIAOPT_BTX)
+		icfg |= (XL_XCVR_AUTO &lt;&lt; XL_ICFG_CONNECTOR_BITS);
+
+	CSR_WRITE_4(sc, XL_W3_INTERNAL_CFG, icfg);
+	CSR_WRITE_2(sc, XL_COMMAND, XL_CMD_COAX_STOP);
+}
+
+static void
+xl_setmode(struct xl_softc *sc, int media)
+{
+	u_int32_t		icfg;
+	u_int16_t		mediastat;
+	char			*pmsg = &quot;&quot;, *dmsg = &quot;&quot;;
+
+	XL_LOCK_ASSERT(sc);
+
+	XL_SEL_WIN(4);
+	mediastat = CSR_READ_2(sc, XL_W4_MEDIA_STATUS);
+	XL_SEL_WIN(3);
+	icfg = CSR_READ_4(sc, XL_W3_INTERNAL_CFG);
+
+	if (sc-&gt;xl_media &amp; XL_MEDIAOPT_BT) {
+		if (IFM_SUBTYPE(media) == IFM_10_T) {
+			pmsg = &quot;10baseT transceiver&quot;;
+			sc-&gt;xl_xcvr = XL_XCVR_10BT;
+			icfg &amp;= ~XL_ICFG_CONNECTOR_MASK;
+			icfg |= (XL_XCVR_10BT &lt;&lt; XL_ICFG_CONNECTOR_BITS);
+			mediastat |= XL_MEDIASTAT_LINKBEAT |
+			    XL_MEDIASTAT_JABGUARD;
+			mediastat &amp;= ~XL_MEDIASTAT_SQEENB;
+		}
+	}
+
+	if (sc-&gt;xl_media &amp; XL_MEDIAOPT_BFX) {
+		if (IFM_SUBTYPE(media) == IFM_100_FX) {
+			pmsg = &quot;100baseFX port&quot;;
+			sc-&gt;xl_xcvr = XL_XCVR_100BFX;
+			icfg &amp;= ~XL_ICFG_CONNECTOR_MASK;
+			icfg |= (XL_XCVR_100BFX &lt;&lt; XL_ICFG_CONNECTOR_BITS);
+			mediastat |= XL_MEDIASTAT_LINKBEAT;
+			mediastat &amp;= ~XL_MEDIASTAT_SQEENB;
+		}
+	}
+
+	if (sc-&gt;xl_media &amp; (XL_MEDIAOPT_AUI|XL_MEDIAOPT_10FL)) {
+		if (IFM_SUBTYPE(media) == IFM_10_5) {
+			pmsg = &quot;AUI port&quot;;
+			sc-&gt;xl_xcvr = XL_XCVR_AUI;
+			icfg &amp;= ~XL_ICFG_CONNECTOR_MASK;
+			icfg |= (XL_XCVR_AUI &lt;&lt; XL_ICFG_CONNECTOR_BITS);
+			mediastat &amp;= ~(XL_MEDIASTAT_LINKBEAT |
+			    XL_MEDIASTAT_JABGUARD);
+			mediastat |= ~XL_MEDIASTAT_SQEENB;
+		}
+		if (IFM_SUBTYPE(media) == IFM_10_FL) {
+			pmsg = &quot;10baseFL transceiver&quot;;
+			sc-&gt;xl_xcvr = XL_XCVR_AUI;
+			icfg &amp;= ~XL_ICFG_CONNECTOR_MASK;
+			icfg |= (XL_XCVR_AUI &lt;&lt; XL_ICFG_CONNECTOR_BITS);
+			mediastat &amp;= ~(XL_MEDIASTAT_LINKBEAT |
+			    XL_MEDIASTAT_JABGUARD);
+			mediastat |= ~XL_MEDIASTAT_SQEENB;
+		}
+	}

[... truncated: 3197 lines follow ...]

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="002225.html">[Haiku-commits] r21087 - in haiku/trunk/src/add-ons/kernel/drivers/network/ipro1000: . dev dev/em
</A></li>
	<LI>Next message: <A HREF="002216.html">[Haiku-commits] r21089 - in haiku/trunk/src:	add-ons/kernel/drivers/network/ipro1000/dev/em	libs/compat/freebsd_network libs/compat/freebsd_network/compat/sys
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2211">[ date ]</a>
              <a href="thread.html#2211">[ thread ]</a>
              <a href="subject.html#2211">[ subject ]</a>
              <a href="author.html#2211">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
