

================================================================
== Vitis HLS Report for 'PE_wrapper_3_5_x0'
================================================================
* Date:           Thu Sep 15 03:08:43 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |       57|  4155921873|  0.190 us|  13.852 sec|   57|  4155921873|     none|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+-----------+------------+-----------------+-----------+-----------+------+----------+
        |                                          |    Latency (cycles)    |    Iteration    |  Initiation Interval  | Trip |          |
        |                 Loop Name                |    min    |     max    |     Latency     |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+-----------+------------+-----------------+-----------+-----------+------+----------+
        |- PE_wrapper_3_5_x0_loop_1                |         56|  4155921872|  14 ~ 1038980468|          -|          -|     4|        no|
        | + PE_wrapper_3_5_x0_loop_2               |         12|  1038980466|    2 ~ 173163411|          -|          -|     6|        no|
        |  ++ PE_wrapper_3_5_x0_loop_3             |        144|         144|               18|          -|          -|     8|        no|
        |   +++ PE_wrapper_3_5_x0_loop_4           |         16|          16|                1|          -|          -|    16|        no|
        |  ++ PE_wrapper_3_5_x0_loop_5             |  173163264|   173163264|          1352838|          -|          -|   128|        no|
        |   +++ PE_wrapper_3_5_x0_loop_6           |    1352836|     1352836|           676418|          -|          -|     2|        no|
        |    ++++ PE_wrapper_3_5_x0_loop_7         |     676416|      676416|            21138|          -|          -|    32|        no|
        |     +++++ PE_wrapper_3_5_x0_loop_8       |      21136|       21136|             2642|          -|          -|     8|        no|
        |      ++++++ PE_wrapper_3_5_x0_loop_9     |       2640|        2640|              165|          -|          -|    16|        no|
        |       +++++++ PE_wrapper_3_5_x0_loop_10  |         16|          16|                2|          -|          -|     8|        no|
        |       +++++++ PE_wrapper_3_5_x0_loop_11  |         16|          16|                2|          -|          -|     8|        no|
        |       +++++++ PE_wrapper_3_5_x0_loop_12  |        128|         128|               16|          -|          -|     8|        no|
        +------------------------------------------+-----------+------------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 2 
4 --> 5 6 
5 --> 5 4 
6 --> 7 3 
7 --> 8 6 
8 --> 9 7 
9 --> 10 8 
10 --> 11 9 
11 --> 12 13 
12 --> 11 
13 --> 15 14 
14 --> 13 
15 --> 16 
16 --> 17 10 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%u7 = alloca i32 1"   --->   Operation 32 'alloca' 'u7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%u6 = alloca i32 1"   --->   Operation 33 'alloca' 'u6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%u5 = alloca i32 1"   --->   Operation 34 'alloca' 'u5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%u4 = alloca i32 1"   --->   Operation 35 'alloca' 'u4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%u3 = alloca i32 1"   --->   Operation 36 'alloca' 'u3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%u2 = alloca i32 1"   --->   Operation 37 'alloca' 'u2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%u1 = alloca i32 1"   --->   Operation 38 'alloca' 'u1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%u0 = alloca i32 1"   --->   Operation 39 'alloca' 'u0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%u7_6 = alloca i32 1"   --->   Operation 40 'alloca' 'u7_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%u6_6 = alloca i32 1"   --->   Operation 41 'alloca' 'u6_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%u5_6 = alloca i32 1"   --->   Operation 42 'alloca' 'u5_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%u4_6 = alloca i32 1"   --->   Operation 43 'alloca' 'u4_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%u3_6 = alloca i32 1"   --->   Operation 44 'alloca' 'u3_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%u2_6 = alloca i32 1"   --->   Operation 45 'alloca' 'u2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%u1_6 = alloca i32 1"   --->   Operation 46 'alloca' 'u1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%u0_6 = alloca i32 1"   --->   Operation 47 'alloca' 'u0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%local_A_0_0_7 = alloca i32 1"   --->   Operation 48 'alloca' 'local_A_0_0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%local_A_0_0_7_37 = alloca i32 1"   --->   Operation 49 'alloca' 'local_A_0_0_7_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%local_A_0_0_7_38 = alloca i32 1"   --->   Operation 50 'alloca' 'local_A_0_0_7_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%local_A_0_0_7_39 = alloca i32 1"   --->   Operation 51 'alloca' 'local_A_0_0_7_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%local_A_0_0_7_40 = alloca i32 1"   --->   Operation 52 'alloca' 'local_A_0_0_7_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%local_A_0_0_7_41 = alloca i32 1"   --->   Operation 53 'alloca' 'local_A_0_0_7_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%local_A_0_0_7_42 = alloca i32 1"   --->   Operation 54 'alloca' 'local_A_0_0_7_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%local_A_0_0_7_08 = alloca i32 1"   --->   Operation 55 'alloca' 'local_A_0_0_7_08' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%local_C_0_7 = alloca i32 1"   --->   Operation 56 'alloca' 'local_C_0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%local_C_0_7_38 = alloca i32 1"   --->   Operation 57 'alloca' 'local_C_0_7_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%local_C_0_7_39 = alloca i32 1"   --->   Operation 58 'alloca' 'local_C_0_7_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%local_C_0_7_40 = alloca i32 1"   --->   Operation 59 'alloca' 'local_C_0_7_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%local_C_0_7_41 = alloca i32 1"   --->   Operation 60 'alloca' 'local_C_0_7_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%local_C_0_7_42 = alloca i32 1"   --->   Operation 61 'alloca' 'local_C_0_7_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%local_C_0_7_43 = alloca i32 1"   --->   Operation 62 'alloca' 'local_C_0_7_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%local_C_0_7_016 = alloca i32 1"   --->   Operation 63 'alloca' 'local_C_0_7_016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_5_x0164, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_4_5_x0130, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_3_5_x0129, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_4_5_x090, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_3_5_x089, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_6_x058, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_5_x057, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_5_x0164, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_4_5_x0130, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_3_5_x0129, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_4_5_x090, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_3_5_x089, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_6_x058, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_5_x057, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%local_D = alloca i64 1" [./dut.cpp:8388]   --->   Operation 78 'alloca' 'local_D' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 79 [1/1] (0.38ns)   --->   "%br_ln8391 = br void" [./dut.cpp:8391]   --->   Operation 79 'br' 'br_ln8391' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%c0_V = phi i3 0, void, i3 %add_ln691, void"   --->   Operation 80 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 81 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 82 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln8391 = br i1 %icmp_ln890, void %.split51, void" [./dut.cpp:8391]   --->   Operation 84 'br' 'br_ln8391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln8391 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1136" [./dut.cpp:8391]   --->   Operation 85 'specloopname' 'specloopname_ln8391' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.38ns)   --->   "%br_ln8392 = br void" [./dut.cpp:8392]   --->   Operation 86 'br' 'br_ln8392' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln8489 = ret" [./dut.cpp:8489]   --->   Operation 87 'ret' 'ret_ln8489' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.74>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split51, i3 %add_ln691_60, void %.loopexit"   --->   Operation 88 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.57ns)   --->   "%add_ln691_60 = add i3 %c1_V, i3 1"   --->   Operation 89 'add' 'add_ln691_60' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.49ns)   --->   "%icmp_ln890_46 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 90 'icmp' 'icmp_ln890_46' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln8392 = br i1 %icmp_ln890_46, void %.split49, void" [./dut.cpp:8392]   --->   Operation 92 'br' 'br_ln8392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1135"   --->   Operation 93 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890_46)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_47)   --->   "%ret_12 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 94 'bitconcatenate' 'ret_12' <Predicate = (!icmp_ln890_46)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_47)   --->   "%ret = or i6 %ret_12, i6 4"   --->   Operation 95 'or' 'ret' <Predicate = (!icmp_ln890_46)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln890_47 = icmp_ult  i6 %ret, i6 42"   --->   Operation 96 'icmp' 'icmp_ln890_47' <Predicate = (!icmp_ln890_46)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln8393 = br i1 %icmp_ln890_47, void %.loopexit, void %.preheader3.preheader" [./dut.cpp:8393]   --->   Operation 97 'br' 'br_ln8393' <Predicate = (!icmp_ln890_46)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 98 'br' 'br_ln890' <Predicate = (!icmp_ln890_46 & icmp_ln890_47)> <Delay = 0.38>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 99 'br' 'br_ln0' <Predicate = (icmp_ln890_46)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%c6_V = phi i4 %add_ln691_58, void, i4 0, void %.preheader3.preheader"   --->   Operation 100 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.70ns)   --->   "%add_ln691_58 = add i4 %c6_V, i4 1"   --->   Operation 101 'add' 'add_ln691_58' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %c6_V"   --->   Operation 102 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.65ns)   --->   "%icmp_ln890_48 = icmp_eq  i4 %c6_V, i4 8"   --->   Operation 103 'icmp' 'icmp_ln890_48' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln8397 = br i1 %icmp_ln890_48, void %.split30, void %.preheader.preheader" [./dut.cpp:8397]   --->   Operation 105 'br' 'br_ln8397' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln8397 = specloopname void @_ssdm_op_SpecLoopName, void @empty_229" [./dut.cpp:8397]   --->   Operation 106 'specloopname' 'specloopname_ln8397' <Predicate = (!icmp_ln890_48)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.38ns)   --->   "%br_ln8399 = br void" [./dut.cpp:8399]   --->   Operation 107 'br' 'br_ln8399' <Predicate = (!icmp_ln890_48)> <Delay = 0.38>
ST_4 : Operation 108 [1/1] (0.38ns)   --->   "%br_ln8404 = br void %.preheader" [./dut.cpp:8404]   --->   Operation 108 'br' 'br_ln8404' <Predicate = (icmp_ln890_48)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.30>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_59, void %.split, i5 0, void %.split30"   --->   Operation 109 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.70ns)   --->   "%add_ln691_59 = add i5 %c7_V, i5 1"   --->   Operation 110 'add' 'add_ln691_59' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln8401 = trunc i5 %c7_V" [./dut.cpp:8401]   --->   Operation 111 'trunc' 'trunc_ln8401' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_46_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln8401, i3 0" [./dut.cpp:8401]   --->   Operation 112 'bitconcatenate' 'tmp_46_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.70ns)   --->   "%add_ln8401 = add i7 %tmp_46_cast, i7 %zext_ln890" [./dut.cpp:8401]   --->   Operation 113 'add' 'add_ln8401' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln8401 = zext i7 %add_ln8401" [./dut.cpp:8401]   --->   Operation 114 'zext' 'zext_ln8401' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%local_D_addr = getelementptr i32 %local_D, i64 0, i64 %zext_ln8401" [./dut.cpp:8401]   --->   Operation 115 'getelementptr' 'local_D_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.63ns)   --->   "%icmp_ln890_49 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 116 'icmp' 'icmp_ln890_49' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln8399 = br i1 %icmp_ln890_49, void %.split, void" [./dut.cpp:8399]   --->   Operation 118 'br' 'br_ln8399' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln8399 = specloopname void @_ssdm_op_SpecLoopName, void @empty_186" [./dut.cpp:8399]   --->   Operation 119 'specloopname' 'specloopname_ln8399' <Predicate = (!icmp_ln890_49)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.60ns)   --->   "%store_ln8401 = store i32 0, i7 %local_D_addr" [./dut.cpp:8401]   --->   Operation 120 'store' 'store_ln8401' <Predicate = (!icmp_ln890_49)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 121 'br' 'br_ln0' <Predicate = (!icmp_ln890_49)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 122 'br' 'br_ln0' <Predicate = (icmp_ln890_49)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.70>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%c2_V = phi i8 %c2_V_6, void, i8 0, void %.preheader.preheader"   --->   Operation 123 'phi' 'c2_V' <Predicate = (icmp_ln890_47)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.70ns)   --->   "%c2_V_6 = add i8 %c2_V, i8 1"   --->   Operation 124 'add' 'c2_V_6' <Predicate = (icmp_ln890_47)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.58ns)   --->   "%icmp_ln8404 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:8404]   --->   Operation 125 'icmp' 'icmp_ln8404' <Predicate = (icmp_ln890_47)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 126 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln890_47)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln8404 = br i1 %icmp_ln8404, void %.split46, void %.loopexit.loopexit" [./dut.cpp:8404]   --->   Operation 127 'br' 'br_ln8404' <Predicate = (icmp_ln890_47)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln8404 = specloopname void @_ssdm_op_SpecLoopName, void @empty_192" [./dut.cpp:8404]   --->   Operation 128 'specloopname' 'specloopname_ln8404' <Predicate = (icmp_ln890_47 & !icmp_ln8404)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.58ns)   --->   "%cmp_i_i279_not = icmp_ne  i8 %c2_V, i8 127"   --->   Operation 129 'icmp' 'cmp_i_i279_not' <Predicate = (icmp_ln890_47 & !icmp_ln8404)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.38ns)   --->   "%br_ln8407 = br void" [./dut.cpp:8407]   --->   Operation 130 'br' 'br_ln8407' <Predicate = (icmp_ln890_47 & !icmp_ln8404)> <Delay = 0.38>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 131 'br' 'br_ln0' <Predicate = (icmp_ln890_47 & icmp_ln8404)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 132 'br' 'br_ln0' <Predicate = (icmp_ln8404) | (!icmp_ln890_47)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.43>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%c5_V = phi i2 0, void %.split46, i2 %add_ln691_62, void"   --->   Operation 133 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.43ns)   --->   "%add_ln691_62 = add i2 %c5_V, i2 1"   --->   Operation 134 'add' 'add_ln691_62' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.34ns)   --->   "%icmp_ln890_50 = icmp_eq  i2 %c5_V, i2 2"   --->   Operation 135 'icmp' 'icmp_ln890_50' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 136 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln8407 = br i1 %icmp_ln890_50, void %.split44, void" [./dut.cpp:8407]   --->   Operation 137 'br' 'br_ln8407' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln8407 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1221" [./dut.cpp:8407]   --->   Operation 138 'specloopname' 'specloopname_ln8407' <Predicate = (!icmp_ln890_50)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.34ns)   --->   "%cmp_i_i273_not = icmp_ne  i2 %c5_V, i2 1"   --->   Operation 139 'icmp' 'cmp_i_i273_not' <Predicate = (!icmp_ln890_50)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.38ns)   --->   "%br_ln8408 = br void" [./dut.cpp:8408]   --->   Operation 140 'br' 'br_ln8408' <Predicate = (!icmp_ln890_50)> <Delay = 0.38>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 141 'br' 'br_ln0' <Predicate = (icmp_ln890_50)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.74>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%c6_V_6 = phi i6 0, void %.split44, i6 %add_ln691_63, void"   --->   Operation 142 'phi' 'c6_V_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.70ns)   --->   "%add_ln691_63 = add i6 %c6_V_6, i6 1"   --->   Operation 143 'add' 'add_ln691_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.61ns)   --->   "%icmp_ln890_51 = icmp_eq  i6 %c6_V_6, i6 32"   --->   Operation 144 'icmp' 'icmp_ln890_51' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 145 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln8408 = br i1 %icmp_ln890_51, void %.split42, void" [./dut.cpp:8408]   --->   Operation 146 'br' 'br_ln8408' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln8408 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1132" [./dut.cpp:8408]   --->   Operation 147 'specloopname' 'specloopname_ln8408' <Predicate = (!icmp_ln890_51)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.61ns)   --->   "%cmp_i_i_not = icmp_ne  i6 %c6_V_6, i6 31"   --->   Operation 148 'icmp' 'cmp_i_i_not' <Predicate = (!icmp_ln890_51)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node brmerge906)   --->   "%tmp = or i1 %cmp_i_i273_not, i1 %cmp_i_i_not"   --->   Operation 149 'or' 'tmp' <Predicate = (!icmp_ln890_51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.12ns) (out node of the LUT)   --->   "%brmerge906 = or i1 %tmp, i1 %cmp_i_i279_not"   --->   Operation 150 'or' 'brmerge906' <Predicate = (!icmp_ln890_51)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.38ns)   --->   "%br_ln8410 = br void" [./dut.cpp:8410]   --->   Operation 151 'br' 'br_ln8410' <Predicate = (!icmp_ln890_51)> <Delay = 0.38>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 152 'br' 'br_ln0' <Predicate = (icmp_ln890_51)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.70>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%c7_V_6 = phi i4 0, void %.split42, i4 %add_ln691_64, void"   --->   Operation 153 'phi' 'c7_V_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.70ns)   --->   "%add_ln691_64 = add i4 %c7_V_6, i4 1"   --->   Operation 154 'add' 'add_ln691_64' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln890_6 = zext i4 %c7_V_6"   --->   Operation 155 'zext' 'zext_ln890_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.65ns)   --->   "%icmp_ln890_52 = icmp_eq  i4 %c7_V_6, i4 8"   --->   Operation 156 'icmp' 'icmp_ln890_52' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 157 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln8410 = br i1 %icmp_ln890_52, void %.split40, void" [./dut.cpp:8410]   --->   Operation 158 'br' 'br_ln8410' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln8410 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1194" [./dut.cpp:8410]   --->   Operation 159 'specloopname' 'specloopname_ln8410' <Predicate = (!icmp_ln890_52)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.38ns)   --->   "%br_ln8412 = br void" [./dut.cpp:8412]   --->   Operation 160 'br' 'br_ln8412' <Predicate = (!icmp_ln890_52)> <Delay = 0.38>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 161 'br' 'br_ln0' <Predicate = (icmp_ln890_52)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 1.85>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.split40, i5 %add_ln691_68, void %._crit_edge"   --->   Operation 162 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.70ns)   --->   "%add_ln691_68 = add i5 %c8_V, i5 1"   --->   Operation 163 'add' 'add_ln691_68' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%empty = trunc i5 %c8_V"   --->   Operation 164 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_47_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3 0"   --->   Operation 165 'bitconcatenate' 'tmp_47_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.70ns)   --->   "%empty_3500 = add i7 %tmp_47_cast, i7 %zext_ln890_6"   --->   Operation 166 'add' 'empty_3500' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%p_cast = zext i7 %empty_3500"   --->   Operation 167 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%local_D_addr_6 = getelementptr i32 %local_D, i64 0, i64 %p_cast"   --->   Operation 168 'getelementptr' 'local_D_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.63ns)   --->   "%icmp_ln890_53 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 169 'icmp' 'icmp_ln890_53' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 170 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln8412 = br i1 %icmp_ln890_53, void %.split38, void" [./dut.cpp:8412]   --->   Operation 171 'br' 'br_ln8412' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln8412 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1225" [./dut.cpp:8412]   --->   Operation 172 'specloopname' 'specloopname_ln8412' <Predicate = (!icmp_ln890_53)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (1.21ns)   --->   "%tmp_36 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_5_x057" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 173 'read' 'tmp_36' <Predicate = (!icmp_ln890_53)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_10 : Operation 174 [1/1] (0.38ns)   --->   "%br_ln8418 = br void" [./dut.cpp:8418]   --->   Operation 174 'br' 'br_ln8418' <Predicate = (!icmp_ln890_53)> <Delay = 0.38>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 175 'br' 'br_ln0' <Predicate = (icmp_ln890_53)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 1.87>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%n_V = phi i4 0, void %.split38, i4 %add_ln691_65, void %.split32165"   --->   Operation 176 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i256 %tmp_36, void %.split38, i256 %zext_ln1497, void %.split32165"   --->   Operation 177 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.70ns)   --->   "%add_ln691_65 = add i4 %n_V, i4 1"   --->   Operation 178 'add' 'add_ln691_65' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.65ns)   --->   "%icmp_ln878 = icmp_eq  i4 %n_V, i4 8"   --->   Operation 179 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 180 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln8418 = br i1 %icmp_ln878, void %.split32, void" [./dut.cpp:8418]   --->   Operation 181 'br' 'br_ln8418' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1127"   --->   Operation 182 'specloopname' 'specloopname_ln708' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%u = trunc i256 %p_Val2_s"   --->   Operation 183 'trunc' 'u' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%local_A_0_0_0 = bitcast i32 %u" [./dut.cpp:8424]   --->   Operation 184 'bitcast' 'local_A_0_0_0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln8424 = trunc i4 %n_V" [./dut.cpp:8424]   --->   Operation 185 'trunc' 'trunc_ln8424' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.63ns)   --->   "%switch_ln8424 = switch i3 %trunc_ln8424, void %branch15, i3 0, void %.split32..split32165_crit_edge, i3 1, void %branch9, i3 2, void %branch10, i3 3, void %branch11, i3 4, void %branch12, i3 5, void %branch13, i3 6, void %branch14" [./dut.cpp:8424]   --->   Operation 186 'switch' 'switch_ln8424' <Predicate = (!icmp_ln878)> <Delay = 0.63>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln8424 = store i32 %local_A_0_0_0, i32 %local_A_0_0_7_42" [./dut.cpp:8424]   --->   Operation 187 'store' 'store_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 6)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln8424 = store i32 %local_A_0_0_0, i32 %u6_6" [./dut.cpp:8424]   --->   Operation 188 'store' 'store_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 6)> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln8424 = br void %.split32165" [./dut.cpp:8424]   --->   Operation 189 'br' 'br_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 6)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln8424 = store i32 %local_A_0_0_0, i32 %local_A_0_0_7_41" [./dut.cpp:8424]   --->   Operation 190 'store' 'store_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 5)> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln8424 = store i32 %local_A_0_0_0, i32 %u5_6" [./dut.cpp:8424]   --->   Operation 191 'store' 'store_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 5)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln8424 = br void %.split32165" [./dut.cpp:8424]   --->   Operation 192 'br' 'br_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 5)> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%store_ln8424 = store i32 %local_A_0_0_0, i32 %local_A_0_0_7_40" [./dut.cpp:8424]   --->   Operation 193 'store' 'store_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 4)> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%store_ln8424 = store i32 %local_A_0_0_0, i32 %u4_6" [./dut.cpp:8424]   --->   Operation 194 'store' 'store_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 4)> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln8424 = br void %.split32165" [./dut.cpp:8424]   --->   Operation 195 'br' 'br_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 4)> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%store_ln8424 = store i32 %local_A_0_0_0, i32 %local_A_0_0_7_39" [./dut.cpp:8424]   --->   Operation 196 'store' 'store_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 3)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln8424 = store i32 %local_A_0_0_0, i32 %u3_6" [./dut.cpp:8424]   --->   Operation 197 'store' 'store_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 3)> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln8424 = br void %.split32165" [./dut.cpp:8424]   --->   Operation 198 'br' 'br_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 3)> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%store_ln8424 = store i32 %local_A_0_0_0, i32 %local_A_0_0_7_38" [./dut.cpp:8424]   --->   Operation 199 'store' 'store_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 2)> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln8424 = store i32 %local_A_0_0_0, i32 %u2_6" [./dut.cpp:8424]   --->   Operation 200 'store' 'store_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 2)> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln8424 = br void %.split32165" [./dut.cpp:8424]   --->   Operation 201 'br' 'br_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 2)> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln8424 = store i32 %local_A_0_0_0, i32 %local_A_0_0_7_37" [./dut.cpp:8424]   --->   Operation 202 'store' 'store_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 1)> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%store_ln8424 = store i32 %local_A_0_0_0, i32 %u1_6" [./dut.cpp:8424]   --->   Operation 203 'store' 'store_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 1)> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln8424 = br void %.split32165" [./dut.cpp:8424]   --->   Operation 204 'br' 'br_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 1)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln8424 = store i32 %local_A_0_0_0, i32 %local_A_0_0_7" [./dut.cpp:8424]   --->   Operation 205 'store' 'store_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 0)> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%store_ln8424 = store i32 %local_A_0_0_0, i32 %u0_6" [./dut.cpp:8424]   --->   Operation 206 'store' 'store_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 0)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln8424 = br void %.split32165" [./dut.cpp:8424]   --->   Operation 207 'br' 'br_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 0)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%store_ln8424 = store i32 %local_A_0_0_0, i32 %local_A_0_0_7_08" [./dut.cpp:8424]   --->   Operation 208 'store' 'store_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 7)> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln8424 = store i32 %local_A_0_0_0, i32 %u7_6" [./dut.cpp:8424]   --->   Operation 209 'store' 'store_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 7)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln8424 = br void %.split32165" [./dut.cpp:8424]   --->   Operation 210 'br' 'br_ln8424' <Predicate = (!icmp_ln878 & trunc_ln8424 == 7)> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (1.21ns)   --->   "%fifo_B_PE_3_5_x089_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_3_5_x089" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 211 'read' 'fifo_B_PE_3_5_x089_read' <Predicate = (icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 212 [1/1] (1.21ns)   --->   "%tmp_38 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_3_5_x0129" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 212 'read' 'tmp_38' <Predicate = (icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_11 : Operation 213 [1/1] (0.38ns)   --->   "%br_ln8432 = br void" [./dut.cpp:8432]   --->   Operation 213 'br' 'br_ln8432' <Predicate = (icmp_ln878)> <Delay = 0.38>

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%r = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_s, i32 32, i32 255"   --->   Operation 214 'partselect' 'r' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i224 %r"   --->   Operation 215 'zext' 'zext_ln1497' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 216 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 10> <Delay = 0.70>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%n_V_6 = phi i4 0, void, i4 %add_ln691_66, void %.split34139"   --->   Operation 217 'phi' 'n_V_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%p_Val2_6 = phi i256 %tmp_38, void, i256 %zext_ln1497_6, void %.split34139"   --->   Operation 218 'phi' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.70ns)   --->   "%add_ln691_66 = add i4 %n_V_6, i4 1"   --->   Operation 219 'add' 'add_ln691_66' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (0.65ns)   --->   "%icmp_ln878_6 = icmp_eq  i4 %n_V_6, i4 8"   --->   Operation 220 'icmp' 'icmp_ln878_6' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 221 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln8432 = br i1 %icmp_ln878_6, void %.split34, void" [./dut.cpp:8432]   --->   Operation 222 'br' 'br_ln8432' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%specloopname_ln708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1126"   --->   Operation 223 'specloopname' 'specloopname_ln708' <Predicate = (!icmp_ln878_6)> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "%u_6 = trunc i256 %p_Val2_6"   --->   Operation 224 'trunc' 'u_6' <Predicate = (!icmp_ln878_6)> <Delay = 0.00>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%local_C_0_0 = bitcast i32 %u_6" [./dut.cpp:8438]   --->   Operation 225 'bitcast' 'local_C_0_0' <Predicate = (!icmp_ln878_6)> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln8438 = trunc i4 %n_V_6" [./dut.cpp:8438]   --->   Operation 226 'trunc' 'trunc_ln8438' <Predicate = (!icmp_ln878_6)> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (0.63ns)   --->   "%switch_ln8438 = switch i3 %trunc_ln8438, void %branch7, i3 0, void %.split34..split34139_crit_edge, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3, i3 4, void %branch4, i3 5, void %branch5, i3 6, void %branch6" [./dut.cpp:8438]   --->   Operation 227 'switch' 'switch_ln8438' <Predicate = (!icmp_ln878_6)> <Delay = 0.63>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%store_ln8438 = store i32 %local_C_0_0, i32 %local_C_0_7_43" [./dut.cpp:8438]   --->   Operation 228 'store' 'store_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 6)> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln8438 = store i32 %local_C_0_0, i32 %u6" [./dut.cpp:8438]   --->   Operation 229 'store' 'store_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 6)> <Delay = 0.00>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln8438 = br void %.split34139" [./dut.cpp:8438]   --->   Operation 230 'br' 'br_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 6)> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%store_ln8438 = store i32 %local_C_0_0, i32 %local_C_0_7_42" [./dut.cpp:8438]   --->   Operation 231 'store' 'store_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 5)> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%store_ln8438 = store i32 %local_C_0_0, i32 %u5" [./dut.cpp:8438]   --->   Operation 232 'store' 'store_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 5)> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln8438 = br void %.split34139" [./dut.cpp:8438]   --->   Operation 233 'br' 'br_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 5)> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%store_ln8438 = store i32 %local_C_0_0, i32 %local_C_0_7_41" [./dut.cpp:8438]   --->   Operation 234 'store' 'store_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 4)> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%store_ln8438 = store i32 %local_C_0_0, i32 %u4" [./dut.cpp:8438]   --->   Operation 235 'store' 'store_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 4)> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln8438 = br void %.split34139" [./dut.cpp:8438]   --->   Operation 236 'br' 'br_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 4)> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%store_ln8438 = store i32 %local_C_0_0, i32 %local_C_0_7_40" [./dut.cpp:8438]   --->   Operation 237 'store' 'store_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 3)> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%store_ln8438 = store i32 %local_C_0_0, i32 %u3" [./dut.cpp:8438]   --->   Operation 238 'store' 'store_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 3)> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln8438 = br void %.split34139" [./dut.cpp:8438]   --->   Operation 239 'br' 'br_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 3)> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%store_ln8438 = store i32 %local_C_0_0, i32 %local_C_0_7_39" [./dut.cpp:8438]   --->   Operation 240 'store' 'store_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 2)> <Delay = 0.00>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln8438 = store i32 %local_C_0_0, i32 %u2" [./dut.cpp:8438]   --->   Operation 241 'store' 'store_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 2)> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln8438 = br void %.split34139" [./dut.cpp:8438]   --->   Operation 242 'br' 'br_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 2)> <Delay = 0.00>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln8438 = store i32 %local_C_0_0, i32 %local_C_0_7_38" [./dut.cpp:8438]   --->   Operation 243 'store' 'store_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 1)> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%store_ln8438 = store i32 %local_C_0_0, i32 %u1" [./dut.cpp:8438]   --->   Operation 244 'store' 'store_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 1)> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln8438 = br void %.split34139" [./dut.cpp:8438]   --->   Operation 245 'br' 'br_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 1)> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%store_ln8438 = store i32 %local_C_0_0, i32 %local_C_0_7" [./dut.cpp:8438]   --->   Operation 246 'store' 'store_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 0)> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln8438 = store i32 %local_C_0_0, i32 %u0" [./dut.cpp:8438]   --->   Operation 247 'store' 'store_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 0)> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln8438 = br void %.split34139" [./dut.cpp:8438]   --->   Operation 248 'br' 'br_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 0)> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln8438 = store i32 %local_C_0_0, i32 %local_C_0_7_016" [./dut.cpp:8438]   --->   Operation 249 'store' 'store_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 7)> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%store_ln8438 = store i32 %local_C_0_0, i32 %u7" [./dut.cpp:8438]   --->   Operation 250 'store' 'store_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 7)> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln8438 = br void %.split34139" [./dut.cpp:8438]   --->   Operation 251 'br' 'br_ln8438' <Predicate = (!icmp_ln878_6 & trunc_ln8438 == 7)> <Delay = 0.00>
ST_13 : Operation 252 [2/2] (0.60ns)   --->   "%local_D_load = load i7 %local_D_addr_6" [./dut.cpp:8444]   --->   Operation 252 'load' 'local_D_load' <Predicate = (icmp_ln878_6)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 14 <SV = 11> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%r_6 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_6, i32 32, i32 255"   --->   Operation 253 'partselect' 'r_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln1497_6 = zext i224 %r_6"   --->   Operation 254 'zext' 'zext_ln1497_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 255 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 11> <Delay = 0.60>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_37 = bitcast i32 %fifo_B_PE_3_5_x089_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 256 'bitcast' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 257 [1/2] (0.60ns)   --->   "%local_D_load = load i7 %local_D_addr_6" [./dut.cpp:8444]   --->   Operation 257 'load' 'local_D_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_15 : Operation 258 [1/1] (0.38ns)   --->   "%br_ln8443 = br void" [./dut.cpp:8443]   --->   Operation 258 'br' 'br_ln8443' <Predicate = true> <Delay = 0.38>

State 16 <SV = 12> <Delay = 1.87>
ST_16 : Operation 259 [1/1] (0.00ns)   --->   "%c9_V = phi i4 %add_ln691_67, void %.split36, i4 0, void"   --->   Operation 259 'phi' 'c9_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 260 [1/1] (0.00ns)   --->   "%empty_3501 = phi i32 %add, void %.split36, i32 %local_D_load, void" [./dut.cpp:8444]   --->   Operation 260 'phi' 'empty_3501' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 261 [1/1] (0.70ns)   --->   "%add_ln691_67 = add i4 %c9_V, i4 1"   --->   Operation 261 'add' 'add_ln691_67' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 262 [1/1] (0.65ns)   --->   "%icmp_ln890_54 = icmp_eq  i4 %c9_V, i4 8"   --->   Operation 262 'icmp' 'icmp_ln890_54' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 263 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln8443 = br i1 %icmp_ln890_54, void %.split36, void" [./dut.cpp:8443]   --->   Operation 264 'br' 'br_ln8443' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%local_A_0_0_7_load = load i32 %local_A_0_0_7" [./dut.cpp:8444]   --->   Operation 265 'load' 'local_A_0_0_7_load' <Predicate = (!icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 266 [1/1] (0.00ns)   --->   "%local_A_0_0_7_37_load = load i32 %local_A_0_0_7_37" [./dut.cpp:8444]   --->   Operation 266 'load' 'local_A_0_0_7_37_load' <Predicate = (!icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%local_A_0_0_7_38_load = load i32 %local_A_0_0_7_38" [./dut.cpp:8444]   --->   Operation 267 'load' 'local_A_0_0_7_38_load' <Predicate = (!icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%local_A_0_0_7_39_load = load i32 %local_A_0_0_7_39" [./dut.cpp:8444]   --->   Operation 268 'load' 'local_A_0_0_7_39_load' <Predicate = (!icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "%local_A_0_0_7_40_load = load i32 %local_A_0_0_7_40" [./dut.cpp:8444]   --->   Operation 269 'load' 'local_A_0_0_7_40_load' <Predicate = (!icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 270 [1/1] (0.00ns)   --->   "%local_A_0_0_7_41_load = load i32 %local_A_0_0_7_41" [./dut.cpp:8444]   --->   Operation 270 'load' 'local_A_0_0_7_41_load' <Predicate = (!icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 271 [1/1] (0.00ns)   --->   "%local_A_0_0_7_42_load = load i32 %local_A_0_0_7_42" [./dut.cpp:8444]   --->   Operation 271 'load' 'local_A_0_0_7_42_load' <Predicate = (!icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 272 [1/1] (0.00ns)   --->   "%local_A_0_0_7_08_load = load i32 %local_A_0_0_7_08" [./dut.cpp:8444]   --->   Operation 272 'load' 'local_A_0_0_7_08_load' <Predicate = (!icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln8444 = trunc i4 %c9_V" [./dut.cpp:8444]   --->   Operation 273 'trunc' 'trunc_ln8444' <Predicate = (!icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 274 [1/1] (0.58ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %local_A_0_0_7_load, i32 %local_A_0_0_7_37_load, i32 %local_A_0_0_7_38_load, i32 %local_A_0_0_7_39_load, i32 %local_A_0_0_7_40_load, i32 %local_A_0_0_7_41_load, i32 %local_A_0_0_7_42_load, i32 %local_A_0_0_7_08_load, i3 %trunc_ln8444" [./dut.cpp:8444]   --->   Operation 274 'mux' 'tmp_s' <Predicate = (!icmp_ln890_54)> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 275 [1/1] (0.60ns)   --->   "%store_ln8444 = store i32 %empty_3501, i7 %local_D_addr_6" [./dut.cpp:8444]   --->   Operation 275 'store' 'store_ln8444' <Predicate = (icmp_ln890_54)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_16 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln8446 = br i1 %brmerge906, void, void %._crit_edge" [./dut.cpp:8446]   --->   Operation 276 'br' 'br_ln8446' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 277 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %empty_3501" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 277 'bitcast' 'bitcast_ln174' <Predicate = (icmp_ln890_54 & !brmerge906)> <Delay = 0.00>
ST_16 : Operation 278 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_3_5_x0164, i32 %bitcast_ln174" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 278 'write' 'write_ln174' <Predicate = (icmp_ln890_54 & !brmerge906)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_16 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln8447 = br void %._crit_edge" [./dut.cpp:8447]   --->   Operation 279 'br' 'br_ln8447' <Predicate = (icmp_ln890_54 & !brmerge906)> <Delay = 0.00>
ST_16 : Operation 280 [1/1] (0.00ns)   --->   "%u7_load = load i32 %u7" [./dut.cpp:8462]   --->   Operation 280 'load' 'u7_load' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 281 [1/1] (0.00ns)   --->   "%u6_load = load i32 %u6" [./dut.cpp:8462]   --->   Operation 281 'load' 'u6_load' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 282 [1/1] (0.00ns)   --->   "%u5_load = load i32 %u5" [./dut.cpp:8462]   --->   Operation 282 'load' 'u5_load' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%u4_load = load i32 %u4" [./dut.cpp:8462]   --->   Operation 283 'load' 'u4_load' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%u3_load = load i32 %u3" [./dut.cpp:8462]   --->   Operation 284 'load' 'u3_load' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 285 [1/1] (0.00ns)   --->   "%u2_load = load i32 %u2" [./dut.cpp:8462]   --->   Operation 285 'load' 'u2_load' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "%u1_load = load i32 %u1" [./dut.cpp:8462]   --->   Operation 286 'load' 'u1_load' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 287 [1/1] (0.00ns)   --->   "%u0_load = load i32 %u0" [./dut.cpp:8462]   --->   Operation 287 'load' 'u0_load' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 288 [1/1] (0.00ns)   --->   "%u7_6_load = load i32 %u7_6" [./dut.cpp:8480]   --->   Operation 288 'load' 'u7_6_load' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 289 [1/1] (0.00ns)   --->   "%u6_6_load = load i32 %u6_6" [./dut.cpp:8480]   --->   Operation 289 'load' 'u6_6_load' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 290 [1/1] (0.00ns)   --->   "%u5_6_load = load i32 %u5_6" [./dut.cpp:8480]   --->   Operation 290 'load' 'u5_6_load' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 291 [1/1] (0.00ns)   --->   "%u4_6_load = load i32 %u4_6" [./dut.cpp:8480]   --->   Operation 291 'load' 'u4_6_load' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 292 [1/1] (0.00ns)   --->   "%u3_6_load = load i32 %u3_6" [./dut.cpp:8480]   --->   Operation 292 'load' 'u3_6_load' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 293 [1/1] (0.00ns)   --->   "%u2_6_load = load i32 %u2_6" [./dut.cpp:8480]   --->   Operation 293 'load' 'u2_6_load' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 294 [1/1] (0.00ns)   --->   "%u1_6_load = load i32 %u1_6" [./dut.cpp:8480]   --->   Operation 294 'load' 'u1_6_load' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 295 [1/1] (0.00ns)   --->   "%u0_6_load = load i32 %u0_6" [./dut.cpp:8480]   --->   Operation 295 'load' 'u0_6_load' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 296 [1/1] (0.00ns)   --->   "%v1_V = bitcast i32 %u7_load" [./dut.cpp:8462]   --->   Operation 296 'bitcast' 'v1_V' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 297 [1/1] (0.00ns)   --->   "%v2_V_143 = bitcast i32 %u6_load" [./dut.cpp:8462]   --->   Operation 297 'bitcast' 'v2_V_143' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 298 [1/1] (0.00ns)   --->   "%v2_V_142 = bitcast i32 %u5_load" [./dut.cpp:8462]   --->   Operation 298 'bitcast' 'v2_V_142' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 299 [1/1] (0.00ns)   --->   "%v2_V_141 = bitcast i32 %u4_load" [./dut.cpp:8462]   --->   Operation 299 'bitcast' 'v2_V_141' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 300 [1/1] (0.00ns)   --->   "%v2_V_140 = bitcast i32 %u3_load" [./dut.cpp:8462]   --->   Operation 300 'bitcast' 'v2_V_140' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 301 [1/1] (0.00ns)   --->   "%v2_V_139 = bitcast i32 %u2_load" [./dut.cpp:8462]   --->   Operation 301 'bitcast' 'v2_V_139' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 302 [1/1] (0.00ns)   --->   "%v2_V_138 = bitcast i32 %u1_load" [./dut.cpp:8462]   --->   Operation 302 'bitcast' 'v2_V_138' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 303 [1/1] (0.00ns)   --->   "%v2_V = bitcast i32 %u0_load" [./dut.cpp:8462]   --->   Operation 303 'bitcast' 'v2_V' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 304 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_143, i32 %v2_V_142, i32 %v2_V_141, i32 %v2_V_140, i32 %v2_V_139, i32 %v2_V_138, i32 %v2_V"   --->   Operation 304 'bitconcatenate' 'p_Result_s' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 305 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_4_5_x0130, i256 %p_Result_s" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 305 'write' 'write_ln174' <Predicate = (icmp_ln890_54)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_16 : Operation 306 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_4_5_x090, i32 %fifo_B_PE_3_5_x089_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 306 'write' 'write_ln174' <Predicate = (icmp_ln890_54)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_16 : Operation 307 [1/1] (0.00ns)   --->   "%v1_V_6 = bitcast i32 %u7_6_load" [./dut.cpp:8480]   --->   Operation 307 'bitcast' 'v1_V_6' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 308 [1/1] (0.00ns)   --->   "%v2_V_150 = bitcast i32 %u6_6_load" [./dut.cpp:8480]   --->   Operation 308 'bitcast' 'v2_V_150' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 309 [1/1] (0.00ns)   --->   "%v2_V_149 = bitcast i32 %u5_6_load" [./dut.cpp:8480]   --->   Operation 309 'bitcast' 'v2_V_149' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%v2_V_148 = bitcast i32 %u4_6_load" [./dut.cpp:8480]   --->   Operation 310 'bitcast' 'v2_V_148' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 311 [1/1] (0.00ns)   --->   "%v2_V_147 = bitcast i32 %u3_6_load" [./dut.cpp:8480]   --->   Operation 311 'bitcast' 'v2_V_147' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 312 [1/1] (0.00ns)   --->   "%v2_V_146 = bitcast i32 %u2_6_load" [./dut.cpp:8480]   --->   Operation 312 'bitcast' 'v2_V_146' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 313 [1/1] (0.00ns)   --->   "%v2_V_145 = bitcast i32 %u1_6_load" [./dut.cpp:8480]   --->   Operation 313 'bitcast' 'v2_V_145' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 314 [1/1] (0.00ns)   --->   "%v2_V_144 = bitcast i32 %u0_6_load" [./dut.cpp:8480]   --->   Operation 314 'bitcast' 'v2_V_144' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 315 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %v1_V_6, i32 %v2_V_150, i32 %v2_V_149, i32 %v2_V_148, i32 %v2_V_147, i32 %v2_V_146, i32 %v2_V_145, i32 %v2_V_144"   --->   Operation 315 'bitconcatenate' 'p_Result_6' <Predicate = (icmp_ln890_54)> <Delay = 0.00>
ST_16 : Operation 316 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_6_x058, i256 %p_Result_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 316 'write' 'write_ln174' <Predicate = (icmp_ln890_54)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_16 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 317 'br' 'br_ln0' <Predicate = (icmp_ln890_54)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 2.32>
ST_17 : Operation 318 [4/4] (2.32ns)   --->   "%mul = fmul i32 %tmp_s, i32 %tmp_37" [./dut.cpp:8444]   --->   Operation 318 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 2.32>
ST_18 : Operation 319 [3/4] (2.32ns)   --->   "%mul = fmul i32 %tmp_s, i32 %tmp_37" [./dut.cpp:8444]   --->   Operation 319 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 2.32>
ST_19 : Operation 320 [2/4] (2.32ns)   --->   "%mul = fmul i32 %tmp_s, i32 %tmp_37" [./dut.cpp:8444]   --->   Operation 320 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 2.32>
ST_20 : Operation 321 [1/1] (0.00ns)   --->   "%local_C_0_7_load = load i32 %local_C_0_7" [./dut.cpp:8444]   --->   Operation 321 'load' 'local_C_0_7_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 322 [1/1] (0.00ns)   --->   "%local_C_0_7_38_load = load i32 %local_C_0_7_38" [./dut.cpp:8444]   --->   Operation 322 'load' 'local_C_0_7_38_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 323 [1/1] (0.00ns)   --->   "%local_C_0_7_39_load = load i32 %local_C_0_7_39" [./dut.cpp:8444]   --->   Operation 323 'load' 'local_C_0_7_39_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 324 [1/1] (0.00ns)   --->   "%local_C_0_7_40_load = load i32 %local_C_0_7_40" [./dut.cpp:8444]   --->   Operation 324 'load' 'local_C_0_7_40_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 325 [1/1] (0.00ns)   --->   "%local_C_0_7_41_load = load i32 %local_C_0_7_41" [./dut.cpp:8444]   --->   Operation 325 'load' 'local_C_0_7_41_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 326 [1/1] (0.00ns)   --->   "%local_C_0_7_42_load = load i32 %local_C_0_7_42" [./dut.cpp:8444]   --->   Operation 326 'load' 'local_C_0_7_42_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 327 [1/1] (0.00ns)   --->   "%local_C_0_7_43_load = load i32 %local_C_0_7_43" [./dut.cpp:8444]   --->   Operation 327 'load' 'local_C_0_7_43_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 328 [1/1] (0.00ns)   --->   "%local_C_0_7_016_load = load i32 %local_C_0_7_016" [./dut.cpp:8444]   --->   Operation 328 'load' 'local_C_0_7_016_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 329 [1/4] (2.32ns)   --->   "%mul = fmul i32 %tmp_s, i32 %tmp_37" [./dut.cpp:8444]   --->   Operation 329 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 330 [1/1] (0.58ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %local_C_0_7_load, i32 %local_C_0_7_38_load, i32 %local_C_0_7_39_load, i32 %local_C_0_7_40_load, i32 %local_C_0_7_41_load, i32 %local_C_0_7_42_load, i32 %local_C_0_7_43_load, i32 %local_C_0_7_016_load, i3 %trunc_ln8444" [./dut.cpp:8444]   --->   Operation 330 'mux' 'tmp_5' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 2.32>
ST_21 : Operation 331 [4/4] (2.32ns)   --->   "%mul6 = fmul i32 %mul, i32 %tmp_5" [./dut.cpp:8444]   --->   Operation 331 'fmul' 'mul6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 2.32>
ST_22 : Operation 332 [3/4] (2.32ns)   --->   "%mul6 = fmul i32 %mul, i32 %tmp_5" [./dut.cpp:8444]   --->   Operation 332 'fmul' 'mul6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 2.32>
ST_23 : Operation 333 [2/4] (2.32ns)   --->   "%mul6 = fmul i32 %mul, i32 %tmp_5" [./dut.cpp:8444]   --->   Operation 333 'fmul' 'mul6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 2.32>
ST_24 : Operation 334 [1/4] (2.32ns)   --->   "%mul6 = fmul i32 %mul, i32 %tmp_5" [./dut.cpp:8444]   --->   Operation 334 'fmul' 'mul6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 2.34>
ST_25 : Operation 335 [7/7] (2.34ns)   --->   "%add = fadd i32 %empty_3501, i32 %mul6" [./dut.cpp:8444]   --->   Operation 335 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 2.34>
ST_26 : Operation 336 [6/7] (2.34ns)   --->   "%add = fadd i32 %empty_3501, i32 %mul6" [./dut.cpp:8444]   --->   Operation 336 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 2.34>
ST_27 : Operation 337 [5/7] (2.34ns)   --->   "%add = fadd i32 %empty_3501, i32 %mul6" [./dut.cpp:8444]   --->   Operation 337 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 2.34>
ST_28 : Operation 338 [4/7] (2.34ns)   --->   "%add = fadd i32 %empty_3501, i32 %mul6" [./dut.cpp:8444]   --->   Operation 338 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 2.34>
ST_29 : Operation 339 [3/7] (2.34ns)   --->   "%add = fadd i32 %empty_3501, i32 %mul6" [./dut.cpp:8444]   --->   Operation 339 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 2.34>
ST_30 : Operation 340 [2/7] (2.34ns)   --->   "%add = fadd i32 %empty_3501, i32 %mul6" [./dut.cpp:8444]   --->   Operation 340 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 2.34>
ST_31 : Operation 341 [1/1] (0.00ns)   --->   "%specloopname_ln8443 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1223" [./dut.cpp:8443]   --->   Operation 341 'specloopname' 'specloopname_ln8443' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 342 [1/7] (2.34ns)   --->   "%add = fadd i32 %empty_3501, i32 %mul6" [./dut.cpp:8444]   --->   Operation 342 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 343 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c0.V') with incoming values : ('add_ln691') [57]  (0.387 ns)

 <State 2>: 0.572ns
The critical path consists of the following:
	'phi' operation ('c0.V') with incoming values : ('add_ln691') [57]  (0 ns)
	'add' operation ('add_ln691') [58]  (0.572 ns)

 <State 3>: 0.741ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_60') [66]  (0 ns)
	'or' operation ('ret') [74]  (0 ns)
	'icmp' operation ('icmp_ln890_47') [75]  (0.619 ns)
	blocking operation 0.122 ns on control path)

 <State 4>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_58') [80]  (0 ns)
	'add' operation ('add_ln691_58') [81]  (0.708 ns)

 <State 5>: 1.31ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_59') [90]  (0 ns)
	'add' operation ('add_ln8401', ./dut.cpp:8401) [94]  (0.706 ns)
	'getelementptr' operation ('local_D_addr', ./dut.cpp:8401) [96]  (0 ns)
	'store' operation ('store_ln8401', ./dut.cpp:8401) of constant 0 on array 'local_D', ./dut.cpp:8388 [102]  (0.6 ns)

 <State 6>: 0.705ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V') [109]  (0 ns)
	'add' operation ('c2.V') [110]  (0.705 ns)

 <State 7>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_62') [119]  (0 ns)
	'add' operation ('add_ln691_62') [120]  (0.436 ns)

 <State 8>: 0.741ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_63') [129]  (0 ns)
	'icmp' operation ('cmp_i_i_not') [136]  (0.619 ns)
	'or' operation ('tmp') [137]  (0 ns)
	'or' operation ('brmerge906') [138]  (0.122 ns)

 <State 9>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_64') [141]  (0 ns)
	'add' operation ('add_ln691_64') [142]  (0.708 ns)

 <State 10>: 1.85ns
The critical path consists of the following:
	fifo read on port 'fifo_A_PE_3_5_x057' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [163]  (1.22 ns)
	blocking operation 0.637 ns on control path)

 <State 11>: 1.87ns
The critical path consists of the following:
	fifo read on port 'fifo_B_PE_3_5_x089' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [215]  (1.22 ns)
	blocking operation 0.656 ns on control path)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0.708ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_66') [219]  (0 ns)
	'add' operation ('add_ln691_66') [221]  (0.708 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0.6ns
The critical path consists of the following:
	'load' operation ('local_D_load', ./dut.cpp:8444) on array 'local_D', ./dut.cpp:8388 [269]  (0.6 ns)

 <State 16>: 1.87ns
The critical path consists of the following:
	'phi' operation ('empty_3501', ./dut.cpp:8444) with incoming values : ('local_D_load', ./dut.cpp:8444) ('add', ./dut.cpp:8444) [273]  (0 ns)
	fifo write on port 'fifo_D_drain_PE_3_5_x0164' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [308]  (1.22 ns)
	blocking operation 0.656 ns on control path)

 <State 17>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:8444) [298]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:8444) [298]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:8444) [298]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:8444) [298]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul6', ./dut.cpp:8444) [300]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul6', ./dut.cpp:8444) [300]  (2.32 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul6', ./dut.cpp:8444) [300]  (2.32 ns)

 <State 24>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul6', ./dut.cpp:8444) [300]  (2.32 ns)

 <State 25>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:8444) [301]  (2.34 ns)

 <State 26>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:8444) [301]  (2.34 ns)

 <State 27>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:8444) [301]  (2.34 ns)

 <State 28>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:8444) [301]  (2.34 ns)

 <State 29>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:8444) [301]  (2.34 ns)

 <State 30>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:8444) [301]  (2.34 ns)

 <State 31>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:8444) [301]  (2.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
