
---------- Begin Simulation Statistics ----------
final_tick                                 2608118000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 178347                       # Simulator instruction rate (inst/s)
host_mem_usage                                 797748                       # Number of bytes of host memory used
host_op_rate                                   282584                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    17.46                       # Real time elapsed on the host
host_tick_rate                              149338813                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3114699                       # Number of instructions simulated
sim_ops                                       4935158                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002608                       # Number of seconds simulated
sim_ticks                                  2608118000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               763152                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             91876                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            976623                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             553862                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          763152                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           209290                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1063493                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   45662                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        23806                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3020267                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2468765                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             91877                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     575234                       # Number of branches committed
system.cpu.commit.bw_lim_events                330958                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2245108                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              3114699                       # Number of instructions committed
system.cpu.commit.committedOps                4935158                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2269495                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.174562                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.821728                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       976135     43.01%     43.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       363949     16.04%     59.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       250008     11.02%     70.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       129541      5.71%     75.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       124329      5.48%     81.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        42458      1.87%     83.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        39519      1.74%     84.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12598      0.56%     85.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       330958     14.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2269495                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        326                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                24662                       # Number of function calls committed.
system.cpu.commit.int_insts                   4934998                       # Number of committed integer instructions.
system.cpu.commit.loads                        440928                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           44      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4148955     84.07%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              42      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              38      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             52      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          440898      8.93%     93.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344919      6.99%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           30      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4935158                       # Class of committed instruction
system.cpu.commit.refs                         785999                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     3114699                       # Number of Instructions Simulated
system.cpu.committedOps                       4935158                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.837358                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.837358                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                269726                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                8481646                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   850550                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1301148                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  91891                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 81902                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      537466                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            52                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      401426                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            18                       # TLB misses on write requests
system.cpu.fetch.Branches                     1063493                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    786911                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1667770                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 32466                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        5519059                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            15                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  183782                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.407762                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             835522                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             599524                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.116107                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2595217                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.393329                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.368650                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1083526     41.75%     41.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    17567      0.68%     42.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    55250      2.13%     44.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   299332     11.53%     56.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   264287     10.18%     66.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    55184      2.13%     68.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3461      0.13%     68.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   106352      4.10%     72.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   710258     27.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2595217                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       586                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      206                       # number of floating regfile writes
system.cpu.idleCycles                           12902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               105570                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   743433                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.475977                       # Inst execution rate
system.cpu.iew.exec_refs                       938901                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     401425                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  236021                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                629020                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 37                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              9513                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               470921                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             7180267                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                537476                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            243129                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               6457643                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   810                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  91891                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   862                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            47555                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       188092                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       125850                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        64560                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          41010                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6478618                       # num instructions consuming a value
system.cpu.iew.wb_count                       6381970                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.750778                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4864007                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.446963                       # insts written-back per cycle
system.cpu.iew.wb_sent                        6397807                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  9123094                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5252527                       # number of integer regfile writes
system.cpu.ipc                               1.194232                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.194232                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               277      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5715579     85.30%     85.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     85.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     85.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     85.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   71      0.00%     85.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   63      0.00%     85.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  76      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               576165      8.60%     93.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              408285      6.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              74      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            153      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6700772                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     467                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                 929                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          421                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                800                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      176810                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.026387                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  176786     99.99%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      7      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      7      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     5      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                6876838                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           16202054                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      6381549                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           9424590                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    7180184                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   6700772                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  83                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2245108                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             29412                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             75                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1967493                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2595217                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.581970                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.292040                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              860502     33.16%     33.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               35366      1.36%     34.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              491410     18.94%     53.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              322076     12.41%     65.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              225454      8.69%     74.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              278597     10.74%     85.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              260632     10.04%     95.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              111675      4.30%     99.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                9505      0.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2595217                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.569197                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      786916                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             32928                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            33206                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               629020                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              470921                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2439650                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                          2608119                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  262385                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5911316                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    758                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   912076                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                  1514                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18668792                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                8106312                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             9688531                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1307813                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   4532                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  91891                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 20237                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  3777215                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               894                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         11654091                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            815                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    104399                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             16                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      9118803                       # The number of ROB reads
system.cpu.rob.rob_writes                    14689709                       # The number of ROB writes
system.cpu.timesIdled                             197                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1507                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          321                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1895                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2608118000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                905                       # Transaction distribution
system.membus.trans_dist::ReadExReq               601                       # Transaction distribution
system.membus.trans_dist::ReadExResp              601                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           906                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         3013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        96384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        96384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   96384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1507                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1507    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1507                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1507000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8036000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2608118000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               955                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          170                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              35                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              617                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             617                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           344                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          613                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         2664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3467                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        29376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        89536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 118912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1574                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000635                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025206                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1573     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1574                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2467000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3687000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1029000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   2608118000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   29                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   37                       # number of demand (read+write) hits
system.l2.demand_hits::total                       66                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  29                       # number of overall hits
system.l2.overall_hits::.cpu.data                  37                       # number of overall hits
system.l2.overall_hits::total                      66                       # number of overall hits
system.l2.demand_misses::.cpu.inst                315                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1193                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1508                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               315                       # number of overall misses
system.l2.overall_misses::.cpu.data              1193                       # number of overall misses
system.l2.overall_misses::total                  1508                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30603000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    118926000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        149529000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30603000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    118926000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       149529000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              344                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1230                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1574                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             344                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1230                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1574                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.915698                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.969919                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.958069                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.915698                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.969919                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.958069                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97152.380952                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99686.504610                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99157.161804                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97152.380952                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99686.504610                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99157.161804                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1508                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1508                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24323000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     95086000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    119409000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24323000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     95086000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    119409000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.915698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.969919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.958069                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.915698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.969919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.958069                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77215.873016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79703.269070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79183.687003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77215.873016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79703.269070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79183.687003                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          170                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              170                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          170                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          170                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    16                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             601                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 601                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     59020000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      59020000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.974068                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.974068                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 98202.995008                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98202.995008                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          601                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            601                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     47000000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     47000000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.974068                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.974068                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78202.995008                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78202.995008                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30603000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30603000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          344                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            344                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.915698                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.915698                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97152.380952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97152.380952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24323000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24323000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.915698                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.915698                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77215.873016                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77215.873016                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            21                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                21                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     59906000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     59906000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          613                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           613                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.965742                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.965742                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101192.567568                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101192.567568                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          592                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          592                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     48086000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     48086000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.965742                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.965742                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81226.351351                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81226.351351                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2608118000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1003.256594                       # Cycle average of tags in use
system.l2.tags.total_refs                        1892                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1506                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.256308                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       291.240899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       712.015695                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.071104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.173832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.244936                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1506                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1139                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.367676                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     16658                       # Number of tag accesses
system.l2.tags.data_accesses                    16658                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2608118000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          20096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          76352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              96448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        20096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20096                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1507                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           7705173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          29274749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              36979922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      7705173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7705173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7705173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         29274749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             36979922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3673                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1507                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1507                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     13843500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    7535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                42099750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9186.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27936.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      969                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1507                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.862524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.004750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   151.058860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           85     16.01%     16.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          395     74.39%     90.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25      4.71%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      1.32%     96.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            2      0.38%     96.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      0.56%     97.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.56%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.19%     98.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10      1.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          531                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  96448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   96448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        36.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     36.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2608070000                       # Total gap between requests
system.mem_ctrls.avgGap                    1730637.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        20096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        76352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 7705172.848774480633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 29274749.071936164051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1193                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8208750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     33891000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26142.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28408.21                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    64.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               871080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               451605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2577540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     205289760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        261899040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        780971040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1252060065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        480.062660                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2027981250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     86840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    493296750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2970240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1563540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             8182440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     205289760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        611494290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        486575040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1316075310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.607272                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1259375250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     86840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1261902750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      2608118000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2608118000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       786450                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           786450                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       786450                       # number of overall hits
system.cpu.icache.overall_hits::total          786450                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          461                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            461                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          461                       # number of overall misses
system.cpu.icache.overall_misses::total           461                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41287000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41287000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41287000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41287000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       786911                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       786911                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       786911                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       786911                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000586                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000586                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000586                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000586                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 89559.652928                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 89559.652928                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 89559.652928                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 89559.652928                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          107                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          117                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          117                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          344                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          344                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          344                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          344                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32281000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32281000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000437                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000437                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93840.116279                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93840.116279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93840.116279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93840.116279                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       786450                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          786450                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          461                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           461                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41287000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41287000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       786911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       786911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000586                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000586                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 89559.652928                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 89559.652928                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          344                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32281000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32281000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000437                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000437                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93840.116279                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93840.116279                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2608118000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           213.856823                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              786793                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               343                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2293.857143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   213.856823                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.835378                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.835378                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          227                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          206                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1574165                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1574165                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2608118000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2608118000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2608118000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2608118000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2608118000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2608118000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2608118000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       832572                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           832572                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       832572                       # number of overall hits
system.cpu.dcache.overall_hits::total          832572                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2375                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2375                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2375                       # number of overall misses
system.cpu.dcache.overall_misses::total          2375                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    224557000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    224557000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    224557000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    224557000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       834947                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       834947                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       834947                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       834947                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002844                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002844                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002844                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002844                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94550.315789                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94550.315789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94550.315789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94550.315789                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          254                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.222222                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          170                       # number of writebacks
system.cpu.dcache.writebacks::total               170                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1145                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1145                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1145                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1145                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1230                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1230                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1230                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1230                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    123395000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    123395000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    123395000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    123395000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001473                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001473                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001473                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001473                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 100321.138211                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 100321.138211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 100321.138211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 100321.138211                       # average overall mshr miss latency
system.cpu.dcache.replacements                    205                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       488118                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          488118                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1757                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1757                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    162007000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    162007000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       489875                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       489875                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003587                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003587                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 92206.602163                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 92206.602163                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1144                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1144                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          613                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          613                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     62188000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     62188000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 101448.613377                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 101448.613377                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       344454                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         344454                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          618                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          618                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     62550000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     62550000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       345072                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       345072                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001791                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001791                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 101213.592233                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101213.592233                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          617                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          617                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     61207000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     61207000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001788                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001788                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99200.972447                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99200.972447                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2608118000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           660.652752                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              833801                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1229                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            678.438568                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            222000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   660.652752                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.645169                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.645169                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          311                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          676                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1671123                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1671123                       # Number of data accesses

---------- End Simulation Statistics   ----------
