Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,Differential I/O Pairs,uSRAM 1K,LSRAM 18K,Math (18x18),PLLs and CCCs,Chip Globals,MSS,10/100/1000 Ethernet,RCOSC_50MHZ
AXI_GLUE_LOGIC_0/Primitives,22,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAHBTOAPB3_0/U_AhbToApbSM/Primitives,24,9,0,0,0,0,0,0,0,0,0,0,0,0
COREAHBTOAPB3_0/U_ApbAddrData/Primitives,13,88,0,0,0,0,0,0,0,0,0,0,0,0
COREAHBTOAPB3_0/U_PenableScheduler/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_0/U_AHBMasterCtrl/Primitives,437,135,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_0/U_AXIOutReg/Primitives,0,71,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_0/U_AXISlaveCtrl/Primitives,293,74,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_0/U_AXISlaveCtrl/U_WSTRBPopCntr/Primitives,36,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_0/U_rdFIFORAM/Primitives,0,69,144,144,0,0,4,0,0,0,0,0,0,0
COREAXITOAHBL_0/U_wrFIFORAM/Primitives,0,37,72,72,0,0,2,0,0,0,0,0,0,0
COREAXITOAHBL_1/U_AHBMasterCtrl/Primitives,432,135,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_1/U_AXIOutReg/Primitives,0,69,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_1/U_AXISlaveCtrl/Primitives,316,73,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_1/U_AXISlaveCtrl/U_WSRTBAddrOffset/Primitives,7,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_1/U_AXISlaveCtrl/U_WSTRBPopCntr/Primitives,37,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_1/U_rdFIFORAM/Primitives,0,69,144,144,0,0,4,0,0,0,0,0,0,0
COREAXITOAHBL_1/U_wrFIFORAM/Primitives,0,69,144,144,0,0,4,0,0,0,0,0,0,0
COREJTAGDEBUG_0/Primitives,0,0,0,0,0,0,0,0,0,0,3,0,0,0
COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/Primitives,101,16,0,0,0,0,0,0,0,0,0,0,0,0
COREPWM_0/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0
COREPWM_0/genblk3.corepwm_reg_if/Primitives,285,389,0,0,0,0,0,0,0,0,0,0,0,0
COREPWM_0/genblk5.genblk1.corepwm_timebase/Primitives,150,64,0,0,0,0,0,0,0,0,0,0,0,0
COREPWM_0/genblk6.corepwm_pwm_gen/Primitives,224,4,0,0,0,0,0,0,0,0,0,0,0,0
COREPWM_1/genblk3.corepwm_reg_if/Primitives,145,259,0,0,0,0,0,0,0,0,0,0,0,0
COREPWM_1/genblk5.genblk1.corepwm_timebase/Primitives,214,64,0,0,0,0,0,0,0,0,0,0,0,0
COREPWM_1/genblk6.corepwm_pwm_gen/Primitives,106,2,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/Primitives,460,324,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/data/Primitives,0,0,144,144,0,0,0,4,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/dataArb/Primitives,102,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/fq/Primitives,2,4,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/meta/Primitives,2081,2703,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/metaReadArb/Primitives,8,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/metaWriteArb/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/tlb/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/Primitives,2509,1426,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/alu/Primitives,500,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/bpu/Primitives,80,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/csr/Primitives,742,412,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/div/Primitives,374,119,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/div/WideMult_0_0/Primitives,0,0,72,72,0,0,0,0,2,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/Primitives,248,65,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/Primitives,326,172,252,252,0,0,3,4,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/tlb/Primitives,8,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/DebugModule_1/Primitives,675,362,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/LevelGateway_28_1/Primitives,2,1,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/LevelGateway_29_1/Primitives,3,1,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/LevelGateway_30_1/Primitives,2,1,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/NastiIOTileLinkIOConverter_1_1/Primitives,43,10,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/NastiIOTileLinkIOConverter_1_1/gnt_arb/Primitives,58,3,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/NastiIOTileLinkIOConverter_1_1/roq/Primitives,29,20,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/Primitives,252,69,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/Primitives,23,67,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/Primitives,199,129,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/acq/Primitives,7,49,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/Primitives,13,7,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_18_1/Primitives,2,38,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/Primitives,2,35,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_20_1/Primitives,10,85,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_21_1/Primitives,9,135,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_22_1/Primitives,2,3,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/ROMSlave_1/Primitives,312,59,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/ROMSlave_1/acq/Primitives,6,10,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/TileLinkRecursiveInterconnect_2/Primitives,12,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/TileLinkRecursiveInterconnect_2/TileLinkRecursiveInterconnect_1_1/xbar/ClientUncachedTileLinkIORouter_1_1/Primitives,11,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/TileLinkRecursiveInterconnect_2/TileLinkRecursiveInterconnect_1_1/xbar/ClientUncachedTileLinkIORouter_1_1/gnt_arb/Primitives,278,7,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/TileLinkRecursiveInterconnect_2/xbar/PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ROUTER_1/Primitives,4,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/TileLinkRecursiveInterconnect_2/xbar/PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ROUTER_1/gnt_arb/Primitives,52,5,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/Primitives,10,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/acqArb/Primitives,241,5,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/acqRoq/Primitives,10,4,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/relRoq/Primitives,8,1,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1/Primitives,68,10,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1/gnt_arb/Primitives,83,3,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1/roq/Primitives,17,10,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_10_1/Primitives,3,37,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_11_1/Primitives,3,34,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_12_1/Primitives,10,149,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_13_1/Primitives,7,133,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_14_1/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_8_1/Primitives,11,78,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_9_1/Primitives,7,209,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ClientTileLinkNetworkPort_1/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ClientUncachedTileLinkNetworkPort_1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ClientUncachedTileLinkNetworkPort_1/finisher/FinishQueue_1_1/Primitives,10,9,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ClientUncachedTileLinkNetworkPort_1/finisher/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/Primitives,3,28,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_7_1/Primitives,79,145,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_2_1/Primitives,12,193,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_3_1/Primitives,82,151,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_4/Primitives,4,77,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ackNet/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ackNet/arb/Primitives,10,2,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/acqNet/Primitives,4,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/acqNet/arb/Primitives,116,7,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/gntNet/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/gntNet/arb/Primitives,187,7,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/relNet/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/relNet/arb/Primitives,18,5,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/mmioManager/Primitives,39,11,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/debugBusReqFifo/Primitives,49,98,0,0,0,0,0,0,0,0,1,0,0,0
CORERISCV_AXI4_0/debugBusRespFifo/Primitives,14,84,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/debugTransportModuleJtag0/Primitives,204,96,0,0,0,0,0,0,0,0,0,0,0,0
CORESPI_0/USPI/Primitives,38,0,0,0,0,0,0,0,0,0,0,0,0,0
CORESPI_0/USPI/UCC/Primitives,157,120,0,0,0,0,0,0,0,0,0,0,0,0
CORESPI_0/USPI/UCC/UCLKMUX1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0
CORESPI_0/USPI/UCON/Primitives,7,0,0,0,0,0,0,0,0,0,0,0,0,0
CORESPI_0/USPI/URF/Primitives,60,35,0,0,0,0,0,0,0,0,0,0,0,0
CORESPI_0/USPI/URXF/Primitives,34,18,36,36,0,0,1,0,0,0,0,0,0,0
CORESPI_0/USPI/UTXF/Primitives,28,18,36,36,0,0,1,0,0,0,0,0,0,0
CORESPI_1/USPI/Primitives,36,0,0,0,0,0,0,0,0,0,0,0,0,0
CORESPI_1/USPI/UCC/Primitives,173,120,0,0,0,0,0,0,0,0,0,0,0,0
CORESPI_1/USPI/UCC/UCLKMUX1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0
CORESPI_1/USPI/UCON/Primitives,4,0,0,0,0,0,0,0,0,0,0,0,0,0
CORESPI_1/USPI/URF/Primitives,57,35,0,0,0,0,0,0,0,0,0,0,0,0
CORESPI_1/USPI/URXF/Primitives,19,19,0,0,0,0,0,0,0,0,0,0,0,0
CORESPI_1/USPI/UTXF/Primitives,20,19,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/masterstage_0/Primitives,50,53,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/slavestage_6/Primitives,71,1,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/slavestage_6/slave_arbiter/Primitives,35,5,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/slavestage_7/Primitives,43,1,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/slavestage_7/slave_arbiter/Primitives,7,5,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_1/matrix4x16/masterstage_0/Primitives,97,55,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_1/matrix4x16/masterstage_0/address_decode/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_1/matrix4x16/masterstage_0/default_slave_sm/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_1/matrix4x16/slavestage_16/Primitives,44,1,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_1/matrix4x16/slavestage_16/slave_arbiter/Primitives,34,6,0,0,0,0,0,0,0,0,0,0,0,0
CoreAPB3_0/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAPB3_0/u_mux_p_to_b3/Primitives,141,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreGPIO_1/Primitives,7,11,0,0,0,0,0,0,0,0,0,0,0,0
CoreTimer_0/Primitives,131,118,0,0,0,0,0,0,0,0,0,0,0,0
CoreTimer_1/Primitives,147,118,0,0,0,0,0,0,0,0,0,0,0,0
CoreTimer_2/Primitives,144,118,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/Primitives,38,24,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/Primitives,36,24,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/Primitives,25,30,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/genblk2_tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,0,1,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/Primitives,23,30,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/genblk3_rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/Primitives,0,0,36,36,0,0,1,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/make_CLOCK_GEN/Primitives,24,19,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/make_RX/Primitives,77,40,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/make_TX/Primitives,31,23,0,0,0,0,0,0,0,0,0,0,0,0
MSS_SUBSYSTEM_sb_0/CCC_0/Primitives,0,0,0,0,1,0,0,0,0,1,1,0,0,0
MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/Primitives,45,75,0,0,0,0,0,0,0,0,0,0,0,0
MSS_SUBSYSTEM_sb_0/CORERESETP_0/Primitives,36,59,0,0,0,0,0,0,0,0,3,0,0,0
MSS_SUBSYSTEM_sb_0/FABOSC_0/Primitives,0,0,0,0,0,0,0,0,0,0,1,0,0,1
MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/Primitives,0,0,0,0,46,3,0,0,0,0,2,1,0,0
Primitives/Primitives,1,0,0,0,25,0,0,0,0,0,0,0,0,0
