

================================================================
== Vitis HLS Report for 'node9'
================================================================
* Date:           Wed Oct  2 17:42:32 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  4.684 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8205|     8205|  38.432 us|  38.432 us|  8205|  8205|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop49_loop50  |     8203|     8203|        20|          8|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      661|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     6|     1440|     1270|    -|
|Memory               |        0|     -|      512|      528|    0|
|Multiplexer          |        -|     -|        -|     1386|    -|
|Register             |        -|     -|     3383|      224|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|     5335|     4069|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U1241    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1242    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1238  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1239  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1240  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|   6| 1440| 1270|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |v110_U     |node10_v125_RAM_AUTO_1R1W  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |v110_1_U   |node10_v125_RAM_AUTO_1R1W  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |v110_2_U   |node10_v125_RAM_AUTO_1R1W  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |v110_3_U   |node10_v125_RAM_AUTO_1R1W  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |v110_4_U   |node10_v125_RAM_AUTO_1R1W  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |v110_5_U   |node10_v125_RAM_AUTO_1R1W  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |v110_6_U   |node10_v125_RAM_AUTO_1R1W  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |v110_7_U   |node10_v125_RAM_AUTO_1R1W  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |v110_8_U   |node10_v125_RAM_AUTO_1R1W  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |v110_9_U   |node10_v125_RAM_AUTO_1R1W  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |v110_10_U  |node10_v125_RAM_AUTO_1R1W  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |v110_11_U  |node10_v125_RAM_AUTO_1R1W  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |v110_12_U  |node10_v125_RAM_AUTO_1R1W  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |v110_13_U  |node10_v125_RAM_AUTO_1R1W  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |v110_14_U  |node10_v125_RAM_AUTO_1R1W  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |v110_15_U  |node10_v125_RAM_AUTO_1R1W  |        0|  32|  33|    0|    32|   32|     1|         1024|
    +-----------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                           |        0| 512| 528|    0|   512|  512|    16|        16384|
    +-----------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln346_1_fu_870_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln346_fu_882_p2                |         +|   0|  0|  13|           6|           1|
    |v113_1_fu_948_p2                   |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001          |       and|   0|  0|   2|           1|           1|
    |ap_condition_1176                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1682                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1686                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln346_fu_864_p2               |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln347_1_fu_954_p2             |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln347_fu_888_p2               |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln354_fu_936_p2               |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln360_fu_942_p2               |      icmp|   0|  0|  13|           6|           5|
    |ap_block_state20_pp0_stage3_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |        or|   0|  0|   2|           1|           1|
    |or_ln346_fu_894_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln346_1_fu_908_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln346_fu_900_p3             |    select|   0|  0|   6|           1|           1|
    |v118_10_fu_1021_p3                 |    select|   0|  0|  32|           1|           1|
    |v118_11_fu_1034_p3                 |    select|   0|  0|  32|           1|           1|
    |v118_12_fu_1085_p3                 |    select|   0|  0|  32|           1|           1|
    |v118_13_fu_1097_p3                 |    select|   0|  0|  32|           1|           1|
    |v118_14_fu_1147_p3                 |    select|   0|  0|  32|           1|           1|
    |v118_15_fu_1159_p3                 |    select|   0|  0|  32|           1|           1|
    |v118_1_fu_1227_p3                  |    select|   0|  0|  32|           1|           1|
    |v118_2_fu_1234_p3                  |    select|   0|  0|  32|           1|           1|
    |v118_3_fu_1258_p3                  |    select|   0|  0|  32|           1|           1|
    |v118_4_fu_1265_p3                  |    select|   0|  0|  32|           1|           1|
    |v118_5_fu_1272_p3                  |    select|   0|  0|  32|           1|           1|
    |v118_6_fu_1329_p3                  |    select|   0|  0|  32|           1|           1|
    |v118_7_fu_1336_p3                  |    select|   0|  0|  32|           1|           1|
    |v118_8_fu_1359_p3                  |    select|   0|  0|  32|           1|           1|
    |v118_9_fu_1366_p3                  |    select|   0|  0|  32|           1|           1|
    |v118_fu_1220_p3                    |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 661|          86|          69|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |add42_184_13_fu_162                   |   9|          2|   32|         64|
    |add42_1961_fu_158                     |   9|          2|   32|         64|
    |ap_NS_fsm                             |  49|          9|    1|          9|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_p_load               |  14|          3|   32|         96|
    |ap_sig_allocacmp_p_load172            |  14|          3|   32|         96|
    |ap_sig_allocacmp_p_load173            |  14|          3|   32|         96|
    |ap_sig_allocacmp_p_load174            |  14|          3|   32|         96|
    |ap_sig_allocacmp_p_load175            |  14|          3|   32|         96|
    |ap_sig_allocacmp_p_load176            |  14|          3|   32|         96|
    |ap_sig_allocacmp_v112_load            |   9|          2|    6|         12|
    |ap_sig_allocacmp_v113_load            |   9|          2|    6|         12|
    |empty_15_fu_170                       |   9|          2|   32|         64|
    |empty_16_fu_174                       |   9|          2|   32|         64|
    |empty_17_fu_178                       |   9|          2|   32|         64|
    |empty_18_fu_182                       |   9|          2|   32|         64|
    |empty_19_fu_186                       |   9|          2|   32|         64|
    |empty_20_fu_190                       |   9|          2|   32|         64|
    |empty_21_fu_194                       |   9|          2|   32|         64|
    |empty_22_fu_198                       |   9|          2|   32|         64|
    |empty_23_fu_202                       |   9|          2|   32|         64|
    |empty_24_fu_206                       |   9|          2|   32|         64|
    |empty_25_fu_210                       |   9|          2|   32|         64|
    |empty_26_fu_214                       |   9|          2|   32|         64|
    |empty_27_fu_218                       |   9|          2|   32|         64|
    |empty_fu_166                          |   9|          2|   32|         64|
    |grp_fu_805_p0                         |  37|          7|   32|        224|
    |grp_fu_805_p1                         |  43|          8|   32|        256|
    |grp_fu_809_p0                         |  37|          7|   32|        224|
    |grp_fu_809_p1                         |  43|          8|   32|        256|
    |grp_fu_813_p0                         |  31|          6|   32|        192|
    |grp_fu_813_p1                         |  37|          7|   32|        224|
    |grp_fu_817_p0                         |  26|          5|   32|        160|
    |grp_fu_817_p1                         |  37|          7|   32|        224|
    |grp_fu_821_p0                         |  26|          5|   32|        160|
    |grp_fu_821_p1                         |  37|          7|   32|        224|
    |indvar_flatten_fu_154                 |   9|          2|   11|         22|
    |v110_10_address0                      |  14|          3|    5|         15|
    |v110_11_address0                      |  14|          3|    5|         15|
    |v110_12_address0                      |  14|          3|    5|         15|
    |v110_13_address0                      |  14|          3|    5|         15|
    |v110_14_address0                      |  14|          3|    5|         15|
    |v110_15_address0                      |  14|          3|    5|         15|
    |v110_1_address0                       |  14|          3|    5|         15|
    |v110_2_address0                       |  14|          3|    5|         15|
    |v110_3_address0                       |  14|          3|    5|         15|
    |v110_4_address0                       |  14|          3|    5|         15|
    |v110_5_address0                       |  14|          3|    5|         15|
    |v110_6_address0                       |  14|          3|    5|         15|
    |v110_7_address0                       |  14|          3|    5|         15|
    |v110_8_address0                       |  14|          3|    5|         15|
    |v110_9_address0                       |  14|          3|    5|         15|
    |v110_address0                         |  14|          3|    5|         15|
    |v112_fu_150                           |   9|          2|    6|         12|
    |v113_fu_146                           |   9|          2|    6|         12|
    |v345_0_0_blk_n                        |   9|          2|    1|          2|
    |v345_0_1_blk_n                        |   9|          2|    1|          2|
    |v345_1_0_blk_n                        |   9|          2|    1|          2|
    |v345_1_1_blk_n                        |   9|          2|    1|          2|
    |v345_2_0_blk_n                        |   9|          2|    1|          2|
    |v345_2_1_blk_n                        |   9|          2|    1|          2|
    |v345_3_0_blk_n                        |   9|          2|    1|          2|
    |v345_3_1_blk_n                        |   9|          2|    1|          2|
    |v345_4_0_blk_n                        |   9|          2|    1|          2|
    |v345_4_1_blk_n                        |   9|          2|    1|          2|
    |v345_5_0_blk_n                        |   9|          2|    1|          2|
    |v345_5_1_blk_n                        |   9|          2|    1|          2|
    |v345_6_0_blk_n                        |   9|          2|    1|          2|
    |v345_6_1_blk_n                        |   9|          2|    1|          2|
    |v345_7_0_blk_n                        |   9|          2|    1|          2|
    |v345_7_1_blk_n                        |   9|          2|    1|          2|
    |v347_0_0_0_blk_n                      |   9|          2|    1|          2|
    |v347_0_0_1_blk_n                      |   9|          2|    1|          2|
    |v347_0_1_0_blk_n                      |   9|          2|    1|          2|
    |v347_0_1_1_blk_n                      |   9|          2|    1|          2|
    |v347_1_0_0_blk_n                      |   9|          2|    1|          2|
    |v347_1_0_1_blk_n                      |   9|          2|    1|          2|
    |v347_1_1_0_blk_n                      |   9|          2|    1|          2|
    |v347_1_1_1_blk_n                      |   9|          2|    1|          2|
    |v347_2_0_0_blk_n                      |   9|          2|    1|          2|
    |v347_2_0_1_blk_n                      |   9|          2|    1|          2|
    |v347_2_1_0_blk_n                      |   9|          2|    1|          2|
    |v347_2_1_1_blk_n                      |   9|          2|    1|          2|
    |v347_3_0_0_blk_n                      |   9|          2|    1|          2|
    |v347_3_0_1_blk_n                      |   9|          2|    1|          2|
    |v347_3_1_0_blk_n                      |   9|          2|    1|          2|
    |v347_3_1_1_blk_n                      |   9|          2|    1|          2|
    |v347_4_0_0_blk_n                      |   9|          2|    1|          2|
    |v347_4_0_1_blk_n                      |   9|          2|    1|          2|
    |v347_4_1_0_blk_n                      |   9|          2|    1|          2|
    |v347_4_1_1_blk_n                      |   9|          2|    1|          2|
    |v347_5_0_0_blk_n                      |   9|          2|    1|          2|
    |v347_5_0_1_blk_n                      |   9|          2|    1|          2|
    |v347_5_1_0_blk_n                      |   9|          2|    1|          2|
    |v347_5_1_1_blk_n                      |   9|          2|    1|          2|
    |v347_6_0_0_blk_n                      |   9|          2|    1|          2|
    |v347_6_0_1_blk_n                      |   9|          2|    1|          2|
    |v347_6_1_0_blk_n                      |   9|          2|    1|          2|
    |v347_6_1_1_blk_n                      |   9|          2|    1|          2|
    |v347_7_0_0_blk_n                      |   9|          2|    1|          2|
    |v347_7_0_1_blk_n                      |   9|          2|    1|          2|
    |v347_7_1_0_blk_n                      |   9|          2|    1|          2|
    |v347_7_1_1_blk_n                      |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |1386|        292| 1204|       4191|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add42_184_13_fu_162                  |  32|   0|   32|          0|
    |add42_1961_fu_158                    |  32|   0|   32|          0|
    |ap_CS_fsm                            |   8|   0|    8|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |empty_15_fu_170                      |  32|   0|   32|          0|
    |empty_16_fu_174                      |  32|   0|   32|          0|
    |empty_17_fu_178                      |  32|   0|   32|          0|
    |empty_18_fu_182                      |  32|   0|   32|          0|
    |empty_19_fu_186                      |  32|   0|   32|          0|
    |empty_20_fu_190                      |  32|   0|   32|          0|
    |empty_21_fu_194                      |  32|   0|   32|          0|
    |empty_22_fu_198                      |  32|   0|   32|          0|
    |empty_23_fu_202                      |  32|   0|   32|          0|
    |empty_24_fu_206                      |  32|   0|   32|          0|
    |empty_25_fu_210                      |  32|   0|   32|          0|
    |empty_26_fu_214                      |  32|   0|   32|          0|
    |empty_27_fu_218                      |  32|   0|   32|          0|
    |empty_fu_166                         |  32|   0|   32|          0|
    |icmp_ln346_reg_1622                  |   1|   0|    1|          0|
    |icmp_ln347_1_reg_1734                |   1|   0|    1|          0|
    |icmp_ln354_reg_1710                  |   1|   0|    1|          0|
    |icmp_ln354_reg_1710_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln360_reg_1730                  |   1|   0|    1|          0|
    |indvar_flatten_fu_154                |  11|   0|   11|          0|
    |or_ln346_reg_1626                    |   1|   0|    1|          0|
    |or_ln346_reg_1626_pp0_iter1_reg      |   1|   0|    1|          0|
    |tmp6_reg_2208                        |  32|   0|   32|          0|
    |tmp7_reg_2213                        |  32|   0|   32|          0|
    |tmp8_reg_2218                        |  32|   0|   32|          0|
    |tmp9_reg_2233                        |  32|   0|   32|          0|
    |v110_10_addr_reg_1655                |   5|   0|    5|          0|
    |v110_10_addr_reg_1655_pp0_iter1_reg  |   5|   0|    5|          0|
    |v110_11_addr_reg_1695                |   5|   0|    5|          0|
    |v110_11_addr_reg_1695_pp0_iter1_reg  |   5|   0|    5|          0|
    |v110_12_addr_reg_1660                |   5|   0|    5|          0|
    |v110_12_addr_reg_1660_pp0_iter1_reg  |   5|   0|    5|          0|
    |v110_12_load_reg_1768                |  32|   0|   32|          0|
    |v110_13_addr_reg_1700                |   5|   0|    5|          0|
    |v110_13_addr_reg_1700_pp0_iter1_reg  |   5|   0|    5|          0|
    |v110_13_load_reg_1773                |  32|   0|   32|          0|
    |v110_14_addr_reg_1665                |   5|   0|    5|          0|
    |v110_14_addr_reg_1665_pp0_iter1_reg  |   5|   0|    5|          0|
    |v110_14_load_reg_1778                |  32|   0|   32|          0|
    |v110_15_addr_reg_1705                |   5|   0|    5|          0|
    |v110_15_addr_reg_1705_pp0_iter1_reg  |   5|   0|    5|          0|
    |v110_15_load_reg_1783                |  32|   0|   32|          0|
    |v110_1_addr_reg_1670                 |   5|   0|    5|          0|
    |v110_1_addr_reg_1670_pp0_iter1_reg   |   5|   0|    5|          0|
    |v110_1_load_reg_1743                 |  32|   0|   32|          0|
    |v110_2_addr_reg_1635                 |   5|   0|    5|          0|
    |v110_2_addr_reg_1635_pp0_iter1_reg   |   5|   0|    5|          0|
    |v110_2_load_reg_1748                 |  32|   0|   32|          0|
    |v110_3_addr_reg_1675                 |   5|   0|    5|          0|
    |v110_3_addr_reg_1675_pp0_iter1_reg   |   5|   0|    5|          0|
    |v110_3_load_reg_1753                 |  32|   0|   32|          0|
    |v110_4_addr_reg_1640                 |   5|   0|    5|          0|
    |v110_4_addr_reg_1640_pp0_iter1_reg   |   5|   0|    5|          0|
    |v110_4_load_reg_1758                 |  32|   0|   32|          0|
    |v110_5_addr_reg_1680                 |   5|   0|    5|          0|
    |v110_5_addr_reg_1680_pp0_iter1_reg   |   5|   0|    5|          0|
    |v110_5_load_reg_1763                 |  32|   0|   32|          0|
    |v110_6_addr_reg_1645                 |   5|   0|    5|          0|
    |v110_6_load_reg_2188                 |  32|   0|   32|          0|
    |v110_7_addr_reg_1685                 |   5|   0|    5|          0|
    |v110_7_load_reg_2193                 |  32|   0|   32|          0|
    |v110_8_addr_reg_1650                 |   5|   0|    5|          0|
    |v110_8_load_reg_2198                 |  32|   0|   32|          0|
    |v110_9_addr_reg_1690                 |   5|   0|    5|          0|
    |v110_9_load_reg_2203                 |  32|   0|   32|          0|
    |v110_addr_reg_1630                   |   5|   0|    5|          0|
    |v110_addr_reg_1630_pp0_iter1_reg     |   5|   0|    5|          0|
    |v110_load_reg_1738                   |  32|   0|   32|          0|
    |v112_fu_150                          |   6|   0|    6|          0|
    |v113_fu_146                          |   6|   0|    6|          0|
    |v118_1_reg_2093                      |  32|   0|   32|          0|
    |v118_2_reg_2098                      |  32|   0|   32|          0|
    |v118_3_reg_2138                      |  32|   0|   32|          0|
    |v118_4_reg_2143                      |  32|   0|   32|          0|
    |v118_5_reg_2148                      |  32|   0|   32|          0|
    |v118_6_reg_2248                      |  32|   0|   32|          0|
    |v118_7_reg_2253                      |  32|   0|   32|          0|
    |v118_8_reg_2268                      |  32|   0|   32|          0|
    |v118_9_reg_2273                      |  32|   0|   32|          0|
    |v118_reg_2088                        |  32|   0|   32|          0|
    |v119_10_reg_2223                     |  32|   0|   32|          0|
    |v119_10_reg_2223_pp0_iter2_reg       |  32|   0|   32|          0|
    |v119_11_reg_2228                     |  32|   0|   32|          0|
    |v119_11_reg_2228_pp0_iter2_reg       |  32|   0|   32|          0|
    |v119_12_reg_2238                     |  32|   0|   32|          0|
    |v119_12_reg_2238_pp0_iter2_reg       |  32|   0|   32|          0|
    |v119_13_reg_2243                     |  32|   0|   32|          0|
    |v119_13_reg_2243_pp0_iter2_reg       |  32|   0|   32|          0|
    |v119_14_reg_2258                     |  32|   0|   32|          0|
    |v119_15_reg_2263                     |  32|   0|   32|          0|
    |v119_1_reg_2283                      |  32|   0|   32|          0|
    |v119_2_reg_2288                      |  32|   0|   32|          0|
    |v119_3_reg_2293                      |  32|   0|   32|          0|
    |v119_4_reg_2298                      |  32|   0|   32|          0|
    |v119_5_reg_2303                      |  32|   0|   32|          0|
    |v119_6_reg_2308                      |  32|   0|   32|          0|
    |v119_7_reg_2313                      |  32|   0|   32|          0|
    |v119_reg_2278                        |  32|   0|   32|          0|
    |v347_1_1_0_read_reg_1818             |  32|   0|   32|          0|
    |v347_1_1_1_read_reg_1823             |  32|   0|   32|          0|
    |v347_2_0_0_read_reg_1828             |  32|   0|   32|          0|
    |v347_2_0_1_read_reg_1833             |  32|   0|   32|          0|
    |v347_2_1_0_read_reg_1838             |  32|   0|   32|          0|
    |v347_2_1_1_read_reg_1843             |  32|   0|   32|          0|
    |v347_3_0_0_read_reg_1848             |  32|   0|   32|          0|
    |v347_3_0_1_read_reg_1853             |  32|   0|   32|          0|
    |v347_3_1_0_read_reg_1858             |  32|   0|   32|          0|
    |v347_3_1_1_read_reg_1863             |  32|   0|   32|          0|
    |v347_4_0_0_read_reg_1868             |  32|   0|   32|          0|
    |v347_4_0_1_read_reg_1873             |  32|   0|   32|          0|
    |v347_4_1_0_read_reg_1878             |  32|   0|   32|          0|
    |v347_4_1_1_read_reg_1883             |  32|   0|   32|          0|
    |v347_5_0_0_read_reg_1888             |  32|   0|   32|          0|
    |v347_5_1_0_read_reg_1903             |  32|   0|   32|          0|
    |v347_6_0_0_read_reg_1918             |  32|   0|   32|          0|
    |v347_6_0_1_read_reg_1923             |  32|   0|   32|          0|
    |v347_6_1_0_read_reg_1928             |  32|   0|   32|          0|
    |v347_6_1_1_read_reg_1933             |  32|   0|   32|          0|
    |v347_7_0_0_read_reg_1938             |  32|   0|   32|          0|
    |v347_7_0_1_read_reg_1943             |  32|   0|   32|          0|
    |v347_7_1_0_read_reg_1948             |  32|   0|   32|          0|
    |v347_7_1_1_read_reg_1953             |  32|   0|   32|          0|
    |icmp_ln346_reg_1622                  |  64|  32|    1|          0|
    |icmp_ln347_1_reg_1734                |  64|  32|    1|          0|
    |icmp_ln360_reg_1730                  |  64|  32|    1|          0|
    |v110_6_addr_reg_1645                 |  64|  32|    5|          0|
    |v110_7_addr_reg_1685                 |  64|  32|    5|          0|
    |v110_8_addr_reg_1650                 |  64|  32|    5|          0|
    |v110_9_addr_reg_1690                 |  64|  32|    5|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |3383| 224| 2958|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|         node9|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|         node9|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|         node9|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|         node9|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|         node9|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|         node9|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|         node9|  return value|
|v347_0_0_0_dout            |   in|   32|     ap_fifo|    v347_0_0_0|       pointer|
|v347_0_0_0_num_data_valid  |   in|   11|     ap_fifo|    v347_0_0_0|       pointer|
|v347_0_0_0_fifo_cap        |   in|   11|     ap_fifo|    v347_0_0_0|       pointer|
|v347_0_0_0_empty_n         |   in|    1|     ap_fifo|    v347_0_0_0|       pointer|
|v347_0_0_0_read            |  out|    1|     ap_fifo|    v347_0_0_0|       pointer|
|v347_0_0_1_dout            |   in|   32|     ap_fifo|    v347_0_0_1|       pointer|
|v347_0_0_1_num_data_valid  |   in|   11|     ap_fifo|    v347_0_0_1|       pointer|
|v347_0_0_1_fifo_cap        |   in|   11|     ap_fifo|    v347_0_0_1|       pointer|
|v347_0_0_1_empty_n         |   in|    1|     ap_fifo|    v347_0_0_1|       pointer|
|v347_0_0_1_read            |  out|    1|     ap_fifo|    v347_0_0_1|       pointer|
|v347_0_1_0_dout            |   in|   32|     ap_fifo|    v347_0_1_0|       pointer|
|v347_0_1_0_num_data_valid  |   in|   11|     ap_fifo|    v347_0_1_0|       pointer|
|v347_0_1_0_fifo_cap        |   in|   11|     ap_fifo|    v347_0_1_0|       pointer|
|v347_0_1_0_empty_n         |   in|    1|     ap_fifo|    v347_0_1_0|       pointer|
|v347_0_1_0_read            |  out|    1|     ap_fifo|    v347_0_1_0|       pointer|
|v347_0_1_1_dout            |   in|   32|     ap_fifo|    v347_0_1_1|       pointer|
|v347_0_1_1_num_data_valid  |   in|   11|     ap_fifo|    v347_0_1_1|       pointer|
|v347_0_1_1_fifo_cap        |   in|   11|     ap_fifo|    v347_0_1_1|       pointer|
|v347_0_1_1_empty_n         |   in|    1|     ap_fifo|    v347_0_1_1|       pointer|
|v347_0_1_1_read            |  out|    1|     ap_fifo|    v347_0_1_1|       pointer|
|v347_1_0_0_dout            |   in|   32|     ap_fifo|    v347_1_0_0|       pointer|
|v347_1_0_0_num_data_valid  |   in|   11|     ap_fifo|    v347_1_0_0|       pointer|
|v347_1_0_0_fifo_cap        |   in|   11|     ap_fifo|    v347_1_0_0|       pointer|
|v347_1_0_0_empty_n         |   in|    1|     ap_fifo|    v347_1_0_0|       pointer|
|v347_1_0_0_read            |  out|    1|     ap_fifo|    v347_1_0_0|       pointer|
|v347_1_0_1_dout            |   in|   32|     ap_fifo|    v347_1_0_1|       pointer|
|v347_1_0_1_num_data_valid  |   in|   11|     ap_fifo|    v347_1_0_1|       pointer|
|v347_1_0_1_fifo_cap        |   in|   11|     ap_fifo|    v347_1_0_1|       pointer|
|v347_1_0_1_empty_n         |   in|    1|     ap_fifo|    v347_1_0_1|       pointer|
|v347_1_0_1_read            |  out|    1|     ap_fifo|    v347_1_0_1|       pointer|
|v347_1_1_0_dout            |   in|   32|     ap_fifo|    v347_1_1_0|       pointer|
|v347_1_1_0_num_data_valid  |   in|   11|     ap_fifo|    v347_1_1_0|       pointer|
|v347_1_1_0_fifo_cap        |   in|   11|     ap_fifo|    v347_1_1_0|       pointer|
|v347_1_1_0_empty_n         |   in|    1|     ap_fifo|    v347_1_1_0|       pointer|
|v347_1_1_0_read            |  out|    1|     ap_fifo|    v347_1_1_0|       pointer|
|v347_1_1_1_dout            |   in|   32|     ap_fifo|    v347_1_1_1|       pointer|
|v347_1_1_1_num_data_valid  |   in|   11|     ap_fifo|    v347_1_1_1|       pointer|
|v347_1_1_1_fifo_cap        |   in|   11|     ap_fifo|    v347_1_1_1|       pointer|
|v347_1_1_1_empty_n         |   in|    1|     ap_fifo|    v347_1_1_1|       pointer|
|v347_1_1_1_read            |  out|    1|     ap_fifo|    v347_1_1_1|       pointer|
|v347_2_0_0_dout            |   in|   32|     ap_fifo|    v347_2_0_0|       pointer|
|v347_2_0_0_num_data_valid  |   in|   11|     ap_fifo|    v347_2_0_0|       pointer|
|v347_2_0_0_fifo_cap        |   in|   11|     ap_fifo|    v347_2_0_0|       pointer|
|v347_2_0_0_empty_n         |   in|    1|     ap_fifo|    v347_2_0_0|       pointer|
|v347_2_0_0_read            |  out|    1|     ap_fifo|    v347_2_0_0|       pointer|
|v347_2_0_1_dout            |   in|   32|     ap_fifo|    v347_2_0_1|       pointer|
|v347_2_0_1_num_data_valid  |   in|   11|     ap_fifo|    v347_2_0_1|       pointer|
|v347_2_0_1_fifo_cap        |   in|   11|     ap_fifo|    v347_2_0_1|       pointer|
|v347_2_0_1_empty_n         |   in|    1|     ap_fifo|    v347_2_0_1|       pointer|
|v347_2_0_1_read            |  out|    1|     ap_fifo|    v347_2_0_1|       pointer|
|v347_2_1_0_dout            |   in|   32|     ap_fifo|    v347_2_1_0|       pointer|
|v347_2_1_0_num_data_valid  |   in|   11|     ap_fifo|    v347_2_1_0|       pointer|
|v347_2_1_0_fifo_cap        |   in|   11|     ap_fifo|    v347_2_1_0|       pointer|
|v347_2_1_0_empty_n         |   in|    1|     ap_fifo|    v347_2_1_0|       pointer|
|v347_2_1_0_read            |  out|    1|     ap_fifo|    v347_2_1_0|       pointer|
|v347_2_1_1_dout            |   in|   32|     ap_fifo|    v347_2_1_1|       pointer|
|v347_2_1_1_num_data_valid  |   in|   11|     ap_fifo|    v347_2_1_1|       pointer|
|v347_2_1_1_fifo_cap        |   in|   11|     ap_fifo|    v347_2_1_1|       pointer|
|v347_2_1_1_empty_n         |   in|    1|     ap_fifo|    v347_2_1_1|       pointer|
|v347_2_1_1_read            |  out|    1|     ap_fifo|    v347_2_1_1|       pointer|
|v347_3_0_0_dout            |   in|   32|     ap_fifo|    v347_3_0_0|       pointer|
|v347_3_0_0_num_data_valid  |   in|   11|     ap_fifo|    v347_3_0_0|       pointer|
|v347_3_0_0_fifo_cap        |   in|   11|     ap_fifo|    v347_3_0_0|       pointer|
|v347_3_0_0_empty_n         |   in|    1|     ap_fifo|    v347_3_0_0|       pointer|
|v347_3_0_0_read            |  out|    1|     ap_fifo|    v347_3_0_0|       pointer|
|v347_3_0_1_dout            |   in|   32|     ap_fifo|    v347_3_0_1|       pointer|
|v347_3_0_1_num_data_valid  |   in|   11|     ap_fifo|    v347_3_0_1|       pointer|
|v347_3_0_1_fifo_cap        |   in|   11|     ap_fifo|    v347_3_0_1|       pointer|
|v347_3_0_1_empty_n         |   in|    1|     ap_fifo|    v347_3_0_1|       pointer|
|v347_3_0_1_read            |  out|    1|     ap_fifo|    v347_3_0_1|       pointer|
|v347_3_1_0_dout            |   in|   32|     ap_fifo|    v347_3_1_0|       pointer|
|v347_3_1_0_num_data_valid  |   in|   11|     ap_fifo|    v347_3_1_0|       pointer|
|v347_3_1_0_fifo_cap        |   in|   11|     ap_fifo|    v347_3_1_0|       pointer|
|v347_3_1_0_empty_n         |   in|    1|     ap_fifo|    v347_3_1_0|       pointer|
|v347_3_1_0_read            |  out|    1|     ap_fifo|    v347_3_1_0|       pointer|
|v347_3_1_1_dout            |   in|   32|     ap_fifo|    v347_3_1_1|       pointer|
|v347_3_1_1_num_data_valid  |   in|   11|     ap_fifo|    v347_3_1_1|       pointer|
|v347_3_1_1_fifo_cap        |   in|   11|     ap_fifo|    v347_3_1_1|       pointer|
|v347_3_1_1_empty_n         |   in|    1|     ap_fifo|    v347_3_1_1|       pointer|
|v347_3_1_1_read            |  out|    1|     ap_fifo|    v347_3_1_1|       pointer|
|v347_4_0_0_dout            |   in|   32|     ap_fifo|    v347_4_0_0|       pointer|
|v347_4_0_0_num_data_valid  |   in|   11|     ap_fifo|    v347_4_0_0|       pointer|
|v347_4_0_0_fifo_cap        |   in|   11|     ap_fifo|    v347_4_0_0|       pointer|
|v347_4_0_0_empty_n         |   in|    1|     ap_fifo|    v347_4_0_0|       pointer|
|v347_4_0_0_read            |  out|    1|     ap_fifo|    v347_4_0_0|       pointer|
|v347_4_0_1_dout            |   in|   32|     ap_fifo|    v347_4_0_1|       pointer|
|v347_4_0_1_num_data_valid  |   in|   11|     ap_fifo|    v347_4_0_1|       pointer|
|v347_4_0_1_fifo_cap        |   in|   11|     ap_fifo|    v347_4_0_1|       pointer|
|v347_4_0_1_empty_n         |   in|    1|     ap_fifo|    v347_4_0_1|       pointer|
|v347_4_0_1_read            |  out|    1|     ap_fifo|    v347_4_0_1|       pointer|
|v347_4_1_0_dout            |   in|   32|     ap_fifo|    v347_4_1_0|       pointer|
|v347_4_1_0_num_data_valid  |   in|   11|     ap_fifo|    v347_4_1_0|       pointer|
|v347_4_1_0_fifo_cap        |   in|   11|     ap_fifo|    v347_4_1_0|       pointer|
|v347_4_1_0_empty_n         |   in|    1|     ap_fifo|    v347_4_1_0|       pointer|
|v347_4_1_0_read            |  out|    1|     ap_fifo|    v347_4_1_0|       pointer|
|v347_4_1_1_dout            |   in|   32|     ap_fifo|    v347_4_1_1|       pointer|
|v347_4_1_1_num_data_valid  |   in|   11|     ap_fifo|    v347_4_1_1|       pointer|
|v347_4_1_1_fifo_cap        |   in|   11|     ap_fifo|    v347_4_1_1|       pointer|
|v347_4_1_1_empty_n         |   in|    1|     ap_fifo|    v347_4_1_1|       pointer|
|v347_4_1_1_read            |  out|    1|     ap_fifo|    v347_4_1_1|       pointer|
|v347_5_0_0_dout            |   in|   32|     ap_fifo|    v347_5_0_0|       pointer|
|v347_5_0_0_num_data_valid  |   in|   11|     ap_fifo|    v347_5_0_0|       pointer|
|v347_5_0_0_fifo_cap        |   in|   11|     ap_fifo|    v347_5_0_0|       pointer|
|v347_5_0_0_empty_n         |   in|    1|     ap_fifo|    v347_5_0_0|       pointer|
|v347_5_0_0_read            |  out|    1|     ap_fifo|    v347_5_0_0|       pointer|
|v347_5_0_1_dout            |   in|   32|     ap_fifo|    v347_5_0_1|       pointer|
|v347_5_0_1_num_data_valid  |   in|   11|     ap_fifo|    v347_5_0_1|       pointer|
|v347_5_0_1_fifo_cap        |   in|   11|     ap_fifo|    v347_5_0_1|       pointer|
|v347_5_0_1_empty_n         |   in|    1|     ap_fifo|    v347_5_0_1|       pointer|
|v347_5_0_1_read            |  out|    1|     ap_fifo|    v347_5_0_1|       pointer|
|v347_5_1_0_dout            |   in|   32|     ap_fifo|    v347_5_1_0|       pointer|
|v347_5_1_0_num_data_valid  |   in|   11|     ap_fifo|    v347_5_1_0|       pointer|
|v347_5_1_0_fifo_cap        |   in|   11|     ap_fifo|    v347_5_1_0|       pointer|
|v347_5_1_0_empty_n         |   in|    1|     ap_fifo|    v347_5_1_0|       pointer|
|v347_5_1_0_read            |  out|    1|     ap_fifo|    v347_5_1_0|       pointer|
|v347_5_1_1_dout            |   in|   32|     ap_fifo|    v347_5_1_1|       pointer|
|v347_5_1_1_num_data_valid  |   in|   11|     ap_fifo|    v347_5_1_1|       pointer|
|v347_5_1_1_fifo_cap        |   in|   11|     ap_fifo|    v347_5_1_1|       pointer|
|v347_5_1_1_empty_n         |   in|    1|     ap_fifo|    v347_5_1_1|       pointer|
|v347_5_1_1_read            |  out|    1|     ap_fifo|    v347_5_1_1|       pointer|
|v347_6_0_0_dout            |   in|   32|     ap_fifo|    v347_6_0_0|       pointer|
|v347_6_0_0_num_data_valid  |   in|   11|     ap_fifo|    v347_6_0_0|       pointer|
|v347_6_0_0_fifo_cap        |   in|   11|     ap_fifo|    v347_6_0_0|       pointer|
|v347_6_0_0_empty_n         |   in|    1|     ap_fifo|    v347_6_0_0|       pointer|
|v347_6_0_0_read            |  out|    1|     ap_fifo|    v347_6_0_0|       pointer|
|v347_6_0_1_dout            |   in|   32|     ap_fifo|    v347_6_0_1|       pointer|
|v347_6_0_1_num_data_valid  |   in|   11|     ap_fifo|    v347_6_0_1|       pointer|
|v347_6_0_1_fifo_cap        |   in|   11|     ap_fifo|    v347_6_0_1|       pointer|
|v347_6_0_1_empty_n         |   in|    1|     ap_fifo|    v347_6_0_1|       pointer|
|v347_6_0_1_read            |  out|    1|     ap_fifo|    v347_6_0_1|       pointer|
|v347_6_1_0_dout            |   in|   32|     ap_fifo|    v347_6_1_0|       pointer|
|v347_6_1_0_num_data_valid  |   in|   11|     ap_fifo|    v347_6_1_0|       pointer|
|v347_6_1_0_fifo_cap        |   in|   11|     ap_fifo|    v347_6_1_0|       pointer|
|v347_6_1_0_empty_n         |   in|    1|     ap_fifo|    v347_6_1_0|       pointer|
|v347_6_1_0_read            |  out|    1|     ap_fifo|    v347_6_1_0|       pointer|
|v347_6_1_1_dout            |   in|   32|     ap_fifo|    v347_6_1_1|       pointer|
|v347_6_1_1_num_data_valid  |   in|   11|     ap_fifo|    v347_6_1_1|       pointer|
|v347_6_1_1_fifo_cap        |   in|   11|     ap_fifo|    v347_6_1_1|       pointer|
|v347_6_1_1_empty_n         |   in|    1|     ap_fifo|    v347_6_1_1|       pointer|
|v347_6_1_1_read            |  out|    1|     ap_fifo|    v347_6_1_1|       pointer|
|v347_7_0_0_dout            |   in|   32|     ap_fifo|    v347_7_0_0|       pointer|
|v347_7_0_0_num_data_valid  |   in|   11|     ap_fifo|    v347_7_0_0|       pointer|
|v347_7_0_0_fifo_cap        |   in|   11|     ap_fifo|    v347_7_0_0|       pointer|
|v347_7_0_0_empty_n         |   in|    1|     ap_fifo|    v347_7_0_0|       pointer|
|v347_7_0_0_read            |  out|    1|     ap_fifo|    v347_7_0_0|       pointer|
|v347_7_0_1_dout            |   in|   32|     ap_fifo|    v347_7_0_1|       pointer|
|v347_7_0_1_num_data_valid  |   in|   11|     ap_fifo|    v347_7_0_1|       pointer|
|v347_7_0_1_fifo_cap        |   in|   11|     ap_fifo|    v347_7_0_1|       pointer|
|v347_7_0_1_empty_n         |   in|    1|     ap_fifo|    v347_7_0_1|       pointer|
|v347_7_0_1_read            |  out|    1|     ap_fifo|    v347_7_0_1|       pointer|
|v347_7_1_0_dout            |   in|   32|     ap_fifo|    v347_7_1_0|       pointer|
|v347_7_1_0_num_data_valid  |   in|   11|     ap_fifo|    v347_7_1_0|       pointer|
|v347_7_1_0_fifo_cap        |   in|   11|     ap_fifo|    v347_7_1_0|       pointer|
|v347_7_1_0_empty_n         |   in|    1|     ap_fifo|    v347_7_1_0|       pointer|
|v347_7_1_0_read            |  out|    1|     ap_fifo|    v347_7_1_0|       pointer|
|v347_7_1_1_dout            |   in|   32|     ap_fifo|    v347_7_1_1|       pointer|
|v347_7_1_1_num_data_valid  |   in|   11|     ap_fifo|    v347_7_1_1|       pointer|
|v347_7_1_1_fifo_cap        |   in|   11|     ap_fifo|    v347_7_1_1|       pointer|
|v347_7_1_1_empty_n         |   in|    1|     ap_fifo|    v347_7_1_1|       pointer|
|v347_7_1_1_read            |  out|    1|     ap_fifo|    v347_7_1_1|       pointer|
|v345_0_0_din               |  out|   32|     ap_fifo|      v345_0_0|       pointer|
|v345_0_0_num_data_valid    |   in|    6|     ap_fifo|      v345_0_0|       pointer|
|v345_0_0_fifo_cap          |   in|    6|     ap_fifo|      v345_0_0|       pointer|
|v345_0_0_full_n            |   in|    1|     ap_fifo|      v345_0_0|       pointer|
|v345_0_0_write             |  out|    1|     ap_fifo|      v345_0_0|       pointer|
|v345_0_1_din               |  out|   32|     ap_fifo|      v345_0_1|       pointer|
|v345_0_1_num_data_valid    |   in|    6|     ap_fifo|      v345_0_1|       pointer|
|v345_0_1_fifo_cap          |   in|    6|     ap_fifo|      v345_0_1|       pointer|
|v345_0_1_full_n            |   in|    1|     ap_fifo|      v345_0_1|       pointer|
|v345_0_1_write             |  out|    1|     ap_fifo|      v345_0_1|       pointer|
|v345_1_0_din               |  out|   32|     ap_fifo|      v345_1_0|       pointer|
|v345_1_0_num_data_valid    |   in|    6|     ap_fifo|      v345_1_0|       pointer|
|v345_1_0_fifo_cap          |   in|    6|     ap_fifo|      v345_1_0|       pointer|
|v345_1_0_full_n            |   in|    1|     ap_fifo|      v345_1_0|       pointer|
|v345_1_0_write             |  out|    1|     ap_fifo|      v345_1_0|       pointer|
|v345_1_1_din               |  out|   32|     ap_fifo|      v345_1_1|       pointer|
|v345_1_1_num_data_valid    |   in|    6|     ap_fifo|      v345_1_1|       pointer|
|v345_1_1_fifo_cap          |   in|    6|     ap_fifo|      v345_1_1|       pointer|
|v345_1_1_full_n            |   in|    1|     ap_fifo|      v345_1_1|       pointer|
|v345_1_1_write             |  out|    1|     ap_fifo|      v345_1_1|       pointer|
|v345_2_0_din               |  out|   32|     ap_fifo|      v345_2_0|       pointer|
|v345_2_0_num_data_valid    |   in|    6|     ap_fifo|      v345_2_0|       pointer|
|v345_2_0_fifo_cap          |   in|    6|     ap_fifo|      v345_2_0|       pointer|
|v345_2_0_full_n            |   in|    1|     ap_fifo|      v345_2_0|       pointer|
|v345_2_0_write             |  out|    1|     ap_fifo|      v345_2_0|       pointer|
|v345_2_1_din               |  out|   32|     ap_fifo|      v345_2_1|       pointer|
|v345_2_1_num_data_valid    |   in|    6|     ap_fifo|      v345_2_1|       pointer|
|v345_2_1_fifo_cap          |   in|    6|     ap_fifo|      v345_2_1|       pointer|
|v345_2_1_full_n            |   in|    1|     ap_fifo|      v345_2_1|       pointer|
|v345_2_1_write             |  out|    1|     ap_fifo|      v345_2_1|       pointer|
|v345_3_0_din               |  out|   32|     ap_fifo|      v345_3_0|       pointer|
|v345_3_0_num_data_valid    |   in|    6|     ap_fifo|      v345_3_0|       pointer|
|v345_3_0_fifo_cap          |   in|    6|     ap_fifo|      v345_3_0|       pointer|
|v345_3_0_full_n            |   in|    1|     ap_fifo|      v345_3_0|       pointer|
|v345_3_0_write             |  out|    1|     ap_fifo|      v345_3_0|       pointer|
|v345_3_1_din               |  out|   32|     ap_fifo|      v345_3_1|       pointer|
|v345_3_1_num_data_valid    |   in|    6|     ap_fifo|      v345_3_1|       pointer|
|v345_3_1_fifo_cap          |   in|    6|     ap_fifo|      v345_3_1|       pointer|
|v345_3_1_full_n            |   in|    1|     ap_fifo|      v345_3_1|       pointer|
|v345_3_1_write             |  out|    1|     ap_fifo|      v345_3_1|       pointer|
|v345_4_0_din               |  out|   32|     ap_fifo|      v345_4_0|       pointer|
|v345_4_0_num_data_valid    |   in|    6|     ap_fifo|      v345_4_0|       pointer|
|v345_4_0_fifo_cap          |   in|    6|     ap_fifo|      v345_4_0|       pointer|
|v345_4_0_full_n            |   in|    1|     ap_fifo|      v345_4_0|       pointer|
|v345_4_0_write             |  out|    1|     ap_fifo|      v345_4_0|       pointer|
|v345_4_1_din               |  out|   32|     ap_fifo|      v345_4_1|       pointer|
|v345_4_1_num_data_valid    |   in|    6|     ap_fifo|      v345_4_1|       pointer|
|v345_4_1_fifo_cap          |   in|    6|     ap_fifo|      v345_4_1|       pointer|
|v345_4_1_full_n            |   in|    1|     ap_fifo|      v345_4_1|       pointer|
|v345_4_1_write             |  out|    1|     ap_fifo|      v345_4_1|       pointer|
|v345_5_0_din               |  out|   32|     ap_fifo|      v345_5_0|       pointer|
|v345_5_0_num_data_valid    |   in|    6|     ap_fifo|      v345_5_0|       pointer|
|v345_5_0_fifo_cap          |   in|    6|     ap_fifo|      v345_5_0|       pointer|
|v345_5_0_full_n            |   in|    1|     ap_fifo|      v345_5_0|       pointer|
|v345_5_0_write             |  out|    1|     ap_fifo|      v345_5_0|       pointer|
|v345_5_1_din               |  out|   32|     ap_fifo|      v345_5_1|       pointer|
|v345_5_1_num_data_valid    |   in|    6|     ap_fifo|      v345_5_1|       pointer|
|v345_5_1_fifo_cap          |   in|    6|     ap_fifo|      v345_5_1|       pointer|
|v345_5_1_full_n            |   in|    1|     ap_fifo|      v345_5_1|       pointer|
|v345_5_1_write             |  out|    1|     ap_fifo|      v345_5_1|       pointer|
|v345_6_0_din               |  out|   32|     ap_fifo|      v345_6_0|       pointer|
|v345_6_0_num_data_valid    |   in|    6|     ap_fifo|      v345_6_0|       pointer|
|v345_6_0_fifo_cap          |   in|    6|     ap_fifo|      v345_6_0|       pointer|
|v345_6_0_full_n            |   in|    1|     ap_fifo|      v345_6_0|       pointer|
|v345_6_0_write             |  out|    1|     ap_fifo|      v345_6_0|       pointer|
|v345_6_1_din               |  out|   32|     ap_fifo|      v345_6_1|       pointer|
|v345_6_1_num_data_valid    |   in|    6|     ap_fifo|      v345_6_1|       pointer|
|v345_6_1_fifo_cap          |   in|    6|     ap_fifo|      v345_6_1|       pointer|
|v345_6_1_full_n            |   in|    1|     ap_fifo|      v345_6_1|       pointer|
|v345_6_1_write             |  out|    1|     ap_fifo|      v345_6_1|       pointer|
|v345_7_0_din               |  out|   32|     ap_fifo|      v345_7_0|       pointer|
|v345_7_0_num_data_valid    |   in|    6|     ap_fifo|      v345_7_0|       pointer|
|v345_7_0_fifo_cap          |   in|    6|     ap_fifo|      v345_7_0|       pointer|
|v345_7_0_full_n            |   in|    1|     ap_fifo|      v345_7_0|       pointer|
|v345_7_0_write             |  out|    1|     ap_fifo|      v345_7_0|       pointer|
|v345_7_1_din               |  out|   32|     ap_fifo|      v345_7_1|       pointer|
|v345_7_1_num_data_valid    |   in|    6|     ap_fifo|      v345_7_1|       pointer|
|v345_7_1_fifo_cap          |   in|    6|     ap_fifo|      v345_7_1|       pointer|
|v345_7_1_full_n            |   in|    1|     ap_fifo|      v345_7_1|       pointer|
|v345_7_1_write             |  out|    1|     ap_fifo|      v345_7_1|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

