

================================================================
== Vitis HLS Report for 'from_mont_2'
================================================================
* Date:           Tue May 20 14:37:24 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      469|      729|  4.690 us|  7.290 us|  469|  729|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                |                                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_from_mont_2_Pipeline_1_fu_32                |from_mont_2_Pipeline_1                |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_mp_mul_144_fu_38                            |mp_mul_144                            |      212|      310|  2.120 us|  3.100 us|  212|  310|                                              no|
        |grp_rdc_mont_4_fu_49                            |rdc_mont_4                            |      190|      352|  1.900 us|  3.520 us|  190|  352|                                              no|
        |grp_from_mont_2_Pipeline_VITIS_LOOP_91_1_fu_58  |from_mont_2_Pipeline_VITIS_LOOP_91_1  |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_from_mont_2_Pipeline_VITIS_LOOP_97_2_fu_67  |from_mont_2_Pipeline_VITIS_LOOP_97_2  |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   32|    8390|  10634|    -|
|Memory           |        2|    -|      64|      8|    0|
|Multiplexer      |        -|    -|       0|    207|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   32|    8469|  10849|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   14|       7|     20|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |grp_from_mont_2_Pipeline_1_fu_32                |from_mont_2_Pipeline_1                |        0|   0|     7|    54|    0|
    |grp_from_mont_2_Pipeline_VITIS_LOOP_91_1_fu_58  |from_mont_2_Pipeline_VITIS_LOOP_91_1  |        0|   0|   377|   771|    0|
    |grp_from_mont_2_Pipeline_VITIS_LOOP_97_2_fu_67  |from_mont_2_Pipeline_VITIS_LOOP_97_2  |        0|   0|   504|   826|    0|
    |grp_mp_mul_144_fu_38                            |mp_mul_144                            |        0|  16|  3332|  3499|    0|
    |grp_rdc_mont_4_fu_49                            |rdc_mont_4                            |        0|  16|  4170|  5484|    0|
    +------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                      |        0|  32|  8390| 10634|    0|
    +------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |temp_U  |fpsqr503_mont_1_temp_RAM_AUTO_1R1W  |        2|   0|   0|    0|    16|   64|     1|         1024|
    |one_U   |from_mont_2_one_ROM_AUTO_1R         |        0|  64|   8|    0|     8|   64|     1|          512|
    +--------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                                    |        2|  64|   8|    0|    24|  128|     2|         1536|
    +--------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  59|         11|    1|         11|
    |t_i_address0   |  20|          4|    4|         16|
    |t_i_ce0        |  20|          4|    1|          4|
    |t_i_d0         |  20|          4|   64|        256|
    |t_i_we0        |  20|          4|    1|          4|
    |temp_address0  |  20|          4|    4|         16|
    |temp_ce0       |  20|          4|    1|          4|
    |temp_d0        |  14|          3|   64|        192|
    |temp_we0       |  14|          3|    1|          3|
    +---------------+----+-----------+-----+-----------+
    |Total          | 207|         41|  141|        506|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |  10|   0|   10|          0|
    |grp_from_mont_2_Pipeline_1_fu_32_ap_start_reg                |   1|   0|    1|          0|
    |grp_from_mont_2_Pipeline_VITIS_LOOP_91_1_fu_58_ap_start_reg  |   1|   0|    1|          0|
    |grp_from_mont_2_Pipeline_VITIS_LOOP_97_2_fu_67_ap_start_reg  |   1|   0|    1|          0|
    |grp_mp_mul_144_fu_38_ap_start_reg                            |   1|   0|    1|          0|
    |grp_rdc_mont_4_fu_49_ap_start_reg                            |   1|   0|    1|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  15|   0|   15|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|   from_mont.2|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|   from_mont.2|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|   from_mont.2|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|   from_mont.2|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|   from_mont.2|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|   from_mont.2|  return value|
|ma_address0   |  out|    4|   ap_memory|            ma|         array|
|ma_ce0        |  out|    1|   ap_memory|            ma|         array|
|ma_q0         |   in|   64|   ap_memory|            ma|         array|
|t_i_address0  |  out|    4|   ap_memory|           t_i|         array|
|t_i_ce0       |  out|    1|   ap_memory|           t_i|         array|
|t_i_we0       |  out|    1|   ap_memory|           t_i|         array|
|t_i_d0        |  out|   64|   ap_memory|           t_i|         array|
|t_i_q0        |   in|   64|   ap_memory|           t_i|         array|
+--------------+-----+-----+------------+--------------+--------------+

