// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way(in=load,sel=address[9..11],a=r1,b=r2,c=r3,d=r4,e=r5,f=r6,g=r7,h=r8);
    RAM512(in=in,address=address[0..8],load=r1,out=x1);
RAM512(in=in,address=address[0..8],load=r2,out=x2);
RAM512(in=in,address=address[0..8],load=r3,out=x3);
RAM512(in=in,address=address[0..8],load=r4,out=x4);
RAM512(in=in,address=address[0..8],load=r5,out=x5);
RAM512(in=in,address=address[0..8],load=r6,out=x6);
RAM512(in=in,address=address[0..8],load=r7,out=x7);
RAM512(in=in,address=address[0..8],load=r8,out=x8);

Mux8Way16(a=x1,b=x2,c=x3,d=x4,e=x5,f=x6,g=x7,h=x8,sel=address[9..11],out=out);	
}