Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Nov 21 17:09:03 2017
| Host         : LAPTOP-QUI0SV4S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file huffman_system_sdk_wrapper_timing_summary_routed.rpt -rpx huffman_system_sdk_wrapper_timing_summary_routed.rpx
| Design       : huffman_system_sdk_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.148        0.000                      0                18703        0.047        0.000                      0                18703        3.750        0.000                       0                  6960  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.148        0.000                      0                18703        0.047        0.000                      0                18703        3.750        0.000                       0                  6960  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg11_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 1.450ns (15.311%)  route 8.020ns (84.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        1.737     3.031    huffman_system_sdk_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=135, routed)         8.020    12.501    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_wdata[1]
    SLICE_X62Y39         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        1.554    12.733    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y39         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg11_reg[1]/C
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X62Y39         FDRE (Setup_fdre_C_D)       -0.045    12.649    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg11_reg[1]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -12.501    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg13_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.215ns  (logic 1.450ns (15.735%)  route 7.765ns (84.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        1.737     3.031    huffman_system_sdk_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[10])
                                                      1.450     4.481 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[10]
                         net (fo=135, routed)         7.765    12.246    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_wdata[10]
    SLICE_X76Y42         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg13_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        1.560    12.740    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y42         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg13_reg[10]/C
                         clock pessimism              0.115    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X76Y42         FDRE (Setup_fdre_C_D)       -0.103    12.597    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg13_reg[10]
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg63_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 1.450ns (15.719%)  route 7.774ns (84.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        1.737     3.031    huffman_system_sdk_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=135, routed)         7.774    12.255    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_wdata[1]
    SLICE_X63Y37         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg63_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        1.552    12.731    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y37         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg63_reg[1]/C
                         clock pessimism              0.115    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X63Y37         FDRE (Setup_fdre_C_D)       -0.067    12.625    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg63_reg[1]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg55_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 1.450ns (15.777%)  route 7.741ns (84.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        1.737     3.031    huffman_system_sdk_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=135, routed)         7.741    12.222    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_wdata[1]
    SLICE_X67Y37         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg55_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        1.553    12.733    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y37         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg55_reg[1]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X67Y37         FDRE (Setup_fdre_C_D)       -0.093    12.600    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg55_reg[1]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                         -12.222    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg87_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.189ns  (logic 1.450ns (15.779%)  route 7.739ns (84.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        1.737     3.031    huffman_system_sdk_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=135, routed)         7.739    12.220    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_wdata[1]
    SLICE_X75Y30         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg87_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        1.548    12.727    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y30         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg87_reg[1]/C
                         clock pessimism              0.115    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X75Y30         FDRE (Setup_fdre_C_D)       -0.081    12.607    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg87_reg[1]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                         -12.220    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg8_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 1.450ns (15.790%)  route 7.733ns (84.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        1.737     3.031    huffman_system_sdk_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=135, routed)         7.733    12.214    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_wdata[1]
    SLICE_X64Y38         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        1.554    12.733    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y38         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg8_reg[1]/C
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X64Y38         FDRE (Setup_fdre_C_D)       -0.081    12.613    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg8_reg[1]
  -------------------------------------------------------------------
                         required time                         12.613    
                         arrival time                         -12.214    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 1.450ns (15.793%)  route 7.731ns (84.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        1.737     3.031    huffman_system_sdk_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=135, routed)         7.731    12.212    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_wdata[1]
    SLICE_X66Y39         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        1.555    12.734    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y39         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg10_reg[1]/C
                         clock pessimism              0.115    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X66Y39         FDRE (Setup_fdre_C_D)       -0.031    12.664    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg10_reg[1]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -12.212    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg11_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 1.450ns (15.987%)  route 7.620ns (84.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        1.737     3.031    huffman_system_sdk_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.450     4.481 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=135, routed)         7.620    12.101    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_wdata[12]
    SLICE_X74Y42         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg11_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        1.558    12.738    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X74Y42         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg11_reg[12]/C
                         clock pessimism              0.115    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X74Y42         FDRE (Setup_fdre_C_D)       -0.109    12.589    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg11_reg[12]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg14_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 1.450ns (15.982%)  route 7.623ns (84.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        1.737     3.031    huffman_system_sdk_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[11])
                                                      1.450     4.481 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[11]
                         net (fo=135, routed)         7.623    12.104    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_wdata[11]
    SLICE_X75Y42         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg14_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        1.558    12.738    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y42         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg14_reg[11]/C
                         clock pessimism              0.115    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X75Y42         FDRE (Setup_fdre_C_D)       -0.105    12.593    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg14_reg[11]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                         -12.104    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg16_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.117ns  (logic 1.450ns (15.905%)  route 7.667ns (84.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        1.737     3.031    huffman_system_sdk_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.481 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=135, routed)         7.667    12.147    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X70Y36         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg16_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        1.553    12.733    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X70Y36         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg16_reg[6]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X70Y36         FDRE (Setup_fdre_C_D)       -0.043    12.650    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg16_reg[6]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                         -12.147    
  -------------------------------------------------------------------
                         slack                                  0.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg118_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_9_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.229%)  route 0.238ns (62.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        0.560     0.896    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y41         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg118_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg118_reg[8]/Q
                         net (fo=2, routed)           0.238     1.274    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/slv_reg118_reg[8][8]
    SLICE_X52Y41         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_9_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        0.824     1.190    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/s00_axi_aclk
    SLICE_X52Y41         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_9_reg[8]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X52Y41         FDRE (Hold_fdre_C_D)         0.072     1.227    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_9_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg127_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.112%)  route 0.239ns (62.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        0.560     0.896    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y40         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg127_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg127_reg[8]/Q
                         net (fo=2, routed)           0.239     1.275    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/slv_reg127_reg[8][8]
    SLICE_X52Y42         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        0.824     1.190    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/s00_axi_aclk
    SLICE_X52Y42         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_reg[8]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X52Y42         FDRE (Hold_fdre_C_D)         0.071     1.226    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_last_bit_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.226ns (55.499%)  route 0.181ns (44.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        0.584     0.920    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y47         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.128     1.048 r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg2_reg[7]/Q
                         net (fo=2, routed)           0.181     1.229    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_fsm/slv_reg2_reg[8][7]
    SLICE_X59Y50         LUT4 (Prop_lut4_I2_O)        0.098     1.327 r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_fsm/RG_jpeg_in_r_last_bit[7]_i_1/O
                         net (fo=1, routed)           0.000     1.327    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/slv_reg2_reg[8][7]
    SLICE_X59Y50         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_last_bit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        0.848     1.214    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/s00_axi_aclk
    SLICE_X59Y50         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_last_bit_reg[7]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.092     1.276    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_last_bit_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg106_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_21_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.810%)  route 0.232ns (62.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        0.561     0.897    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y42         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg106_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg106_reg[8]/Q
                         net (fo=2, routed)           0.232     1.269    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/slv_reg106_reg[8][8]
    SLICE_X50Y41         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_21_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        0.824     1.190    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/s00_axi_aclk
    SLICE_X50Y41         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_21_reg[8]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X50Y41         FDRE (Hold_fdre_C_D)         0.063     1.218    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_21_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg107_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_20_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.627%)  route 0.224ns (61.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        0.561     0.897    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y42         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg107_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg107_reg[8]/Q
                         net (fo=2, routed)           0.224     1.262    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/slv_reg107_reg[8][8]
    SLICE_X50Y40         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_20_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        0.824     1.190    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/s00_axi_aclk
    SLICE_X50Y40         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_20_reg[8]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X50Y40         FDRE (Hold_fdre_C_D)         0.052     1.207    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_20_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg105_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_22_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.462%)  route 0.235ns (62.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        0.561     0.897    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y41         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg105_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg105_reg[8]/Q
                         net (fo=2, routed)           0.235     1.273    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/slv_reg105_reg[8][8]
    SLICE_X50Y40         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_22_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        0.824     1.190    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/s00_axi_aclk
    SLICE_X50Y40         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_22_reg[8]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X50Y40         FDRE (Hold_fdre_C_D)         0.063     1.218    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_22_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg101_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_26_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.352%)  route 0.223ns (57.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        0.562     0.898    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y43         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg101_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg101_reg[8]/Q
                         net (fo=2, routed)           0.223     1.285    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/slv_reg101_reg[8][8]
    SLICE_X51Y40         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_26_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        0.824     1.190    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/s00_axi_aclk
    SLICE_X51Y40         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_26_reg[8]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X51Y40         FDRE (Hold_fdre_C_D)         0.072     1.227    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_26_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_last_bit_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.715%)  route 0.271ns (59.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        0.585     0.921    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y44         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q
                         net (fo=2, routed)           0.271     1.332    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_fsm/slv_reg2_reg[8][8]
    SLICE_X58Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.377 r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_fsm/RG_jpeg_in_r_last_bit[8]_i_2/O
                         net (fo=1, routed)           0.000     1.377    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/slv_reg2_reg[8][8]
    SLICE_X58Y50         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_last_bit_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        0.848     1.214    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/s00_axi_aclk
    SLICE_X58Y50         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_last_bit_reg[8]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.121     1.305    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_last_bit_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg44_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_83_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.059%)  route 0.261ns (64.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        0.563     0.899    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y47         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg44_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/slv_reg44_reg[8]/Q
                         net (fo=2, routed)           0.261     1.301    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_in_a43[8]
    SLICE_X52Y42         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_83_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        0.824     1.190    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/s00_axi_aclk
    SLICE_X52Y42         FDRE                                         r  huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_83_reg[8]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X52Y42         FDRE (Hold_fdre_C_D)         0.072     1.227    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_83_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 huffman_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            huffman_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        0.574     0.910    huffman_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X26Y99         FDRE                                         r  huffman_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  huffman_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.113     1.187    huffman_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y98         SRLC32E                                      r  huffman_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    huffman_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6960, routed)        0.844     1.210    huffman_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y98         SRLC32E                                      r  huffman_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    huffman_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { huffman_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y12    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB9W128_sub_1/MEMB9W128_r_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y12    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB9W128_sub_1/MEMB9W128_r_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  huffman_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y92    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/axi_araddr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y87    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y88    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y87    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y87    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y66    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y66    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__3/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/encode_output/INST_MEM_encode_output_subD_1/encode_output_r_reg_0_7_28_28/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/encode_output/INST_MEM_encode_output_subD_1/encode_output_r_reg_0_7_28_28/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/encode_output/INST_MEM_encode_output_subD_1/encode_output_r_reg_0_7_29_29/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/encode_output/INST_MEM_encode_output_subD_1/encode_output_r_reg_0_7_29_29/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/encode_output/INST_MEM_encode_output_subD_1/encode_output_r_reg_0_7_2_2/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/encode_output/INST_MEM_encode_output_subD_1/encode_output_r_reg_0_7_2_2/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/encode_output/INST_MEM_encode_output_subD_1/encode_output_r_reg_0_7_30_30/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/encode_output/INST_MEM_encode_output_subD_1/encode_output_r_reg_0_7_30_30/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y67    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/encode_output/INST_MEM_encode_output_subD_1/encode_output_r_reg_0_7_31_31/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y67    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/encode_output/INST_MEM_encode_output_subD_1/encode_output_r_reg_0_7_31_31/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y72    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/encode_output/INST_MEM_encode_output_subD_1/encode_output_r_reg_0_7_21_21/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y72    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/encode_output/INST_MEM_encode_output_subD_1/encode_output_r_reg_0_7_22_22/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y72    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/encode_output/INST_MEM_encode_output_subD_1/encode_output_r_reg_0_7_22_22/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y72    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/encode_output/INST_MEM_encode_output_subD_1/encode_output_r_reg_0_7_23_23/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y72    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/encode_output/INST_MEM_encode_output_subD_1/encode_output_r_reg_0_7_23_23/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/encode_output/INST_MEM_encode_output_subD_1/encode_output_r_reg_0_7_39_39/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/encode_output/INST_MEM_encode_output_subD_1/encode_output_r_reg_0_7_39_39/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/encode_output/INST_MEM_encode_output_subD_1/encode_output_r_reg_0_7_3_3/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/encode_output/INST_MEM_encode_output_subD_1/encode_output_r_reg_0_7_3_3/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64    huffman_system_sdk_i/HUFFMAN_REV2_IP_0/inst/HUFFMAN_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/encode_output/INST_MEM_encode_output_subD_1/encode_output_r_reg_0_7_40_40/DP/CLK



