// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingConvolution_3 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_pp0_stage1 = 4'd4;
parameter    ap_ST_fsm_state7 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [255:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
output  [255:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg in_V_V_read;
reg[255:0] out_V_V_din;
reg out_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    in_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] tmp_reg_893;
reg   [0:0] tmp_s_reg_902;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] or_cond_reg_932;
reg    out_V_V_blk_n;
reg   [0:0] tmp_s_reg_902_pp0_iter1_reg;
reg   [0:0] icmp1_reg_906;
reg   [0:0] icmp1_reg_906_pp0_iter1_reg;
reg    ap_enable_reg_pp0_iter2;
reg   [4:0] i_reg_393;
wire   [31:0] grp_fu_441_p2;
reg   [31:0] reg_467;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op170_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
reg    ap_predicate_op230_write_state6;
reg    ap_block_state6_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] tmp_fu_541_p2;
wire   [0:0] tmp_s_fu_553_p2;
wire   [0:0] or_cond_fu_631_p2;
reg   [31:0] reg_471;
reg    ap_predicate_op110_read_state3;
reg    ap_predicate_op128_read_state3;
reg    ap_block_state3_pp0_stage1_iter0;
reg    ap_predicate_op208_write_state5;
reg    ap_block_state5_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg   [255:0] reg_475;
wire   [31:0] grp_fu_456_p2;
reg   [31:0] reg_487;
wire   [0:0] grp_fu_491_p2;
wire   [4:0] i_s_fu_547_p2;
reg   [4:0] i_s_reg_897;
wire   [0:0] icmp1_fu_572_p2;
wire   [1:0] tmp_1368_fu_584_p1;
reg   [1:0] tmp_1368_reg_910;
wire   [31:0] k_y_7_fu_588_p2;
reg   [31:0] k_y_7_reg_915;
wire   [31:0] current_line_in_bloc_fu_594_p2;
reg   [31:0] current_line_in_bloc_reg_921;
wire   [31:0] k_x_7_fu_600_p2;
reg   [31:0] k_x_7_reg_926;
reg   [0:0] or_cond_reg_932_pp0_iter1_reg;
wire   [31:0] counter_internal_blo_6_fu_640_p2;
reg   [31:0] counter_internal_blo_6_reg_936;
wire   [63:0] tmp_179_fu_646_p1;
reg   [63:0] tmp_179_reg_942;
wire   [0:0] tmp_180_fu_653_p2;
reg   [0:0] tmp_180_reg_970;
wire   [0:0] tmp_182_fu_662_p2;
reg   [0:0] tmp_182_reg_974;
wire   [0:0] tmp_184_fu_677_p2;
reg   [0:0] tmp_184_reg_978;
wire   [31:0] p_ofm_y_5_fu_711_p3;
reg   [31:0] p_ofm_y_5_reg_982;
reg   [0:0] tmp_190_reg_987;
reg   [0:0] tmp_181_reg_991;
wire   [1:0] tmp_178_fu_762_p2;
reg   [1:0] tmp_178_reg_995;
wire   [255:0] inputBuf_0_0_V_q0;
reg   [255:0] inputBuf_0_0_V_loa_reg_1001;
wire   [255:0] inputBuf_1_0_V_q0;
reg   [255:0] inputBuf_1_0_V_loa_reg_1006;
wire   [255:0] inputBuf_2_0_V_q0;
reg   [255:0] inputBuf_2_0_V_loa_reg_1011;
wire   [255:0] inputBuf_3_0_V_q0;
reg   [255:0] inputBuf_3_0_V_loa_reg_1016;
wire   [1:0] tmp_1371_fu_786_p1;
reg   [1:0] tmp_1371_reg_1041;
reg   [1:0] inputBuf_0_1_V_add_6_reg_1045;
reg   [1:0] inputBuf_1_1_V_add_6_reg_1050;
reg   [1:0] inputBuf_2_1_V_add_6_reg_1055;
reg   [1:0] inputBuf_3_1_V_add_6_reg_1060;
wire   [1:0] tmp_1366_fu_802_p1;
reg   [1:0] tmp_1366_reg_1065;
reg   [1:0] inputBuf_0_1_V_add_reg_1069;
reg   [1:0] inputBuf_1_1_V_add_reg_1074;
reg   [1:0] inputBuf_2_1_V_add_reg_1079;
reg   [1:0] inputBuf_3_1_V_add_reg_1084;
wire   [255:0] inputBuf_0_1_V_q0;
reg   [255:0] inputBuf_0_1_V_loa_reg_1089;
wire   [255:0] inputBuf_1_1_V_q0;
reg   [255:0] inputBuf_1_1_V_loa_reg_1094;
wire   [255:0] inputBuf_2_1_V_q0;
reg   [255:0] inputBuf_2_1_V_loa_reg_1099;
wire   [255:0] inputBuf_3_1_V_q0;
reg   [255:0] inputBuf_3_1_V_loa_reg_1104;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp0_stage1_subdone;
wire   [1:0] inputBuf_0_0_V_address0;
reg    inputBuf_0_0_V_ce0;
reg   [1:0] inputBuf_0_0_V_address1;
reg    inputBuf_0_0_V_ce1;
reg    inputBuf_0_0_V_we1;
wire   [1:0] inputBuf_0_1_V_address0;
reg    inputBuf_0_1_V_ce0;
reg   [1:0] inputBuf_0_1_V_address1;
reg    inputBuf_0_1_V_ce1;
reg    inputBuf_0_1_V_we1;
wire   [1:0] inputBuf_1_0_V_address0;
reg    inputBuf_1_0_V_ce0;
reg   [1:0] inputBuf_1_0_V_address1;
reg    inputBuf_1_0_V_ce1;
reg    inputBuf_1_0_V_we1;
wire   [1:0] inputBuf_1_1_V_address0;
reg    inputBuf_1_1_V_ce0;
reg   [1:0] inputBuf_1_1_V_address1;
reg    inputBuf_1_1_V_ce1;
reg    inputBuf_1_1_V_we1;
wire   [1:0] inputBuf_2_0_V_address0;
reg    inputBuf_2_0_V_ce0;
reg   [1:0] inputBuf_2_0_V_address1;
reg    inputBuf_2_0_V_ce1;
reg    inputBuf_2_0_V_we1;
wire   [1:0] inputBuf_2_1_V_address0;
reg    inputBuf_2_1_V_ce0;
reg   [1:0] inputBuf_2_1_V_address1;
reg    inputBuf_2_1_V_ce1;
reg    inputBuf_2_1_V_we1;
wire   [1:0] inputBuf_3_0_V_address0;
reg    inputBuf_3_0_V_ce0;
reg   [1:0] inputBuf_3_0_V_address1;
reg    inputBuf_3_0_V_ce1;
reg    inputBuf_3_0_V_we1;
wire   [1:0] inputBuf_3_1_V_address0;
reg    inputBuf_3_1_V_ce0;
reg   [1:0] inputBuf_3_1_V_address1;
reg    inputBuf_3_1_V_ce1;
reg    inputBuf_3_1_V_we1;
reg   [4:0] ap_phi_mux_i_phi_fu_397_p4;
wire   [63:0] tmp_187_fu_774_p1;
wire   [63:0] tmp_177_fu_790_p1;
wire   [255:0] tmp_V_35_fu_806_p6;
reg    ap_block_pp0_stage1_01001;
wire   [255:0] tmp_V_36_fu_816_p6;
reg    ap_block_pp0_stage0_01001;
reg   [31:0] ofm_y_1_fu_80;
reg   [31:0] ofm_x_1_fu_84;
wire   [31:0] ofm_x_7_fu_671_p2;
reg   [31:0] k_y_1_fu_88;
reg   [31:0] inp_1_fu_92;
wire   [31:0] p_inp_1_fu_703_p3;
wire   [31:0] inp_4_fu_741_p2;
reg   [31:0] k_x_1_fu_96;
reg   [31:0] read_block_1_fu_100;
wire   [31:0] grp_fu_450_p2;
reg   [31:0] current_block_write_1_fu_104;
wire   [31:0] grp_fu_508_p3;
reg   [31:0] current_line_1_fu_108;
reg   [31:0] counter_internal_blo_fu_112;
wire   [31:0] p_s_fu_729_p3;
wire   [0:0] grp_fu_502_p2;
wire   [28:0] tmp_1367_fu_562_p4;
wire   [30:0] tmp_1370_fu_609_p4;
wire   [0:0] icmp_fu_619_p2;
wire   [0:0] tmp_186_fu_625_p2;
wire   [0:0] tmp_185_fu_697_p2;
wire   [31:0] ofm_y_5_fu_691_p2;
wire   [0:0] tmp_193_fu_724_p2;
wire   [1:0] tmp_1369_fu_752_p1;
wire   [1:0] tmp1_fu_756_p2;
wire    ap_CS_fsm_state7;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op76_load_state3;
reg    ap_enable_operation_76;
reg    ap_enable_state3_pp0_iter0_stage1;
reg    ap_predicate_op147_load_state4;
reg    ap_enable_operation_147;
reg    ap_enable_state4_pp0_iter1_stage0;
reg    ap_predicate_op178_store_state4;
reg    ap_enable_operation_178;
reg    ap_predicate_op201_store_state4;
reg    ap_enable_operation_201;
reg    ap_predicate_op78_load_state3;
reg    ap_enable_operation_78;
reg    ap_predicate_op148_load_state4;
reg    ap_enable_operation_148;
reg    ap_predicate_op177_store_state4;
reg    ap_enable_operation_177;
reg    ap_predicate_op200_store_state4;
reg    ap_enable_operation_200;
reg    ap_predicate_op80_load_state3;
reg    ap_enable_operation_80;
reg    ap_predicate_op149_load_state4;
reg    ap_enable_operation_149;
reg    ap_predicate_op176_store_state4;
reg    ap_enable_operation_176;
reg    ap_predicate_op199_store_state4;
reg    ap_enable_operation_199;
reg    ap_predicate_op82_load_state3;
reg    ap_enable_operation_82;
reg    ap_predicate_op150_load_state4;
reg    ap_enable_operation_150;
reg    ap_predicate_op179_store_state4;
reg    ap_enable_operation_179;
reg    ap_predicate_op202_store_state4;
reg    ap_enable_operation_202;
reg    ap_predicate_op152_load_state4;
reg    ap_enable_operation_152;
reg    ap_predicate_op209_load_state5;
reg    ap_enable_operation_209;
reg    ap_enable_state5_pp0_iter1_stage1;
reg    ap_predicate_op217_store_state5;
reg    ap_enable_operation_217;
reg    ap_predicate_op225_store_state5;
reg    ap_enable_operation_225;
reg    ap_predicate_op154_load_state4;
reg    ap_enable_operation_154;
reg    ap_predicate_op210_load_state5;
reg    ap_enable_operation_210;
reg    ap_predicate_op215_store_state5;
reg    ap_enable_operation_215;
reg    ap_predicate_op223_store_state5;
reg    ap_enable_operation_223;
reg    ap_predicate_op156_load_state4;
reg    ap_enable_operation_156;
reg    ap_predicate_op211_load_state5;
reg    ap_enable_operation_211;
reg    ap_predicate_op213_store_state5;
reg    ap_enable_operation_213;
reg    ap_predicate_op221_store_state5;
reg    ap_enable_operation_221;
reg    ap_predicate_op158_load_state4;
reg    ap_enable_operation_158;
reg    ap_predicate_op212_load_state5;
reg    ap_enable_operation_212;
reg    ap_predicate_op219_store_state5;
reg    ap_enable_operation_219;
reg    ap_predicate_op227_store_state5;
reg    ap_enable_operation_227;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_546;
reg    ap_condition_81;
reg    ap_condition_591;
reg    ap_condition_96;
reg    ap_condition_557;
reg    ap_condition_602;
reg    ap_condition_568;
reg    ap_condition_612;
reg    ap_condition_579;
reg    ap_condition_622;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

StreamingConvolution_3_inputBuf_0_0_V #(
    .DataWidth( 256 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
inputBuf_0_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_0_0_V_address0),
    .ce0(inputBuf_0_0_V_ce0),
    .q0(inputBuf_0_0_V_q0),
    .address1(inputBuf_0_0_V_address1),
    .ce1(inputBuf_0_0_V_ce1),
    .we1(inputBuf_0_0_V_we1),
    .d1(reg_475)
);

StreamingConvolution_3_inputBuf_0_0_V #(
    .DataWidth( 256 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
inputBuf_0_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_0_1_V_address0),
    .ce0(inputBuf_0_1_V_ce0),
    .q0(inputBuf_0_1_V_q0),
    .address1(inputBuf_0_1_V_address1),
    .ce1(inputBuf_0_1_V_ce1),
    .we1(inputBuf_0_1_V_we1),
    .d1(reg_475)
);

StreamingConvolution_3_inputBuf_0_0_V #(
    .DataWidth( 256 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
inputBuf_1_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_1_0_V_address0),
    .ce0(inputBuf_1_0_V_ce0),
    .q0(inputBuf_1_0_V_q0),
    .address1(inputBuf_1_0_V_address1),
    .ce1(inputBuf_1_0_V_ce1),
    .we1(inputBuf_1_0_V_we1),
    .d1(reg_475)
);

StreamingConvolution_3_inputBuf_0_0_V #(
    .DataWidth( 256 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
inputBuf_1_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_1_1_V_address0),
    .ce0(inputBuf_1_1_V_ce0),
    .q0(inputBuf_1_1_V_q0),
    .address1(inputBuf_1_1_V_address1),
    .ce1(inputBuf_1_1_V_ce1),
    .we1(inputBuf_1_1_V_we1),
    .d1(reg_475)
);

StreamingConvolution_3_inputBuf_0_0_V #(
    .DataWidth( 256 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
inputBuf_2_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_2_0_V_address0),
    .ce0(inputBuf_2_0_V_ce0),
    .q0(inputBuf_2_0_V_q0),
    .address1(inputBuf_2_0_V_address1),
    .ce1(inputBuf_2_0_V_ce1),
    .we1(inputBuf_2_0_V_we1),
    .d1(reg_475)
);

StreamingConvolution_3_inputBuf_0_0_V #(
    .DataWidth( 256 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
inputBuf_2_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_2_1_V_address0),
    .ce0(inputBuf_2_1_V_ce0),
    .q0(inputBuf_2_1_V_q0),
    .address1(inputBuf_2_1_V_address1),
    .ce1(inputBuf_2_1_V_ce1),
    .we1(inputBuf_2_1_V_we1),
    .d1(reg_475)
);

StreamingConvolution_3_inputBuf_0_0_V #(
    .DataWidth( 256 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
inputBuf_3_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_3_0_V_address0),
    .ce0(inputBuf_3_0_V_ce0),
    .q0(inputBuf_3_0_V_q0),
    .address1(inputBuf_3_0_V_address1),
    .ce1(inputBuf_3_0_V_ce1),
    .we1(inputBuf_3_0_V_we1),
    .d1(reg_475)
);

StreamingConvolution_3_inputBuf_0_0_V #(
    .DataWidth( 256 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
inputBuf_3_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_3_1_V_address0),
    .ce0(inputBuf_3_1_V_ce0),
    .q0(inputBuf_3_1_V_q0),
    .address1(inputBuf_3_1_V_address1),
    .ce1(inputBuf_3_1_V_ce1),
    .we1(inputBuf_3_1_V_we1),
    .d1(reg_475)
);

BlackBoxJam_mux_42_256_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 256 ),
    .din1_WIDTH( 256 ),
    .din2_WIDTH( 256 ),
    .din3_WIDTH( 256 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 256 ))
BlackBoxJam_mux_42_256_1_1_U570(
    .din0(inputBuf_0_0_V_loa_reg_1001),
    .din1(inputBuf_1_0_V_loa_reg_1006),
    .din2(inputBuf_2_0_V_loa_reg_1011),
    .din3(inputBuf_3_0_V_loa_reg_1016),
    .din4(tmp_178_reg_995),
    .dout(tmp_V_35_fu_806_p6)
);

BlackBoxJam_mux_42_256_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 256 ),
    .din1_WIDTH( 256 ),
    .din2_WIDTH( 256 ),
    .din3_WIDTH( 256 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 256 ))
BlackBoxJam_mux_42_256_1_1_U571(
    .din0(inputBuf_0_1_V_loa_reg_1089),
    .din1(inputBuf_1_1_V_loa_reg_1094),
    .din2(inputBuf_2_1_V_loa_reg_1099),
    .din3(inputBuf_3_1_V_loa_reg_1104),
    .din4(tmp_178_reg_995),
    .dout(tmp_V_36_fu_816_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_902 == 1'd0) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        counter_internal_blo_fu_112 <= p_s_fu_729_p3;
    end else if ((((grp_fu_491_p2 == 1'd1) & (tmp_s_reg_902 == 1'd1) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        counter_internal_blo_fu_112 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond_reg_932 == 1'd1) & (tmp_190_reg_987 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_181_reg_991 == 1'd1) & (tmp_s_reg_902 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        current_block_write_1_fu_104 <= grp_fu_508_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        current_block_write_1_fu_104 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (grp_fu_491_p2 == 1'd0) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_902 == 1'd1) & (grp_fu_491_p2 == 1'd0) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        current_line_1_fu_108 <= reg_467;
    end else if ((((or_cond_reg_932 == 1'd1) & (grp_fu_491_p2 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((grp_fu_491_p2 == 1'd1) & (tmp_s_reg_902 == 1'd1) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        current_line_1_fu_108 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_393 <= 5'd0;
    end else if (((tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_393 <= i_s_reg_897;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_902 == 1'd1) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inp_1_fu_92 <= inp_4_fu_741_p2;
    end else if (((icmp1_reg_906 == 1'd1) & (tmp_184_fu_677_p2 == 1'd1) & (tmp_182_fu_662_p2 == 1'd1) & (tmp_180_fu_653_p2 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inp_1_fu_92 <= p_inp_1_fu_703_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        inp_1_fu_92 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp1_reg_906 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_180_fu_653_p2 == 1'd0) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        k_x_1_fu_96 <= k_x_7_reg_926;
    end else if ((((icmp1_reg_906 == 1'd1) & (tmp_180_fu_653_p2 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_182_fu_662_p2 == 1'd0) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((icmp1_reg_906 == 1'd1) & (tmp_182_fu_662_p2 == 1'd1) & (tmp_180_fu_653_p2 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_184_fu_677_p2 == 1'd0) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((icmp1_reg_906 == 1'd1) & (tmp_184_fu_677_p2 == 1'd1) & (tmp_182_fu_662_p2 == 1'd1) & (tmp_180_fu_653_p2 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        k_x_1_fu_96 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp1_reg_906 == 1'd1) & (tmp_180_fu_653_p2 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_182_fu_662_p2 == 1'd0) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        k_y_1_fu_88 <= k_y_7_reg_915;
    end else if ((((icmp1_reg_906 == 1'd1) & (tmp_182_fu_662_p2 == 1'd1) & (tmp_180_fu_653_p2 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        k_y_1_fu_88 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp1_reg_906 == 1'd1) & (tmp_182_fu_662_p2 == 1'd1) & (tmp_180_fu_653_p2 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_184_fu_677_p2 == 1'd0) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ofm_x_1_fu_84 <= ofm_x_7_fu_671_p2;
    end else if ((((icmp1_reg_906 == 1'd1) & (tmp_184_fu_677_p2 == 1'd1) & (tmp_182_fu_662_p2 == 1'd1) & (tmp_180_fu_653_p2 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        ofm_x_1_fu_84 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp1_reg_906 == 1'd1) & (tmp_184_reg_978 == 1'd1) & (tmp_182_reg_974 == 1'd1) & (tmp_180_reg_970 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ofm_y_1_fu_80 <= p_ofm_y_5_reg_982;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ofm_y_1_fu_80 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond_reg_932 == 1'd1) & (grp_fu_491_p2 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((grp_fu_491_p2 == 1'd1) & (tmp_s_reg_902 == 1'd1) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        read_block_1_fu_100 <= grp_fu_450_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        read_block_1_fu_100 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_553_p2 == 1'd0) & (tmp_fu_541_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        counter_internal_blo_6_reg_936 <= counter_internal_blo_6_fu_640_p2;
        icmp1_reg_906 <= icmp1_fu_572_p2;
        or_cond_reg_932 <= or_cond_fu_631_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp1_fu_572_p2 == 1'd1) & (tmp_s_fu_553_p2 == 1'd0) & (tmp_fu_541_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_line_in_bloc_reg_921 <= current_line_in_bloc_fu_594_p2;
        k_x_7_reg_926 <= k_x_7_fu_600_p2;
        k_y_7_reg_915 <= k_y_7_fu_588_p2;
        tmp_1368_reg_910 <= tmp_1368_fu_584_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_s_reg_897 <= i_s_fu_547_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp1_reg_906_pp0_iter1_reg <= icmp1_reg_906;
        or_cond_reg_932_pp0_iter1_reg <= or_cond_reg_932;
        tmp_reg_893 <= tmp_fu_541_p2;
        tmp_s_reg_902_pp0_iter1_reg <= tmp_s_reg_902;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp1_reg_906 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_0_0_V_loa_reg_1001 <= inputBuf_0_0_V_q0;
        inputBuf_1_0_V_loa_reg_1006 <= inputBuf_1_0_V_q0;
        inputBuf_2_0_V_loa_reg_1011 <= inputBuf_2_0_V_q0;
        inputBuf_3_0_V_loa_reg_1016 <= inputBuf_3_0_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_0_1_V_add_6_reg_1045 <= tmp_187_fu_774_p1;
        inputBuf_1_1_V_add_6_reg_1050 <= tmp_187_fu_774_p1;
        inputBuf_2_1_V_add_6_reg_1055 <= tmp_187_fu_774_p1;
        inputBuf_3_1_V_add_6_reg_1060 <= tmp_187_fu_774_p1;
        tmp_1371_reg_1041 <= tmp_1371_fu_786_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_902 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_0_1_V_add_reg_1069 <= tmp_177_fu_790_p1;
        inputBuf_1_1_V_add_reg_1074 <= tmp_177_fu_790_p1;
        inputBuf_2_1_V_add_reg_1079 <= tmp_177_fu_790_p1;
        inputBuf_3_1_V_add_reg_1084 <= tmp_177_fu_790_p1;
        tmp_1366_reg_1065 <= tmp_1366_fu_802_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp1_reg_906_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inputBuf_0_1_V_loa_reg_1089 <= inputBuf_0_1_V_q0;
        inputBuf_1_1_V_loa_reg_1094 <= inputBuf_1_1_V_q0;
        inputBuf_2_1_V_loa_reg_1099 <= inputBuf_2_1_V_q0;
        inputBuf_3_1_V_loa_reg_1104 <= inputBuf_3_1_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp1_reg_906 == 1'd1) & (tmp_184_fu_677_p2 == 1'd1) & (tmp_182_fu_662_p2 == 1'd1) & (tmp_180_fu_653_p2 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_reg_893 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        p_ofm_y_5_reg_982 <= p_ofm_y_5_fu_711_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_s_fu_553_p2 == 1'd1) & (tmp_fu_541_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_cond_fu_631_p2 == 1'd1) & (tmp_s_fu_553_p2 == 1'd0) & (tmp_fu_541_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_467 <= grp_fu_441_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_902 == 1'd1) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_471 <= current_line_1_fu_108;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op170_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_902 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op128_read_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op110_read_state3 == 1'b1)))) begin
        reg_475 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond_reg_932 == 1'd1) & (grp_fu_491_p2 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((grp_fu_491_p2 == 1'd1) & (tmp_s_reg_902 == 1'd1) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_487 <= grp_fu_456_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp1_reg_906 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_178_reg_995 <= tmp_178_fu_762_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp1_reg_906 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_reg_893 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_179_reg_942[31 : 0] <= tmp_179_fu_646_p1[31 : 0];
        tmp_180_reg_970 <= tmp_180_fu_653_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_902 == 1'd1) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_181_reg_991 <= grp_fu_491_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp1_reg_906 == 1'd1) & (tmp_180_fu_653_p2 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_reg_893 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_182_reg_974 <= tmp_182_fu_662_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp1_reg_906 == 1'd1) & (tmp_182_fu_662_p2 == 1'd1) & (tmp_180_fu_653_p2 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_reg_893 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_184_reg_978 <= tmp_184_fu_677_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_190_reg_987 <= grp_fu_491_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_541_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_s_reg_902 <= tmp_s_fu_553_p2;
    end
end

always @ (*) begin
    if ((tmp_fu_541_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_reg_893 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_397_p4 = i_s_reg_897;
    end else begin
        ap_phi_mux_i_phi_fu_397_p4 = i_reg_393;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_s_reg_902 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_reg_893 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_s_reg_902 == 1'd1) & (tmp_reg_893 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op170_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_902 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op128_read_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op110_read_state3 == 1'b1)))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_81)) begin
        if (((tmp_s_reg_902 == 1'd1) & (tmp_1366_fu_802_p1 == 2'd0))) begin
            inputBuf_0_0_V_address1 = tmp_177_fu_790_p1;
        end else if ((1'b1 == ap_condition_546)) begin
            inputBuf_0_0_V_address1 = tmp_187_fu_774_p1;
        end else begin
            inputBuf_0_0_V_address1 = 'bx;
        end
    end else begin
        inputBuf_0_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inputBuf_0_0_V_ce0 = 1'b1;
    end else begin
        inputBuf_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_1371_fu_786_p1 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_902 == 1'd1) & (tmp_1366_fu_802_p1 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_0_0_V_ce1 = 1'b1;
    end else begin
        inputBuf_0_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_1371_fu_786_p1 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_902 == 1'd1) & (tmp_1366_fu_802_p1 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_0_0_V_we1 = 1'b1;
    end else begin
        inputBuf_0_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_96)) begin
        if (((tmp_s_reg_902_pp0_iter1_reg == 1'd1) & (tmp_1366_reg_1065 == 2'd0))) begin
            inputBuf_0_1_V_address1 = inputBuf_0_1_V_add_reg_1069;
        end else if ((1'b1 == ap_condition_591)) begin
            inputBuf_0_1_V_address1 = inputBuf_0_1_V_add_6_reg_1045;
        end else begin
            inputBuf_0_1_V_address1 = 'bx;
        end
    end else begin
        inputBuf_0_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_0_1_V_ce0 = 1'b1;
    end else begin
        inputBuf_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_932_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0) & (tmp_1371_reg_1041 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_902_pp0_iter1_reg == 1'd1) & (tmp_1366_reg_1065 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_0_1_V_ce1 = 1'b1;
    end else begin
        inputBuf_0_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_932_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0) & (tmp_1371_reg_1041 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_902_pp0_iter1_reg == 1'd1) & (tmp_1366_reg_1065 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_0_1_V_we1 = 1'b1;
    end else begin
        inputBuf_0_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_81)) begin
        if (((tmp_s_reg_902 == 1'd1) & (tmp_1366_fu_802_p1 == 2'd1))) begin
            inputBuf_1_0_V_address1 = tmp_177_fu_790_p1;
        end else if ((1'b1 == ap_condition_557)) begin
            inputBuf_1_0_V_address1 = tmp_187_fu_774_p1;
        end else begin
            inputBuf_1_0_V_address1 = 'bx;
        end
    end else begin
        inputBuf_1_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inputBuf_1_0_V_ce0 = 1'b1;
    end else begin
        inputBuf_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_1371_fu_786_p1 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_902 == 1'd1) & (tmp_1366_fu_802_p1 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_1_0_V_ce1 = 1'b1;
    end else begin
        inputBuf_1_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_1371_fu_786_p1 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_902 == 1'd1) & (tmp_1366_fu_802_p1 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_1_0_V_we1 = 1'b1;
    end else begin
        inputBuf_1_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_96)) begin
        if (((tmp_s_reg_902_pp0_iter1_reg == 1'd1) & (tmp_1366_reg_1065 == 2'd1))) begin
            inputBuf_1_1_V_address1 = inputBuf_1_1_V_add_reg_1074;
        end else if ((1'b1 == ap_condition_602)) begin
            inputBuf_1_1_V_address1 = inputBuf_1_1_V_add_6_reg_1050;
        end else begin
            inputBuf_1_1_V_address1 = 'bx;
        end
    end else begin
        inputBuf_1_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_1_1_V_ce0 = 1'b1;
    end else begin
        inputBuf_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_932_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0) & (tmp_1371_reg_1041 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_902_pp0_iter1_reg == 1'd1) & (tmp_1366_reg_1065 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_1_1_V_ce1 = 1'b1;
    end else begin
        inputBuf_1_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_932_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0) & (tmp_1371_reg_1041 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_902_pp0_iter1_reg == 1'd1) & (tmp_1366_reg_1065 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_1_1_V_we1 = 1'b1;
    end else begin
        inputBuf_1_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_81)) begin
        if (((tmp_s_reg_902 == 1'd1) & (tmp_1366_fu_802_p1 == 2'd2))) begin
            inputBuf_2_0_V_address1 = tmp_177_fu_790_p1;
        end else if ((1'b1 == ap_condition_568)) begin
            inputBuf_2_0_V_address1 = tmp_187_fu_774_p1;
        end else begin
            inputBuf_2_0_V_address1 = 'bx;
        end
    end else begin
        inputBuf_2_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inputBuf_2_0_V_ce0 = 1'b1;
    end else begin
        inputBuf_2_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_1371_fu_786_p1 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_902 == 1'd1) & (tmp_1366_fu_802_p1 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_2_0_V_ce1 = 1'b1;
    end else begin
        inputBuf_2_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_1371_fu_786_p1 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_902 == 1'd1) & (tmp_1366_fu_802_p1 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_2_0_V_we1 = 1'b1;
    end else begin
        inputBuf_2_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_96)) begin
        if (((tmp_s_reg_902_pp0_iter1_reg == 1'd1) & (tmp_1366_reg_1065 == 2'd2))) begin
            inputBuf_2_1_V_address1 = inputBuf_2_1_V_add_reg_1079;
        end else if ((1'b1 == ap_condition_612)) begin
            inputBuf_2_1_V_address1 = inputBuf_2_1_V_add_6_reg_1055;
        end else begin
            inputBuf_2_1_V_address1 = 'bx;
        end
    end else begin
        inputBuf_2_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_2_1_V_ce0 = 1'b1;
    end else begin
        inputBuf_2_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_932_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0) & (tmp_1371_reg_1041 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_902_pp0_iter1_reg == 1'd1) & (tmp_1366_reg_1065 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_2_1_V_ce1 = 1'b1;
    end else begin
        inputBuf_2_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_932_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0) & (tmp_1371_reg_1041 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_902_pp0_iter1_reg == 1'd1) & (tmp_1366_reg_1065 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_2_1_V_we1 = 1'b1;
    end else begin
        inputBuf_2_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_81)) begin
        if (((tmp_s_reg_902 == 1'd1) & (tmp_1366_fu_802_p1 == 2'd3))) begin
            inputBuf_3_0_V_address1 = tmp_177_fu_790_p1;
        end else if ((1'b1 == ap_condition_579)) begin
            inputBuf_3_0_V_address1 = tmp_187_fu_774_p1;
        end else begin
            inputBuf_3_0_V_address1 = 'bx;
        end
    end else begin
        inputBuf_3_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inputBuf_3_0_V_ce0 = 1'b1;
    end else begin
        inputBuf_3_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_1371_fu_786_p1 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_902 == 1'd1) & (tmp_1366_fu_802_p1 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_3_0_V_ce1 = 1'b1;
    end else begin
        inputBuf_3_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_1371_fu_786_p1 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_902 == 1'd1) & (tmp_1366_fu_802_p1 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_3_0_V_we1 = 1'b1;
    end else begin
        inputBuf_3_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_96)) begin
        if (((tmp_s_reg_902_pp0_iter1_reg == 1'd1) & (tmp_1366_reg_1065 == 2'd3))) begin
            inputBuf_3_1_V_address1 = inputBuf_3_1_V_add_reg_1084;
        end else if ((1'b1 == ap_condition_622)) begin
            inputBuf_3_1_V_address1 = inputBuf_3_1_V_add_6_reg_1060;
        end else begin
            inputBuf_3_1_V_address1 = 'bx;
        end
    end else begin
        inputBuf_3_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_3_1_V_ce0 = 1'b1;
    end else begin
        inputBuf_3_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_932_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0) & (tmp_1371_reg_1041 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_902_pp0_iter1_reg == 1'd1) & (tmp_1366_reg_1065 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_3_1_V_ce1 = 1'b1;
    end else begin
        inputBuf_3_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_932_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0) & (tmp_1371_reg_1041 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_902_pp0_iter1_reg == 1'd1) & (tmp_1366_reg_1065 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_3_1_V_we1 = 1'b1;
    end else begin
        inputBuf_3_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (icmp1_reg_906_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp1_reg_906_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op230_write_state6 == 1'b1))) begin
        out_V_V_din = tmp_V_36_fu_816_p6;
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op208_write_state5 == 1'b1))) begin
        out_V_V_din = tmp_V_35_fu_806_p6;
    end else begin
        out_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op230_write_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op208_write_state5 == 1'b1)))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (tmp_fu_541_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (tmp_fu_541_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_pp0 = (((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone)) | ((ap_ST_fsm_pp0_stage1 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage1_subdone)));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_s_reg_902 == 1'd1) & (in_V_V_empty_n == 1'b0)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op170_read_state4 == 1'b1)))) | ((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op230_write_state6 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_s_reg_902 == 1'd1) & (in_V_V_empty_n == 1'b0)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op170_read_state4 == 1'b1)))) | ((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op230_write_state6 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_s_reg_902 == 1'd1) & (in_V_V_empty_n == 1'b0)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op170_read_state4 == 1'b1)))) | ((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op230_write_state6 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op208_write_state5 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_empty_n == 1'b0) & (ap_predicate_op128_read_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op110_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op208_write_state5 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_empty_n == 1'b0) & (ap_predicate_op128_read_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op110_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op208_write_state5 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_empty_n == 1'b0) & (ap_predicate_op128_read_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op110_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = (((in_V_V_empty_n == 1'b0) & (ap_predicate_op128_read_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op110_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((tmp_s_reg_902 == 1'd1) & (in_V_V_empty_n == 1'b0)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op170_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state5_pp0_stage1_iter1 = ((out_V_V_full_n == 1'b0) & (ap_predicate_op208_write_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2 = ((out_V_V_full_n == 1'b0) & (ap_predicate_op230_write_state6 == 1'b1));
end

always @ (*) begin
    ap_condition_546 = ((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_1371_fu_786_p1 == 2'd0));
end

always @ (*) begin
    ap_condition_557 = ((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_1371_fu_786_p1 == 2'd1));
end

always @ (*) begin
    ap_condition_568 = ((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_1371_fu_786_p1 == 2'd2));
end

always @ (*) begin
    ap_condition_579 = ((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_1371_fu_786_p1 == 2'd3));
end

always @ (*) begin
    ap_condition_591 = ((or_cond_reg_932_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0) & (tmp_1371_reg_1041 == 2'd0));
end

always @ (*) begin
    ap_condition_602 = ((or_cond_reg_932_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0) & (tmp_1371_reg_1041 == 2'd1));
end

always @ (*) begin
    ap_condition_612 = ((or_cond_reg_932_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0) & (tmp_1371_reg_1041 == 2'd2));
end

always @ (*) begin
    ap_condition_622 = ((or_cond_reg_932_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0) & (tmp_1371_reg_1041 == 2'd3));
end

always @ (*) begin
    ap_condition_81 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_96 = ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_operation_147 = (ap_predicate_op147_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_148 = (ap_predicate_op148_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_149 = (ap_predicate_op149_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_150 = (ap_predicate_op150_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_152 = (ap_predicate_op152_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_154 = (ap_predicate_op154_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_156 = (ap_predicate_op156_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_158 = (ap_predicate_op158_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_176 = (ap_predicate_op176_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_177 = (ap_predicate_op177_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_178 = (ap_predicate_op178_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_179 = (ap_predicate_op179_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_199 = (ap_predicate_op199_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_200 = (ap_predicate_op200_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_201 = (ap_predicate_op201_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_202 = (ap_predicate_op202_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_209 = (ap_predicate_op209_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_210 = (ap_predicate_op210_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_211 = (ap_predicate_op211_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_212 = (ap_predicate_op212_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_213 = (ap_predicate_op213_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_215 = (ap_predicate_op215_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_217 = (ap_predicate_op217_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_219 = (ap_predicate_op219_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_221 = (ap_predicate_op221_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_223 = (ap_predicate_op223_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_225 = (ap_predicate_op225_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_227 = (ap_predicate_op227_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_76 = (ap_predicate_op76_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_78 = (ap_predicate_op78_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_80 = (ap_predicate_op80_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_82 = (ap_predicate_op82_load_state3 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state3_pp0_iter0_stage1 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state4_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state5_pp0_iter1_stage1 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_predicate_op110_read_state3 = ((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_reg_893 == 1'd0));
end

always @ (*) begin
    ap_predicate_op128_read_state3 = ((tmp_s_reg_902 == 1'd1) & (tmp_reg_893 == 1'd0));
end

always @ (*) begin
    ap_predicate_op147_load_state4 = ((icmp1_reg_906 == 1'd1) & (tmp_s_reg_902 == 1'd0));
end

always @ (*) begin
    ap_predicate_op148_load_state4 = ((icmp1_reg_906 == 1'd1) & (tmp_s_reg_902 == 1'd0));
end

always @ (*) begin
    ap_predicate_op149_load_state4 = ((icmp1_reg_906 == 1'd1) & (tmp_s_reg_902 == 1'd0));
end

always @ (*) begin
    ap_predicate_op150_load_state4 = ((icmp1_reg_906 == 1'd1) & (tmp_s_reg_902 == 1'd0));
end

always @ (*) begin
    ap_predicate_op152_load_state4 = ((icmp1_reg_906 == 1'd1) & (tmp_s_reg_902 == 1'd0));
end

always @ (*) begin
    ap_predicate_op154_load_state4 = ((icmp1_reg_906 == 1'd1) & (tmp_s_reg_902 == 1'd0));
end

always @ (*) begin
    ap_predicate_op156_load_state4 = ((icmp1_reg_906 == 1'd1) & (tmp_s_reg_902 == 1'd0));
end

always @ (*) begin
    ap_predicate_op158_load_state4 = ((icmp1_reg_906 == 1'd1) & (tmp_s_reg_902 == 1'd0));
end

always @ (*) begin
    ap_predicate_op170_read_state4 = ((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0));
end

always @ (*) begin
    ap_predicate_op176_store_state4 = ((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_1371_fu_786_p1 == 2'd2));
end

always @ (*) begin
    ap_predicate_op177_store_state4 = ((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_1371_fu_786_p1 == 2'd1));
end

always @ (*) begin
    ap_predicate_op178_store_state4 = ((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_1371_fu_786_p1 == 2'd0));
end

always @ (*) begin
    ap_predicate_op179_store_state4 = ((or_cond_reg_932 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_1371_fu_786_p1 == 2'd3));
end

always @ (*) begin
    ap_predicate_op199_store_state4 = ((tmp_s_reg_902 == 1'd1) & (tmp_1366_fu_802_p1 == 2'd2));
end

always @ (*) begin
    ap_predicate_op200_store_state4 = ((tmp_s_reg_902 == 1'd1) & (tmp_1366_fu_802_p1 == 2'd1));
end

always @ (*) begin
    ap_predicate_op201_store_state4 = ((tmp_s_reg_902 == 1'd1) & (tmp_1366_fu_802_p1 == 2'd0));
end

always @ (*) begin
    ap_predicate_op202_store_state4 = ((tmp_s_reg_902 == 1'd1) & (tmp_1366_fu_802_p1 == 2'd3));
end

always @ (*) begin
    ap_predicate_op208_write_state5 = ((icmp1_reg_906_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op209_load_state5 = ((icmp1_reg_906_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op210_load_state5 = ((icmp1_reg_906_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op211_load_state5 = ((icmp1_reg_906_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op212_load_state5 = ((icmp1_reg_906_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op213_store_state5 = ((or_cond_reg_932_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0) & (tmp_1371_reg_1041 == 2'd2));
end

always @ (*) begin
    ap_predicate_op215_store_state5 = ((or_cond_reg_932_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0) & (tmp_1371_reg_1041 == 2'd1));
end

always @ (*) begin
    ap_predicate_op217_store_state5 = ((or_cond_reg_932_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0) & (tmp_1371_reg_1041 == 2'd0));
end

always @ (*) begin
    ap_predicate_op219_store_state5 = ((or_cond_reg_932_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0) & (tmp_1371_reg_1041 == 2'd3));
end

always @ (*) begin
    ap_predicate_op221_store_state5 = ((tmp_s_reg_902_pp0_iter1_reg == 1'd1) & (tmp_1366_reg_1065 == 2'd2));
end

always @ (*) begin
    ap_predicate_op223_store_state5 = ((tmp_s_reg_902_pp0_iter1_reg == 1'd1) & (tmp_1366_reg_1065 == 2'd1));
end

always @ (*) begin
    ap_predicate_op225_store_state5 = ((tmp_s_reg_902_pp0_iter1_reg == 1'd1) & (tmp_1366_reg_1065 == 2'd0));
end

always @ (*) begin
    ap_predicate_op227_store_state5 = ((tmp_s_reg_902_pp0_iter1_reg == 1'd1) & (tmp_1366_reg_1065 == 2'd3));
end

always @ (*) begin
    ap_predicate_op230_write_state6 = ((icmp1_reg_906_pp0_iter1_reg == 1'd1) & (tmp_s_reg_902_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op76_load_state3 = ((icmp1_reg_906 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_reg_893 == 1'd0));
end

always @ (*) begin
    ap_predicate_op78_load_state3 = ((icmp1_reg_906 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_reg_893 == 1'd0));
end

always @ (*) begin
    ap_predicate_op80_load_state3 = ((icmp1_reg_906 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_reg_893 == 1'd0));
end

always @ (*) begin
    ap_predicate_op82_load_state3 = ((icmp1_reg_906 == 1'd1) & (tmp_s_reg_902 == 1'd0) & (tmp_reg_893 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign counter_internal_blo_6_fu_640_p2 = (counter_internal_blo_fu_112 + 32'd1);

assign current_line_in_bloc_fu_594_p2 = (ofm_x_1_fu_84 + k_x_1_fu_96);

assign grp_fu_441_p2 = (current_line_1_fu_108 + 32'd1);

assign grp_fu_450_p2 = (read_block_1_fu_100 + 32'd1);

assign grp_fu_456_p2 = (current_block_write_1_fu_104 + 32'd1);

assign grp_fu_491_p2 = ((reg_467 == 32'd3) ? 1'b1 : 1'b0);

assign grp_fu_502_p2 = ((reg_487 == 32'd4) ? 1'b1 : 1'b0);

assign grp_fu_508_p3 = ((grp_fu_502_p2[0:0] === 1'b1) ? 32'd0 : reg_487);

assign i_s_fu_547_p2 = (ap_phi_mux_i_phi_fu_397_p4 + 5'd1);

assign icmp1_fu_572_p2 = ((tmp_1367_fu_562_p4 == 29'd0) ? 1'b1 : 1'b0);

assign icmp_fu_619_p2 = ((tmp_1370_fu_609_p4 == 31'd0) ? 1'b1 : 1'b0);

assign inp_4_fu_741_p2 = (inp_1_fu_92 + 32'd1);

assign inputBuf_0_0_V_address0 = tmp_179_fu_646_p1;

assign inputBuf_0_1_V_address0 = tmp_179_reg_942;

assign inputBuf_1_0_V_address0 = tmp_179_fu_646_p1;

assign inputBuf_1_1_V_address0 = tmp_179_reg_942;

assign inputBuf_2_0_V_address0 = tmp_179_fu_646_p1;

assign inputBuf_2_1_V_address0 = tmp_179_reg_942;

assign inputBuf_3_0_V_address0 = tmp_179_fu_646_p1;

assign inputBuf_3_1_V_address0 = tmp_179_reg_942;

assign k_x_7_fu_600_p2 = (32'd1 + k_x_1_fu_96);

assign k_y_7_fu_588_p2 = (32'd1 + k_y_1_fu_88);

assign ofm_x_7_fu_671_p2 = (ofm_x_1_fu_84 + 32'd1);

assign ofm_y_5_fu_691_p2 = (ofm_y_1_fu_80 + 32'd1);

assign or_cond_fu_631_p2 = (tmp_186_fu_625_p2 & icmp_fu_619_p2);

assign p_inp_1_fu_703_p3 = ((tmp_185_fu_697_p2[0:0] === 1'b1) ? 32'd0 : inp_1_fu_92);

assign p_ofm_y_5_fu_711_p3 = ((tmp_185_fu_697_p2[0:0] === 1'b1) ? 32'd0 : ofm_y_5_fu_691_p2);

assign p_s_fu_729_p3 = ((tmp_193_fu_724_p2[0:0] === 1'b1) ? 32'd0 : counter_internal_blo_6_reg_936);

assign start_out = real_start;

assign tmp1_fu_756_p2 = (2'd1 + tmp_1369_fu_752_p1);

assign tmp_1366_fu_802_p1 = current_block_write_1_fu_104[1:0];

assign tmp_1367_fu_562_p4 = {{counter_internal_blo_fu_112[31:3]}};

assign tmp_1368_fu_584_p1 = k_y_1_fu_88[1:0];

assign tmp_1369_fu_752_p1 = current_block_write_1_fu_104[1:0];

assign tmp_1370_fu_609_p4 = {{counter_internal_blo_fu_112[31:1]}};

assign tmp_1371_fu_786_p1 = current_block_write_1_fu_104[1:0];

assign tmp_177_fu_790_p1 = reg_471;

assign tmp_178_fu_762_p2 = (tmp1_fu_756_p2 + tmp_1368_reg_910);

assign tmp_179_fu_646_p1 = current_line_in_bloc_reg_921;

assign tmp_180_fu_653_p2 = ((k_x_7_reg_926 == 32'd3) ? 1'b1 : 1'b0);

assign tmp_182_fu_662_p2 = ((k_y_7_reg_915 == 32'd3) ? 1'b1 : 1'b0);

assign tmp_184_fu_677_p2 = ((ofm_x_1_fu_84 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_185_fu_697_p2 = ((ofm_y_1_fu_80 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_186_fu_625_p2 = ((read_block_1_fu_100 < 32'd3) ? 1'b1 : 1'b0);

assign tmp_187_fu_774_p1 = reg_471;

assign tmp_193_fu_724_p2 = ((counter_internal_blo_6_reg_936 == 32'd8) ? 1'b1 : 1'b0);

assign tmp_fu_541_p2 = ((ap_phi_mux_i_phi_fu_397_p4 == 5'd18) ? 1'b1 : 1'b0);

assign tmp_s_fu_553_p2 = ((inp_1_fu_92 < 32'd9) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_179_reg_942[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //StreamingConvolution_3
