--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu_facade.twx cpu_facade.ncd -o cpu_facade.twr
cpu_facade.pcf -ucf cpu_facade.ucf

Design file:              cpu_facade.ncd
Physical constraint file: cpu_facade.pcf
Device,package,speed:     xa6slx9,ftg256,I,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
5 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! XLXI_7/XLXI_130/XLXI_1/o4         SLICE_X19Y33.B    SLICE_X19Y33.C4  !
 ! port_selected                     SLICE_X19Y33.C    SLICE_X22Y34.A1  !
 ! port_selected                     SLICE_X19Y33.C    SLICE_X19Y33.D5  !
 ! port_selected                     SLICE_X19Y33.C    SLICE_X16Y33.A1  !
 ! port_selected                     SLICE_X19Y33.C    SLICE_X22Y35.A3  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2441 paths analyzed, 522 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.784ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_106/XLXI_18/A (SLICE_X20Y36.DX), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_23/C (RAM)
  Destination:          XLXI_106/XLXI_18/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.738ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_23/C to XLXI_106/XLXI_18/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.BMUX    Tshcko                1.084   XLXN_431<7>
                                                       XLXI_106/XLXI_23/C
                                                       XLXI_106/XLXI_23/F7.B
                                                       XLXI_106/XLXI_23/F8
    SLICE_X22Y35.A2      net (fanout=1)        0.614   XLXN_431<7>
    SLICE_X22Y35.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_16/Mmux_O11
    SLICE_X22Y35.D5      net (fanout=1)        0.232   XLXI_174/o7
    SLICE_X22Y35.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X13Y35.B4      net (fanout=1)        0.921   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
    SLICE_X13Y35.B       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_O11
    SLICE_X19Y33.C6      net (fanout=22)       0.991   XLXI_7/XLXI_130/XLXI_1/o7
    SLICE_X19Y33.C       Tilo                  0.259   XLXI_7/r3_o<7>
                                                       XLXI_180
    SLICE_X22Y36.A5      net (fanout=11)       1.016   port_selected
    SLICE_X22Y36.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_15/Mmux_O11
    SLICE_X22Y36.D5      net (fanout=1)        0.232   XLXI_174/o2
    SLICE_X22Y36.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y34.B3      net (fanout=1)        0.876   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
    SLICE_X17Y34.B       Tilo                  0.259   XLXI_7/iar_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_O11
    SLICE_X20Y36.DX      net (fanout=22)       1.176   XLXI_7/XLXI_130/XLXI_1/o2
    SLICE_X20Y36.CLK     Tds                   0.585   XLXN_431<2>
                                                       XLXI_106/XLXI_18/A
    -------------------------------------------------  ---------------------------
    Total                                      9.738ns (3.680ns logic, 6.058ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_23/D (RAM)
  Destination:          XLXI_106/XLXI_18/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.711ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_23/D to XLXI_106/XLXI_18/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.BMUX    Tshcko                1.057   XLXN_431<7>
                                                       XLXI_106/XLXI_23/D
                                                       XLXI_106/XLXI_23/F7.B
                                                       XLXI_106/XLXI_23/F8
    SLICE_X22Y35.A2      net (fanout=1)        0.614   XLXN_431<7>
    SLICE_X22Y35.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_16/Mmux_O11
    SLICE_X22Y35.D5      net (fanout=1)        0.232   XLXI_174/o7
    SLICE_X22Y35.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X13Y35.B4      net (fanout=1)        0.921   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
    SLICE_X13Y35.B       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_O11
    SLICE_X19Y33.C6      net (fanout=22)       0.991   XLXI_7/XLXI_130/XLXI_1/o7
    SLICE_X19Y33.C       Tilo                  0.259   XLXI_7/r3_o<7>
                                                       XLXI_180
    SLICE_X22Y36.A5      net (fanout=11)       1.016   port_selected
    SLICE_X22Y36.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_15/Mmux_O11
    SLICE_X22Y36.D5      net (fanout=1)        0.232   XLXI_174/o2
    SLICE_X22Y36.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y34.B3      net (fanout=1)        0.876   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
    SLICE_X17Y34.B       Tilo                  0.259   XLXI_7/iar_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_O11
    SLICE_X20Y36.DX      net (fanout=22)       1.176   XLXI_7/XLXI_130/XLXI_1/o2
    SLICE_X20Y36.CLK     Tds                   0.585   XLXN_431<2>
                                                       XLXI_106/XLXI_18/A
    -------------------------------------------------  ---------------------------
    Total                                      9.711ns (3.653ns logic, 6.058ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_23/B (RAM)
  Destination:          XLXI_106/XLXI_18/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.697ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_23/B to XLXI_106/XLXI_18/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.BMUX    Tshcko                1.043   XLXN_431<7>
                                                       XLXI_106/XLXI_23/B
                                                       XLXI_106/XLXI_23/F7.A
                                                       XLXI_106/XLXI_23/F8
    SLICE_X22Y35.A2      net (fanout=1)        0.614   XLXN_431<7>
    SLICE_X22Y35.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_16/Mmux_O11
    SLICE_X22Y35.D5      net (fanout=1)        0.232   XLXI_174/o7
    SLICE_X22Y35.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X13Y35.B4      net (fanout=1)        0.921   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
    SLICE_X13Y35.B       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_O11
    SLICE_X19Y33.C6      net (fanout=22)       0.991   XLXI_7/XLXI_130/XLXI_1/o7
    SLICE_X19Y33.C       Tilo                  0.259   XLXI_7/r3_o<7>
                                                       XLXI_180
    SLICE_X22Y36.A5      net (fanout=11)       1.016   port_selected
    SLICE_X22Y36.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_15/Mmux_O11
    SLICE_X22Y36.D5      net (fanout=1)        0.232   XLXI_174/o2
    SLICE_X22Y36.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y34.B3      net (fanout=1)        0.876   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
    SLICE_X17Y34.B       Tilo                  0.259   XLXI_7/iar_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_O11
    SLICE_X20Y36.DX      net (fanout=22)       1.176   XLXI_7/XLXI_130/XLXI_1/o2
    SLICE_X20Y36.CLK     Tds                   0.585   XLXN_431<2>
                                                       XLXI_106/XLXI_18/A
    -------------------------------------------------  ---------------------------
    Total                                      9.697ns (3.639ns logic, 6.058ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_106/XLXI_18/B (SLICE_X20Y36.DX), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_23/C (RAM)
  Destination:          XLXI_106/XLXI_18/B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.461ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_23/C to XLXI_106/XLXI_18/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.BMUX    Tshcko                1.084   XLXN_431<7>
                                                       XLXI_106/XLXI_23/C
                                                       XLXI_106/XLXI_23/F7.B
                                                       XLXI_106/XLXI_23/F8
    SLICE_X22Y35.A2      net (fanout=1)        0.614   XLXN_431<7>
    SLICE_X22Y35.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_16/Mmux_O11
    SLICE_X22Y35.D5      net (fanout=1)        0.232   XLXI_174/o7
    SLICE_X22Y35.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X13Y35.B4      net (fanout=1)        0.921   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
    SLICE_X13Y35.B       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_O11
    SLICE_X19Y33.C6      net (fanout=22)       0.991   XLXI_7/XLXI_130/XLXI_1/o7
    SLICE_X19Y33.C       Tilo                  0.259   XLXI_7/r3_o<7>
                                                       XLXI_180
    SLICE_X22Y36.A5      net (fanout=11)       1.016   port_selected
    SLICE_X22Y36.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_15/Mmux_O11
    SLICE_X22Y36.D5      net (fanout=1)        0.232   XLXI_174/o2
    SLICE_X22Y36.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y34.B3      net (fanout=1)        0.876   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
    SLICE_X17Y34.B       Tilo                  0.259   XLXI_7/iar_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_O11
    SLICE_X20Y36.DX      net (fanout=22)       1.176   XLXI_7/XLXI_130/XLXI_1/o2
    SLICE_X20Y36.CLK     Tds                   0.308   XLXN_431<2>
                                                       XLXI_106/XLXI_18/B
    -------------------------------------------------  ---------------------------
    Total                                      9.461ns (3.403ns logic, 6.058ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_23/D (RAM)
  Destination:          XLXI_106/XLXI_18/B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.434ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_23/D to XLXI_106/XLXI_18/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.BMUX    Tshcko                1.057   XLXN_431<7>
                                                       XLXI_106/XLXI_23/D
                                                       XLXI_106/XLXI_23/F7.B
                                                       XLXI_106/XLXI_23/F8
    SLICE_X22Y35.A2      net (fanout=1)        0.614   XLXN_431<7>
    SLICE_X22Y35.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_16/Mmux_O11
    SLICE_X22Y35.D5      net (fanout=1)        0.232   XLXI_174/o7
    SLICE_X22Y35.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X13Y35.B4      net (fanout=1)        0.921   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
    SLICE_X13Y35.B       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_O11
    SLICE_X19Y33.C6      net (fanout=22)       0.991   XLXI_7/XLXI_130/XLXI_1/o7
    SLICE_X19Y33.C       Tilo                  0.259   XLXI_7/r3_o<7>
                                                       XLXI_180
    SLICE_X22Y36.A5      net (fanout=11)       1.016   port_selected
    SLICE_X22Y36.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_15/Mmux_O11
    SLICE_X22Y36.D5      net (fanout=1)        0.232   XLXI_174/o2
    SLICE_X22Y36.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y34.B3      net (fanout=1)        0.876   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
    SLICE_X17Y34.B       Tilo                  0.259   XLXI_7/iar_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_O11
    SLICE_X20Y36.DX      net (fanout=22)       1.176   XLXI_7/XLXI_130/XLXI_1/o2
    SLICE_X20Y36.CLK     Tds                   0.308   XLXN_431<2>
                                                       XLXI_106/XLXI_18/B
    -------------------------------------------------  ---------------------------
    Total                                      9.434ns (3.376ns logic, 6.058ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_23/B (RAM)
  Destination:          XLXI_106/XLXI_18/B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.420ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_23/B to XLXI_106/XLXI_18/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.BMUX    Tshcko                1.043   XLXN_431<7>
                                                       XLXI_106/XLXI_23/B
                                                       XLXI_106/XLXI_23/F7.A
                                                       XLXI_106/XLXI_23/F8
    SLICE_X22Y35.A2      net (fanout=1)        0.614   XLXN_431<7>
    SLICE_X22Y35.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_16/Mmux_O11
    SLICE_X22Y35.D5      net (fanout=1)        0.232   XLXI_174/o7
    SLICE_X22Y35.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X13Y35.B4      net (fanout=1)        0.921   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
    SLICE_X13Y35.B       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_O11
    SLICE_X19Y33.C6      net (fanout=22)       0.991   XLXI_7/XLXI_130/XLXI_1/o7
    SLICE_X19Y33.C       Tilo                  0.259   XLXI_7/r3_o<7>
                                                       XLXI_180
    SLICE_X22Y36.A5      net (fanout=11)       1.016   port_selected
    SLICE_X22Y36.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_15/Mmux_O11
    SLICE_X22Y36.D5      net (fanout=1)        0.232   XLXI_174/o2
    SLICE_X22Y36.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y34.B3      net (fanout=1)        0.876   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
    SLICE_X17Y34.B       Tilo                  0.259   XLXI_7/iar_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_O11
    SLICE_X20Y36.DX      net (fanout=22)       1.176   XLXI_7/XLXI_130/XLXI_1/o2
    SLICE_X20Y36.CLK     Tds                   0.308   XLXN_431<2>
                                                       XLXI_106/XLXI_18/B
    -------------------------------------------------  ---------------------------
    Total                                      9.420ns (3.362ns logic, 6.058ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_106/XLXI_18/C (SLICE_X20Y36.DX), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_23/C (RAM)
  Destination:          XLXI_106/XLXI_18/C (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.424ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_23/C to XLXI_106/XLXI_18/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.BMUX    Tshcko                1.084   XLXN_431<7>
                                                       XLXI_106/XLXI_23/C
                                                       XLXI_106/XLXI_23/F7.B
                                                       XLXI_106/XLXI_23/F8
    SLICE_X22Y35.A2      net (fanout=1)        0.614   XLXN_431<7>
    SLICE_X22Y35.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_16/Mmux_O11
    SLICE_X22Y35.D5      net (fanout=1)        0.232   XLXI_174/o7
    SLICE_X22Y35.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X13Y35.B4      net (fanout=1)        0.921   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
    SLICE_X13Y35.B       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_O11
    SLICE_X19Y33.C6      net (fanout=22)       0.991   XLXI_7/XLXI_130/XLXI_1/o7
    SLICE_X19Y33.C       Tilo                  0.259   XLXI_7/r3_o<7>
                                                       XLXI_180
    SLICE_X22Y36.A5      net (fanout=11)       1.016   port_selected
    SLICE_X22Y36.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_15/Mmux_O11
    SLICE_X22Y36.D5      net (fanout=1)        0.232   XLXI_174/o2
    SLICE_X22Y36.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y34.B3      net (fanout=1)        0.876   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
    SLICE_X17Y34.B       Tilo                  0.259   XLXI_7/iar_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_O11
    SLICE_X20Y36.DX      net (fanout=22)       1.176   XLXI_7/XLXI_130/XLXI_1/o2
    SLICE_X20Y36.CLK     Tds                   0.271   XLXN_431<2>
                                                       XLXI_106/XLXI_18/C
    -------------------------------------------------  ---------------------------
    Total                                      9.424ns (3.366ns logic, 6.058ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_23/D (RAM)
  Destination:          XLXI_106/XLXI_18/C (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.397ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_23/D to XLXI_106/XLXI_18/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.BMUX    Tshcko                1.057   XLXN_431<7>
                                                       XLXI_106/XLXI_23/D
                                                       XLXI_106/XLXI_23/F7.B
                                                       XLXI_106/XLXI_23/F8
    SLICE_X22Y35.A2      net (fanout=1)        0.614   XLXN_431<7>
    SLICE_X22Y35.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_16/Mmux_O11
    SLICE_X22Y35.D5      net (fanout=1)        0.232   XLXI_174/o7
    SLICE_X22Y35.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X13Y35.B4      net (fanout=1)        0.921   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
    SLICE_X13Y35.B       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_O11
    SLICE_X19Y33.C6      net (fanout=22)       0.991   XLXI_7/XLXI_130/XLXI_1/o7
    SLICE_X19Y33.C       Tilo                  0.259   XLXI_7/r3_o<7>
                                                       XLXI_180
    SLICE_X22Y36.A5      net (fanout=11)       1.016   port_selected
    SLICE_X22Y36.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_15/Mmux_O11
    SLICE_X22Y36.D5      net (fanout=1)        0.232   XLXI_174/o2
    SLICE_X22Y36.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y34.B3      net (fanout=1)        0.876   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
    SLICE_X17Y34.B       Tilo                  0.259   XLXI_7/iar_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_O11
    SLICE_X20Y36.DX      net (fanout=22)       1.176   XLXI_7/XLXI_130/XLXI_1/o2
    SLICE_X20Y36.CLK     Tds                   0.271   XLXN_431<2>
                                                       XLXI_106/XLXI_18/C
    -------------------------------------------------  ---------------------------
    Total                                      9.397ns (3.339ns logic, 6.058ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_23/B (RAM)
  Destination:          XLXI_106/XLXI_18/C (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.383ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_23/B to XLXI_106/XLXI_18/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.BMUX    Tshcko                1.043   XLXN_431<7>
                                                       XLXI_106/XLXI_23/B
                                                       XLXI_106/XLXI_23/F7.A
                                                       XLXI_106/XLXI_23/F8
    SLICE_X22Y35.A2      net (fanout=1)        0.614   XLXN_431<7>
    SLICE_X22Y35.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_16/Mmux_O11
    SLICE_X22Y35.D5      net (fanout=1)        0.232   XLXI_174/o7
    SLICE_X22Y35.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X13Y35.B4      net (fanout=1)        0.921   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
    SLICE_X13Y35.B       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_O11
    SLICE_X19Y33.C6      net (fanout=22)       0.991   XLXI_7/XLXI_130/XLXI_1/o7
    SLICE_X19Y33.C       Tilo                  0.259   XLXI_7/r3_o<7>
                                                       XLXI_180
    SLICE_X22Y36.A5      net (fanout=11)       1.016   port_selected
    SLICE_X22Y36.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_15/Mmux_O11
    SLICE_X22Y36.D5      net (fanout=1)        0.232   XLXI_174/o2
    SLICE_X22Y36.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y34.B3      net (fanout=1)        0.876   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
    SLICE_X17Y34.B       Tilo                  0.259   XLXI_7/iar_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_O11
    SLICE_X20Y36.DX      net (fanout=22)       1.176   XLXI_7/XLXI_130/XLXI_1/o2
    SLICE_X20Y36.CLK     Tds                   0.271   XLXN_431<2>
                                                       XLXI_106/XLXI_18/C
    -------------------------------------------------  ---------------------------
    Total                                      9.383ns (3.325ns logic, 6.058ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_927/XLXI_1/XLXI_1/COUNT_15 (SLICE_X2Y46.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/XLXI_927/XLXI_1/XLXI_1/COUNT_15 (FF)
  Destination:          XLXI_7/XLXI_927/XLXI_1/XLXI_1/COUNT_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_7/XLXI_927/XLXI_1/XLXI_1/COUNT_15 to XLXI_7/XLXI_927/XLXI_1/XLXI_1/COUNT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y46.DQ       Tcko                  0.200   XLXI_7/XLXI_927/low<15>
                                                       XLXI_7/XLXI_927/XLXI_1/XLXI_1/COUNT_15
    SLICE_X2Y46.D6       net (fanout=3)        0.026   XLXI_7/XLXI_927/low<15>
    SLICE_X2Y46.CLK      Tah         (-Th)    -0.237   XLXI_7/XLXI_927/low<15>
                                                       XLXI_7/XLXI_927/low<15>_rt
                                                       XLXI_7/XLXI_927/XLXI_1/XLXI_1/Mcount_COUNT_xor<15>
                                                       XLXI_7/XLXI_927/XLXI_1/XLXI_1/COUNT_15
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT_15 (SLICE_X10Y46.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT_15 (FF)
  Destination:          XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT_15 to XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.DQ      Tcko                  0.200   XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT<15>
                                                       XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT_15
    SLICE_X10Y46.D6      net (fanout=2)        0.026   XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT<15>
    SLICE_X10Y46.CLK     Tah         (-Th)    -0.237   XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT<15>
                                                       XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT<15>_rt
                                                       XLXI_7/XLXI_931/XLXI_1/XLXI_1/Mcount_COUNT_xor<15>
                                                       XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT_15
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_105/XLXI_2/usart_clock.periods_7 (SLICE_X14Y43.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_105/XLXI_2/usart_clock.periods_7 (FF)
  Destination:          XLXI_105/XLXI_2/usart_clock.periods_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_105/XLXI_2/usart_clock.periods_7 to XLXI_105/XLXI_2/usart_clock.periods_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.DQ      Tcko                  0.200   XLXI_105/XLXI_2/usart_clock.periods<7>
                                                       XLXI_105/XLXI_2/usart_clock.periods_7
    SLICE_X14Y43.D6      net (fanout=2)        0.026   XLXI_105/XLXI_2/usart_clock.periods<7>
    SLICE_X14Y43.CLK     Tah         (-Th)    -0.237   XLXI_105/XLXI_2/usart_clock.periods<7>
                                                       XLXI_105/XLXI_2/usart_clock.periods<7>_rt
                                                       XLXI_105/XLXI_2/Mcount_usart_clock.periods_xor<7>
                                                       XLXI_105/XLXI_2/usart_clock.periods_7
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: in_clk_BUFGP/BUFG/I0
  Logical resource: in_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: in_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: XLXN_431<4>/CLK
  Logical resource: XLXI_106/XLXI_20/A/CLK
  Location pin: SLICE_X12Y33.CLK
  Clock network: in_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: XLXN_431<4>/CLK
  Logical resource: XLXI_106/XLXI_20/B/CLK
  Location pin: SLICE_X12Y33.CLK
  Clock network: in_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock in_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_clk         |    9.784|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2441 paths, 0 nets, and 372 connections

Design statistics:
   Minimum period:   9.784ns{1}   (Maximum frequency: 102.208MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 22 01:20:00 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



