+incdir+$RTL_PATH
+incdir+$BENCH_HOME

$RTL_PATH/timescale.v
$RTL_PATH/i2c_master_defines.v
$RTL_PATH/i2c_master_byte_ctrl.v
$RTL_PATH/i2c_master_bit_ctrl.v
$RTL_PATH/i2c_master_top.v

$BENCH_HOME/testbench/i2c_pkg_inc.sv
$BENCH_HOME/UVM/common/i2c_defines.svh

$BENCH_HOME/UVM/items/i2c_serial_item.sv
$BENCH_HOME/UVM/items/i2c_wishbone_item.sv
$BENCH_HOME/testbench/interfaces/i2c_interface.sv

$BENCH_HOME/UVM/reg_models/reg_models.sv
$BENCH_HOME/UVM/reg_models/reg_block.sv
$BENCH_HOME/UVM/reg_models/reg_adapter.sv

$BENCH_HOME/UVM/agents/serial/i2c_serial_config.sv
$BENCH_HOME/UVM/agents/wishbone/i2c_wishbone_config.sv
$BENCH_HOME/UVM/config/i2c_config.sv

$BENCH_HOME/UVM/agents/serial/i2c_serial_sequencer.sv
$BENCH_HOME/UVM/agents/wishbone/i2c_wishbone_sequencer.sv
$BENCH_HOME/UVM/scoreboards/i2c_scoreboard.sv
$BENCH_HOME/UVM/sequences/i2c_sequence.sv
$BENCH_HOME/UVM/agents/serial/i2c_serial_driver.sv
$BENCH_HOME/UVM/agents/wishbone/i2c_wishbone_driver.sv
$BENCH_HOME/UVM/agents/serial/i2c_serial_monitor.sv
$BENCH_HOME/UVM/agents/wishbone/i2c_wishbone_monitor.sv
$BENCH_HOME/UVM/agents/serial/i2c_serial_agent.sv
$BENCH_HOME/UVM/agents/wishbone/i2c_wishbone_agent.sv

$BENCH_HOME/UVM/env/i2c_env.sv
$BENCH_HOME/UVM/tests/i2c_base_test.sv

$BENCH_HOME/testbench/i2c_top.sv