do compi
# Cannot open macro file: compi
ls
# GSM_101Mults.sft           altera_ver            modelsim.ini  
# GSM_101Mults.vo            clk_en.v              rtl_work      
# GSM_101Mults_modelsim.xrf  compileFilt.do        transcript    
# GSM_tb.v                   cycloneive_ver        vsim.wlf      
# GSM_tb.v.bak               filtWave.do           wlftywiqsk    
# TimeSim.do                 filter_TB.cr.mti      wlftzgz6se    
# TimeSim.do.bak             filter_TB.mpf         work          
# altera_mf_ver              impulse_response.txt  work - Copy   

do compileFilt.do
# 20000ns
# .
# GSM_tb
# filter_TB
# clk_en
# GSM_101Mults
# A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim
# 
# Hello world
# 
# script is: compileFilt.do
# script is: compileFilt.do
# MOD is: 
# MOD is: GSM_101Mults
# MOD is: GSM_101Mults
# TB is: 
# TB is: GSM_tb
# TB is: GSM_tb
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim/filter_TB.mpf
# 
# vlog -sv -work work ${SRC_DIR}/${TB_MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:36 on Apr 05,2022
# vlog -reportprogress 300 -sv -work work ./GSM_tb.v 
# -- Compiling module filter_TB
# 
# Top level modules:
# 	filter_TB
# End time: 08:36:36 on Apr 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/../../${MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:36 on Apr 05,2022
# vlog -reportprogress 300 -sv -work work ./../../GSM_101Mults.v 
# -- Compiling module GSM_101Mults
# 
# Top level modules:
# 	GSM_101Mults
# End time: 08:36:36 on Apr 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/${EN}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:36 on Apr 05,2022
# vlog -reportprogress 300 -sv -work work ./clk_en.v 
# -- Compiling module clk_en
# 
# Top level modules:
# 	clk_en
# End time: 08:36:37 on Apr 05,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_Nam}
# vsim -t 1ns -L work filter_TB 
# Start time: 08:36:37 on Apr 05,2022
# Loading sv_std.std
# Loading work.filter_TB
# Loading work.clk_en
# ** Error: (vsim-3033) Instantiation of 'DUT' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /filter_TB File: ./GSM_tb.v Line: 52
#         Searched libraries:
#             A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./compileFilt.do PAUSED at line 45
do compileFilt.do
#/home/tob208/engr-ece/Documents/EE465/3Deliverable
# 
#procedure call
# proc getScriptDirectory {} {
#     set dispScriptFile [file normalize [info script]]
#     set scriptFolder [file dirname $dispScriptFile]
#     return $scriptFolder
# }
# 
# set SIM_LEN 20000ns
# 20000ns
#set SIM_LEN 9000ns
# set SRC_DIR [getScriptDirectory]
# .
# set TB_MOD "GSM_tb"
# GSM_tb
# set TB_Nam "filter_TB"
# filter_TB
# set EN "clk_en"
# clk_en
# set MOD "GSM_101Mults"
# GSM_101Mults
# 
# pwd
# A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim
# puts [info script]
# 
# puts "Hello world"
# Hello world
# puts [file normalize [info script]]
# 
# set string "script is: compileFilt.do"
# script is: compileFilt.do
# puts $string
# script is: compileFilt.do
# set string "MOD is: "
# MOD is: 
# append string ${MOD}
# MOD is: GSM_101Mults
# puts $string
# MOD is: GSM_101Mults
# set string "TB is: "
# TB is: 
# append string $TB_MOD
# TB is: GSM_tb
# puts $string
# TB is: GSM_tb
# 
# onerror {resume}
# transcript on
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim/filter_TB.mpf
# 
# vlog -sv -work work ${SRC_DIR}/${TB_MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:01 on Apr 05,2022
# vlog -reportprogress 300 -sv -work work ./GSM_tb.v 
# -- Compiling module filter_TB
# 
# Top level modules:
# 	filter_TB
# End time: 08:37:01 on Apr 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/../../${MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:01 on Apr 05,2022
# vlog -reportprogress 300 -sv -work work ./../../GSM_101Mults.v 
# -- Compiling module GSM_101Mults
# 
# Top level modules:
# 	GSM_101Mults
# End time: 08:37:01 on Apr 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/${EN}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:02 on Apr 05,2022
# vlog -reportprogress 300 -sv -work work ./clk_en.v 
# -- Compiling module clk_en
# 
# Top level modules:
# 	clk_en
# End time: 08:37:02 on Apr 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_Nam}
# vsim -t 1ns -L work filter_TB 
# Start time: 08:36:37 on Apr 05,2022
# Loading sv_std.std
# Loading work.filter_TB
# Loading work.clk_en
# Loading work.GSM_101Mults
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /filter_TB File: ./GSM_tb.v Line: 39
# ** Error (suppressible): (vsim-3389) Port 'sys_clk2_en' not found in the connected module (4th connection).
#    Time: 0 ns  Iteration: 0  Instance: /filter_TB/EN_CLK File: ./GSM_tb.v Line: 43
# ** Error (suppressible): (vsim-3389) Port 'clk' not found in the connected module (1st connection).
#    Time: 0 ns  Iteration: 0  Instance: /filter_TB/DUT File: ./GSM_tb.v Line: 52
# ** Error (suppressible): (vsim-3389) Port 'sys_clk2_en' not found in the connected module (3rd connection).
#    Time: 0 ns  Iteration: 0  Instance: /filter_TB/DUT File: ./GSM_tb.v Line: 52
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./compileFilt.do PAUSED at line 45
ls
# GSM_101Mults.sft           altera_ver            modelsim.ini  
# GSM_101Mults.vo            clk_en.v              rtl_work      
# GSM_101Mults_modelsim.xrf  compileFilt.do        transcript    
# GSM_tb.v                   cycloneive_ver        vsim.wlf      
# GSM_tb.v.bak               filtWave.do           wlftywiqsk    
# TimeSim.do                 filter_TB.cr.mti      wlftzgz6se    
# TimeSim.do.bak             filter_TB.mpf         work          
# altera_mf_ver              impulse_response.txt  work - Copy   
do compileFilt.do
#/home/tob208/engr-ece/Documents/EE465/3Deliverable
# 
#procedure call
# proc getScriptDirectory {} {
#     set dispScriptFile [file normalize [info script]]
#     set scriptFolder [file dirname $dispScriptFile]
#     return $scriptFolder
# }
# 
# set SIM_LEN 20000ns
# 20000ns
#set SIM_LEN 9000ns
# set SRC_DIR [getScriptDirectory]
# .
# set TB_MOD "GSM_tb"
# GSM_tb
# set TB_Nam "filter_TB"
# filter_TB
# set EN "clk_en"
# clk_en
# set MOD "GSM_101Mults"
# GSM_101Mults
# 
# pwd
# A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim
# puts [info script]
# 
# puts "Hello world"
# Hello world
# puts [file normalize [info script]]
# 
# set string "script is: compileFilt.do"
# script is: compileFilt.do
# puts $string
# script is: compileFilt.do
# set string "MOD is: "
# MOD is: 
# append string ${MOD}
# MOD is: GSM_101Mults
# puts $string
# MOD is: GSM_101Mults
# set string "TB is: "
# TB is: 
# append string $TB_MOD
# TB is: GSM_tb
# puts $string
# TB is: GSM_tb
# 
# onerror {resume}
# transcript on
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim/filter_TB.mpf
# 
# vlog -sv -work work ${SRC_DIR}/${TB_MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:28 on Apr 05,2022
# vlog -reportprogress 300 -sv -work work ./GSM_tb.v 
# -- Compiling module filter_TB
# 
# Top level modules:
# 	filter_TB
# End time: 08:37:28 on Apr 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/../../${MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:28 on Apr 05,2022
# vlog -reportprogress 300 -sv -work work ./../../GSM_101Mults.v 
# -- Compiling module GSM_101Mults
# 
# Top level modules:
# 	GSM_101Mults
# End time: 08:37:28 on Apr 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/${EN}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:28 on Apr 05,2022
# vlog -reportprogress 300 -sv -work work ./clk_en.v 
# -- Compiling module clk_en
# 
# Top level modules:
# 	clk_en
# End time: 08:37:29 on Apr 05,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_Nam}
# vsim -t 1ns -L work filter_TB 
# Start time: 08:36:37 on Apr 05,2022
# Loading sv_std.std
# Loading work.filter_TB
# Loading work.clk_en
# Loading work.GSM_101Mults
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /filter_TB File: ./GSM_tb.v Line: 39
# ** Error (suppressible): (vsim-3389) Port 'clk' not found in the connected module (1st connection).
#    Time: 0 ns  Iteration: 0  Instance: /filter_TB/DUT File: ./GSM_tb.v Line: 51
# ** Error (suppressible): (vsim-3389) Port 'sys_clk2_en' not found in the connected module (3rd connection).
#    Time: 0 ns  Iteration: 0  Instance: /filter_TB/DUT File: ./GSM_tb.v Line: 51
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./compileFilt.do PAUSED at line 45
do compileFilt.do
#/home/tob208/engr-ece/Documents/EE465/3Deliverable
# 
#procedure call
# proc getScriptDirectory {} {
#     set dispScriptFile [file normalize [info script]]
#     set scriptFolder [file dirname $dispScriptFile]
#     return $scriptFolder
# }
# 
# set SIM_LEN 20000ns
# 20000ns
#set SIM_LEN 9000ns
# set SRC_DIR [getScriptDirectory]
# .
# set TB_MOD "GSM_tb"
# GSM_tb
# set TB_Nam "filter_TB"
# filter_TB
# set EN "clk_en"
# clk_en
# set MOD "GSM_101Mults"
# GSM_101Mults
# 
# pwd
# A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim
# puts [info script]
# 
# puts "Hello world"
# Hello world
# puts [file normalize [info script]]
# 
# set string "script is: compileFilt.do"
# script is: compileFilt.do
# puts $string
# script is: compileFilt.do
# set string "MOD is: "
# MOD is: 
# append string ${MOD}
# MOD is: GSM_101Mults
# puts $string
# MOD is: GSM_101Mults
# set string "TB is: "
# TB is: 
# append string $TB_MOD
# TB is: GSM_tb
# puts $string
# TB is: GSM_tb
# 
# onerror {resume}
# transcript on
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim/filter_TB.mpf
# 
# vlog -sv -work work ${SRC_DIR}/${TB_MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:45 on Apr 05,2022
# vlog -reportprogress 300 -sv -work work ./GSM_tb.v 
# -- Compiling module filter_TB
# 
# Top level modules:
# 	filter_TB
# End time: 08:37:46 on Apr 05,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/../../${MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:46 on Apr 05,2022
# vlog -reportprogress 300 -sv -work work ./../../GSM_101Mults.v 
# -- Compiling module GSM_101Mults
# 
# Top level modules:
# 	GSM_101Mults
# End time: 08:37:46 on Apr 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/${EN}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:46 on Apr 05,2022
# vlog -reportprogress 300 -sv -work work ./clk_en.v 
# -- Compiling module clk_en
# 
# Top level modules:
# 	clk_en
# End time: 08:37:46 on Apr 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_Nam}
# vsim -t 1ns -L work filter_TB 
# Start time: 08:36:37 on Apr 05,2022
# Loading sv_std.std
# Loading work.filter_TB
# Loading work.clk_en
# Loading work.GSM_101Mults
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /filter_TB File: ./GSM_tb.v Line: 39
# ** Error (suppressible): (vsim-3389) Port 'clk' not found in the connected module (1st connection).
#    Time: 0 ns  Iteration: 0  Instance: /filter_TB/DUT File: ./GSM_tb.v Line: 51
# ** Error (suppressible): (vsim-3389) Port 'sys_clk2_en' not found in the connected module (3rd connection).
#    Time: 0 ns  Iteration: 0  Instance: /filter_TB/DUT File: ./GSM_tb.v Line: 51
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./compileFilt.do PAUSED at line 45
do compileFilt.do
#/home/tob208/engr-ece/Documents/EE465/3Deliverable
# 
#procedure call
# proc getScriptDirectory {} {
#     set dispScriptFile [file normalize [info script]]
#     set scriptFolder [file dirname $dispScriptFile]
#     return $scriptFolder
# }
# 
# set SIM_LEN 20000ns
# 20000ns
#set SIM_LEN 9000ns
# set SRC_DIR [getScriptDirectory]
# .
# set TB_MOD "GSM_tb"
# GSM_tb
# set TB_Nam "filter_TB"
# filter_TB
# set EN "clk_en"
# clk_en
# set MOD "GSM_101Mults"
# GSM_101Mults
# 
# pwd
# A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim
# puts [info script]
# 
# puts "Hello world"
# Hello world
# puts [file normalize [info script]]
# 
# set string "script is: compileFilt.do"
# script is: compileFilt.do
# puts $string
# script is: compileFilt.do
# set string "MOD is: "
# MOD is: 
# append string ${MOD}
# MOD is: GSM_101Mults
# puts $string
# MOD is: GSM_101Mults
# set string "TB is: "
# TB is: 
# append string $TB_MOD
# TB is: GSM_tb
# puts $string
# TB is: GSM_tb
# 
# onerror {resume}
# transcript on
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim/filter_TB.mpf
# 
# vlog -sv -work work ${SRC_DIR}/${TB_MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:58 on Apr 05,2022
# vlog -reportprogress 300 -sv -work work ./GSM_tb.v 
# -- Compiling module filter_TB
# 
# Top level modules:
# 	filter_TB
# End time: 08:37:59 on Apr 05,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/../../${MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:59 on Apr 05,2022
# vlog -reportprogress 300 -sv -work work ./../../GSM_101Mults.v 
# -- Compiling module GSM_101Mults
# 
# Top level modules:
# 	GSM_101Mults
# End time: 08:37:59 on Apr 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/${EN}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:59 on Apr 05,2022
# vlog -reportprogress 300 -sv -work work ./clk_en.v 
# -- Compiling module clk_en
# 
# Top level modules:
# 	clk_en
# End time: 08:37:59 on Apr 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_Nam}
# vsim -t 1ns -L work filter_TB 
# Start time: 08:36:37 on Apr 05,2022
# Loading sv_std.std
# Loading work.filter_TB
# Loading work.clk_en
# Loading work.GSM_101Mults
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /filter_TB File: ./GSM_tb.v Line: 39
# do filtWave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /filter_TB/EN_CLK/sys_clk
# add wave -noupdate /filter_TB/EN_CLK/sam_clk_en
#add wave -noupdate /filter_TB/EN_CLK/sym_clk_en
# add wave -noupdate /filter_TB/rst
# add wave -noupdate /filter_TB/DUT/x_in
# add wave -noupdate /filter_TB/DUT/x
# add wave -noupdate -radix unsigned /filter_TB/DUT/cnt
# add wave -noupdate /filter_TB/DUT/sum_lvl_1
# add wave -noupdate /filter_TB/DUT/mult_in
#add wave -noupdate /filter_TB/DUT/mult_coeff
#add wave -noupdate /filter_TB/DUT/mult_out
# add wave -noupdate /filter_TB/DUT/sum_lvl_2
# add wave -noupdate /filter_TB/DUT/sum_lvl_3
# add wave -noupdate /filter_TB/DUT/sum_lvl_4
# add wave -noupdate /filter_TB/DUT/sum_lvl_5
# add wave -noupdate /filter_TB/DUT/acc_out
# add wave -noupdate /filter_TB/DUT/y
# add wave -noupdate /filter_TB/DUT/det_edge
# add wave -noupdate -radix binary /filter_TB/DUT/sig_edge
# add wave -noupdate -format Analog-Interpolated -height 84 -max 39137.0 -min -7450.0 /filter_TB/DUT/y
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {130 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 237
# configure wave -valuecolwidth 316
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ns} {959 ns}
# 
# run ${SIM_LEN}
# 
quit -sim
# End time: 09:07:04 on Apr 05,2022, Elapsed time: 0:30:27
# Errors: 8, Warnings: 5
cd ..
