10:00:36 INFO  : Registering command handlers for SDK TCF services
10:00:38 INFO  : Launching XSCT server: xsct -n -interactive /home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.sdk/temp_xsdb_launch_script.tcl
10:00:41 INFO  : XSCT server has started successfully.
10:00:41 INFO  : Successfully done setting XSCT server connection channel  
10:00:41 INFO  : Successfully done setting SDK workspace  
10:00:41 INFO  : Processing command line option -hwspec /home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.sdk/pl_wrapper.hdf.
10:02:43 INFO  : Refreshed build settings on project fft
10:05:47 INFO  : No changes in MSS file content so not generating sources.
08:52:01 INFO  : Launching XSCT server: xsct -n -interactive /home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.sdk/temp_xsdb_launch_script.tcl
08:52:03 INFO  : XSCT server has started successfully.
08:52:03 INFO  : Successfully done setting XSCT server connection channel  
08:52:03 INFO  : Successfully done setting SDK workspace  
08:52:08 INFO  : Registering command handlers for SDK TCF services
08:52:08 INFO  : Processing command line option -hwspec /home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.sdk/pl_wrapper.hdf.
08:52:09 INFO  : Checking for hwspec changes in the project pl_wrapper_hw_platform_0.
09:06:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:08:45 INFO  : Connected through redirection to target on host '192.168.226.142' and port '65289'.
09:08:52 INFO  : Jtag cable 'Digilent Zed 210248722230' is selected.
09:08:52 INFO  : 'jtag frequency' command is executed.
09:08:52 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.sdk/pl_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:08:52 INFO  : Context for 'APU' is selected.
09:08:53 INFO  : System reset is completed.
09:08:56 INFO  : 'after 3000' command is executed.
09:08:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248722230" && level==0} -index 1' command is executed.
09:08:58 INFO  : FPGA configured successfully with bitstream "/home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.sdk/pl_wrapper_hw_platform_0/pl_wrapper.bit"
09:08:58 INFO  : Context for 'APU' is selected.
09:08:58 INFO  : Hardware design information is loaded from '/home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.sdk/pl_wrapper_hw_platform_0/system.hdf'.
09:08:58 INFO  : 'configparams force-mem-access 1' command is executed.
09:08:58 INFO  : Context for 'APU' is selected.
09:09:01 INFO  : 'ps7_init' command is executed.
09:09:01 INFO  : 'ps7_post_config' command is executed.
09:09:01 INFO  : 'configparams force-mem-access 0' command is executed.
09:09:01 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:65289]
source /home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.sdk/pl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248722230" && level==0} -index 1
fpga -file /home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.sdk/pl_wrapper_hw_platform_0/pl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
loadhw -hw /home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.sdk/pl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

09:09:01 INFO  : Memory regions updated for context APU
09:09:01 INFO  : Launch script is exported to file '/home/vs/funtion/verilog/ELD_LAB/CW_11_fft/CW_11_fft.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_soc.tcl'
09:09:20 ERROR : (XSDB Server)Target doesn't support Jtag Uart

09:09:30 INFO  : Disconnected from the channel tcfchan#2.
