
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126490                       # Number of seconds simulated
sim_ticks                                126490043736                       # Number of ticks simulated
final_tick                               1268125379367                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 136890                       # Simulator instruction rate (inst/s)
host_op_rate                                   176374                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4973600                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911216                       # Number of bytes of host memory used
host_seconds                                 25432.29                       # Real time elapsed on the host
sim_insts                                  3481431587                       # Number of instructions simulated
sim_ops                                    4485592918                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1770752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1151616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       545920                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3473408                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1462400                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1462400                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13834                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8997                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4265                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27136                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11425                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11425                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13999141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        12143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9104400                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4315913                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                27459932                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14167                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        12143                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14167                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              40477                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11561384                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11561384                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11561384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13999141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        12143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9104400                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4315913                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               39021316                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151848793                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22305570                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19548514                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1739485                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11060650                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10775425                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552433                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54269                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117655488                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123973443                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22305570                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12327858                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25229370                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5689272                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2096221                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13408897                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1093595                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148920685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.946998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123691315     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271121      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2328967      1.56%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1946229      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3564479      2.39%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3864064      2.59%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          845286      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663901      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10745323      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148920685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146893                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.816427                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116724241                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3219029                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25017797                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25184                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3934426                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2398072                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139938933                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1301                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3934426                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117194093                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1582706                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       793179                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24561570                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       854704                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138957608                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89547                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       518720                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184542416                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630493510                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630493510                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35646200                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19859                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9938                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2697406                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23133792                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4491069                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        83292                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001663                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137349293                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19860                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129027940                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103774                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22793572                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48951122                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148920685                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866421                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477653                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95200475     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21893165     14.70%     78.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10985072      7.38%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7198641      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7506515      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3878064      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1741377      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       434942      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82434      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148920685                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         323220     59.69%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137709     25.43%     85.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80610     14.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101863170     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082100      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21614345     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4458404      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129027940                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.849713                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             541539                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004197                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407621873                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160163034                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126109779                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129569479                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       242521                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4203721                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          309                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       137714                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3934426                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1081876                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51806                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137369153                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49520                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23133792                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4491069                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9938                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         33992                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          177                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          309                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838352                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1035965                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1874317                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127644547                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21281493                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1383388                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25739706                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19661885                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4458213                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.840603                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126222781                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126109779                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72841512                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172957383                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.830496                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421153                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23758507                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1744249                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144986259                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783602                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659628                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102776966     70.89%     70.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16389248     11.30%     82.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11837061      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2648246      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014488      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1068381      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4454444      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902440      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1894985      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144986259                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1894985                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280461370                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278674717                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40982                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2928108                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.518488                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.518488                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.658550                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.658550                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590480646                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165683764                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146747857                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151848793                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23462065                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19339876                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2090376                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9662865                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9007302                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2462369                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92766                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    114249457                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             128839698                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23462065                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11469671                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26940875                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6184754                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3653124                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13254873                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1730360                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    148902807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.062430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.482469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       121961932     81.91%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1407782      0.95%     82.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1989815      1.34%     84.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2602325      1.75%     85.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2917796      1.96%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2172185      1.46%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1252107      0.84%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1831279      1.23%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12767586      8.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    148902807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.154509                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.848474                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       112991050                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5331392                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26459668                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        61577                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4059119                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3748722                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155471199                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1277                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4059119                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       113776419                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1116867                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2812142                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25738817                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1399442                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154435870                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1054                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        281991                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       578646                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          893                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    215360644                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    721488095                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    721488095                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176042406                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        39318194                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40881                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23696                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4222740                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14675288                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7625703                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       125872                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1661274                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         150105089                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140498734                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26953                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21558692                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     50840145                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6487                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    148902807                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.943560                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.504528                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     89444331     60.07%     60.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23948100     16.08%     76.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13270460      8.91%     85.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8556056      5.75%     90.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7848071      5.27%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3131316      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1899888      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       543326      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       261259      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    148902807                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          67778     22.78%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         99370     33.40%     56.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       130355     43.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117954075     83.95%     83.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2143643      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17185      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12814809      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7569022      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140498734                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.925254                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             297503                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002117                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    430224730                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171704996                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137819373                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140796237                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       343467                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3058304                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          356                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       180206                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          157                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4059119                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         850259                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       114115                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    150145948                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1438398                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14675288                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7625703                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23673                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         87075                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          356                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1229234                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1178586                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2407820                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138604451                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12641100                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1894282                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20208752                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19427261                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7567652                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.912779                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137819609                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137819373                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80732847                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        219294653                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.907609                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368148                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103101784                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126715658                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23438906                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2124736                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    144843688                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.874844                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.682361                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     93478200     64.54%     64.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24697568     17.05%     81.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9699513      6.70%     88.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4991404      3.45%     91.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4354825      3.01%     94.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2092735      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1810031      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       853605      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2865807      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    144843688                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103101784                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126715658                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19062481                       # Number of memory references committed
system.switch_cpus1.commit.loads             11616984                       # Number of loads committed
system.switch_cpus1.commit.membars              17186                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18174672                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114216209                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2585540                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2865807                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           292132445                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          304368319                       # The number of ROB writes
system.switch_cpus1.timesIdled                  47948                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2945986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103101784                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126715658                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103101784                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.472805                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.472805                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.678977                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.678977                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       624550714                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191207921                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145638957                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34372                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               151848793                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25462634                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20650756                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2171955                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10227200                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9783340                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2736790                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       100052                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    111140248                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             139313384                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25462634                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12520130                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30652751                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7085722                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2822443                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12983641                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1704407                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    149501484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.544237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       118848733     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2152776      1.44%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3956368      2.65%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3579663      2.39%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2293776      1.53%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1855737      1.24%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1082710      0.72%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1130306      0.76%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14601415      9.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    149501484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167684                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.917448                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       110011858                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4300437                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         30256670                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        51288                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4881230                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4401384                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4797                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     168517270                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        37882                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4881230                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       110902177                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1162170                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1875969                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29397310                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1282626                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     166648195                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        244370                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       553240                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    235717256                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    776050555                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    776050555                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    186559554                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        49157696                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36736                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18368                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4602605                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15787778                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7838366                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        89560                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1756063                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         163507444                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36736                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151885103                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       169103                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28731874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     63215765                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    149501484                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015944                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560743                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85877879     57.44%     57.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26186037     17.52%     74.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13761594      9.20%     84.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7967917      5.33%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8808775      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3266238      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2901630      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       555255      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       176159      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    149501484                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         606059     68.79%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        125143     14.21%     83.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       149763     17.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127897313     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2149768      1.42%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18368      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14019864      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7799790      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151885103                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.000239                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             880965                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005800                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    454321758                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    192276280                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148562380                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152766068                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       293133                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3626099                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          226                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       134211                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4881230                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         749545                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       115823                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    163544181                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        70650                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15787778                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7838366                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18368                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        100544                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          226                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1208817                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1214702                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2423519                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149393522                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13465989                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2491581                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21265378                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21256291                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7799389                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.983831                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148697988                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148562380                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86680691                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        243468787                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.978357                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356024                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108652182                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133782683                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29761914                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36736                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2194713                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    144620254                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.925062                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694823                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89587257     61.95%     61.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25494917     17.63%     79.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12663586      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4306114      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5307950      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1858123      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1307634      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1083351      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3011322      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    144620254                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108652182                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133782683                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19865833                       # Number of memory references committed
system.switch_cpus2.commit.loads             12161678                       # Number of loads committed
system.switch_cpus2.commit.membars              18368                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19310313                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        120527717                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2759319                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3011322                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           305153529                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          331970630                       # The number of ROB writes
system.switch_cpus2.timesIdled                  46021                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2347309                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108652182                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133782683                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108652182                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.397568                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.397568                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.715529                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.715529                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       672695348                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      207939243                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      157077586                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36736                       # number of misc regfile writes
system.l20.replacements                         13848                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          214958                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24088                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.923863                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.152299                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.884959                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5370.374287                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4664.588455                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019253                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000770                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.524451                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.455526                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35674                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35674                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9361                       # number of Writeback hits
system.l20.Writeback_hits::total                 9361                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35674                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35674                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35674                       # number of overall hits
system.l20.overall_hits::total                  35674                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13834                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13848                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13834                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13848                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13834                       # number of overall misses
system.l20.overall_misses::total                13848                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4290085                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3994653463                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3998943548                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4290085                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3994653463                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3998943548                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4290085                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3994653463                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3998943548                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49508                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49522                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9361                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9361                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49508                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49522                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49508                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49522                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.279430                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279633                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.279430                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279633                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.279430                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279633                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 306434.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 288756.213893                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 288774.086366                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 306434.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 288756.213893                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 288774.086366                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 306434.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 288756.213893                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 288774.086366                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2207                       # number of writebacks
system.l20.writebacks::total                     2207                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13834                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13848                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13834                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13848                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13834                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13848                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3421835                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3137788404                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3141210239                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3421835                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3137788404                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3141210239                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3421835                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3137788404                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3141210239                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279430                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279633                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.279430                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279633                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.279430                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279633                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 244416.785714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 226817.146451                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 226834.939269                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 244416.785714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 226817.146451                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 226834.939269                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 244416.785714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 226817.146451                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 226834.939269                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9011                       # number of replacements
system.l21.tagsinuse                     10239.987074                       # Cycle average of tags in use
system.l21.total_refs                          595659                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19251                       # Sample count of references to valid blocks.
system.l21.avg_refs                         30.941717                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          508.172458                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.590925                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3789.408301                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5934.815390                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.049626                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000741                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.370059                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.579572                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        44846                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  44846                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           26380                       # number of Writeback hits
system.l21.Writeback_hits::total                26380                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        44846                       # number of demand (read+write) hits
system.l21.demand_hits::total                   44846                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        44846                       # number of overall hits
system.l21.overall_hits::total                  44846                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8995                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9007                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8997                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9009                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8997                       # number of overall misses
system.l21.overall_misses::total                 9009                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3445374                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2568265754                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2571711128                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       536552                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       536552                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3445374                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2568802306                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2572247680                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3445374                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2568802306                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2572247680                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           12                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53841                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53853                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        26380                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            26380                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           12                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53843                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53855                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           12                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53843                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53855                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.167066                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.167252                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.167097                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.167283                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.167097                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.167283                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 287114.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 285521.484603                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 285523.606972                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       268276                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       268276                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 287114.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 285517.650995                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 285519.778000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 287114.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 285517.650995                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 285519.778000                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6067                       # number of writebacks
system.l21.writebacks::total                     6067                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8995                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9007                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8997                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9009                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8997                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9009                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2701411                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2011078725                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2013780136                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       412952                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       412952                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2701411                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2011491677                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2014193088                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2701411                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2011491677                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2014193088                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.167066                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.167252                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.167097                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.167283                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.167097                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.167283                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 225117.583333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 223577.401334                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 223579.453314                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       206476                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       206476                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 225117.583333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 223573.599755                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 223575.656344                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 225117.583333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 223573.599755                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 223575.656344                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4279                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          428587                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16567                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.869922                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          471.478922                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.522865                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2056.463151                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9746.535063                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.038369                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001100                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.167355                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.793175                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        37968                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  37968                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11428                       # number of Writeback hits
system.l22.Writeback_hits::total                11428                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        37968                       # number of demand (read+write) hits
system.l22.demand_hits::total                   37968                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        37968                       # number of overall hits
system.l22.overall_hits::total                  37968                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4265                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4279                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4265                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4279                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4265                       # number of overall misses
system.l22.overall_misses::total                 4279                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3801448                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1253868958                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1257670406                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3801448                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1253868958                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1257670406                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3801448                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1253868958                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1257670406                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        42233                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              42247                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11428                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11428                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        42233                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               42247                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        42233                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              42247                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.100987                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101285                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.100987                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101285                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.100987                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101285                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       271532                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 293990.377022                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 293916.897873                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       271532                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 293990.377022                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 293916.897873                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       271532                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 293990.377022                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 293916.897873                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3151                       # number of writebacks
system.l22.writebacks::total                     3151                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4265                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4279                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4265                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4279                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4265                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4279                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2935438                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    989757538                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    992692976                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2935438                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    989757538                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    992692976                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2935438                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    989757538                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    992692976                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.100987                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101285                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.100987                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101285                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.100987                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101285                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 209674.142857                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 232065.073388                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 231991.814910                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 209674.142857                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 232065.073388                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 231991.814910                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 209674.142857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 232065.073388                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 231991.814910                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.985423                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013440994                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873273.556377                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.985423                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022413                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866964                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13408880                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13408880                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13408880                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13408880                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13408880                       # number of overall hits
system.cpu0.icache.overall_hits::total       13408880                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5321868                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5321868                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5321868                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5321868                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5321868                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5321868                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13408897                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13408897                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13408897                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13408897                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13408897                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13408897                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 313051.058824                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 313051.058824                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 313051.058824                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 313051.058824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 313051.058824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 313051.058824                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4406285                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4406285                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4406285                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4406285                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4406285                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4406285                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 314734.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 314734.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 314734.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 314734.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 314734.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 314734.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49508                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245033995                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49764                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4923.920806                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.547797                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.452203                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826359                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173641                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19251230                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19251230                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23584722                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23584722                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23584722                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23584722                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184703                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184703                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       184703                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        184703                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       184703                       # number of overall misses
system.cpu0.dcache.overall_misses::total       184703                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  29360794087                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29360794087                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  29360794087                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  29360794087                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  29360794087                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  29360794087                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19435933                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19435933                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23769425                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23769425                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23769425                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23769425                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009503                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009503                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007771                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007771                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007771                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007771                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 158962.193830                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 158962.193830                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 158962.193830                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 158962.193830                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 158962.193830                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 158962.193830                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9361                       # number of writebacks
system.cpu0.dcache.writebacks::total             9361                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135195                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135195                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       135195                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       135195                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       135195                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       135195                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49508                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49508                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49508                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49508                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49508                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49508                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6432845089                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6432845089                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6432845089                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6432845089                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6432845089                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6432845089                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 129935.466773                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 129935.466773                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 129935.466773                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 129935.466773                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 129935.466773                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 129935.466773                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               494.997326                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098308053                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218804.147475                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    11.997326                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.019226                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13254858                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13254858                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13254858                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13254858                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13254858                       # number of overall hits
system.cpu1.icache.overall_hits::total       13254858                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4285422                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4285422                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4285422                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4285422                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4285422                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4285422                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13254873                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13254873                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13254873                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13254873                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13254873                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13254873                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 285694.800000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 285694.800000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 285694.800000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 285694.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 285694.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 285694.800000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3544974                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3544974                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3544974                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3544974                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3544974                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3544974                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 295414.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 295414.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 295414.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 295414.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 295414.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 295414.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53843                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185935693                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54099                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3436.952495                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.722552                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.277448                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912979                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087021                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9412194                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9412194                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7406954                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7406954                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18180                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18180                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17186                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17186                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16819148                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16819148                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16819148                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16819148                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       157067                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       157067                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3185                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3185                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       160252                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        160252                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       160252                       # number of overall misses
system.cpu1.dcache.overall_misses::total       160252                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19697000334                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19697000334                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    713677312                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    713677312                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20410677646                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20410677646                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20410677646                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20410677646                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9569261                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9569261                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7410139                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7410139                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16979400                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16979400                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16979400                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16979400                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016414                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016414                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000430                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000430                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009438                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009438                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009438                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009438                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 125405.084034                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 125405.084034                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 224074.509262                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 224074.509262                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 127366.133627                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 127366.133627                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 127366.133627                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 127366.133627                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2303795                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 191982.916667                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26380                       # number of writebacks
system.cpu1.dcache.writebacks::total            26380                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       103226                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       103226                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3183                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3183                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       106409                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       106409                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       106409                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       106409                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53841                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53841                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53843                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53843                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53843                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53843                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5577972811                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5577972811                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       553152                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       553152                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5578525963                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5578525963                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5578525963                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5578525963                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005626                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005626                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003171                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003171                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003171                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003171                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 103600.839713                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103600.839713                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       276576                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       276576                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 103607.264881                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103607.264881                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 103607.264881                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103607.264881                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996756                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1097623310                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2370676.695464                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996756                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12983626                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12983626                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12983626                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12983626                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12983626                       # number of overall hits
system.cpu2.icache.overall_hits::total       12983626                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4452018                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4452018                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4452018                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4452018                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4452018                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4452018                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12983641                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12983641                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12983641                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12983641                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12983641                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12983641                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 296801.200000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 296801.200000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 296801.200000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 296801.200000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 296801.200000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 296801.200000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3917648                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3917648                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3917648                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3917648                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3917648                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3917648                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       279832                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       279832                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       279832                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       279832                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       279832                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       279832                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 42233                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               182390758                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 42489                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4292.658288                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.657912                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.342088                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908820                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091180                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10129579                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10129579                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7668001                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7668001                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18368                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18368                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18368                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18368                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17797580                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17797580                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17797580                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17797580                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       127997                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       127997                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       127997                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        127997                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       127997                       # number of overall misses
system.cpu2.dcache.overall_misses::total       127997                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14811957131                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14811957131                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  14811957131                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14811957131                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  14811957131                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14811957131                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10257576                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10257576                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7668001                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7668001                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17925577                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17925577                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17925577                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17925577                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012478                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012478                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007140                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007140                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007140                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007140                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 115721.127300                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 115721.127300                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 115721.127300                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 115721.127300                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 115721.127300                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 115721.127300                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11428                       # number of writebacks
system.cpu2.dcache.writebacks::total            11428                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        85764                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        85764                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85764                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85764                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85764                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85764                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        42233                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42233                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        42233                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        42233                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        42233                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        42233                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3759638870                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3759638870                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3759638870                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3759638870                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3759638870                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3759638870                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89021.354628                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89021.354628                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89021.354628                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89021.354628                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89021.354628                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89021.354628                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
