#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb 10 09:54:49 2020
# Process ID: 6352
# Current directory: C:/Dilation_erosion
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10980 C:\Dilation_erosion\OV7670_VGA_Dispaly.xpr
# Log file: C:/Dilation_erosion/vivado.log
# Journal file: C:/Dilation_erosion\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Dilation_erosion/OV7670_VGA_Dispaly.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/11986/OneDrive/×ÀÃæ/Dilation_erosion' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/vivado-library-master/ip'; using path 'C:/Users/11986/OneDrive/×ÀÃæ/vivado-library-master/ip' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/11986/OneDrive/×ÀÃæ/vivado-library-master/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 875.711 ; gain = 277.891
reset_run synth_2
update_compile_order -fileset sources_1
launch_runs synth_2 -jobs 4
[Mon Feb 10 09:56:21 2020] Launched synth_2...
Run output will be captured here: C:/Dilation_erosion/OV7670_VGA_Dispaly.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
[Mon Feb 10 09:58:38 2020] Launched impl_2...
Run output will be captured here: C:/Dilation_erosion/OV7670_VGA_Dispaly.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Feb 10 10:01:25 2020] Launched impl_2...
Run output will be captured here: C:/Dilation_erosion/OV7670_VGA_Dispaly.runs/impl_2/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-05:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.078 ; gain = 14.449
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A8BA07A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2187.332 ; gain = 1225.254
set_property PROGRAM.FILE {C:/Dilation_erosion/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Dilation_erosion/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017A8BA07A
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Dilation_erosion/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Feb 10 10:26:22 2020] Launched synth_2...
Run output will be captured here: C:/Dilation_erosion/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Mon Feb 10 10:26:22 2020] Launched impl_2...
Run output will be captured here: C:/Dilation_erosion/OV7670_VGA_Dispaly.runs/impl_2/runme.log
