// Seed: 1390896948
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_24;
  wire id_25;
  assign id_21 = id_24;
  parameter id_26 = -1;
  parameter id_27 = -1 - ((1'd0) - id_26);
endmodule
module module_1 #(
    parameter id_3 = 32'd65,
    parameter id_4 = 32'd47
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire _id_4;
  input wire _id_3;
  input wire id_2;
  output logic [7:0] id_1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5
  );
  assign id_1[id_3|-id_4] = -1;
endmodule
