<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   XDptx_Config Struct Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Classes</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
    <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
  </ul></div>
<h1>XDptx_Config Struct Reference</h1><!-- doxytag: class="XDptx_Config" --><code>#include &lt;xdptx.h&gt;</code>
<p>
<a href="struct_x_dptx___config-members.html">List of all members.</a><hr><a name="_details"></a><h2>Detailed Description</h2>
This typedef contains configuration information for the DisplayPort TX core.
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">u16&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#e2afeef00c31ea626b874e45fb2d2680">DeviceId</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#46946d5bdc36055fa2459fd4d8e1c11d">BaseAddr</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#fc601e4130de1b72955b9443ea3c3442">SAxiClkHz</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#fe5e452f3a20a37cbc5a38da108e733f">MaxLaneCount</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#5d9e90fba3360ed16662e4fd4f3db21c">MaxLinkRate</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#144510f23c003b3ee2c4e566a7e5c6b1">MaxBitsPerColor</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#61967a7b8aa8a673c6f1cf4785d50b30">QuadPixelEn</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#1a6f1f6a21a776b98d1f260cbaa036e6">DualPixelEn</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#c8a1e41054c82ae7665abbc840a46a23">YCrCbEn</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#614ad0c0300186a61fddacb0422bc3cf">YOnlyEn</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#929b4359944d85d520b4c14634ae392a">PayloadDataWidth</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#efdd88941a72cdf752e1d6bed8e8a753">SecondaryChEn</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#7713a1d6ad88e93ad7a41036f7e41052">NumAudioChs</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#b2f1632d02f494b95062941bcd286d00">MstSupport</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#12d443c35685ba9d24dd788a51dfffc8">NumMstStreams</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#2043b0951fa248834d4306f20c9dc356">DpProtocol</a></td></tr>

</table>
<hr><h2>Member Data Documentation</h2>
<a class="anchor" name="46946d5bdc36055fa2459fd4d8e1c11d"></a><!-- doxytag: member="XDptx_Config::BaseAddr" ref="46946d5bdc36055fa2459fd4d8e1c11d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_dptx___config.html#46946d5bdc36055fa2459fd4d8e1c11d">XDptx_Config::BaseAddr</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The base address of the core instance.
</div>
</div><p>
<a class="anchor" name="e2afeef00c31ea626b874e45fb2d2680"></a><!-- doxytag: member="XDptx_Config::DeviceId" ref="e2afeef00c31ea626b874e45fb2d2680" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 <a class="el" href="struct_x_dptx___config.html#e2afeef00c31ea626b874e45fb2d2680">XDptx_Config::DeviceId</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device instance ID.
</div>
</div><p>
<a class="anchor" name="2043b0951fa248834d4306f20c9dc356"></a><!-- doxytag: member="XDptx_Config::DpProtocol" ref="2043b0951fa248834d4306f20c9dc356" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___config.html#2043b0951fa248834d4306f20c9dc356">XDptx_Config::DpProtocol</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The DisplayPort protocol version that this core instance is configured for. 0 = v1.1a, 1 = v1.2.
</div>
</div><p>
<a class="anchor" name="1a6f1f6a21a776b98d1f260cbaa036e6"></a><!-- doxytag: member="XDptx_Config::DualPixelEn" ref="1a6f1f6a21a776b98d1f260cbaa036e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___config.html#1a6f1f6a21a776b98d1f260cbaa036e6">XDptx_Config::DualPixelEn</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Dual pixel support by this core instance.
</div>
</div><p>
<a class="anchor" name="144510f23c003b3ee2c4e566a7e5c6b1"></a><!-- doxytag: member="XDptx_Config::MaxBitsPerColor" ref="144510f23c003b3ee2c4e566a7e5c6b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___config.html#144510f23c003b3ee2c4e566a7e5c6b1">XDptx_Config::MaxBitsPerColor</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The maximum bits/color supported by this core instance
</div>
</div><p>
<a class="anchor" name="fe5e452f3a20a37cbc5a38da108e733f"></a><!-- doxytag: member="XDptx_Config::MaxLaneCount" ref="fe5e452f3a20a37cbc5a38da108e733f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___config.html#fe5e452f3a20a37cbc5a38da108e733f">XDptx_Config::MaxLaneCount</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The maximum lane count supported by this core instance.
</div>
</div><p>
<a class="anchor" name="5d9e90fba3360ed16662e4fd4f3db21c"></a><!-- doxytag: member="XDptx_Config::MaxLinkRate" ref="5d9e90fba3360ed16662e4fd4f3db21c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___config.html#5d9e90fba3360ed16662e4fd4f3db21c">XDptx_Config::MaxLinkRate</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The maximum link rate supported by this core instance.
</div>
</div><p>
<a class="anchor" name="b2f1632d02f494b95062941bcd286d00"></a><!-- doxytag: member="XDptx_Config::MstSupport" ref="b2f1632d02f494b95062941bcd286d00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___config.html#b2f1632d02f494b95062941bcd286d00">XDptx_Config::MstSupport</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Multi-stream transport (MST) mode is enabled by this core instance.
</div>
</div><p>
<a class="anchor" name="7713a1d6ad88e93ad7a41036f7e41052"></a><!-- doxytag: member="XDptx_Config::NumAudioChs" ref="7713a1d6ad88e93ad7a41036f7e41052" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___config.html#7713a1d6ad88e93ad7a41036f7e41052">XDptx_Config::NumAudioChs</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The number of audio channels supported by this core instance.
</div>
</div><p>
<a class="anchor" name="12d443c35685ba9d24dd788a51dfffc8"></a><!-- doxytag: member="XDptx_Config::NumMstStreams" ref="12d443c35685ba9d24dd788a51dfffc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___config.html#12d443c35685ba9d24dd788a51dfffc8">XDptx_Config::NumMstStreams</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The total number of MST streams supported by this core instance.
</div>
</div><p>
<a class="anchor" name="929b4359944d85d520b4c14634ae392a"></a><!-- doxytag: member="XDptx_Config::PayloadDataWidth" ref="929b4359944d85d520b4c14634ae392a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___config.html#929b4359944d85d520b4c14634ae392a">XDptx_Config::PayloadDataWidth</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The payload data width used by this core instance.
</div>
</div><p>
<a class="anchor" name="61967a7b8aa8a673c6f1cf4785d50b30"></a><!-- doxytag: member="XDptx_Config::QuadPixelEn" ref="61967a7b8aa8a673c6f1cf4785d50b30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___config.html#61967a7b8aa8a673c6f1cf4785d50b30">XDptx_Config::QuadPixelEn</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Quad pixel support by this core instance.
</div>
</div><p>
<a class="anchor" name="fc601e4130de1b72955b9443ea3c3442"></a><!-- doxytag: member="XDptx_Config::SAxiClkHz" ref="fc601e4130de1b72955b9443ea3c3442" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_dptx___config.html#fc601e4130de1b72955b9443ea3c3442">XDptx_Config::SAxiClkHz</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The clock frequency of the core instance's S_AXI_ACLK port.
</div>
</div><p>
<a class="anchor" name="efdd88941a72cdf752e1d6bed8e8a753"></a><!-- doxytag: member="XDptx_Config::SecondaryChEn" ref="efdd88941a72cdf752e1d6bed8e8a753" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___config.html#efdd88941a72cdf752e1d6bed8e8a753">XDptx_Config::SecondaryChEn</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This core instance supports audio packets being sent by the secondary channel.
</div>
</div><p>
<a class="anchor" name="c8a1e41054c82ae7665abbc840a46a23"></a><!-- doxytag: member="XDptx_Config::YCrCbEn" ref="c8a1e41054c82ae7665abbc840a46a23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___config.html#c8a1e41054c82ae7665abbc840a46a23">XDptx_Config::YCrCbEn</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
YCrCb format support by this core instance.
</div>
</div><p>
<a class="anchor" name="614ad0c0300186a61fddacb0422bc3cf"></a><!-- doxytag: member="XDptx_Config::YOnlyEn" ref="614ad0c0300186a61fddacb0422bc3cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___config.html#614ad0c0300186a61fddacb0422bc3cf">XDptx_Config::YOnlyEn</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
YOnly format support by this core instance.
</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="xdptx_8h.html">xdptx.h</a></ul>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved.
