18:15:38 INFO  : Registering command handlers for SDK TCF services
18:15:42 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/temp_xsdb_launch_script.tcl
18:15:48 INFO  : XSCT server has started successfully.
18:15:48 INFO  : Successfully done setting XSCT server connection channel  
18:15:52 INFO  : Successfully done setting SDK workspace  
18:15:52 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf.
13:10:43 INFO  : Registering command handlers for SDK TCF services
13:10:47 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/temp_xsdb_launch_script.tcl
13:10:51 INFO  : XSCT server has started successfully.
13:10:57 INFO  : Successfully done setting XSCT server connection channel  
13:10:57 INFO  : Successfully done setting SDK workspace  
13:10:57 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf.
13:10:57 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:11:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1555672121000,  Project:1555604032000
13:11:04 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf.
13:11:04 INFO  : Copied contents of /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
13:11:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:11:12 INFO  : 
13:11:12 INFO  : Updating hardware inferred compiler options for provaINTRGpio.
13:11:12 INFO  : Clearing existing target manager status.
19:37:10 INFO  : Registering command handlers for SDK TCF services
19:37:11 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/temp_xsdb_launch_script.tcl
19:37:14 INFO  : XSCT server has started successfully.
19:37:14 INFO  : Successfully done setting XSCT server connection channel  
19:37:14 INFO  : Successfully done setting SDK workspace  
19:37:14 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf.
19:37:14 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:37:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1555868198000,  Project:1555672121000
19:37:16 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf.
19:37:16 INFO  : Copied contents of /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
19:37:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:37:28 INFO  : 
19:37:28 INFO  : Updating hardware inferred compiler options for provaINTRGpio.
19:37:28 INFO  : Clearing existing target manager status.
19:46:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:46:59 INFO  : 'fpga -state' command is executed.
19:46:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:59 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:46:59 INFO  : 'jtag frequency' command is executed.
19:46:59 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:46:59 INFO  : Context for 'APU' is selected.
19:46:59 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:46:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:59 INFO  : Context for 'APU' is selected.
19:46:59 INFO  : 'stop' command is executed.
19:46:59 INFO  : 'ps7_init' command is executed.
19:46:59 INFO  : 'ps7_post_config' command is executed.
19:46:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:46:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:00 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:00 INFO  : Memory regions updated for context APU
19:47:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:00 INFO  : 'con' command is executed.
19:47:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

19:47:00 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
19:48:10 INFO  : Disconnected from the channel tcfchan#1.
19:48:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:11 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:48:11 INFO  : 'jtag frequency' command is executed.
19:48:11 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:48:11 INFO  : Context for 'APU' is selected.
19:48:11 INFO  : System reset is completed.
19:48:14 INFO  : 'after 3000' command is executed.
19:48:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:48:15 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:48:16 INFO  : Context for 'APU' is selected.
19:48:17 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:48:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:17 INFO  : Context for 'APU' is selected.
19:48:17 INFO  : 'ps7_init' command is executed.
19:48:17 INFO  : 'ps7_post_config' command is executed.
19:48:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:17 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:17 INFO  : Memory regions updated for context APU
19:48:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:17 INFO  : 'con' command is executed.
19:48:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

19:48:17 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
19:48:57 INFO  : Disconnected from the channel tcfchan#2.
19:49:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:49:48 INFO  : 'fpga -state' command is executed.
19:49:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:48 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:49:48 INFO  : 'jtag frequency' command is executed.
19:49:48 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:49:48 INFO  : Context for 'APU' is selected.
19:49:48 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:49:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:48 INFO  : Context for 'APU' is selected.
19:49:48 INFO  : 'stop' command is executed.
19:49:48 INFO  : 'ps7_init' command is executed.
19:49:48 INFO  : 'ps7_post_config' command is executed.
19:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:48 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:16 INFO  : Disconnected from the channel tcfchan#3.
19:50:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:41 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:50:41 INFO  : 'jtag frequency' command is executed.
19:50:41 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:50:41 INFO  : Context for 'APU' is selected.
19:50:41 INFO  : System reset is completed.
19:50:44 INFO  : 'after 3000' command is executed.
19:50:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:50:46 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:50:46 INFO  : Context for 'APU' is selected.
19:50:46 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:50:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:46 INFO  : Context for 'APU' is selected.
19:50:46 INFO  : 'ps7_init' command is executed.
19:50:46 INFO  : 'ps7_post_config' command is executed.
19:50:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:46 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:46 INFO  : Memory regions updated for context APU
19:50:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:46 INFO  : 'con' command is executed.
19:50:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

19:50:46 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
19:51:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:51:48 INFO  : 'fpga -state' command is executed.
19:51:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:48 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:51:48 INFO  : 'jtag frequency' command is executed.
19:51:48 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:51:48 INFO  : Context for 'APU' is selected.
19:51:48 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:51:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:48 INFO  : Context for 'APU' is selected.
19:51:48 INFO  : 'stop' command is executed.
19:51:48 INFO  : 'ps7_init' command is executed.
19:51:49 INFO  : 'ps7_post_config' command is executed.
19:51:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:51:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:49 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:51:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:51:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

19:51:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:49 INFO  : 'con' command is executed.
19:51:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

19:51:49 INFO  : Disconnected from the channel tcfchan#4.
19:52:31 WARN  : channel "tcfchan#4" closed
19:52:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:52:38 INFO  : 'fpga -state' command is executed.
19:52:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:38 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:52:38 INFO  : 'jtag frequency' command is executed.
19:52:38 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:52:38 INFO  : Context for 'APU' is selected.
19:52:38 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:52:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:38 INFO  : Context for 'APU' is selected.
19:52:38 INFO  : 'stop' command is executed.
19:52:38 INFO  : 'ps7_init' command is executed.
19:52:38 INFO  : 'ps7_post_config' command is executed.
19:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:38 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:25 INFO  : Disconnected from the channel tcfchan#5.
19:53:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:35 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:53:36 INFO  : 'jtag frequency' command is executed.
19:53:36 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:53:36 INFO  : Context for 'APU' is selected.
19:53:36 INFO  : System reset is completed.
19:53:39 INFO  : 'after 3000' command is executed.
19:53:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:53:40 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:53:40 INFO  : Context for 'APU' is selected.
19:53:40 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:53:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:40 INFO  : Context for 'APU' is selected.
19:53:40 INFO  : 'ps7_init' command is executed.
19:53:40 INFO  : 'ps7_post_config' command is executed.
19:53:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:40 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:53:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:40 INFO  : Memory regions updated for context APU
19:53:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:41 INFO  : 'con' command is executed.
19:53:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

19:53:41 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
19:55:47 INFO  : Disconnected from the channel tcfchan#6.
20:01:13 INFO  : Registering command handlers for SDK TCF services
20:01:14 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/temp_xsdb_launch_script.tcl
20:01:16 INFO  : XSCT server has started successfully.
20:01:16 INFO  : Successfully done setting XSCT server connection channel  
20:01:16 INFO  : Successfully done setting SDK workspace  
20:01:16 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf.
20:01:16 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:01:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1555869653000,  Project:1555868198000
20:01:19 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf.
20:01:19 INFO  : Copied contents of /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
20:01:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:01:21 INFO  : 
20:01:22 INFO  : Updating hardware inferred compiler options for provaINTRGpio.
20:01:22 INFO  : Clearing existing target manager status.
20:01:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:50 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:01:50 INFO  : 'jtag frequency' command is executed.
20:01:50 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:01:50 INFO  : Context for 'APU' is selected.
20:01:50 INFO  : System reset is completed.
20:01:53 INFO  : 'after 3000' command is executed.
20:01:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:01:54 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:01:54 INFO  : Context for 'APU' is selected.
20:01:54 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:01:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:54 INFO  : Context for 'APU' is selected.
20:01:55 INFO  : 'ps7_init' command is executed.
20:01:55 INFO  : 'ps7_post_config' command is executed.
20:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:55 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:55 INFO  : Memory regions updated for context APU
20:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:55 INFO  : 'con' command is executed.
20:01:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:01:55 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
20:02:07 INFO  : Disconnected from the channel tcfchan#1.
20:02:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:33 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:02:33 INFO  : 'jtag frequency' command is executed.
20:02:33 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:02:33 INFO  : Context for 'APU' is selected.
20:02:33 INFO  : System reset is completed.
20:02:36 INFO  : 'after 3000' command is executed.
20:02:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:02:37 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:02:37 INFO  : Context for 'APU' is selected.
20:02:37 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:02:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:37 INFO  : Context for 'APU' is selected.
20:02:38 INFO  : 'ps7_init' command is executed.
20:02:38 INFO  : 'ps7_post_config' command is executed.
20:02:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:38 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:38 INFO  : Memory regions updated for context APU
20:02:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:38 INFO  : 'con' command is executed.
20:02:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:02:38 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
20:03:57 INFO  : Disconnected from the channel tcfchan#2.
20:03:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:58 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:03:58 INFO  : 'jtag frequency' command is executed.
20:03:58 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:58 INFO  : Context for 'APU' is selected.
20:03:59 INFO  : System reset is completed.
20:04:02 INFO  : 'after 3000' command is executed.
20:04:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:04:03 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:04:03 INFO  : Context for 'APU' is selected.
20:04:03 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:04:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:03 INFO  : Context for 'APU' is selected.
20:04:03 INFO  : 'ps7_init' command is executed.
20:04:03 INFO  : 'ps7_post_config' command is executed.
20:04:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:03 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:03 INFO  : Memory regions updated for context APU
20:04:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:03 INFO  : 'con' command is executed.
20:04:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:04:03 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
20:05:08 INFO  : Disconnected from the channel tcfchan#3.
20:05:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:09 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:05:09 INFO  : 'jtag frequency' command is executed.
20:05:09 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:09 INFO  : Context for 'APU' is selected.
20:05:10 INFO  : System reset is completed.
20:05:13 INFO  : 'after 3000' command is executed.
20:05:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:05:14 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:05:14 INFO  : Context for 'APU' is selected.
20:05:14 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:05:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:14 INFO  : Context for 'APU' is selected.
20:05:14 INFO  : 'ps7_init' command is executed.
20:05:14 INFO  : 'ps7_post_config' command is executed.
20:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:14 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:14 INFO  : Memory regions updated for context APU
20:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:14 INFO  : 'con' command is executed.
20:05:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:05:14 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
20:07:01 INFO  : Disconnected from the channel tcfchan#4.
20:43:06 INFO  : Registering command handlers for SDK TCF services
20:43:07 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/temp_xsdb_launch_script.tcl
20:43:09 INFO  : XSCT server has started successfully.
20:43:09 INFO  : Successfully done setting XSCT server connection channel  
20:43:09 INFO  : Successfully done setting SDK workspace  
20:43:09 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf.
20:43:09 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:43:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1555872117000,  Project:1555869653000
20:43:11 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf.
20:43:11 INFO  : Copied contents of /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
20:43:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:43:14 INFO  : 
20:43:15 INFO  : Updating hardware inferred compiler options for provaINTRGpio.
20:43:15 INFO  : Clearing existing target manager status.
20:43:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:39 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:43:39 INFO  : 'jtag frequency' command is executed.
20:43:39 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:39 INFO  : Context for 'APU' is selected.
20:43:40 INFO  : System reset is completed.
20:43:43 INFO  : 'after 3000' command is executed.
20:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:43:44 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:43:44 INFO  : Context for 'APU' is selected.
20:43:44 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:44 INFO  : Context for 'APU' is selected.
20:43:44 INFO  : 'ps7_init' command is executed.
20:43:44 INFO  : 'ps7_post_config' command is executed.
20:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:44 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:44 INFO  : Memory regions updated for context APU
20:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:45 INFO  : 'con' command is executed.
20:43:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:43:45 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
20:44:17 INFO  : Disconnected from the channel tcfchan#1.
20:44:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:18 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:44:18 INFO  : 'jtag frequency' command is executed.
20:44:18 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:44:18 INFO  : Context for 'APU' is selected.
20:44:19 INFO  : System reset is completed.
20:44:22 INFO  : 'after 3000' command is executed.
20:44:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:44:23 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:44:23 INFO  : Context for 'APU' is selected.
20:44:24 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:44:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:24 INFO  : Context for 'APU' is selected.
20:44:24 INFO  : 'ps7_init' command is executed.
20:44:24 INFO  : 'ps7_post_config' command is executed.
20:44:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:24 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:24 INFO  : Memory regions updated for context APU
20:44:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:24 INFO  : 'con' command is executed.
20:44:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:44:24 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
20:44:36 INFO  : Disconnected from the channel tcfchan#2.
20:44:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:50 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:44:50 INFO  : 'jtag frequency' command is executed.
20:44:50 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:44:50 INFO  : Context for 'APU' is selected.
20:44:50 INFO  : System reset is completed.
20:44:53 INFO  : 'after 3000' command is executed.
20:44:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:44:55 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:44:55 INFO  : Context for 'APU' is selected.
20:44:55 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:44:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:55 INFO  : Context for 'APU' is selected.
20:44:55 INFO  : 'ps7_init' command is executed.
20:44:55 INFO  : 'ps7_post_config' command is executed.
20:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:55 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:55 INFO  : Memory regions updated for context APU
20:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:55 INFO  : 'con' command is executed.
20:44:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:44:55 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
20:45:45 INFO  : Disconnected from the channel tcfchan#3.
20:45:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:45:56 INFO  : 'fpga -state' command is executed.
20:45:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:56 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:45:56 INFO  : 'jtag frequency' command is executed.
20:45:56 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:45:56 INFO  : Context for 'APU' is selected.
20:45:56 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:45:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:56 INFO  : Context for 'APU' is selected.
20:45:56 INFO  : 'stop' command is executed.
20:45:57 INFO  : 'ps7_init' command is executed.
20:45:57 INFO  : 'ps7_post_config' command is executed.
20:45:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:45:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:57 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:28 INFO  : Disconnected from the channel tcfchan#4.
20:46:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:46:38 INFO  : 'fpga -state' command is executed.
20:46:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:40 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:46:40 INFO  : 'jtag frequency' command is executed.
20:46:40 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:40 INFO  : Context for 'APU' is selected.
20:46:40 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:46:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:40 INFO  : Context for 'APU' is selected.
20:46:40 INFO  : 'stop' command is executed.
20:46:40 INFO  : 'ps7_init' command is executed.
20:46:40 INFO  : 'ps7_post_config' command is executed.
20:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:40 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:56 INFO  : Disconnected from the channel tcfchan#5.
20:46:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:58 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:46:58 INFO  : 'jtag frequency' command is executed.
20:46:58 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:58 INFO  : Context for 'APU' is selected.
20:46:58 INFO  : System reset is completed.
20:47:01 INFO  : 'after 3000' command is executed.
20:47:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:47:02 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:47:02 INFO  : Context for 'APU' is selected.
20:47:02 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:47:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:47:02 INFO  : Context for 'APU' is selected.
20:47:02 INFO  : 'ps7_init' command is executed.
20:47:02 INFO  : 'ps7_post_config' command is executed.
20:47:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:02 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:47:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:47:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:20 INFO  : Disconnected from the channel tcfchan#6.
20:48:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:48:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:39 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:48:39 INFO  : 'jtag frequency' command is executed.
20:48:39 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:48:39 INFO  : Context for 'APU' is selected.
20:48:39 INFO  : System reset is completed.
20:48:42 INFO  : 'after 3000' command is executed.
20:48:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:48:43 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:48:44 INFO  : Context for 'APU' is selected.
20:48:44 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:48:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:44 INFO  : Context for 'APU' is selected.
20:48:44 INFO  : 'ps7_init' command is executed.
20:48:44 INFO  : 'ps7_post_config' command is executed.
20:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:44 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:44 INFO  : Memory regions updated for context APU
20:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:44 INFO  : 'con' command is executed.
20:48:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:48:44 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
20:49:44 INFO  : Disconnected from the channel tcfchan#7.
20:50:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:07 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:50:07 INFO  : 'jtag frequency' command is executed.
20:50:07 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:50:07 INFO  : Context for 'APU' is selected.
20:50:08 INFO  : System reset is completed.
20:50:11 INFO  : 'after 3000' command is executed.
20:50:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:50:12 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:50:12 INFO  : Context for 'APU' is selected.
20:50:12 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:50:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:12 INFO  : Context for 'APU' is selected.
20:50:12 INFO  : 'ps7_init' command is executed.
20:50:12 INFO  : 'ps7_post_config' command is executed.
20:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:12 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:12 INFO  : Memory regions updated for context APU
20:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:12 INFO  : 'con' command is executed.
20:50:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:50:12 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
21:14:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1555874018000,  Project:1555872117000
21:14:00 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:14:13 INFO  : Copied contents of /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
21:14:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:14:15 INFO  : 
21:14:16 INFO  : Updating hardware inferred compiler options for provaINTRGpio.
21:14:16 INFO  : Clearing existing target manager status.
21:14:20 INFO  : Disconnected from the channel tcfchan#8.
21:14:37 INFO  : Registering command handlers for SDK TCF services
21:14:38 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/temp_xsdb_launch_script.tcl
21:14:40 INFO  : XSCT server has started successfully.
21:14:40 INFO  : Successfully done setting XSCT server connection channel  
21:14:40 INFO  : Successfully done setting SDK workspace  
21:14:40 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf.
21:14:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:15:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:04 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
21:15:04 INFO  : 'jtag frequency' command is executed.
21:15:04 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:15:04 INFO  : Context for 'APU' is selected.
21:15:04 INFO  : System reset is completed.
21:15:07 INFO  : 'after 3000' command is executed.
21:15:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
21:15:08 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:15:08 INFO  : Context for 'APU' is selected.
21:15:08 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:15:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:08 INFO  : Context for 'APU' is selected.
21:15:09 INFO  : 'ps7_init' command is executed.
21:15:09 INFO  : 'ps7_post_config' command is executed.
21:15:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:09 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:09 INFO  : Memory regions updated for context APU
21:15:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:09 INFO  : 'con' command is executed.
21:15:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

21:15:09 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
02:01:08 INFO  : Disconnected from the channel tcfchan#1.
02:01:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:01:09 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
02:01:09 INFO  : 'jtag frequency' command is executed.
02:01:09 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:01:09 INFO  : Context for 'APU' is selected.
02:01:09 INFO  : System reset is completed.
02:01:12 INFO  : 'after 3000' command is executed.
02:01:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
02:01:13 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:01:14 INFO  : Context for 'APU' is selected.
02:01:15 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:01:15 INFO  : 'configparams force-mem-access 1' command is executed.
02:01:15 INFO  : Context for 'APU' is selected.
02:01:15 INFO  : 'ps7_init' command is executed.
02:01:15 INFO  : 'ps7_post_config' command is executed.
02:01:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:01:15 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:01:15 INFO  : 'configparams force-mem-access 0' command is executed.
02:01:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

02:01:15 INFO  : Memory regions updated for context APU
02:01:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:01:15 INFO  : 'con' command is executed.
02:01:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

02:01:15 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
02:02:48 INFO  : Disconnected from the channel tcfchan#2.
02:02:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:02:49 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
02:02:49 INFO  : 'jtag frequency' command is executed.
02:02:49 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:02:49 INFO  : Context for 'APU' is selected.
02:02:49 INFO  : System reset is completed.
02:02:52 INFO  : 'after 3000' command is executed.
02:02:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
02:02:53 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:02:53 INFO  : Context for 'APU' is selected.
02:02:55 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:02:55 INFO  : 'configparams force-mem-access 1' command is executed.
02:02:55 INFO  : Context for 'APU' is selected.
02:02:55 INFO  : 'ps7_init' command is executed.
02:02:55 INFO  : 'ps7_post_config' command is executed.
02:02:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:55 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:02:55 INFO  : 'configparams force-mem-access 0' command is executed.
02:02:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

02:02:55 INFO  : Memory regions updated for context APU
02:02:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:55 INFO  : 'con' command is executed.
02:02:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

02:02:55 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
02:03:13 INFO  : Disconnected from the channel tcfchan#3.
02:03:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:03:15 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
02:03:15 INFO  : 'jtag frequency' command is executed.
02:03:15 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:03:15 INFO  : Context for 'APU' is selected.
02:03:15 INFO  : System reset is completed.
02:03:18 INFO  : 'after 3000' command is executed.
02:03:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
02:03:19 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:03:19 INFO  : Context for 'APU' is selected.
02:03:20 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:03:20 INFO  : 'configparams force-mem-access 1' command is executed.
02:03:20 INFO  : Context for 'APU' is selected.
02:03:21 INFO  : 'ps7_init' command is executed.
02:03:21 INFO  : 'ps7_post_config' command is executed.
02:03:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:03:21 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:03:21 INFO  : 'configparams force-mem-access 0' command is executed.
02:03:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

02:03:21 INFO  : Memory regions updated for context APU
02:03:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:03:21 INFO  : 'con' command is executed.
02:03:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

02:03:21 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
02:04:20 INFO  : Disconnected from the channel tcfchan#4.
02:04:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:04:21 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
02:04:21 INFO  : 'jtag frequency' command is executed.
02:04:21 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:04:21 INFO  : Context for 'APU' is selected.
02:04:21 INFO  : System reset is completed.
02:04:24 INFO  : 'after 3000' command is executed.
02:04:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
02:04:25 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:04:25 INFO  : Context for 'APU' is selected.
02:04:27 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:04:27 INFO  : 'configparams force-mem-access 1' command is executed.
02:04:27 INFO  : Context for 'APU' is selected.
02:04:27 INFO  : 'ps7_init' command is executed.
02:04:27 INFO  : 'ps7_post_config' command is executed.
02:04:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:27 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:04:27 INFO  : 'configparams force-mem-access 0' command is executed.
02:04:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

02:04:27 INFO  : Memory regions updated for context APU
02:04:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:27 INFO  : 'con' command is executed.
02:04:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

02:04:27 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
02:05:08 INFO  : Disconnected from the channel tcfchan#5.
12:11:25 INFO  : Registering command handlers for SDK TCF services
12:11:29 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/temp_xsdb_launch_script.tcl
12:11:33 INFO  : XSCT server has started successfully.
12:11:33 INFO  : Successfully done setting XSCT server connection channel  
12:11:37 INFO  : Successfully done setting SDK workspace  
12:11:37 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf.
12:11:37 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:11:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556014197000,  Project:1555874018000
12:11:45 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf.
12:11:45 INFO  : Copied contents of /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
12:11:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:11:52 INFO  : 
12:11:53 INFO  : Updating hardware inferred compiler options for provaINTRGpio.
12:11:53 INFO  : Clearing existing target manager status.
12:13:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:22 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:13:22 INFO  : 'jtag frequency' command is executed.
12:13:22 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:13:22 INFO  : Context for 'APU' is selected.
12:13:22 INFO  : System reset is completed.
12:13:25 INFO  : 'after 3000' command is executed.
12:13:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:13:26 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:13:26 INFO  : Context for 'APU' is selected.
12:13:26 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:13:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:26 INFO  : Context for 'APU' is selected.
12:13:27 INFO  : 'ps7_init' command is executed.
12:13:27 INFO  : 'ps7_post_config' command is executed.
12:13:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:27 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:13:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:13:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

12:13:27 INFO  : Memory regions updated for context APU
12:13:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:27 INFO  : 'con' command is executed.
12:13:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:13:27 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
12:13:54 INFO  : Disconnected from the channel tcfchan#1.
12:14:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:06 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:14:06 INFO  : 'jtag frequency' command is executed.
12:14:06 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:14:06 INFO  : Context for 'APU' is selected.
12:14:06 INFO  : System reset is completed.
12:14:09 INFO  : 'after 3000' command is executed.
12:14:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:14:10 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:14:10 INFO  : Context for 'APU' is selected.
12:14:10 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:14:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:14:10 INFO  : Context for 'APU' is selected.
12:14:11 INFO  : 'ps7_init' command is executed.
12:14:11 INFO  : 'ps7_post_config' command is executed.
12:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:11 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:14:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:14:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

12:14:11 INFO  : Memory regions updated for context APU
12:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:11 INFO  : 'con' command is executed.
12:14:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:14:11 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
12:14:31 INFO  : Disconnected from the channel tcfchan#2.
12:14:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:32 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:14:32 INFO  : 'jtag frequency' command is executed.
12:14:32 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:14:32 INFO  : Context for 'APU' is selected.
12:14:33 INFO  : System reset is completed.
12:14:36 INFO  : 'after 3000' command is executed.
12:14:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:14:37 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:14:37 INFO  : Context for 'APU' is selected.
12:14:37 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:14:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:14:37 INFO  : Context for 'APU' is selected.
12:14:37 INFO  : 'ps7_init' command is executed.
12:14:37 INFO  : 'ps7_post_config' command is executed.
12:14:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:37 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:14:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:14:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

12:14:37 INFO  : Memory regions updated for context APU
12:14:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:37 INFO  : 'con' command is executed.
12:14:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:14:37 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
12:15:20 INFO  : Disconnected from the channel tcfchan#3.
12:16:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:03 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:16:03 INFO  : 'jtag frequency' command is executed.
12:16:03 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:16:03 INFO  : Context for 'APU' is selected.
12:16:03 INFO  : System reset is completed.
12:16:06 INFO  : 'after 3000' command is executed.
12:16:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:16:08 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:16:08 INFO  : Context for 'APU' is selected.
12:16:08 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:16:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:08 INFO  : Context for 'APU' is selected.
12:16:08 INFO  : 'ps7_init' command is executed.
12:16:08 INFO  : 'ps7_post_config' command is executed.
12:16:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:08 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:16:08 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:08 INFO  : 'con' command is executed.
12:16:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:16:08 INFO  : Disconnected from the channel tcfchan#4.
13:38:46 INFO  : Registering command handlers for SDK TCF services
13:38:49 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/temp_xsdb_launch_script.tcl
13:38:54 INFO  : XSCT server has started successfully.
13:38:54 INFO  : Successfully done setting XSCT server connection channel  
13:39:01 INFO  : Successfully done setting SDK workspace  
13:39:01 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf.
13:39:01 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:39:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556278211000,  Project:1556014197000
13:39:09 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf.
13:39:09 INFO  : Copied contents of /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
13:39:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:39:17 INFO  : 
13:39:18 INFO  : Updating hardware inferred compiler options for provaINTRGpio.
13:39:18 INFO  : Clearing existing target manager status.
13:42:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:38 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:42:38 INFO  : 'jtag frequency' command is executed.
13:42:38 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:42:38 INFO  : Context for 'APU' is selected.
13:42:38 INFO  : System reset is completed.
13:42:41 INFO  : 'after 3000' command is executed.
13:42:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:42:43 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:42:43 INFO  : Context for 'APU' is selected.
13:42:43 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:42:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:43 INFO  : Context for 'APU' is selected.
13:42:43 INFO  : 'ps7_init' command is executed.
13:42:43 INFO  : 'ps7_post_config' command is executed.
13:42:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:43 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:43 INFO  : 'con' command is executed.
13:42:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:42:43 INFO  : Disconnected from the channel tcfchan#1.
13:43:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:13 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:43:13 INFO  : 'jtag frequency' command is executed.
13:43:13 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:43:13 INFO  : Context for 'APU' is selected.
13:43:13 INFO  : System reset is completed.
13:43:16 INFO  : 'after 3000' command is executed.
13:43:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:43:18 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:43:18 INFO  : Context for 'APU' is selected.
13:43:18 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:43:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:18 INFO  : Context for 'APU' is selected.
13:43:18 INFO  : 'ps7_init' command is executed.
13:43:18 INFO  : 'ps7_post_config' command is executed.
13:43:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:18 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:00 INFO  : Disconnected from the channel tcfchan#2.
13:52:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:05 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:52:05 INFO  : 'jtag frequency' command is executed.
13:52:05 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:52:05 INFO  : Context for 'APU' is selected.
13:52:05 INFO  : System reset is completed.
13:52:08 INFO  : 'after 3000' command is executed.
13:52:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:52:10 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:52:10 INFO  : Context for 'APU' is selected.
13:52:10 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:52:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:10 INFO  : Context for 'APU' is selected.
13:52:10 INFO  : 'ps7_init' command is executed.
13:52:10 INFO  : 'ps7_post_config' command is executed.
13:52:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:10 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:50 INFO  : Disconnected from the channel tcfchan#3.
13:52:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:58 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:52:58 INFO  : 'jtag frequency' command is executed.
13:52:58 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:52:59 INFO  : Context for 'APU' is selected.
13:52:59 INFO  : System reset is completed.
13:53:02 INFO  : 'after 3000' command is executed.
13:53:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:53:03 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:53:03 INFO  : Context for 'APU' is selected.
13:53:03 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:53:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:03 INFO  : Context for 'APU' is selected.
13:53:03 INFO  : 'ps7_init' command is executed.
13:53:03 INFO  : 'ps7_post_config' command is executed.
13:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:03 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:03 INFO  : 'con' command is executed.
13:53:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:53:03 INFO  : Disconnected from the channel tcfchan#4.
13:53:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:24 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:53:24 INFO  : 'jtag frequency' command is executed.
13:53:24 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:24 INFO  : Context for 'APU' is selected.
13:53:24 INFO  : System reset is completed.
13:53:27 INFO  : 'after 3000' command is executed.
13:53:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:53:29 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:53:29 INFO  : Context for 'APU' is selected.
13:53:29 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:53:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:29 INFO  : Context for 'APU' is selected.
13:53:29 INFO  : 'ps7_init' command is executed.
13:53:29 INFO  : 'ps7_post_config' command is executed.
13:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:29 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:29 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:27 INFO  : Disconnected from the channel tcfchan#5.
13:54:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:47 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:54:47 INFO  : 'jtag frequency' command is executed.
13:54:47 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:54:47 INFO  : Context for 'APU' is selected.
13:54:47 INFO  : System reset is completed.
13:54:50 INFO  : 'after 3000' command is executed.
13:54:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:54:51 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:54:51 INFO  : Context for 'APU' is selected.
13:54:51 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:54:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:51 INFO  : Context for 'APU' is selected.
13:54:52 INFO  : 'ps7_init' command is executed.
13:54:52 INFO  : 'ps7_post_config' command is executed.
13:54:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:52 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:52 INFO  : Memory regions updated for context APU
13:54:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:52 INFO  : 'con' command is executed.
13:54:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:54:52 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
13:55:52 INFO  : Disconnected from the channel tcfchan#6.
13:55:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:53 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:55:53 INFO  : 'jtag frequency' command is executed.
13:55:53 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:55:53 INFO  : Context for 'APU' is selected.
13:55:53 INFO  : System reset is completed.
13:55:56 INFO  : 'after 3000' command is executed.
13:55:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:55:59 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:55:59 INFO  : Context for 'APU' is selected.
13:55:59 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:55:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:00 INFO  : Context for 'APU' is selected.
13:56:00 INFO  : 'ps7_init' command is executed.
13:56:00 INFO  : 'ps7_post_config' command is executed.
13:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:00 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:00 INFO  : Memory regions updated for context APU
13:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:00 INFO  : 'con' command is executed.
13:56:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:56:00 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
13:56:19 INFO  : Disconnected from the channel tcfchan#7.
13:56:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:20 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:56:20 INFO  : 'jtag frequency' command is executed.
13:56:20 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:56:20 INFO  : Context for 'APU' is selected.
13:56:20 INFO  : System reset is completed.
13:56:23 INFO  : 'after 3000' command is executed.
13:56:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:56:24 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:56:25 INFO  : Context for 'APU' is selected.
13:56:25 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:56:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:25 INFO  : Context for 'APU' is selected.
13:56:25 INFO  : 'ps7_init' command is executed.
13:56:25 INFO  : 'ps7_post_config' command is executed.
13:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:25 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:25 INFO  : Memory regions updated for context APU
13:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:25 INFO  : 'con' command is executed.
13:56:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:56:25 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
13:57:52 INFO  : Disconnected from the channel tcfchan#8.
14:13:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:34 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
14:13:34 INFO  : 'jtag frequency' command is executed.
14:13:34 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:13:34 INFO  : Context for 'APU' is selected.
14:13:35 INFO  : System reset is completed.
14:13:38 INFO  : 'after 3000' command is executed.
14:13:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
14:13:39 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:13:39 INFO  : Context for 'APU' is selected.
14:13:39 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:13:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:39 INFO  : Context for 'APU' is selected.
14:13:39 INFO  : 'ps7_init' command is executed.
14:13:39 INFO  : 'ps7_post_config' command is executed.
14:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:39 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:47 INFO  : Disconnected from the channel tcfchan#9.
14:14:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:50 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
14:14:50 INFO  : 'jtag frequency' command is executed.
14:14:50 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:50 INFO  : Context for 'APU' is selected.
14:14:50 INFO  : System reset is completed.
14:14:53 INFO  : 'after 3000' command is executed.
14:14:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
14:14:55 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:14:55 INFO  : Context for 'APU' is selected.
14:14:55 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:14:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:55 INFO  : Context for 'APU' is selected.
14:14:55 INFO  : 'ps7_init' command is executed.
14:14:55 INFO  : 'ps7_post_config' command is executed.
14:14:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:55 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:50 INFO  : Disconnected from the channel tcfchan#10.
14:16:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:00 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
14:16:00 INFO  : 'jtag frequency' command is executed.
14:16:00 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:00 INFO  : Context for 'APU' is selected.
14:16:00 INFO  : System reset is completed.
14:16:03 INFO  : 'after 3000' command is executed.
14:16:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
14:16:04 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:16:04 INFO  : Context for 'APU' is selected.
14:16:04 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:16:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:04 INFO  : Context for 'APU' is selected.
14:16:05 INFO  : 'ps7_init' command is executed.
14:16:05 INFO  : 'ps7_post_config' command is executed.
14:16:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:05 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:05 INFO  : Memory regions updated for context APU
14:16:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:05 INFO  : 'con' command is executed.
14:16:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

14:16:05 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
14:16:57 INFO  : Disconnected from the channel tcfchan#11.
14:17:32 INFO  : Registering command handlers for SDK TCF services
14:17:33 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/temp_xsdb_launch_script.tcl
14:17:35 INFO  : XSCT server has started successfully.
14:17:35 INFO  : Successfully done setting XSCT server connection channel  
14:17:35 INFO  : Successfully done setting SDK workspace  
14:17:35 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf.
14:17:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:24:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:22 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
14:24:22 INFO  : 'jtag frequency' command is executed.
14:24:22 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:24:22 INFO  : Context for 'APU' is selected.
14:24:22 INFO  : System reset is completed.
14:24:25 INFO  : 'after 3000' command is executed.
14:24:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
14:24:26 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:24:26 INFO  : Context for 'APU' is selected.
14:24:26 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:24:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:26 INFO  : Context for 'APU' is selected.
14:24:26 INFO  : 'ps7_init' command is executed.
14:24:26 INFO  : 'ps7_post_config' command is executed.
14:24:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:26 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:26 INFO  : Disconnected from the channel tcfchan#1.
14:28:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:36 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
14:28:36 INFO  : 'jtag frequency' command is executed.
14:28:36 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:28:36 INFO  : Context for 'APU' is selected.
14:28:37 INFO  : System reset is completed.
14:28:40 INFO  : 'after 3000' command is executed.
14:28:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
14:28:41 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:28:41 INFO  : Context for 'APU' is selected.
14:28:41 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:28:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:41 INFO  : Context for 'APU' is selected.
14:28:41 INFO  : 'ps7_init' command is executed.
14:28:41 INFO  : 'ps7_post_config' command is executed.
14:28:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:41 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:41 INFO  : Memory regions updated for context APU
14:28:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:41 INFO  : 'con' command is executed.
14:28:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

14:28:41 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
14:30:00 INFO  : Disconnected from the channel tcfchan#2.
14:30:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:01 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
14:30:01 INFO  : 'jtag frequency' command is executed.
14:30:01 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:30:01 INFO  : Context for 'APU' is selected.
14:30:01 INFO  : System reset is completed.
14:30:04 INFO  : 'after 3000' command is executed.
14:30:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
14:30:06 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:30:06 INFO  : Context for 'APU' is selected.
14:30:07 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:30:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:07 INFO  : Context for 'APU' is selected.
14:30:07 INFO  : 'ps7_init' command is executed.
14:30:07 INFO  : 'ps7_post_config' command is executed.
14:30:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:07 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:07 INFO  : Memory regions updated for context APU
14:30:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:07 INFO  : 'con' command is executed.
14:30:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

14:30:07 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_provaintrgpio.elf_on_local.tcl'
14:38:26 INFO  : Disconnected from the channel tcfchan#3.
14:56:10 INFO  : Registering command handlers for SDK TCF services
14:56:11 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/temp_xsdb_launch_script.tcl
14:56:13 INFO  : XSCT server has started successfully.
14:56:13 INFO  : Successfully done setting XSCT server connection channel  
14:56:13 INFO  : Successfully done setting SDK workspace  
14:56:13 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf.
14:56:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:56:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556283219000,  Project:1556278211000
14:56:16 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf.
14:56:16 INFO  : Copied contents of /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
14:56:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:56:19 INFO  : 
14:56:20 INFO  : Updating hardware inferred compiler options for provaINTRGpio.
14:56:20 INFO  : Clearing existing target manager status.
14:56:20 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:56:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:20:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:20 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
15:20:20 INFO  : 'jtag frequency' command is executed.
15:20:20 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:20 INFO  : Context for 'APU' is selected.
15:20:20 INFO  : System reset is completed.
15:20:23 INFO  : 'after 3000' command is executed.
15:20:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
15:20:25 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:20:25 INFO  : Context for 'APU' is selected.
15:20:25 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:20:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:25 INFO  : Context for 'APU' is selected.
15:20:25 INFO  : 'ps7_init' command is executed.
15:20:25 INFO  : 'ps7_post_config' command is executed.
15:20:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:26 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:04 INFO  : Disconnected from the channel tcfchan#1.
15:21:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:18 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
15:21:18 INFO  : 'jtag frequency' command is executed.
15:21:18 INFO  : Sourcing of '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:18 INFO  : Context for 'APU' is selected.
15:21:18 INFO  : System reset is completed.
15:21:21 INFO  : 'after 3000' command is executed.
15:21:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
15:21:22 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:21:22 INFO  : Context for 'APU' is selected.
15:21:23 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:21:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:23 INFO  : Context for 'APU' is selected.
15:21:24 INFO  : 'ps7_init' command is executed.
15:21:24 INFO  : 'ps7_post_config' command is executed.
15:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:24 INFO  : The application '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.sdk/provaINTRGpio/Debug/provaINTRGpio.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:23 INFO  : Disconnected from the channel tcfchan#2.
17:45:01 INFO  : Registering command handlers for SDK TCF services
17:45:04 INFO  : Launching XSCT server: xsct -n -interactive /home/michele/Documenti/Universita/SE/Projects/materiale_andrea/SE_PROJECT/MyIntGPIO/MyIntGPIO.sdk/temp_xsdb_launch_script.tcl
17:45:08 INFO  : XSCT server has started successfully.
17:45:10 INFO  : Successfully done setting XSCT server connection channel  
17:45:10 INFO  : Successfully done setting SDK workspace  
17:45:11 INFO  : Processing command line option -hwspec /home/michele/Documenti/Universita/SE/Projects/materiale_andrea/SE_PROJECT/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf.
17:48:12 INFO  : Registering command handlers for SDK TCF services
17:48:13 INFO  : Launching XSCT server: xsct -n -interactive /home/michele/Documenti/Universita/SE/Projects/materiale_andrea/SE_PROJECT/MyIntGPIO/MyIntGPIO.sdk/temp_xsdb_launch_script.tcl
17:48:15 INFO  : XSCT server has started successfully.
17:48:15 INFO  : Successfully done setting XSCT server connection channel  
17:48:15 INFO  : Successfully done setting SDK workspace  
17:48:15 INFO  : Processing command line option -hwspec /home/michele/Documenti/Universita/SE/Projects/materiale_andrea/SE_PROJECT/MyIntGPIO/MyIntGPIO.sdk/design_1_wrapper.hdf.
17:48:15 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
