/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [11:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  reg [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [16:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  reg [3:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [18:0] celloutsig_0_50z;
  wire celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire [4:0] celloutsig_0_59z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = !(celloutsig_0_32z ? celloutsig_0_26z : celloutsig_0_32z);
  assign celloutsig_0_22z = !(celloutsig_0_12z ? celloutsig_0_19z[4] : celloutsig_0_21z);
  assign celloutsig_0_30z = !(celloutsig_0_3z ? celloutsig_0_12z : celloutsig_0_0z);
  assign celloutsig_1_2z = ~celloutsig_1_0z;
  assign celloutsig_1_18z = ~celloutsig_1_9z;
  assign celloutsig_0_25z = ~celloutsig_0_0z;
  assign celloutsig_0_0z = ~((in_data[32] | in_data[86]) & in_data[1]);
  assign celloutsig_0_44z = ~((celloutsig_0_43z | celloutsig_0_33z) & celloutsig_0_14z);
  assign celloutsig_0_4z = ~((celloutsig_0_0z | in_data[47]) & celloutsig_0_0z);
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_2z);
  assign celloutsig_1_9z = ~((celloutsig_1_0z | celloutsig_1_7z) & celloutsig_1_4z);
  assign celloutsig_0_12z = ~((celloutsig_0_4z | celloutsig_0_2z) & celloutsig_0_7z);
  assign celloutsig_0_16z = ~((celloutsig_0_5z[7] | celloutsig_0_4z) & celloutsig_0_6z);
  assign celloutsig_0_21z = ~((celloutsig_0_19z[8] | celloutsig_0_13z) & celloutsig_0_17z[0]);
  assign celloutsig_0_2z = ~((in_data[62] | celloutsig_0_1z[4]) & celloutsig_0_1z[1]);
  assign celloutsig_0_28z = ~((celloutsig_0_26z | celloutsig_0_15z) & celloutsig_0_15z);
  assign celloutsig_0_33z = in_data[68] ^ celloutsig_0_18z;
  assign celloutsig_0_37z = celloutsig_0_3z ^ celloutsig_0_27z[3];
  assign celloutsig_0_3z = celloutsig_0_1z[3] ^ celloutsig_0_0z;
  assign celloutsig_0_43z = celloutsig_0_34z[10] ^ celloutsig_0_29z;
  assign celloutsig_0_14z = celloutsig_0_1z[3] ^ celloutsig_0_9z;
  assign celloutsig_0_47z = ~(celloutsig_0_36z ^ celloutsig_0_32z);
  assign celloutsig_1_0z = ~(in_data[191] ^ in_data[116]);
  assign celloutsig_1_4z = ~(in_data[185] ^ celloutsig_1_2z);
  assign celloutsig_1_7z = ~(celloutsig_1_1z[7] ^ celloutsig_1_3z);
  assign celloutsig_0_6z = ~(celloutsig_0_0z ^ celloutsig_0_5z[3]);
  assign celloutsig_0_15z = ~(celloutsig_0_6z ^ celloutsig_0_1z[8]);
  assign celloutsig_0_32z = ~(celloutsig_0_29z ^ celloutsig_0_1z[1]);
  assign celloutsig_0_1z = { in_data[48:39], celloutsig_0_0z } & { in_data[36:28], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_36z = { celloutsig_0_19z[4:0], celloutsig_0_7z } && { celloutsig_0_5z[3], celloutsig_0_26z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_28z };
  assign celloutsig_0_7z = { in_data[71:66], celloutsig_0_4z, celloutsig_0_0z } && { in_data[72:70], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_29z = { celloutsig_0_19z[0], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_15z } && celloutsig_0_1z[5:2];
  assign celloutsig_0_26z = celloutsig_0_4z & ~(celloutsig_0_6z);
  assign celloutsig_0_50z = { celloutsig_0_40z[0], celloutsig_0_46z, celloutsig_0_22z, celloutsig_0_40z, celloutsig_0_44z, celloutsig_0_16z, celloutsig_0_46z, celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_22z } * { celloutsig_0_34z[12:9], celloutsig_0_6z, celloutsig_0_45z, celloutsig_0_20z, celloutsig_0_30z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_4z };
  assign celloutsig_0_31z = { celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_2z } * { celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_18z };
  assign celloutsig_0_58z = & celloutsig_0_50z[5:3];
  assign celloutsig_0_18z = & { celloutsig_0_17z[5:4], celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_41z = | { celloutsig_0_37z, celloutsig_0_31z, celloutsig_0_24z, celloutsig_0_19z[4:0], celloutsig_0_17z[8:2], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_5z[7:1], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_55z = | { celloutsig_0_47z, celloutsig_0_45z, celloutsig_0_32z, celloutsig_0_28z, celloutsig_0_12z };
  assign celloutsig_0_9z = | { celloutsig_0_5z[7:1], celloutsig_0_3z };
  assign celloutsig_0_13z = | celloutsig_0_1z[5:3];
  assign celloutsig_0_20z = | { celloutsig_0_19z[4:0], celloutsig_0_12z, celloutsig_0_5z[7:1], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_39z = ^ { celloutsig_0_17z[10:5], celloutsig_0_27z };
  assign celloutsig_0_45z = ^ { celloutsig_0_5z[6:3], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_44z, celloutsig_0_7z };
  assign celloutsig_1_19z = ^ celloutsig_1_1z[6:0];
  assign celloutsig_0_10z = ^ celloutsig_0_5z[4:1];
  assign celloutsig_0_11z = ^ { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_24z = ^ { celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_34z = { celloutsig_0_17z[11:5], celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_32z, celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_8z } ~^ { celloutsig_0_29z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_59z = { celloutsig_0_19z[6:4], celloutsig_0_6z, celloutsig_0_55z } ~^ { celloutsig_0_20z, celloutsig_0_41z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_39z };
  assign celloutsig_0_5z = { in_data[75:73], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z } ~^ { in_data[88:82], celloutsig_0_3z };
  assign celloutsig_0_8z = { celloutsig_0_5z[5:2], celloutsig_0_2z } ~^ { celloutsig_0_5z[6:4], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_19z = { celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_6z } ~^ { celloutsig_0_1z[10:9], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_4z };
  always_latch
    if (celloutsig_1_9z) celloutsig_0_40z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_40z = celloutsig_0_19z[5:2];
  always_latch
    if (!clkin_data[96]) celloutsig_1_1z = 17'h00000;
    else if (clkin_data[64]) celloutsig_1_1z = { in_data[112:97], celloutsig_1_0z };
  always_latch
    if (celloutsig_1_9z) celloutsig_0_17z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_17z = { celloutsig_0_1z, celloutsig_0_6z };
  always_latch
    if (!celloutsig_1_9z) celloutsig_0_27z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_27z = { celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_25z };
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
