C:/Users/Alper.Alper-Alper/Desktop/Verilog/fourth/test_adder.v {1 {vlog -work work -stats=none C:/Users/Alper.Alper-Alper/Desktop/Verilog/fourth/test_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module test_adder

Top level modules:
	test_adder

} {} {}} C:/Users/Alper.Alper-Alper/Desktop/Verilog/fourth/adder.v {1 {vlog -work work -stats=none C:/Users/Alper.Alper-Alper/Desktop/Verilog/fourth/adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder

Top level modules:
	adder

} {} {}}
