{
	"author": ["Jason Cong", "Chang Wu"],
	"booktitle": "DAC",
	"dblpkey": "conf/dac/CongW97",
	"doi": "10.1145/266021.266309",
	"ee": "http://doi.acm.org/10.1145/266021.266309",
	"pages": "644-649",
	"publisher": "ACM Press",
	"title": "FPGA Synthesis with Retiming and Pipelining for Clock Period Minimization of Sequential Circuits",
	"type": "inproceedings",
	"year": 1997
}