#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Feb 27 16:46:29 2024
# Process ID: 8884
# Current directory: C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15444 C:\Project\PROF\3_dac_adc_triggered_read\vivado_project_bit\vivado_project_bit.xpr
# Log file: C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado.log
# Journal file: C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit\vivado.jou
# Running On: FIR, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 17005 MB
#-----------------------------------------------------------
start_gui
open_project C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.srcs/sources_1/new/dac_phy.v w ]
add_files C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.srcs/sources_1/new/dac_phy.v
create_ip -name cordic -vendor xilinx.com -library ip -version 6.0 -module_name cordic_0
set_property -dict [list \
  CONFIG.Data_Format {SignedFraction} \
  CONFIG.Functional_Selection {Sin_and_Cos} \
  CONFIG.Input_Width {32} \
  CONFIG.Output_Width {12} \
  CONFIG.Phase_Format {Scaled_Radians} \
  CONFIG.Round_Mode {Nearest_Even} \
] [get_ips cordic_0]
generate_target {instantiation_template} [get_files c:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.srcs/sources_1/ip/cordic_0/cordic_0.xci]
generate_target all [get_files  c:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.srcs/sources_1/ip/cordic_0/cordic_0.xci]
catch { config_ip_cache -export [get_ips -all cordic_0] }
export_ip_user_files -of_objects [get_files c:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.srcs/sources_1/ip/cordic_0/cordic_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.srcs/sources_1/ip/cordic_0/cordic_0.xci]
launch_runs cordic_0_synth_1 -jobs 4
wait_on_run cordic_0_synth_1
export_simulation -of_objects [get_files c:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.srcs/sources_1/ip/cordic_0/cordic_0.xci] -directory C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.ip_user_files/sim_scripts -ip_user_files_dir C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.ip_user_files -ipstatic_source_dir C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.cache/compile_simlib/modelsim} {questa=C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.cache/compile_simlib/questa} {riviera=C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.cache/compile_simlib/riviera} {activehdl=C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files C:/Project/PROF/3_dac_adc_triggered_read/gateware/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 C:/Project/PROF/3_dac_adc_triggered_read/gateware/ip/clk_wiz_0/clk_wiz_0.xci
export_ip_user_files -of_objects  [get_files C:/Project/PROF/3_dac_adc_triggered_read/gateware/ip/selectio_wiz_0/selectio_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset selectio_wiz_0 C:/Project/PROF/3_dac_adc_triggered_read/gateware/ip/selectio_wiz_0/selectio_wiz_0.xci
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {99.2} \
  CONFIG.CLKOUT1_JITTER {129.917} \
  CONFIG.CLKOUT1_PHASE_ERROR {97.977} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.8} \
  CONFIG.CLKOUT1_REQUESTED_PHASE {90} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} \
  CONFIG.MMCM_CLKIN1_PERIOD {9.921} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} \
  CONFIG.MMCM_CLKOUT0_PHASE {90.000} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.PRIM_IN_FREQ {100.8} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  c:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 4
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.ip_user_files/sim_scripts -ip_user_files_dir C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.ip_user_files -ipstatic_source_dir C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.cache/compile_simlib/modelsim} {questa=C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.cache/compile_simlib/questa} {riviera=C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.cache/compile_simlib/riviera} {activehdl=C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name selectio_wiz -vendor xilinx.com -library ip -version 5.1 -module_name selectio_wiz_0
set_property -dict [list \
  CONFIG.BUS_IO_STD {LVCMOS33} \
  CONFIG.CLK_FWD_IO_STD {LVCMOS33} \
  CONFIG.SELIO_ACTIVE_EDGE {DDR} \
  CONFIG.SELIO_CLK_BUF {MMCM} \
  CONFIG.SELIO_CLK_IO_STD {LVCMOS33} \
  CONFIG.SELIO_INTERFACE_TYPE {NETWORKING} \
  CONFIG.SERIALIZATION_FACTOR {4} \
  CONFIG.SYSTEM_DATA_WIDTH {12} \
] [get_ips selectio_wiz_0]
generate_target {instantiation_template} [get_files c:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.srcs/sources_1/ip/selectio_wiz_0/selectio_wiz_0.xci]
generate_target all [get_files  c:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.srcs/sources_1/ip/selectio_wiz_0/selectio_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all selectio_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.srcs/sources_1/ip/selectio_wiz_0/selectio_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.srcs/sources_1/ip/selectio_wiz_0/selectio_wiz_0.xci]
launch_runs selectio_wiz_0_synth_1 -jobs 4
wait_on_run selectio_wiz_0_synth_1
export_simulation -of_objects [get_files c:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.srcs/sources_1/ip/selectio_wiz_0/selectio_wiz_0.xci] -directory C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.ip_user_files/sim_scripts -ip_user_files_dir C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.ip_user_files -ipstatic_source_dir C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.cache/compile_simlib/modelsim} {questa=C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.cache/compile_simlib/questa} {riviera=C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.cache/compile_simlib/riviera} {activehdl=C:/Project/PROF/3_dac_adc_triggered_read/vivado_project_bit/vivado_project_bit.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
