{
	"DESIGN_NAME": "axi_i2c_bridge",
	"VERILOG_FILES": ["dir::src/axi_i2c_bridge.v",
			"dir::src/axi_slave.v",
			"dir::src/i2c_master.v"],
	"CLOCK_PORT": "clk",
	"CLOCK_NET": "clk",
	"CLOCK_PERIOD": 10.0,
	"FP_SIZING": "absolute",
	"DIE_AREA": "0 0 500 500",
	"PL_TARGET_DENSITY": 0.75,
	"RUN_LINTER": false,
	"QUIT_ON_LINTER_ERRORS": false
}
