-- M_NCO_tb.vhd

-- Generated using ACDS version 17.1 590

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity M_NCO_tb is
end entity M_NCO_tb;

architecture rtl of M_NCO_tb is
	component M_NCO is
		port (
			clk       : in  std_logic                     := 'X';             -- clk
			clken     : in  std_logic                     := 'X';             -- clken
			phi_inc_i : in  std_logic_vector(31 downto 0) := (others => 'X'); -- phi_inc_i
			fsin_o    : out std_logic_vector(17 downto 0);                    -- fsin_o
			out_valid : out std_logic;                                        -- out_valid
			reset_n   : in  std_logic                     := 'X'              -- reset_n
		);
	end component M_NCO;

	component altera_avalon_clock_source is
		generic (
			CLOCK_RATE : positive := 10;
			CLOCK_UNIT : positive := 1000000
		);
		port (
			clk : out std_logic   -- clk
		);
	end component altera_avalon_clock_source;

	component altera_conduit_bfm is
		port (
			clk           : in  std_logic                     := 'X'; -- clk
			reset         : in  std_logic                     := 'X'; -- reset
			sig_clken     : out std_logic_vector(0 downto 0);         -- clken
			sig_phi_inc_i : out std_logic_vector(31 downto 0)         -- phi_inc_i
		);
	end component altera_conduit_bfm;

	component altera_conduit_bfm_0002 is
		port (
			clk           : in std_logic                     := 'X';             -- clk
			reset         : in std_logic                     := 'X';             -- reset
			sig_fsin_o    : in std_logic_vector(17 downto 0) := (others => 'X'); -- fsin_o
			sig_out_valid : in std_logic_vector(0 downto 0)  := (others => 'X')  -- out_valid
		);
	end component altera_conduit_bfm_0002;

	component altera_avalon_reset_source is
		generic (
			ASSERT_HIGH_RESET    : integer := 1;
			INITIAL_RESET_CYCLES : integer := 0
		);
		port (
			reset : out std_logic;        -- reset_n
			clk   : in  std_logic := 'X'  -- clk
		);
	end component altera_avalon_reset_source;

	signal m_nco_inst_clk_bfm_clk_clk               : std_logic;                     -- M_NCO_inst_clk_bfm:clk -> [M_NCO_inst:clk, M_NCO_inst_in_bfm:clk, M_NCO_inst_out_bfm:clk, M_NCO_inst_rst_bfm:clk]
	signal m_nco_inst_in_bfm_conduit_phi_inc_i      : std_logic_vector(31 downto 0); -- M_NCO_inst_in_bfm:sig_phi_inc_i -> M_NCO_inst:phi_inc_i
	signal m_nco_inst_in_bfm_conduit_clken          : std_logic_vector(0 downto 0);  -- M_NCO_inst_in_bfm:sig_clken -> M_NCO_inst:clken
	signal m_nco_inst_out_fsin_o                    : std_logic_vector(17 downto 0); -- M_NCO_inst:fsin_o -> M_NCO_inst_out_bfm:sig_fsin_o
	signal m_nco_inst_out_out_valid                 : std_logic;                     -- M_NCO_inst:out_valid -> M_NCO_inst_out_bfm:sig_out_valid
	signal m_nco_inst_rst_bfm_reset_reset           : std_logic;                     -- M_NCO_inst_rst_bfm:reset -> [M_NCO_inst:reset_n, m_nco_inst_rst_bfm_reset_reset:in]
	signal m_nco_inst_rst_bfm_reset_reset_ports_inv : std_logic;                     -- m_nco_inst_rst_bfm_reset_reset:inv -> [M_NCO_inst_in_bfm:reset, M_NCO_inst_out_bfm:reset]

begin

	m_nco_inst : component M_NCO
		port map (
			clk       => m_nco_inst_clk_bfm_clk_clk,          -- clk.clk
			clken     => m_nco_inst_in_bfm_conduit_clken(0),  --  in.clken
			phi_inc_i => m_nco_inst_in_bfm_conduit_phi_inc_i, --    .phi_inc_i
			fsin_o    => m_nco_inst_out_fsin_o,               -- out.fsin_o
			out_valid => m_nco_inst_out_out_valid,            --    .out_valid
			reset_n   => m_nco_inst_rst_bfm_reset_reset       -- rst.reset_n
		);

	m_nco_inst_clk_bfm : component altera_avalon_clock_source
		generic map (
			CLOCK_RATE => 50000000,
			CLOCK_UNIT => 1
		)
		port map (
			clk => m_nco_inst_clk_bfm_clk_clk  -- clk.clk
		);

	m_nco_inst_in_bfm : component altera_conduit_bfm
		port map (
			clk           => m_nco_inst_clk_bfm_clk_clk,               --     clk.clk
			reset         => m_nco_inst_rst_bfm_reset_reset_ports_inv, --   reset.reset
			sig_clken     => m_nco_inst_in_bfm_conduit_clken,          -- conduit.clken
			sig_phi_inc_i => m_nco_inst_in_bfm_conduit_phi_inc_i       --        .phi_inc_i
		);

	m_nco_inst_out_bfm : component altera_conduit_bfm_0002
		port map (
			clk              => m_nco_inst_clk_bfm_clk_clk,               --     clk.clk
			reset            => m_nco_inst_rst_bfm_reset_reset_ports_inv, --   reset.reset
			sig_fsin_o       => m_nco_inst_out_fsin_o,                    -- conduit.fsin_o
			sig_out_valid(0) => m_nco_inst_out_out_valid                  --        .out_valid
		);

	m_nco_inst_rst_bfm : component altera_avalon_reset_source
		generic map (
			ASSERT_HIGH_RESET    => 0,
			INITIAL_RESET_CYCLES => 50
		)
		port map (
			reset => m_nco_inst_rst_bfm_reset_reset, -- reset.reset_n
			clk   => m_nco_inst_clk_bfm_clk_clk      --   clk.clk
		);

	m_nco_inst_rst_bfm_reset_reset_ports_inv <= not m_nco_inst_rst_bfm_reset_reset;

end architecture rtl; -- of M_NCO_tb
