Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Oct 30 21:59:58 2024
| Host         : bigbc running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file system_wrapper_timing_summary_postroute_physopted.rpt -pb system_wrapper_timing_summary_postroute_physopted.pb -rpx system_wrapper_timing_summary_postroute_physopted.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                      Violations  
------  --------  -----------------------------------------------  ----------  
XDCC-5  Warning   User Non-Timing constraint/property overwritten  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (32)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (32)
-------------------------------------
 There are 32 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.058        0.000                      0                 1706        0.049        0.000                      0                 1706        2.000        0.000                       0                   641  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
adc_clk_p_i                {0.000 4.000}        8.000           125.000         
  clk_out1_system_pll_0_0  {0.000 4.000}        8.000           125.000         
  clkfbout_system_pll_0_0  {0.000 4.000}        8.000           125.000         
clk_fpga_0                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_p_i                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_system_pll_0_0        2.058        0.000                      0                 1706        0.049        0.000                      0                 1706        3.020        0.000                       0                   637  
  clkfbout_system_pll_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock               
----------               ----------               --------               
(none)                   clkfbout_system_pll_0_0                           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  adc_clk_p_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_p_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[16].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.984ns (37.428%)  route 3.317ns (62.572%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.337ns = ( 5.663 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390    -1.234 r  system_i/ps_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=10, routed)          0.795    -0.439    system_i/hub_0/inst/buf_0/buf_1/s_axi_bready
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.118    -0.321 f  system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_3/O
                         net (fo=2, routed)           0.776     0.455    system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_3_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.781 f  system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2/O
                         net (fo=12, routed)          1.157     1.939    system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2_n_0
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.150     2.089 r  system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[16].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.588     2.677    system_i/hub_0/inst/CE038_out
    SLICE_X9Y45          FDRE                                         r  system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[16].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.507     5.663    system_i/hub_0/inst/aclk
    SLICE_X9Y45          FDRE                                         r  system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[16].FDRE_inst/C
                         clock pessimism             -0.430     5.233    
                         clock uncertainty           -0.069     5.164    
    SLICE_X9Y45          FDRE (Setup_fdre_C_CE)      -0.429     4.735    system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[16].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -2.677    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[17].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.984ns (37.428%)  route 3.317ns (62.572%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.337ns = ( 5.663 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390    -1.234 r  system_i/ps_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=10, routed)          0.795    -0.439    system_i/hub_0/inst/buf_0/buf_1/s_axi_bready
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.118    -0.321 f  system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_3/O
                         net (fo=2, routed)           0.776     0.455    system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_3_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.781 f  system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2/O
                         net (fo=12, routed)          1.157     1.939    system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2_n_0
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.150     2.089 r  system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[16].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.588     2.677    system_i/hub_0/inst/CE038_out
    SLICE_X9Y45          FDRE                                         r  system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[17].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.507     5.663    system_i/hub_0/inst/aclk
    SLICE_X9Y45          FDRE                                         r  system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[17].FDRE_inst/C
                         clock pessimism             -0.430     5.233    
                         clock uncertainty           -0.069     5.164    
    SLICE_X9Y45          FDRE (Setup_fdre_C_CE)      -0.429     4.735    system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[17].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -2.677    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[18].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.984ns (37.428%)  route 3.317ns (62.572%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.337ns = ( 5.663 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390    -1.234 r  system_i/ps_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=10, routed)          0.795    -0.439    system_i/hub_0/inst/buf_0/buf_1/s_axi_bready
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.118    -0.321 f  system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_3/O
                         net (fo=2, routed)           0.776     0.455    system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_3_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.781 f  system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2/O
                         net (fo=12, routed)          1.157     1.939    system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2_n_0
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.150     2.089 r  system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[16].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.588     2.677    system_i/hub_0/inst/CE038_out
    SLICE_X9Y45          FDRE                                         r  system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[18].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.507     5.663    system_i/hub_0/inst/aclk
    SLICE_X9Y45          FDRE                                         r  system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[18].FDRE_inst/C
                         clock pessimism             -0.430     5.233    
                         clock uncertainty           -0.069     5.164    
    SLICE_X9Y45          FDRE (Setup_fdre_C_CE)      -0.429     4.735    system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[18].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -2.677    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[19].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.984ns (37.428%)  route 3.317ns (62.572%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.337ns = ( 5.663 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390    -1.234 r  system_i/ps_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=10, routed)          0.795    -0.439    system_i/hub_0/inst/buf_0/buf_1/s_axi_bready
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.118    -0.321 f  system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_3/O
                         net (fo=2, routed)           0.776     0.455    system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_3_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.781 f  system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2/O
                         net (fo=12, routed)          1.157     1.939    system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2_n_0
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.150     2.089 r  system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[16].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.588     2.677    system_i/hub_0/inst/CE038_out
    SLICE_X9Y45          FDRE                                         r  system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[19].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.507     5.663    system_i/hub_0/inst/aclk
    SLICE_X9Y45          FDRE                                         r  system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[19].FDRE_inst/C
                         clock pessimism             -0.430     5.233    
                         clock uncertainty           -0.069     5.164    
    SLICE_X9Y45          FDRE (Setup_fdre_C_CE)      -0.429     4.735    system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[19].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -2.677    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[21].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.984ns (37.428%)  route 3.317ns (62.572%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.337ns = ( 5.663 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390    -1.234 r  system_i/ps_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=10, routed)          0.795    -0.439    system_i/hub_0/inst/buf_0/buf_1/s_axi_bready
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.118    -0.321 f  system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_3/O
                         net (fo=2, routed)           0.776     0.455    system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_3_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.781 f  system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2/O
                         net (fo=12, routed)          1.157     1.939    system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2_n_0
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.150     2.089 r  system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[16].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.588     2.677    system_i/hub_0/inst/CE038_out
    SLICE_X9Y45          FDRE                                         r  system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[21].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.507     5.663    system_i/hub_0/inst/aclk
    SLICE_X9Y45          FDRE                                         r  system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[21].FDRE_inst/C
                         clock pessimism             -0.430     5.233    
                         clock uncertainty           -0.069     5.164    
    SLICE_X9Y45          FDRE (Setup_fdre_C_CE)      -0.429     4.735    system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[21].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -2.677    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[22].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.984ns (37.428%)  route 3.317ns (62.572%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.337ns = ( 5.663 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390    -1.234 r  system_i/ps_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=10, routed)          0.795    -0.439    system_i/hub_0/inst/buf_0/buf_1/s_axi_bready
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.118    -0.321 f  system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_3/O
                         net (fo=2, routed)           0.776     0.455    system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_3_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.781 f  system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2/O
                         net (fo=12, routed)          1.157     1.939    system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2_n_0
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.150     2.089 r  system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[16].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.588     2.677    system_i/hub_0/inst/CE038_out
    SLICE_X9Y45          FDRE                                         r  system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[22].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.507     5.663    system_i/hub_0/inst/aclk
    SLICE_X9Y45          FDRE                                         r  system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[22].FDRE_inst/C
                         clock pessimism             -0.430     5.233    
                         clock uncertainty           -0.069     5.164    
    SLICE_X9Y45          FDRE (Setup_fdre_C_CE)      -0.429     4.735    system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[22].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -2.677    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[23].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.984ns (37.428%)  route 3.317ns (62.572%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.337ns = ( 5.663 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390    -1.234 r  system_i/ps_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=10, routed)          0.795    -0.439    system_i/hub_0/inst/buf_0/buf_1/s_axi_bready
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.118    -0.321 f  system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_3/O
                         net (fo=2, routed)           0.776     0.455    system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_3_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.326     0.781 f  system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2/O
                         net (fo=12, routed)          1.157     1.939    system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2_n_0
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.150     2.089 r  system_i/hub_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[16].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.588     2.677    system_i/hub_0/inst/CE038_out
    SLICE_X9Y45          FDRE                                         r  system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[23].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.507     5.663    system_i/hub_0/inst/aclk
    SLICE_X9Y45          FDRE                                         r  system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[23].FDRE_inst/C
                         clock pessimism             -0.430     5.233    
                         clock uncertainty           -0.069     5.164    
    SLICE_X9Y45          FDRE (Setup_fdre_C_CE)      -0.429     4.735    system_i/hub_0/inst/CFG_WORDS[2].CFG_BITS[23].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -2.677    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 1.200ns (20.390%)  route 4.685ns (79.610%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.347ns = ( 5.653 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.717ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.672    -2.717    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rd_clk
    SLICE_X7Y32          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456    -2.261 f  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/Q
                         net (fo=1, routed)           0.938    -1.323    system_i/writer_0/inst/buf_0/rd_data_count[1]
    SLICE_X9Y32          LUT6 (Prop_lut6_I0_O)        0.124    -1.199 f  system_i/writer_0/inst/buf_0/int_addr_reg[15]_i_4/O
                         net (fo=4, routed)           1.039    -0.160    system_i/writer_0/inst/buf_1/int_valid_wire00_in
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124    -0.036 f  system_i/writer_0/inst/buf_1/int_valid_reg_i_2/O
                         net (fo=3, routed)           0.447     0.411    system_i/writer_0/inst/buf_1/int_wvalid_wire
    SLICE_X0Y35          LUT3 (Prop_lut3_I0_O)        0.124     0.535 f  system_i/writer_0/inst/buf_1/fifo_0_i_2/O
                         net (fo=12, routed)          0.785     1.320    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X8Y36          LUT6 (Prop_lut6_I1_O)        0.124     1.444 f  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.743     2.187    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.124     2.311 r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2/O
                         net (fo=5, routed)           0.733     3.044    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2_n_0
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.124     3.168 r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[5]_i_1/O
                         net (fo=1, routed)           0.000     3.168    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[5]_i_1_n_0
    SLICE_X8Y31          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.497     5.653    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X8Y31          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C
                         clock pessimism             -0.430     5.223    
                         clock uncertainty           -0.069     5.154    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)        0.077     5.231    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                          5.231    
                         arrival time                          -3.168    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 1.200ns (20.424%)  route 4.675ns (79.576%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.344ns = ( 5.656 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.717ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.672    -2.717    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rd_clk
    SLICE_X7Y32          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456    -2.261 f  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/Q
                         net (fo=1, routed)           0.938    -1.323    system_i/writer_0/inst/buf_0/rd_data_count[1]
    SLICE_X9Y32          LUT6 (Prop_lut6_I0_O)        0.124    -1.199 f  system_i/writer_0/inst/buf_0/int_addr_reg[15]_i_4/O
                         net (fo=4, routed)           1.039    -0.160    system_i/writer_0/inst/buf_1/int_valid_wire00_in
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124    -0.036 f  system_i/writer_0/inst/buf_1/int_valid_reg_i_2/O
                         net (fo=3, routed)           0.447     0.411    system_i/writer_0/inst/buf_1/int_wvalid_wire
    SLICE_X0Y35          LUT3 (Prop_lut3_I0_O)        0.124     0.535 f  system_i/writer_0/inst/buf_1/fifo_0_i_2/O
                         net (fo=12, routed)          0.785     1.320    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X8Y36          LUT6 (Prop_lut6_I1_O)        0.124     1.444 f  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.743     2.187    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.124     2.311 r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2/O
                         net (fo=5, routed)           0.724     3.035    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I2_O)        0.124     3.159 r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[8]_i_1/O
                         net (fo=1, routed)           0.000     3.159    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[8]_i_1_n_0
    SLICE_X8Y33          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.500     5.656    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X8Y33          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/C
                         clock pessimism             -0.430     5.226    
                         clock uncertainty           -0.069     5.157    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.077     5.234    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          5.234    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 1.200ns (20.435%)  route 4.672ns (79.565%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.344ns = ( 5.656 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.717ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.672    -2.717    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rd_clk
    SLICE_X7Y32          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456    -2.261 f  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/Q
                         net (fo=1, routed)           0.938    -1.323    system_i/writer_0/inst/buf_0/rd_data_count[1]
    SLICE_X9Y32          LUT6 (Prop_lut6_I0_O)        0.124    -1.199 f  system_i/writer_0/inst/buf_0/int_addr_reg[15]_i_4/O
                         net (fo=4, routed)           1.039    -0.160    system_i/writer_0/inst/buf_1/int_valid_wire00_in
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124    -0.036 f  system_i/writer_0/inst/buf_1/int_valid_reg_i_2/O
                         net (fo=3, routed)           0.447     0.411    system_i/writer_0/inst/buf_1/int_wvalid_wire
    SLICE_X0Y35          LUT3 (Prop_lut3_I0_O)        0.124     0.535 f  system_i/writer_0/inst/buf_1/fifo_0_i_2/O
                         net (fo=12, routed)          0.785     1.320    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X8Y36          LUT6 (Prop_lut6_I1_O)        0.124     1.444 f  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.743     2.187    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.124     2.311 r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2/O
                         net (fo=5, routed)           0.721     3.032    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I2_O)        0.124     3.156 r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_1/O
                         net (fo=1, routed)           0.000     3.156    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_1_n_0
    SLICE_X8Y33          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         1.500     5.656    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X8Y33          FDRE                                         r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
                         clock pessimism             -0.430     5.226    
                         clock uncertainty           -0.069     5.157    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.081     5.238    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                  2.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/axis_decimator_0/inst/int_tdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.619%)  route 0.222ns (63.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.562    -0.308    system_i/axis_decimator_0/inst/aclk
    SLICE_X7Y35          FDRE                                         r  system_i/axis_decimator_0/inst/int_tdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.180 r  system_i/axis_decimator_0/inst/int_tdata_reg_reg[5]/Q
                         net (fo=1, routed)           0.222     0.041    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.871    -0.188    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.063    -0.251    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.243    -0.008    system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/hub_0/inst/buf_1/buf_0/int_data_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/hub_0/inst/buf_1/buf_1/int_data_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.087%)  route 0.227ns (54.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.584    -0.286    system_i/hub_0/inst/buf_1/buf_0/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/hub_0/inst/buf_1/buf_0/int_data_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  system_i/hub_0/inst/buf_1/buf_0/int_data_reg_reg[30]/Q
                         net (fo=1, routed)           0.227     0.081    system_i/hub_0/inst/buf_1/buf_0/int_data_reg_reg_n_0_[30]
    SLICE_X3Y49          LUT3 (Prop_lut3_I1_O)        0.045     0.126 r  system_i/hub_0/inst/buf_1/buf_0/int_data_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     0.126    system_i/hub_0/inst/buf_1/buf_1/D[30]
    SLICE_X3Y49          FDRE                                         r  system_i/hub_0/inst/buf_1/buf_1/int_data_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.854    -0.205    system_i/hub_0/inst/buf_1/buf_1/aclk
    SLICE_X3Y49          FDRE                                         r  system_i/hub_0/inst/buf_1/buf_1/int_data_reg_reg[30]/C
                         clock pessimism              0.189    -0.016    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092     0.076    system_i/hub_0/inst/buf_1/buf_1/int_data_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/rst_0/U0/SEQ/seq_cnt_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (54.019%)  route 0.140ns (45.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.567    -0.303    system_i/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X8Y49          FDSE                                         r  system_i/rst_0/U0/SEQ/seq_cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDSE (Prop_fdse_C_Q)         0.164    -0.139 r  system_i/rst_0/U0/SEQ/seq_cnt_en_reg/Q
                         net (fo=7, routed)           0.140     0.000    system_i/rst_0/U0/SEQ/SEQ_COUNTER/E[0]
    SLICE_X6Y50          FDRE                                         r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.834    -0.225    system_i/rst_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X6Y50          FDRE                                         r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.189    -0.036    
    SLICE_X6Y50          FDRE (Hold_fdre_C_CE)       -0.016    -0.052    system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/rst_0/U0/SEQ/seq_cnt_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (54.019%)  route 0.140ns (45.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.567    -0.303    system_i/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X8Y49          FDSE                                         r  system_i/rst_0/U0/SEQ/seq_cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDSE (Prop_fdse_C_Q)         0.164    -0.139 r  system_i/rst_0/U0/SEQ/seq_cnt_en_reg/Q
                         net (fo=7, routed)           0.140     0.000    system_i/rst_0/U0/SEQ/SEQ_COUNTER/E[0]
    SLICE_X6Y50          FDRE                                         r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.834    -0.225    system_i/rst_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X6Y50          FDRE                                         r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.189    -0.036    
    SLICE_X6Y50          FDRE (Hold_fdre_C_CE)       -0.016    -0.052    system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/rst_0/U0/SEQ/seq_cnt_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (54.019%)  route 0.140ns (45.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.567    -0.303    system_i/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X8Y49          FDSE                                         r  system_i/rst_0/U0/SEQ/seq_cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDSE (Prop_fdse_C_Q)         0.164    -0.139 r  system_i/rst_0/U0/SEQ/seq_cnt_en_reg/Q
                         net (fo=7, routed)           0.140     0.000    system_i/rst_0/U0/SEQ/SEQ_COUNTER/E[0]
    SLICE_X6Y50          FDRE                                         r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.834    -0.225    system_i/rst_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X6Y50          FDRE                                         r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.189    -0.036    
    SLICE_X6Y50          FDRE (Hold_fdre_C_CE)       -0.016    -0.052    system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/rst_0/U0/SEQ/seq_cnt_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (54.019%)  route 0.140ns (45.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.567    -0.303    system_i/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X8Y49          FDSE                                         r  system_i/rst_0/U0/SEQ/seq_cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDSE (Prop_fdse_C_Q)         0.164    -0.139 r  system_i/rst_0/U0/SEQ/seq_cnt_en_reg/Q
                         net (fo=7, routed)           0.140     0.000    system_i/rst_0/U0/SEQ/SEQ_COUNTER/E[0]
    SLICE_X6Y50          FDRE                                         r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.834    -0.225    system_i/rst_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X6Y50          FDRE                                         r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.189    -0.036    
    SLICE_X6Y50          FDRE (Hold_fdre_C_CE)       -0.016    -0.052    system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/rst_0/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.522%)  route 0.213ns (50.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.565    -0.305    system_i/rst_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X6Y50          FDRE                                         r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.141 r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.213     0.072    system_i/rst_0/U0/SEQ/seq_cnt[3]
    SLICE_X7Y49          LUT4 (Prop_lut4_I3_O)        0.045     0.117 r  system_i/rst_0/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     0.117    system_i/rst_0/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X7Y49          FDRE                                         r  system_i/rst_0/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.835    -0.224    system_i/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X7Y49          FDRE                                         r  system_i/rst_0/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.189    -0.035    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.091     0.056    system_i/rst_0/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_i/rst_0/U0/SEQ/seq_cnt_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (54.019%)  route 0.140ns (45.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.567    -0.303    system_i/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X8Y49          FDSE                                         r  system_i/rst_0/U0/SEQ/seq_cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDSE (Prop_fdse_C_Q)         0.164    -0.139 r  system_i/rst_0/U0/SEQ/seq_cnt_en_reg/Q
                         net (fo=7, routed)           0.140     0.000    system_i/rst_0/U0/SEQ/SEQ_COUNTER/E[0]
    SLICE_X7Y50          FDRE                                         r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.834    -0.225    system_i/rst_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X7Y50          FDRE                                         r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.189    -0.036    
    SLICE_X7Y50          FDRE (Hold_fdre_C_CE)       -0.039    -0.075    system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_i/rst_0/U0/SEQ/seq_cnt_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (54.019%)  route 0.140ns (45.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.567    -0.303    system_i/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X8Y49          FDSE                                         r  system_i/rst_0/U0/SEQ/seq_cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDSE (Prop_fdse_C_Q)         0.164    -0.139 r  system_i/rst_0/U0/SEQ/seq_cnt_en_reg/Q
                         net (fo=7, routed)           0.140     0.000    system_i/rst_0/U0/SEQ/SEQ_COUNTER/E[0]
    SLICE_X7Y50          FDRE                                         r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.834    -0.225    system_i/rst_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X7Y50          FDRE                                         r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.189    -0.036    
    SLICE_X7Y50          FDRE (Hold_fdre_C_CE)       -0.039    -0.075    system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/hub_0/inst/buf_1/buf_0/int_data_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/hub_0/inst/buf_1/buf_1/int_data_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.476%)  route 0.274ns (59.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.584    -0.286    system_i/hub_0/inst/buf_1/buf_0/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/hub_0/inst/buf_1/buf_0/int_data_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  system_i/hub_0/inst/buf_1/buf_0/int_data_reg_reg[24]/Q
                         net (fo=1, routed)           0.274     0.128    system_i/hub_0/inst/buf_1/buf_0/int_data_reg_reg_n_0_[24]
    SLICE_X3Y49          LUT3 (Prop_lut3_I1_O)        0.045     0.173 r  system_i/hub_0/inst/buf_1/buf_0/int_data_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     0.173    system_i/hub_0/inst/buf_1/buf_1/D[24]
    SLICE_X3Y49          FDRE                                         r  system_i/hub_0/inst/buf_1/buf_1/int_data_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=637, routed)         0.854    -0.205    system_i/hub_0/inst/buf_1/buf_1/aclk
    SLICE_X3Y49          FDRE                                         r  system_i/hub_0/inst/buf_1/buf_1/int_data_reg_reg[24]/C
                         clock pessimism              0.189    -0.016    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.091     0.075    system_i/hub_0/inst/buf_1/buf_1/int_data_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y7     system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y7     system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0   system_i/pll_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X7Y48     system_i/axis_decimator_0/inst/int_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y44     system_i/axis_decimator_0/inst/int_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y44     system_i/axis_decimator_0/inst/int_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y44     system_i/axis_decimator_0/inst/int_cntr_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y45     system_i/axis_decimator_0/inst/int_cntr_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y45     system_i/axis_decimator_0/inst/int_cntr_reg_reg[14]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y48     system_i/rst_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y48     system_i/rst_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y48     system_i/axis_decimator_0/inst/int_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y48     system_i/axis_decimator_0/inst/int_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y44     system_i/axis_decimator_0/inst/int_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y44     system_i/axis_decimator_0/inst/int_cntr_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y44     system_i/axis_decimator_0/inst/int_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y44     system_i/axis_decimator_0/inst/int_cntr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y44     system_i/axis_decimator_0/inst/int_cntr_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y44     system_i/axis_decimator_0/inst/int_cntr_reg_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y48     system_i/rst_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y48     system_i/rst_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y48     system_i/axis_decimator_0/inst/int_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y48     system_i/axis_decimator_0/inst/int_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y44     system_i/axis_decimator_0/inst/int_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y44     system_i/axis_decimator_0/inst/int_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y44     system_i/axis_decimator_0/inst/int_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y44     system_i/axis_decimator_0/inst/int_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y44     system_i/axis_decimator_0/inst/int_cntr_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y44     system_i/axis_decimator_0/inst/int_cntr_reg_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_pll_0_0
  To Clock:  clkfbout_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   system_i/pll_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_pll_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_pll_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.390ns  (logic 0.029ns (2.086%)  route 1.361ns (97.914%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     4.433 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.546     2.368 f  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     2.912    system_i/pll_0/inst/clkfbout_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.941 f  system_i/pll_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     3.758    system_i/pll_0/inst/clkfbout_buf_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_pll_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.194ns  (logic 0.091ns (2.849%)  route 3.103ns (97.151%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.650    -5.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.594    -3.935    system_i/pll_0/inst/clkfbout_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.844 r  system_i/pll_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.509    -2.335    system_i/pll_0/inst/clkfbout_buf_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





