0.7
2020.2
May  7 2023
15:24:31
C:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/ip/xfft_1/sim/xfft_1.vhd,1702327712,vhdl,,,,xfft_1,,,,,,,,
C:/Users/Cesar/Documents/GitHub/FPinGA/ip_2_tb/ip_2_tb.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fft_tb.sv,1702351837,systemVerilog,,,,fft_tb,,uvm,,,,,,
