# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_final.ip_user_files/bd/design_1/ipshared/affc/project_adder.srcs/sources_1/new/adder.v" \
"../../../../project_final.ip_user_files/bd/design_1/ip/design_1_adder_0_0/sim/design_1_adder_0_0.v" \
"../../../../project_final.ip_user_files/bd/design_1/ip/design_1_adder_1_0/sim/design_1_adder_1_0.v" \
"../../../../project_final.ip_user_files/bd/design_1/ipshared/5ab2/project_2.srcs/sources_1/new/deconcentrator.v" \
"../../../../project_final.ip_user_files/bd/design_1/ip/design_1_deconcentrator_0_0/sim/design_1_deconcentrator_0_0.v" \
"../../../../project_final.ip_user_files/bd/design_1/ipshared/7688/project_2.srcs/sources_1/new/doubling.v" \
"../../../../project_final.ip_user_files/bd/design_1/ip/design_1_doubling_0_0/sim/design_1_doubling_0_0.v" \
"../../../../project_final.ip_user_files/bd/design_1/ip/design_1_deconcentrator_0_1/sim/design_1_deconcentrator_0_1.v" \
"../../../../project_final.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_final.srcs/sim_1/new/design1_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
