Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec  2 19:00:56 2020
| Host         : DESKTOP-1K67A6C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (5)
6. checking no_output_delay (74)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: main_fsm/FSM_onehot_M_state_q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_fsm/FSM_onehot_M_state_q_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: main_fsm/FSM_onehot_M_state_q_reg[20]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: main_fsm/FSM_onehot_M_state_q_reg[21]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: main_fsm/FSM_onehot_M_state_q_reg[22]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: main_fsm/FSM_onehot_M_state_q_reg[23]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: main_fsm/FSM_onehot_M_state_q_reg[25]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: main_fsm/FSM_onehot_M_state_q_reg[27]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: main_fsm/FSM_onehot_M_state_q_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: main_fsm/FSM_onehot_M_state_q_reg[33]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: main_fsm/FSM_onehot_M_state_q_reg[34]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: main_fsm/FSM_onehot_M_state_q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_fsm/FSM_onehot_M_state_q_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: main_fsm/FSM_onehot_M_state_q_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (74)
--------------------------------
 There are 74 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -37.648   -10882.300                    372                 2642        0.023        0.000                      0                 2642        4.500        0.000                       0                  1006  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -37.648   -10882.300                    372                 2642        0.023        0.000                      0                 2642        4.500        0.000                       0                  1006  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          372  Failing Endpoints,  Worst Slack      -37.648ns,  Total Violation   -10882.300ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -37.648ns  (required time - arrival time)
  Source:                 main_fsm/FSM_onehot_M_state_q_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_registers_q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        47.623ns  (logic 23.836ns (50.051%)  route 23.787ns (49.949%))
  Logic Levels:           106  (CARRY4=76 LUT3=13 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.567     5.151    main_fsm/clk_IBUF_BUFG
    SLICE_X11Y10         FDRE                                         r  main_fsm/FSM_onehot_M_state_q_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  main_fsm/FSM_onehot_M_state_q_reg[15]_replica/Q
                         net (fo=18, routed)          0.934     6.541    main_fsm/FSM_onehot_M_state_q_reg_n_0_[15]_repN
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.665 r  main_fsm/FSM_onehot_M_state_q[19]_i_3/O
                         net (fo=23, routed)          0.655     7.321    main_fsm/FSM_onehot_M_state_q[19]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  main_fsm/s0_i_52_comp/O
                         net (fo=26, routed)          0.772     8.217    main_fsm/s0_i_52_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.341 f  main_fsm/a0_carry__0_i_28/O
                         net (fo=11, routed)          0.797     9.138    regfile/M_registers_q[249]_i_14_0
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.124     9.262 f  regfile/a0_carry__0_i_22/O
                         net (fo=1, routed)           0.389     9.652    regfile/a0_carry__0_i_22_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I4_O)        0.124     9.776 r  regfile/a0_carry__0_i_9/O
                         net (fo=23, routed)          0.324    10.100    main_fsm/M_registers_q[252]_i_79_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124    10.224 r  main_fsm/a0_carry__0_i_1__2/O
                         net (fo=1, routed)           0.780    11.004    alu/mod/s0__1_i_52[3]
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.389 r  alu/mod/a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.389    alu/mod/a0_carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.503 r  alu/mod/a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.503    alu/mod/a0_carry__1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.617 r  alu/mod/a0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.617    main_fsm/CO[0]
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.888 r  main_fsm/s0__2_i_1/CO[0]
                         net (fo=20, routed)          0.833    12.721    main_fsm/M_multiply_a[14]
    SLICE_X4Y7           LUT3 (Prop_lut3_I1_O)        0.373    13.094 r  main_fsm/s0__1_i_63/O
                         net (fo=1, routed)           0.000    13.094    main_fsm/s0__1_i_63_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.644 r  main_fsm/s0__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    13.644    main_fsm/s0__1_i_46_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.758 r  main_fsm/s0__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.758    main_fsm/s0__1_i_31_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.872 r  main_fsm/s0__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.872    main_fsm/s0__1_i_16_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.986 r  main_fsm/s0__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.986    main_fsm/s0__1_i_7_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.143 r  main_fsm/s0__2_i_2/CO[1]
                         net (fo=21, routed)          0.978    15.121    main_fsm/M_multiply_a[13]
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.329    15.450 r  main_fsm/s0__1_i_60/O
                         net (fo=1, routed)           0.000    15.450    main_fsm/s0__1_i_60_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.000 r  main_fsm/s0__1_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.000    main_fsm/s0__1_i_41_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.114 r  main_fsm/s0__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.114    main_fsm/s0__1_i_26_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.228 r  main_fsm/s0__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.228    main_fsm/s0__1_i_11_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.342 r  main_fsm/s0__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.342    main_fsm/s0__1_i_4_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.499 r  main_fsm/s0__1_i_2/CO[1]
                         net (fo=24, routed)          0.556    17.056    main_fsm/M_multiply_a[12]
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.329    17.385 r  main_fsm/s0__1_i_57/O
                         net (fo=1, routed)           0.000    17.385    main_fsm/s0__1_i_57_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.935 r  main_fsm/s0__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.935    main_fsm/s0__1_i_40_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  main_fsm/s0__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.049    main_fsm/s0__1_i_25_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  main_fsm/s0__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.163    main_fsm/s0__1_i_10_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.277 r  main_fsm/s0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.277    main_fsm/s0__1_i_3_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.434 r  main_fsm/s0__1_i_1/CO[1]
                         net (fo=25, routed)          0.749    19.183    main_fsm/M_multiply_a[11]
    SLICE_X2Y12          LUT3 (Prop_lut3_I1_O)        0.329    19.512 r  main_fsm/M_registers_q[255]_i_242/O
                         net (fo=1, routed)           0.000    19.512    main_fsm/M_registers_q[255]_i_242_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.045 r  main_fsm/M_registers_q_reg[255]_i_225/CO[3]
                         net (fo=1, routed)           0.000    20.045    main_fsm/M_registers_q_reg[255]_i_225_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.162 r  main_fsm/M_registers_q_reg[255]_i_206/CO[3]
                         net (fo=1, routed)           0.000    20.162    main_fsm/M_registers_q_reg[255]_i_206_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.279 r  main_fsm/M_registers_q_reg[255]_i_182/CO[3]
                         net (fo=1, routed)           0.000    20.279    main_fsm/M_registers_q_reg[255]_i_182_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.396 r  main_fsm/M_registers_q_reg[255]_i_151/CO[3]
                         net (fo=1, routed)           0.000    20.396    main_fsm/M_registers_q_reg[255]_i_151_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.553 r  main_fsm/M_registers_q_reg[255]_i_112/CO[1]
                         net (fo=26, routed)          0.564    21.116    main_fsm/M_multiply_a[10]
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.332    21.448 r  main_fsm/M_registers_q[255]_i_239/O
                         net (fo=1, routed)           0.000    21.448    main_fsm/M_registers_q[255]_i_239_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.998 r  main_fsm/M_registers_q_reg[255]_i_220/CO[3]
                         net (fo=1, routed)           0.000    21.998    main_fsm/M_registers_q_reg[255]_i_220_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.112 r  main_fsm/M_registers_q_reg[255]_i_201/CO[3]
                         net (fo=1, routed)           0.000    22.112    main_fsm/M_registers_q_reg[255]_i_201_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.226 r  main_fsm/M_registers_q_reg[255]_i_177/CO[3]
                         net (fo=1, routed)           0.000    22.226    main_fsm/M_registers_q_reg[255]_i_177_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.340 r  main_fsm/M_registers_q_reg[255]_i_148/CO[3]
                         net (fo=1, routed)           0.000    22.340    main_fsm/M_registers_q_reg[255]_i_148_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.497 r  main_fsm/M_registers_q_reg[255]_i_113/CO[1]
                         net (fo=28, routed)          0.717    23.214    main_fsm/M_multiply_a[9]
    SLICE_X5Y12          LUT3 (Prop_lut3_I1_O)        0.329    23.543 r  main_fsm/M_registers_q[255]_i_236/O
                         net (fo=1, routed)           0.000    23.543    main_fsm/M_registers_q[255]_i_236_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.093 r  main_fsm/M_registers_q_reg[255]_i_215/CO[3]
                         net (fo=1, routed)           0.000    24.093    main_fsm/M_registers_q_reg[255]_i_215_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.207 r  main_fsm/M_registers_q_reg[255]_i_196/CO[3]
                         net (fo=1, routed)           0.000    24.207    main_fsm/M_registers_q_reg[255]_i_196_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.321 r  main_fsm/M_registers_q_reg[255]_i_168/CO[3]
                         net (fo=1, routed)           0.000    24.321    main_fsm/M_registers_q_reg[255]_i_168_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.435 r  main_fsm/M_registers_q_reg[255]_i_145/CO[3]
                         net (fo=1, routed)           0.000    24.435    main_fsm/M_registers_q_reg[255]_i_145_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.592 r  main_fsm/M_registers_q_reg[255]_i_110/CO[1]
                         net (fo=28, routed)          0.860    25.452    main_fsm/M_multiply_a[8]
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.329    25.781 r  main_fsm/M_registers_q[244]_i_47/O
                         net (fo=1, routed)           0.000    25.781    main_fsm/M_registers_q[244]_i_47_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    26.161 r  main_fsm/M_registers_q_reg[244]_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.161    main_fsm/M_registers_q_reg[244]_i_41_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.278 r  main_fsm/M_registers_q_reg[255]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.278    main_fsm/M_registers_q_reg[255]_i_191_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.395 r  main_fsm/M_registers_q_reg[255]_i_163/CO[3]
                         net (fo=1, routed)           0.000    26.395    main_fsm/M_registers_q_reg[255]_i_163_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.512 r  main_fsm/M_registers_q_reg[255]_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.512    main_fsm/M_registers_q_reg[255]_i_137_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.669 r  main_fsm/M_registers_q_reg[255]_i_106/CO[1]
                         net (fo=33, routed)          0.738    27.407    main_fsm/M_multiply_a[7]
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.332    27.739 r  main_fsm/a0__972_carry_i_110/O
                         net (fo=1, routed)           0.000    27.739    main_fsm/a0__972_carry_i_110_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.289 r  main_fsm/a0__972_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    28.289    main_fsm/a0__972_carry_i_100_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  main_fsm/M_registers_q_reg[244]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.403    main_fsm/M_registers_q_reg[244]_i_36_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.517 r  main_fsm/M_registers_q_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    28.517    main_fsm/M_registers_q_reg[255]_i_162_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.631 r  main_fsm/M_registers_q_reg[255]_i_136/CO[3]
                         net (fo=1, routed)           0.000    28.631    main_fsm/M_registers_q_reg[255]_i_136_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.788 r  main_fsm/M_registers_q_reg[255]_i_98/CO[1]
                         net (fo=31, routed)          0.996    29.784    main_fsm/M_multiply_a[6]
    SLICE_X8Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.584 r  main_fsm/a0__972_carry_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.584    main_fsm/a0__972_carry_i_92_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.701 r  main_fsm/a0__972_carry_i_87/CO[3]
                         net (fo=1, routed)           0.000    30.701    main_fsm/a0__972_carry_i_87_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.818 r  main_fsm/M_registers_q_reg[244]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.818    main_fsm/M_registers_q_reg[244]_i_31_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.935 r  main_fsm/M_registers_q_reg[255]_i_140/CO[3]
                         net (fo=1, routed)           0.000    30.935    main_fsm/M_registers_q_reg[255]_i_140_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.092 r  main_fsm/M_registers_q_reg[255]_i_99/CO[1]
                         net (fo=37, routed)          0.752    31.844    main_fsm/M_multiply_a[5]
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.332    32.176 r  main_fsm/a0__972_carry_i_99/O
                         net (fo=1, routed)           0.000    32.176    main_fsm/a0__972_carry_i_99_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.726 r  main_fsm/a0__972_carry_i_78/CO[3]
                         net (fo=1, routed)           0.000    32.726    main_fsm/a0__972_carry_i_78_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.840 r  main_fsm/a0__972_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    32.840    main_fsm/a0__972_carry_i_73_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.954 r  main_fsm/a0__972_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    32.954    main_fsm/a0__972_carry_i_68_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.068 r  main_fsm/M_registers_q_reg[244]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.068    main_fsm/M_registers_q_reg[244]_i_28_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.225 r  main_fsm/M_registers_q_reg[255]_i_101/CO[1]
                         net (fo=36, routed)          1.103    34.328    main_fsm/M_multiply_a[4]
    SLICE_X1Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.113 r  main_fsm/a0__972_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.113    main_fsm/a0__972_carry_i_53_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.227 r  main_fsm/a0__972_carry_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.227    main_fsm/a0__972_carry_i_48_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.341 r  main_fsm/a0__972_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.341    main_fsm/a0__972_carry_i_43_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.455 r  main_fsm/a0__972_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.455    main_fsm/a0__972_carry_i_40_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.612 r  main_fsm/M_registers_q_reg[244]_i_26/CO[1]
                         net (fo=43, routed)          0.867    36.479    main_fsm/M_multiply_a[3]
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.329    36.808 r  main_fsm/a0__972_carry_i_46/O
                         net (fo=1, routed)           0.000    36.808    main_fsm/a0__972_carry_i_46_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.358 r  main_fsm/a0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.358    main_fsm/a0__972_carry_i_19_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.515 r  main_fsm/a0__972_carry_i_18/CO[1]
                         net (fo=37, routed)          0.677    38.192    main_fsm/M_multiply_a[2]
    SLICE_X1Y16          LUT3 (Prop_lut3_I1_O)        0.329    38.521 r  main_fsm/a0__972_carry_i_30/O
                         net (fo=1, routed)           0.000    38.521    main_fsm/a0__972_carry_i_30_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.071 r  main_fsm/a0__972_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.071    main_fsm/a0__972_carry_i_12_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.185 r  main_fsm/a0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.185    main_fsm/a0__972_carry__0_i_6_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.299 r  main_fsm/a0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.299    main_fsm/a0__972_carry__1_i_6_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.413 r  main_fsm/a0__972_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.413    main_fsm/a0__972_carry_i_9_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.570 r  main_fsm/a0__972_carry_i_8/CO[1]
                         net (fo=40, routed)          0.619    40.189    main_fsm/M_multiply_a[1]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.329    40.518 r  main_fsm/a0__972_carry_i_16/O
                         net (fo=1, routed)           0.000    40.518    main_fsm/a0__972_carry_i_16_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.051 r  main_fsm/a0__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.051    main_fsm/a0__972_carry_i_2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.168 r  main_fsm/a0__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.168    main_fsm/a0__972_carry__0_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.285 r  main_fsm/a0__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.285    main_fsm/a0__972_carry__1_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.402 r  main_fsm/a0__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.402    main_fsm/a0__972_carry__2_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.559 r  main_fsm/a0__972_carry_i_1/CO[1]
                         net (fo=55, routed)          0.730    42.289    main_fsm/M_multiply_a[0]
    SLICE_X3Y21          LUT3 (Prop_lut3_I1_O)        0.332    42.621 r  main_fsm/a0__972_carry_i_7/O
                         net (fo=1, routed)           0.000    42.621    alu/mod/a0__972_carry__0_1[0]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.153 r  alu/mod/a0__972_carry/CO[3]
                         net (fo=1, routed)           0.000    43.153    alu/mod/a0__972_carry_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.267 r  alu/mod/a0__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.267    alu/mod/a0__972_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.381 r  alu/mod/a0__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.381    alu/mod/a0__972_carry__1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.495 r  alu/mod/a0__972_carry__2/CO[3]
                         net (fo=1, routed)           0.009    43.504    alu/mod/a0__972_carry__2_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.775 r  alu/mod/a0__972_carry__3/CO[0]
                         net (fo=39, routed)          0.564    44.339    main_fsm/M_registers_q[254]_i_35_0[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.373    44.712 r  main_fsm/M_registers_q[245]_i_38/O
                         net (fo=4, routed)           0.478    45.190    main_fsm/alu/mod/multiply/adder_gen_0[0].adder/p_24_out
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.124    45.314 r  main_fsm/M_registers_q[248]_i_49/O
                         net (fo=4, routed)           0.640    45.955    main_fsm/alu/mod/multiply/adder_gen_0[0].adder/p_20_out
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124    46.079 r  main_fsm/M_registers_q[248]_i_33/O
                         net (fo=2, routed)           0.826    46.904    main_fsm/alu/mod/multiply/M_adder_a[134]
    SLICE_X5Y24          LUT5 (Prop_lut5_I1_O)        0.124    47.028 r  main_fsm/M_registers_q[249]_i_36/O
                         net (fo=2, routed)           0.701    47.729    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_16_out
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.124    47.853 r  main_fsm/M_registers_q[253]_i_56/O
                         net (fo=2, routed)           0.820    48.673    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_12_out
    SLICE_X2Y29          LUT5 (Prop_lut5_I2_O)        0.124    48.797 r  main_fsm/M_registers_q[253]_i_31/O
                         net (fo=2, routed)           0.608    49.405    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_8_out
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.124    49.529 r  main_fsm/M_registers_q[253]_i_11/O
                         net (fo=5, routed)           0.633    50.162    main_fsm/alu/mod/multiply/M_adder_a[205]
    SLICE_X0Y28          LUT3 (Prop_lut3_I1_O)        0.124    50.286 r  main_fsm/M_registers_q[254]_i_10/O
                         net (fo=3, routed)           0.604    50.890    main_fsm/alu/mod/multiply/M_adder_a[237]
    SLICE_X3Y29          LUT5 (Prop_lut5_I1_O)        0.124    51.014 r  main_fsm/M_registers_q[255]_i_25/O
                         net (fo=1, routed)           0.303    51.318    main_fsm/M_registers_q[255]_i_25_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.124    51.442 r  main_fsm/M_registers_q[255]_i_8/O
                         net (fo=1, routed)           0.594    52.036    main_fsm/M_registers_q[255]_i_8_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    52.160 r  main_fsm/M_registers_q[255]_i_2_comp/O
                         net (fo=16, routed)          0.615    52.774    regfile/D[15]
    SLICE_X2Y34          FDRE                                         r  regfile/M_registers_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.513    14.918    regfile/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  regfile/M_registers_q_reg[63]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)       -0.016    15.126    regfile/M_registers_q_reg[63]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -52.774    
  -------------------------------------------------------------------
                         slack                                -37.648    

Slack (VIOLATED) :        -37.570ns  (required time - arrival time)
  Source:                 main_fsm/FSM_onehot_M_state_q_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_registers_q_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        47.492ns  (logic 23.836ns (50.190%)  route 23.656ns (49.810%))
  Logic Levels:           106  (CARRY4=76 LUT3=13 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.567     5.151    main_fsm/clk_IBUF_BUFG
    SLICE_X11Y10         FDRE                                         r  main_fsm/FSM_onehot_M_state_q_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  main_fsm/FSM_onehot_M_state_q_reg[15]_replica/Q
                         net (fo=18, routed)          0.934     6.541    main_fsm/FSM_onehot_M_state_q_reg_n_0_[15]_repN
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.665 r  main_fsm/FSM_onehot_M_state_q[19]_i_3/O
                         net (fo=23, routed)          0.655     7.321    main_fsm/FSM_onehot_M_state_q[19]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  main_fsm/s0_i_52_comp/O
                         net (fo=26, routed)          0.772     8.217    main_fsm/s0_i_52_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.341 f  main_fsm/a0_carry__0_i_28/O
                         net (fo=11, routed)          0.797     9.138    regfile/M_registers_q[249]_i_14_0
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.124     9.262 f  regfile/a0_carry__0_i_22/O
                         net (fo=1, routed)           0.389     9.652    regfile/a0_carry__0_i_22_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I4_O)        0.124     9.776 r  regfile/a0_carry__0_i_9/O
                         net (fo=23, routed)          0.324    10.100    main_fsm/M_registers_q[252]_i_79_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124    10.224 r  main_fsm/a0_carry__0_i_1__2/O
                         net (fo=1, routed)           0.780    11.004    alu/mod/s0__1_i_52[3]
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.389 r  alu/mod/a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.389    alu/mod/a0_carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.503 r  alu/mod/a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.503    alu/mod/a0_carry__1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.617 r  alu/mod/a0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.617    main_fsm/CO[0]
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.888 r  main_fsm/s0__2_i_1/CO[0]
                         net (fo=20, routed)          0.833    12.721    main_fsm/M_multiply_a[14]
    SLICE_X4Y7           LUT3 (Prop_lut3_I1_O)        0.373    13.094 r  main_fsm/s0__1_i_63/O
                         net (fo=1, routed)           0.000    13.094    main_fsm/s0__1_i_63_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.644 r  main_fsm/s0__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    13.644    main_fsm/s0__1_i_46_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.758 r  main_fsm/s0__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.758    main_fsm/s0__1_i_31_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.872 r  main_fsm/s0__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.872    main_fsm/s0__1_i_16_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.986 r  main_fsm/s0__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.986    main_fsm/s0__1_i_7_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.143 r  main_fsm/s0__2_i_2/CO[1]
                         net (fo=21, routed)          0.978    15.121    main_fsm/M_multiply_a[13]
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.329    15.450 r  main_fsm/s0__1_i_60/O
                         net (fo=1, routed)           0.000    15.450    main_fsm/s0__1_i_60_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.000 r  main_fsm/s0__1_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.000    main_fsm/s0__1_i_41_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.114 r  main_fsm/s0__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.114    main_fsm/s0__1_i_26_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.228 r  main_fsm/s0__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.228    main_fsm/s0__1_i_11_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.342 r  main_fsm/s0__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.342    main_fsm/s0__1_i_4_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.499 r  main_fsm/s0__1_i_2/CO[1]
                         net (fo=24, routed)          0.556    17.056    main_fsm/M_multiply_a[12]
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.329    17.385 r  main_fsm/s0__1_i_57/O
                         net (fo=1, routed)           0.000    17.385    main_fsm/s0__1_i_57_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.935 r  main_fsm/s0__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.935    main_fsm/s0__1_i_40_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  main_fsm/s0__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.049    main_fsm/s0__1_i_25_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  main_fsm/s0__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.163    main_fsm/s0__1_i_10_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.277 r  main_fsm/s0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.277    main_fsm/s0__1_i_3_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.434 r  main_fsm/s0__1_i_1/CO[1]
                         net (fo=25, routed)          0.749    19.183    main_fsm/M_multiply_a[11]
    SLICE_X2Y12          LUT3 (Prop_lut3_I1_O)        0.329    19.512 r  main_fsm/M_registers_q[255]_i_242/O
                         net (fo=1, routed)           0.000    19.512    main_fsm/M_registers_q[255]_i_242_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.045 r  main_fsm/M_registers_q_reg[255]_i_225/CO[3]
                         net (fo=1, routed)           0.000    20.045    main_fsm/M_registers_q_reg[255]_i_225_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.162 r  main_fsm/M_registers_q_reg[255]_i_206/CO[3]
                         net (fo=1, routed)           0.000    20.162    main_fsm/M_registers_q_reg[255]_i_206_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.279 r  main_fsm/M_registers_q_reg[255]_i_182/CO[3]
                         net (fo=1, routed)           0.000    20.279    main_fsm/M_registers_q_reg[255]_i_182_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.396 r  main_fsm/M_registers_q_reg[255]_i_151/CO[3]
                         net (fo=1, routed)           0.000    20.396    main_fsm/M_registers_q_reg[255]_i_151_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.553 r  main_fsm/M_registers_q_reg[255]_i_112/CO[1]
                         net (fo=26, routed)          0.564    21.116    main_fsm/M_multiply_a[10]
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.332    21.448 r  main_fsm/M_registers_q[255]_i_239/O
                         net (fo=1, routed)           0.000    21.448    main_fsm/M_registers_q[255]_i_239_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.998 r  main_fsm/M_registers_q_reg[255]_i_220/CO[3]
                         net (fo=1, routed)           0.000    21.998    main_fsm/M_registers_q_reg[255]_i_220_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.112 r  main_fsm/M_registers_q_reg[255]_i_201/CO[3]
                         net (fo=1, routed)           0.000    22.112    main_fsm/M_registers_q_reg[255]_i_201_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.226 r  main_fsm/M_registers_q_reg[255]_i_177/CO[3]
                         net (fo=1, routed)           0.000    22.226    main_fsm/M_registers_q_reg[255]_i_177_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.340 r  main_fsm/M_registers_q_reg[255]_i_148/CO[3]
                         net (fo=1, routed)           0.000    22.340    main_fsm/M_registers_q_reg[255]_i_148_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.497 r  main_fsm/M_registers_q_reg[255]_i_113/CO[1]
                         net (fo=28, routed)          0.717    23.214    main_fsm/M_multiply_a[9]
    SLICE_X5Y12          LUT3 (Prop_lut3_I1_O)        0.329    23.543 r  main_fsm/M_registers_q[255]_i_236/O
                         net (fo=1, routed)           0.000    23.543    main_fsm/M_registers_q[255]_i_236_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.093 r  main_fsm/M_registers_q_reg[255]_i_215/CO[3]
                         net (fo=1, routed)           0.000    24.093    main_fsm/M_registers_q_reg[255]_i_215_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.207 r  main_fsm/M_registers_q_reg[255]_i_196/CO[3]
                         net (fo=1, routed)           0.000    24.207    main_fsm/M_registers_q_reg[255]_i_196_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.321 r  main_fsm/M_registers_q_reg[255]_i_168/CO[3]
                         net (fo=1, routed)           0.000    24.321    main_fsm/M_registers_q_reg[255]_i_168_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.435 r  main_fsm/M_registers_q_reg[255]_i_145/CO[3]
                         net (fo=1, routed)           0.000    24.435    main_fsm/M_registers_q_reg[255]_i_145_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.592 r  main_fsm/M_registers_q_reg[255]_i_110/CO[1]
                         net (fo=28, routed)          0.860    25.452    main_fsm/M_multiply_a[8]
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.329    25.781 r  main_fsm/M_registers_q[244]_i_47/O
                         net (fo=1, routed)           0.000    25.781    main_fsm/M_registers_q[244]_i_47_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    26.161 r  main_fsm/M_registers_q_reg[244]_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.161    main_fsm/M_registers_q_reg[244]_i_41_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.278 r  main_fsm/M_registers_q_reg[255]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.278    main_fsm/M_registers_q_reg[255]_i_191_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.395 r  main_fsm/M_registers_q_reg[255]_i_163/CO[3]
                         net (fo=1, routed)           0.000    26.395    main_fsm/M_registers_q_reg[255]_i_163_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.512 r  main_fsm/M_registers_q_reg[255]_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.512    main_fsm/M_registers_q_reg[255]_i_137_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.669 r  main_fsm/M_registers_q_reg[255]_i_106/CO[1]
                         net (fo=33, routed)          0.738    27.407    main_fsm/M_multiply_a[7]
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.332    27.739 r  main_fsm/a0__972_carry_i_110/O
                         net (fo=1, routed)           0.000    27.739    main_fsm/a0__972_carry_i_110_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.289 r  main_fsm/a0__972_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    28.289    main_fsm/a0__972_carry_i_100_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  main_fsm/M_registers_q_reg[244]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.403    main_fsm/M_registers_q_reg[244]_i_36_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.517 r  main_fsm/M_registers_q_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    28.517    main_fsm/M_registers_q_reg[255]_i_162_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.631 r  main_fsm/M_registers_q_reg[255]_i_136/CO[3]
                         net (fo=1, routed)           0.000    28.631    main_fsm/M_registers_q_reg[255]_i_136_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.788 r  main_fsm/M_registers_q_reg[255]_i_98/CO[1]
                         net (fo=31, routed)          0.996    29.784    main_fsm/M_multiply_a[6]
    SLICE_X8Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.584 r  main_fsm/a0__972_carry_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.584    main_fsm/a0__972_carry_i_92_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.701 r  main_fsm/a0__972_carry_i_87/CO[3]
                         net (fo=1, routed)           0.000    30.701    main_fsm/a0__972_carry_i_87_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.818 r  main_fsm/M_registers_q_reg[244]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.818    main_fsm/M_registers_q_reg[244]_i_31_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.935 r  main_fsm/M_registers_q_reg[255]_i_140/CO[3]
                         net (fo=1, routed)           0.000    30.935    main_fsm/M_registers_q_reg[255]_i_140_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.092 r  main_fsm/M_registers_q_reg[255]_i_99/CO[1]
                         net (fo=37, routed)          0.752    31.844    main_fsm/M_multiply_a[5]
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.332    32.176 r  main_fsm/a0__972_carry_i_99/O
                         net (fo=1, routed)           0.000    32.176    main_fsm/a0__972_carry_i_99_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.726 r  main_fsm/a0__972_carry_i_78/CO[3]
                         net (fo=1, routed)           0.000    32.726    main_fsm/a0__972_carry_i_78_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.840 r  main_fsm/a0__972_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    32.840    main_fsm/a0__972_carry_i_73_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.954 r  main_fsm/a0__972_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    32.954    main_fsm/a0__972_carry_i_68_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.068 r  main_fsm/M_registers_q_reg[244]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.068    main_fsm/M_registers_q_reg[244]_i_28_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.225 r  main_fsm/M_registers_q_reg[255]_i_101/CO[1]
                         net (fo=36, routed)          1.103    34.328    main_fsm/M_multiply_a[4]
    SLICE_X1Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.113 r  main_fsm/a0__972_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.113    main_fsm/a0__972_carry_i_53_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.227 r  main_fsm/a0__972_carry_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.227    main_fsm/a0__972_carry_i_48_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.341 r  main_fsm/a0__972_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.341    main_fsm/a0__972_carry_i_43_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.455 r  main_fsm/a0__972_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.455    main_fsm/a0__972_carry_i_40_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.612 r  main_fsm/M_registers_q_reg[244]_i_26/CO[1]
                         net (fo=43, routed)          0.867    36.479    main_fsm/M_multiply_a[3]
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.329    36.808 r  main_fsm/a0__972_carry_i_46/O
                         net (fo=1, routed)           0.000    36.808    main_fsm/a0__972_carry_i_46_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.358 r  main_fsm/a0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.358    main_fsm/a0__972_carry_i_19_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.515 r  main_fsm/a0__972_carry_i_18/CO[1]
                         net (fo=37, routed)          0.677    38.192    main_fsm/M_multiply_a[2]
    SLICE_X1Y16          LUT3 (Prop_lut3_I1_O)        0.329    38.521 r  main_fsm/a0__972_carry_i_30/O
                         net (fo=1, routed)           0.000    38.521    main_fsm/a0__972_carry_i_30_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.071 r  main_fsm/a0__972_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.071    main_fsm/a0__972_carry_i_12_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.185 r  main_fsm/a0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.185    main_fsm/a0__972_carry__0_i_6_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.299 r  main_fsm/a0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.299    main_fsm/a0__972_carry__1_i_6_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.413 r  main_fsm/a0__972_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.413    main_fsm/a0__972_carry_i_9_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.570 r  main_fsm/a0__972_carry_i_8/CO[1]
                         net (fo=40, routed)          0.619    40.189    main_fsm/M_multiply_a[1]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.329    40.518 r  main_fsm/a0__972_carry_i_16/O
                         net (fo=1, routed)           0.000    40.518    main_fsm/a0__972_carry_i_16_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.051 r  main_fsm/a0__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.051    main_fsm/a0__972_carry_i_2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.168 r  main_fsm/a0__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.168    main_fsm/a0__972_carry__0_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.285 r  main_fsm/a0__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.285    main_fsm/a0__972_carry__1_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.402 r  main_fsm/a0__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.402    main_fsm/a0__972_carry__2_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.559 r  main_fsm/a0__972_carry_i_1/CO[1]
                         net (fo=55, routed)          0.730    42.289    main_fsm/M_multiply_a[0]
    SLICE_X3Y21          LUT3 (Prop_lut3_I1_O)        0.332    42.621 r  main_fsm/a0__972_carry_i_7/O
                         net (fo=1, routed)           0.000    42.621    alu/mod/a0__972_carry__0_1[0]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.153 r  alu/mod/a0__972_carry/CO[3]
                         net (fo=1, routed)           0.000    43.153    alu/mod/a0__972_carry_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.267 r  alu/mod/a0__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.267    alu/mod/a0__972_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.381 r  alu/mod/a0__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.381    alu/mod/a0__972_carry__1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.495 r  alu/mod/a0__972_carry__2/CO[3]
                         net (fo=1, routed)           0.009    43.504    alu/mod/a0__972_carry__2_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.775 r  alu/mod/a0__972_carry__3/CO[0]
                         net (fo=39, routed)          0.564    44.339    main_fsm/M_registers_q[254]_i_35_0[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.373    44.712 r  main_fsm/M_registers_q[245]_i_38/O
                         net (fo=4, routed)           0.478    45.190    main_fsm/alu/mod/multiply/adder_gen_0[0].adder/p_24_out
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.124    45.314 r  main_fsm/M_registers_q[248]_i_49/O
                         net (fo=4, routed)           0.640    45.955    main_fsm/alu/mod/multiply/adder_gen_0[0].adder/p_20_out
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124    46.079 r  main_fsm/M_registers_q[248]_i_33/O
                         net (fo=2, routed)           0.826    46.904    main_fsm/alu/mod/multiply/M_adder_a[134]
    SLICE_X5Y24          LUT5 (Prop_lut5_I1_O)        0.124    47.028 r  main_fsm/M_registers_q[249]_i_36/O
                         net (fo=2, routed)           0.701    47.729    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_16_out
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.124    47.853 r  main_fsm/M_registers_q[253]_i_56/O
                         net (fo=2, routed)           0.820    48.673    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_12_out
    SLICE_X2Y29          LUT5 (Prop_lut5_I2_O)        0.124    48.797 r  main_fsm/M_registers_q[253]_i_31/O
                         net (fo=2, routed)           0.608    49.405    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_8_out
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.124    49.529 r  main_fsm/M_registers_q[253]_i_11/O
                         net (fo=5, routed)           0.633    50.162    main_fsm/alu/mod/multiply/M_adder_a[205]
    SLICE_X0Y28          LUT3 (Prop_lut3_I1_O)        0.124    50.286 r  main_fsm/M_registers_q[254]_i_10/O
                         net (fo=3, routed)           0.604    50.890    main_fsm/alu/mod/multiply/M_adder_a[237]
    SLICE_X3Y29          LUT5 (Prop_lut5_I1_O)        0.124    51.014 r  main_fsm/M_registers_q[255]_i_25/O
                         net (fo=1, routed)           0.303    51.318    main_fsm/M_registers_q[255]_i_25_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.124    51.442 r  main_fsm/M_registers_q[255]_i_8/O
                         net (fo=1, routed)           0.594    52.036    main_fsm/M_registers_q[255]_i_8_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    52.160 r  main_fsm/M_registers_q[255]_i_2_comp/O
                         net (fo=16, routed)          0.483    52.643    regfile/D[15]
    SLICE_X4Y29          FDRE                                         r  regfile/M_registers_q_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.506    14.911    regfile/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  regfile/M_registers_q_reg[143]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)       -0.062    15.073    regfile/M_registers_q_reg[143]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -52.643    
  -------------------------------------------------------------------
                         slack                                -37.570    

Slack (VIOLATED) :        -37.559ns  (required time - arrival time)
  Source:                 main_fsm/FSM_onehot_M_state_q_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_registers_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        47.485ns  (logic 23.836ns (50.197%)  route 23.649ns (49.803%))
  Logic Levels:           106  (CARRY4=76 LUT3=13 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.567     5.151    main_fsm/clk_IBUF_BUFG
    SLICE_X11Y10         FDRE                                         r  main_fsm/FSM_onehot_M_state_q_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  main_fsm/FSM_onehot_M_state_q_reg[15]_replica/Q
                         net (fo=18, routed)          0.934     6.541    main_fsm/FSM_onehot_M_state_q_reg_n_0_[15]_repN
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.665 r  main_fsm/FSM_onehot_M_state_q[19]_i_3/O
                         net (fo=23, routed)          0.655     7.321    main_fsm/FSM_onehot_M_state_q[19]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  main_fsm/s0_i_52_comp/O
                         net (fo=26, routed)          0.772     8.217    main_fsm/s0_i_52_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.341 f  main_fsm/a0_carry__0_i_28/O
                         net (fo=11, routed)          0.797     9.138    regfile/M_registers_q[249]_i_14_0
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.124     9.262 f  regfile/a0_carry__0_i_22/O
                         net (fo=1, routed)           0.389     9.652    regfile/a0_carry__0_i_22_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I4_O)        0.124     9.776 r  regfile/a0_carry__0_i_9/O
                         net (fo=23, routed)          0.324    10.100    main_fsm/M_registers_q[252]_i_79_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124    10.224 r  main_fsm/a0_carry__0_i_1__2/O
                         net (fo=1, routed)           0.780    11.004    alu/mod/s0__1_i_52[3]
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.389 r  alu/mod/a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.389    alu/mod/a0_carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.503 r  alu/mod/a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.503    alu/mod/a0_carry__1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.617 r  alu/mod/a0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.617    main_fsm/CO[0]
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.888 r  main_fsm/s0__2_i_1/CO[0]
                         net (fo=20, routed)          0.833    12.721    main_fsm/M_multiply_a[14]
    SLICE_X4Y7           LUT3 (Prop_lut3_I1_O)        0.373    13.094 r  main_fsm/s0__1_i_63/O
                         net (fo=1, routed)           0.000    13.094    main_fsm/s0__1_i_63_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.644 r  main_fsm/s0__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    13.644    main_fsm/s0__1_i_46_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.758 r  main_fsm/s0__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.758    main_fsm/s0__1_i_31_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.872 r  main_fsm/s0__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.872    main_fsm/s0__1_i_16_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.986 r  main_fsm/s0__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.986    main_fsm/s0__1_i_7_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.143 r  main_fsm/s0__2_i_2/CO[1]
                         net (fo=21, routed)          0.978    15.121    main_fsm/M_multiply_a[13]
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.329    15.450 r  main_fsm/s0__1_i_60/O
                         net (fo=1, routed)           0.000    15.450    main_fsm/s0__1_i_60_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.000 r  main_fsm/s0__1_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.000    main_fsm/s0__1_i_41_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.114 r  main_fsm/s0__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.114    main_fsm/s0__1_i_26_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.228 r  main_fsm/s0__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.228    main_fsm/s0__1_i_11_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.342 r  main_fsm/s0__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.342    main_fsm/s0__1_i_4_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.499 r  main_fsm/s0__1_i_2/CO[1]
                         net (fo=24, routed)          0.556    17.056    main_fsm/M_multiply_a[12]
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.329    17.385 r  main_fsm/s0__1_i_57/O
                         net (fo=1, routed)           0.000    17.385    main_fsm/s0__1_i_57_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.935 r  main_fsm/s0__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.935    main_fsm/s0__1_i_40_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  main_fsm/s0__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.049    main_fsm/s0__1_i_25_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  main_fsm/s0__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.163    main_fsm/s0__1_i_10_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.277 r  main_fsm/s0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.277    main_fsm/s0__1_i_3_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.434 r  main_fsm/s0__1_i_1/CO[1]
                         net (fo=25, routed)          0.749    19.183    main_fsm/M_multiply_a[11]
    SLICE_X2Y12          LUT3 (Prop_lut3_I1_O)        0.329    19.512 r  main_fsm/M_registers_q[255]_i_242/O
                         net (fo=1, routed)           0.000    19.512    main_fsm/M_registers_q[255]_i_242_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.045 r  main_fsm/M_registers_q_reg[255]_i_225/CO[3]
                         net (fo=1, routed)           0.000    20.045    main_fsm/M_registers_q_reg[255]_i_225_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.162 r  main_fsm/M_registers_q_reg[255]_i_206/CO[3]
                         net (fo=1, routed)           0.000    20.162    main_fsm/M_registers_q_reg[255]_i_206_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.279 r  main_fsm/M_registers_q_reg[255]_i_182/CO[3]
                         net (fo=1, routed)           0.000    20.279    main_fsm/M_registers_q_reg[255]_i_182_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.396 r  main_fsm/M_registers_q_reg[255]_i_151/CO[3]
                         net (fo=1, routed)           0.000    20.396    main_fsm/M_registers_q_reg[255]_i_151_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.553 r  main_fsm/M_registers_q_reg[255]_i_112/CO[1]
                         net (fo=26, routed)          0.564    21.116    main_fsm/M_multiply_a[10]
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.332    21.448 r  main_fsm/M_registers_q[255]_i_239/O
                         net (fo=1, routed)           0.000    21.448    main_fsm/M_registers_q[255]_i_239_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.998 r  main_fsm/M_registers_q_reg[255]_i_220/CO[3]
                         net (fo=1, routed)           0.000    21.998    main_fsm/M_registers_q_reg[255]_i_220_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.112 r  main_fsm/M_registers_q_reg[255]_i_201/CO[3]
                         net (fo=1, routed)           0.000    22.112    main_fsm/M_registers_q_reg[255]_i_201_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.226 r  main_fsm/M_registers_q_reg[255]_i_177/CO[3]
                         net (fo=1, routed)           0.000    22.226    main_fsm/M_registers_q_reg[255]_i_177_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.340 r  main_fsm/M_registers_q_reg[255]_i_148/CO[3]
                         net (fo=1, routed)           0.000    22.340    main_fsm/M_registers_q_reg[255]_i_148_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.497 r  main_fsm/M_registers_q_reg[255]_i_113/CO[1]
                         net (fo=28, routed)          0.717    23.214    main_fsm/M_multiply_a[9]
    SLICE_X5Y12          LUT3 (Prop_lut3_I1_O)        0.329    23.543 r  main_fsm/M_registers_q[255]_i_236/O
                         net (fo=1, routed)           0.000    23.543    main_fsm/M_registers_q[255]_i_236_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.093 r  main_fsm/M_registers_q_reg[255]_i_215/CO[3]
                         net (fo=1, routed)           0.000    24.093    main_fsm/M_registers_q_reg[255]_i_215_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.207 r  main_fsm/M_registers_q_reg[255]_i_196/CO[3]
                         net (fo=1, routed)           0.000    24.207    main_fsm/M_registers_q_reg[255]_i_196_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.321 r  main_fsm/M_registers_q_reg[255]_i_168/CO[3]
                         net (fo=1, routed)           0.000    24.321    main_fsm/M_registers_q_reg[255]_i_168_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.435 r  main_fsm/M_registers_q_reg[255]_i_145/CO[3]
                         net (fo=1, routed)           0.000    24.435    main_fsm/M_registers_q_reg[255]_i_145_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.592 r  main_fsm/M_registers_q_reg[255]_i_110/CO[1]
                         net (fo=28, routed)          0.860    25.452    main_fsm/M_multiply_a[8]
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.329    25.781 r  main_fsm/M_registers_q[244]_i_47/O
                         net (fo=1, routed)           0.000    25.781    main_fsm/M_registers_q[244]_i_47_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    26.161 r  main_fsm/M_registers_q_reg[244]_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.161    main_fsm/M_registers_q_reg[244]_i_41_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.278 r  main_fsm/M_registers_q_reg[255]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.278    main_fsm/M_registers_q_reg[255]_i_191_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.395 r  main_fsm/M_registers_q_reg[255]_i_163/CO[3]
                         net (fo=1, routed)           0.000    26.395    main_fsm/M_registers_q_reg[255]_i_163_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.512 r  main_fsm/M_registers_q_reg[255]_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.512    main_fsm/M_registers_q_reg[255]_i_137_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.669 r  main_fsm/M_registers_q_reg[255]_i_106/CO[1]
                         net (fo=33, routed)          0.738    27.407    main_fsm/M_multiply_a[7]
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.332    27.739 r  main_fsm/a0__972_carry_i_110/O
                         net (fo=1, routed)           0.000    27.739    main_fsm/a0__972_carry_i_110_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.289 r  main_fsm/a0__972_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    28.289    main_fsm/a0__972_carry_i_100_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  main_fsm/M_registers_q_reg[244]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.403    main_fsm/M_registers_q_reg[244]_i_36_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.517 r  main_fsm/M_registers_q_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    28.517    main_fsm/M_registers_q_reg[255]_i_162_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.631 r  main_fsm/M_registers_q_reg[255]_i_136/CO[3]
                         net (fo=1, routed)           0.000    28.631    main_fsm/M_registers_q_reg[255]_i_136_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.788 r  main_fsm/M_registers_q_reg[255]_i_98/CO[1]
                         net (fo=31, routed)          0.996    29.784    main_fsm/M_multiply_a[6]
    SLICE_X8Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.584 r  main_fsm/a0__972_carry_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.584    main_fsm/a0__972_carry_i_92_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.701 r  main_fsm/a0__972_carry_i_87/CO[3]
                         net (fo=1, routed)           0.000    30.701    main_fsm/a0__972_carry_i_87_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.818 r  main_fsm/M_registers_q_reg[244]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.818    main_fsm/M_registers_q_reg[244]_i_31_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.935 r  main_fsm/M_registers_q_reg[255]_i_140/CO[3]
                         net (fo=1, routed)           0.000    30.935    main_fsm/M_registers_q_reg[255]_i_140_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.092 r  main_fsm/M_registers_q_reg[255]_i_99/CO[1]
                         net (fo=37, routed)          0.752    31.844    main_fsm/M_multiply_a[5]
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.332    32.176 r  main_fsm/a0__972_carry_i_99/O
                         net (fo=1, routed)           0.000    32.176    main_fsm/a0__972_carry_i_99_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.726 r  main_fsm/a0__972_carry_i_78/CO[3]
                         net (fo=1, routed)           0.000    32.726    main_fsm/a0__972_carry_i_78_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.840 r  main_fsm/a0__972_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    32.840    main_fsm/a0__972_carry_i_73_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.954 r  main_fsm/a0__972_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    32.954    main_fsm/a0__972_carry_i_68_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.068 r  main_fsm/M_registers_q_reg[244]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.068    main_fsm/M_registers_q_reg[244]_i_28_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.225 r  main_fsm/M_registers_q_reg[255]_i_101/CO[1]
                         net (fo=36, routed)          1.103    34.328    main_fsm/M_multiply_a[4]
    SLICE_X1Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.113 r  main_fsm/a0__972_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.113    main_fsm/a0__972_carry_i_53_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.227 r  main_fsm/a0__972_carry_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.227    main_fsm/a0__972_carry_i_48_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.341 r  main_fsm/a0__972_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.341    main_fsm/a0__972_carry_i_43_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.455 r  main_fsm/a0__972_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.455    main_fsm/a0__972_carry_i_40_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.612 r  main_fsm/M_registers_q_reg[244]_i_26/CO[1]
                         net (fo=43, routed)          0.867    36.479    main_fsm/M_multiply_a[3]
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.329    36.808 r  main_fsm/a0__972_carry_i_46/O
                         net (fo=1, routed)           0.000    36.808    main_fsm/a0__972_carry_i_46_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.358 r  main_fsm/a0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.358    main_fsm/a0__972_carry_i_19_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.515 r  main_fsm/a0__972_carry_i_18/CO[1]
                         net (fo=37, routed)          0.677    38.192    main_fsm/M_multiply_a[2]
    SLICE_X1Y16          LUT3 (Prop_lut3_I1_O)        0.329    38.521 r  main_fsm/a0__972_carry_i_30/O
                         net (fo=1, routed)           0.000    38.521    main_fsm/a0__972_carry_i_30_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.071 r  main_fsm/a0__972_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.071    main_fsm/a0__972_carry_i_12_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.185 r  main_fsm/a0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.185    main_fsm/a0__972_carry__0_i_6_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.299 r  main_fsm/a0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.299    main_fsm/a0__972_carry__1_i_6_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.413 r  main_fsm/a0__972_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.413    main_fsm/a0__972_carry_i_9_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.570 r  main_fsm/a0__972_carry_i_8/CO[1]
                         net (fo=40, routed)          0.619    40.189    main_fsm/M_multiply_a[1]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.329    40.518 r  main_fsm/a0__972_carry_i_16/O
                         net (fo=1, routed)           0.000    40.518    main_fsm/a0__972_carry_i_16_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.051 r  main_fsm/a0__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.051    main_fsm/a0__972_carry_i_2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.168 r  main_fsm/a0__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.168    main_fsm/a0__972_carry__0_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.285 r  main_fsm/a0__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.285    main_fsm/a0__972_carry__1_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.402 r  main_fsm/a0__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.402    main_fsm/a0__972_carry__2_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.559 r  main_fsm/a0__972_carry_i_1/CO[1]
                         net (fo=55, routed)          0.730    42.289    main_fsm/M_multiply_a[0]
    SLICE_X3Y21          LUT3 (Prop_lut3_I1_O)        0.332    42.621 r  main_fsm/a0__972_carry_i_7/O
                         net (fo=1, routed)           0.000    42.621    alu/mod/a0__972_carry__0_1[0]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.153 r  alu/mod/a0__972_carry/CO[3]
                         net (fo=1, routed)           0.000    43.153    alu/mod/a0__972_carry_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.267 r  alu/mod/a0__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.267    alu/mod/a0__972_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.381 r  alu/mod/a0__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.381    alu/mod/a0__972_carry__1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.495 r  alu/mod/a0__972_carry__2/CO[3]
                         net (fo=1, routed)           0.009    43.504    alu/mod/a0__972_carry__2_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.775 r  alu/mod/a0__972_carry__3/CO[0]
                         net (fo=39, routed)          0.564    44.339    main_fsm/M_registers_q[254]_i_35_0[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.373    44.712 r  main_fsm/M_registers_q[245]_i_38/O
                         net (fo=4, routed)           0.478    45.190    main_fsm/alu/mod/multiply/adder_gen_0[0].adder/p_24_out
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.124    45.314 r  main_fsm/M_registers_q[248]_i_49/O
                         net (fo=4, routed)           0.640    45.955    main_fsm/alu/mod/multiply/adder_gen_0[0].adder/p_20_out
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124    46.079 r  main_fsm/M_registers_q[248]_i_33/O
                         net (fo=2, routed)           0.826    46.904    main_fsm/alu/mod/multiply/M_adder_a[134]
    SLICE_X5Y24          LUT5 (Prop_lut5_I1_O)        0.124    47.028 r  main_fsm/M_registers_q[249]_i_36/O
                         net (fo=2, routed)           0.701    47.729    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_16_out
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.124    47.853 r  main_fsm/M_registers_q[253]_i_56/O
                         net (fo=2, routed)           0.820    48.673    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_12_out
    SLICE_X2Y29          LUT5 (Prop_lut5_I2_O)        0.124    48.797 r  main_fsm/M_registers_q[253]_i_31/O
                         net (fo=2, routed)           0.608    49.405    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_8_out
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.124    49.529 r  main_fsm/M_registers_q[253]_i_11/O
                         net (fo=5, routed)           0.633    50.162    main_fsm/alu/mod/multiply/M_adder_a[205]
    SLICE_X0Y28          LUT3 (Prop_lut3_I1_O)        0.124    50.286 r  main_fsm/M_registers_q[254]_i_10/O
                         net (fo=3, routed)           0.604    50.890    main_fsm/alu/mod/multiply/M_adder_a[237]
    SLICE_X3Y29          LUT5 (Prop_lut5_I1_O)        0.124    51.014 r  main_fsm/M_registers_q[255]_i_25/O
                         net (fo=1, routed)           0.303    51.318    main_fsm/M_registers_q[255]_i_25_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.124    51.442 r  main_fsm/M_registers_q[255]_i_8/O
                         net (fo=1, routed)           0.594    52.036    main_fsm/M_registers_q[255]_i_8_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    52.160 r  main_fsm/M_registers_q[255]_i_2_comp/O
                         net (fo=16, routed)          0.477    52.636    regfile/D[15]
    SLICE_X5Y29          FDRE                                         r  regfile/M_registers_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.506    14.911    regfile/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  regfile/M_registers_q_reg[15]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)       -0.058    15.077    regfile/M_registers_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -52.636    
  -------------------------------------------------------------------
                         slack                                -37.559    

Slack (VIOLATED) :        -37.557ns  (required time - arrival time)
  Source:                 main_fsm/FSM_onehot_M_state_q_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_registers_q_reg[223]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        47.495ns  (logic 23.836ns (50.187%)  route 23.659ns (49.813%))
  Logic Levels:           106  (CARRY4=76 LUT3=13 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.567     5.151    main_fsm/clk_IBUF_BUFG
    SLICE_X11Y10         FDRE                                         r  main_fsm/FSM_onehot_M_state_q_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  main_fsm/FSM_onehot_M_state_q_reg[15]_replica/Q
                         net (fo=18, routed)          0.934     6.541    main_fsm/FSM_onehot_M_state_q_reg_n_0_[15]_repN
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.665 r  main_fsm/FSM_onehot_M_state_q[19]_i_3/O
                         net (fo=23, routed)          0.655     7.321    main_fsm/FSM_onehot_M_state_q[19]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  main_fsm/s0_i_52_comp/O
                         net (fo=26, routed)          0.772     8.217    main_fsm/s0_i_52_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.341 f  main_fsm/a0_carry__0_i_28/O
                         net (fo=11, routed)          0.797     9.138    regfile/M_registers_q[249]_i_14_0
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.124     9.262 f  regfile/a0_carry__0_i_22/O
                         net (fo=1, routed)           0.389     9.652    regfile/a0_carry__0_i_22_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I4_O)        0.124     9.776 r  regfile/a0_carry__0_i_9/O
                         net (fo=23, routed)          0.324    10.100    main_fsm/M_registers_q[252]_i_79_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124    10.224 r  main_fsm/a0_carry__0_i_1__2/O
                         net (fo=1, routed)           0.780    11.004    alu/mod/s0__1_i_52[3]
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.389 r  alu/mod/a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.389    alu/mod/a0_carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.503 r  alu/mod/a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.503    alu/mod/a0_carry__1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.617 r  alu/mod/a0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.617    main_fsm/CO[0]
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.888 r  main_fsm/s0__2_i_1/CO[0]
                         net (fo=20, routed)          0.833    12.721    main_fsm/M_multiply_a[14]
    SLICE_X4Y7           LUT3 (Prop_lut3_I1_O)        0.373    13.094 r  main_fsm/s0__1_i_63/O
                         net (fo=1, routed)           0.000    13.094    main_fsm/s0__1_i_63_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.644 r  main_fsm/s0__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    13.644    main_fsm/s0__1_i_46_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.758 r  main_fsm/s0__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.758    main_fsm/s0__1_i_31_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.872 r  main_fsm/s0__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.872    main_fsm/s0__1_i_16_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.986 r  main_fsm/s0__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.986    main_fsm/s0__1_i_7_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.143 r  main_fsm/s0__2_i_2/CO[1]
                         net (fo=21, routed)          0.978    15.121    main_fsm/M_multiply_a[13]
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.329    15.450 r  main_fsm/s0__1_i_60/O
                         net (fo=1, routed)           0.000    15.450    main_fsm/s0__1_i_60_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.000 r  main_fsm/s0__1_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.000    main_fsm/s0__1_i_41_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.114 r  main_fsm/s0__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.114    main_fsm/s0__1_i_26_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.228 r  main_fsm/s0__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.228    main_fsm/s0__1_i_11_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.342 r  main_fsm/s0__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.342    main_fsm/s0__1_i_4_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.499 r  main_fsm/s0__1_i_2/CO[1]
                         net (fo=24, routed)          0.556    17.056    main_fsm/M_multiply_a[12]
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.329    17.385 r  main_fsm/s0__1_i_57/O
                         net (fo=1, routed)           0.000    17.385    main_fsm/s0__1_i_57_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.935 r  main_fsm/s0__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.935    main_fsm/s0__1_i_40_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  main_fsm/s0__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.049    main_fsm/s0__1_i_25_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  main_fsm/s0__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.163    main_fsm/s0__1_i_10_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.277 r  main_fsm/s0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.277    main_fsm/s0__1_i_3_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.434 r  main_fsm/s0__1_i_1/CO[1]
                         net (fo=25, routed)          0.749    19.183    main_fsm/M_multiply_a[11]
    SLICE_X2Y12          LUT3 (Prop_lut3_I1_O)        0.329    19.512 r  main_fsm/M_registers_q[255]_i_242/O
                         net (fo=1, routed)           0.000    19.512    main_fsm/M_registers_q[255]_i_242_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.045 r  main_fsm/M_registers_q_reg[255]_i_225/CO[3]
                         net (fo=1, routed)           0.000    20.045    main_fsm/M_registers_q_reg[255]_i_225_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.162 r  main_fsm/M_registers_q_reg[255]_i_206/CO[3]
                         net (fo=1, routed)           0.000    20.162    main_fsm/M_registers_q_reg[255]_i_206_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.279 r  main_fsm/M_registers_q_reg[255]_i_182/CO[3]
                         net (fo=1, routed)           0.000    20.279    main_fsm/M_registers_q_reg[255]_i_182_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.396 r  main_fsm/M_registers_q_reg[255]_i_151/CO[3]
                         net (fo=1, routed)           0.000    20.396    main_fsm/M_registers_q_reg[255]_i_151_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.553 r  main_fsm/M_registers_q_reg[255]_i_112/CO[1]
                         net (fo=26, routed)          0.564    21.116    main_fsm/M_multiply_a[10]
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.332    21.448 r  main_fsm/M_registers_q[255]_i_239/O
                         net (fo=1, routed)           0.000    21.448    main_fsm/M_registers_q[255]_i_239_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.998 r  main_fsm/M_registers_q_reg[255]_i_220/CO[3]
                         net (fo=1, routed)           0.000    21.998    main_fsm/M_registers_q_reg[255]_i_220_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.112 r  main_fsm/M_registers_q_reg[255]_i_201/CO[3]
                         net (fo=1, routed)           0.000    22.112    main_fsm/M_registers_q_reg[255]_i_201_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.226 r  main_fsm/M_registers_q_reg[255]_i_177/CO[3]
                         net (fo=1, routed)           0.000    22.226    main_fsm/M_registers_q_reg[255]_i_177_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.340 r  main_fsm/M_registers_q_reg[255]_i_148/CO[3]
                         net (fo=1, routed)           0.000    22.340    main_fsm/M_registers_q_reg[255]_i_148_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.497 r  main_fsm/M_registers_q_reg[255]_i_113/CO[1]
                         net (fo=28, routed)          0.717    23.214    main_fsm/M_multiply_a[9]
    SLICE_X5Y12          LUT3 (Prop_lut3_I1_O)        0.329    23.543 r  main_fsm/M_registers_q[255]_i_236/O
                         net (fo=1, routed)           0.000    23.543    main_fsm/M_registers_q[255]_i_236_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.093 r  main_fsm/M_registers_q_reg[255]_i_215/CO[3]
                         net (fo=1, routed)           0.000    24.093    main_fsm/M_registers_q_reg[255]_i_215_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.207 r  main_fsm/M_registers_q_reg[255]_i_196/CO[3]
                         net (fo=1, routed)           0.000    24.207    main_fsm/M_registers_q_reg[255]_i_196_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.321 r  main_fsm/M_registers_q_reg[255]_i_168/CO[3]
                         net (fo=1, routed)           0.000    24.321    main_fsm/M_registers_q_reg[255]_i_168_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.435 r  main_fsm/M_registers_q_reg[255]_i_145/CO[3]
                         net (fo=1, routed)           0.000    24.435    main_fsm/M_registers_q_reg[255]_i_145_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.592 r  main_fsm/M_registers_q_reg[255]_i_110/CO[1]
                         net (fo=28, routed)          0.860    25.452    main_fsm/M_multiply_a[8]
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.329    25.781 r  main_fsm/M_registers_q[244]_i_47/O
                         net (fo=1, routed)           0.000    25.781    main_fsm/M_registers_q[244]_i_47_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    26.161 r  main_fsm/M_registers_q_reg[244]_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.161    main_fsm/M_registers_q_reg[244]_i_41_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.278 r  main_fsm/M_registers_q_reg[255]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.278    main_fsm/M_registers_q_reg[255]_i_191_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.395 r  main_fsm/M_registers_q_reg[255]_i_163/CO[3]
                         net (fo=1, routed)           0.000    26.395    main_fsm/M_registers_q_reg[255]_i_163_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.512 r  main_fsm/M_registers_q_reg[255]_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.512    main_fsm/M_registers_q_reg[255]_i_137_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.669 r  main_fsm/M_registers_q_reg[255]_i_106/CO[1]
                         net (fo=33, routed)          0.738    27.407    main_fsm/M_multiply_a[7]
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.332    27.739 r  main_fsm/a0__972_carry_i_110/O
                         net (fo=1, routed)           0.000    27.739    main_fsm/a0__972_carry_i_110_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.289 r  main_fsm/a0__972_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    28.289    main_fsm/a0__972_carry_i_100_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  main_fsm/M_registers_q_reg[244]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.403    main_fsm/M_registers_q_reg[244]_i_36_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.517 r  main_fsm/M_registers_q_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    28.517    main_fsm/M_registers_q_reg[255]_i_162_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.631 r  main_fsm/M_registers_q_reg[255]_i_136/CO[3]
                         net (fo=1, routed)           0.000    28.631    main_fsm/M_registers_q_reg[255]_i_136_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.788 r  main_fsm/M_registers_q_reg[255]_i_98/CO[1]
                         net (fo=31, routed)          0.996    29.784    main_fsm/M_multiply_a[6]
    SLICE_X8Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.584 r  main_fsm/a0__972_carry_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.584    main_fsm/a0__972_carry_i_92_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.701 r  main_fsm/a0__972_carry_i_87/CO[3]
                         net (fo=1, routed)           0.000    30.701    main_fsm/a0__972_carry_i_87_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.818 r  main_fsm/M_registers_q_reg[244]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.818    main_fsm/M_registers_q_reg[244]_i_31_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.935 r  main_fsm/M_registers_q_reg[255]_i_140/CO[3]
                         net (fo=1, routed)           0.000    30.935    main_fsm/M_registers_q_reg[255]_i_140_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.092 r  main_fsm/M_registers_q_reg[255]_i_99/CO[1]
                         net (fo=37, routed)          0.752    31.844    main_fsm/M_multiply_a[5]
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.332    32.176 r  main_fsm/a0__972_carry_i_99/O
                         net (fo=1, routed)           0.000    32.176    main_fsm/a0__972_carry_i_99_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.726 r  main_fsm/a0__972_carry_i_78/CO[3]
                         net (fo=1, routed)           0.000    32.726    main_fsm/a0__972_carry_i_78_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.840 r  main_fsm/a0__972_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    32.840    main_fsm/a0__972_carry_i_73_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.954 r  main_fsm/a0__972_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    32.954    main_fsm/a0__972_carry_i_68_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.068 r  main_fsm/M_registers_q_reg[244]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.068    main_fsm/M_registers_q_reg[244]_i_28_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.225 r  main_fsm/M_registers_q_reg[255]_i_101/CO[1]
                         net (fo=36, routed)          1.103    34.328    main_fsm/M_multiply_a[4]
    SLICE_X1Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.113 r  main_fsm/a0__972_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.113    main_fsm/a0__972_carry_i_53_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.227 r  main_fsm/a0__972_carry_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.227    main_fsm/a0__972_carry_i_48_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.341 r  main_fsm/a0__972_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.341    main_fsm/a0__972_carry_i_43_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.455 r  main_fsm/a0__972_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.455    main_fsm/a0__972_carry_i_40_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.612 r  main_fsm/M_registers_q_reg[244]_i_26/CO[1]
                         net (fo=43, routed)          0.867    36.479    main_fsm/M_multiply_a[3]
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.329    36.808 r  main_fsm/a0__972_carry_i_46/O
                         net (fo=1, routed)           0.000    36.808    main_fsm/a0__972_carry_i_46_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.358 r  main_fsm/a0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.358    main_fsm/a0__972_carry_i_19_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.515 r  main_fsm/a0__972_carry_i_18/CO[1]
                         net (fo=37, routed)          0.677    38.192    main_fsm/M_multiply_a[2]
    SLICE_X1Y16          LUT3 (Prop_lut3_I1_O)        0.329    38.521 r  main_fsm/a0__972_carry_i_30/O
                         net (fo=1, routed)           0.000    38.521    main_fsm/a0__972_carry_i_30_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.071 r  main_fsm/a0__972_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.071    main_fsm/a0__972_carry_i_12_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.185 r  main_fsm/a0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.185    main_fsm/a0__972_carry__0_i_6_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.299 r  main_fsm/a0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.299    main_fsm/a0__972_carry__1_i_6_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.413 r  main_fsm/a0__972_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.413    main_fsm/a0__972_carry_i_9_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.570 r  main_fsm/a0__972_carry_i_8/CO[1]
                         net (fo=40, routed)          0.619    40.189    main_fsm/M_multiply_a[1]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.329    40.518 r  main_fsm/a0__972_carry_i_16/O
                         net (fo=1, routed)           0.000    40.518    main_fsm/a0__972_carry_i_16_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.051 r  main_fsm/a0__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.051    main_fsm/a0__972_carry_i_2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.168 r  main_fsm/a0__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.168    main_fsm/a0__972_carry__0_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.285 r  main_fsm/a0__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.285    main_fsm/a0__972_carry__1_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.402 r  main_fsm/a0__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.402    main_fsm/a0__972_carry__2_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.559 r  main_fsm/a0__972_carry_i_1/CO[1]
                         net (fo=55, routed)          0.730    42.289    main_fsm/M_multiply_a[0]
    SLICE_X3Y21          LUT3 (Prop_lut3_I1_O)        0.332    42.621 r  main_fsm/a0__972_carry_i_7/O
                         net (fo=1, routed)           0.000    42.621    alu/mod/a0__972_carry__0_1[0]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.153 r  alu/mod/a0__972_carry/CO[3]
                         net (fo=1, routed)           0.000    43.153    alu/mod/a0__972_carry_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.267 r  alu/mod/a0__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.267    alu/mod/a0__972_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.381 r  alu/mod/a0__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.381    alu/mod/a0__972_carry__1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.495 r  alu/mod/a0__972_carry__2/CO[3]
                         net (fo=1, routed)           0.009    43.504    alu/mod/a0__972_carry__2_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.775 r  alu/mod/a0__972_carry__3/CO[0]
                         net (fo=39, routed)          0.564    44.339    main_fsm/M_registers_q[254]_i_35_0[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.373    44.712 r  main_fsm/M_registers_q[245]_i_38/O
                         net (fo=4, routed)           0.478    45.190    main_fsm/alu/mod/multiply/adder_gen_0[0].adder/p_24_out
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.124    45.314 r  main_fsm/M_registers_q[248]_i_49/O
                         net (fo=4, routed)           0.640    45.955    main_fsm/alu/mod/multiply/adder_gen_0[0].adder/p_20_out
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124    46.079 r  main_fsm/M_registers_q[248]_i_33/O
                         net (fo=2, routed)           0.826    46.904    main_fsm/alu/mod/multiply/M_adder_a[134]
    SLICE_X5Y24          LUT5 (Prop_lut5_I1_O)        0.124    47.028 r  main_fsm/M_registers_q[249]_i_36/O
                         net (fo=2, routed)           0.701    47.729    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_16_out
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.124    47.853 r  main_fsm/M_registers_q[253]_i_56/O
                         net (fo=2, routed)           0.820    48.673    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_12_out
    SLICE_X2Y29          LUT5 (Prop_lut5_I2_O)        0.124    48.797 r  main_fsm/M_registers_q[253]_i_31/O
                         net (fo=2, routed)           0.608    49.405    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_8_out
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.124    49.529 r  main_fsm/M_registers_q[253]_i_11/O
                         net (fo=5, routed)           0.633    50.162    main_fsm/alu/mod/multiply/M_adder_a[205]
    SLICE_X0Y28          LUT3 (Prop_lut3_I1_O)        0.124    50.286 r  main_fsm/M_registers_q[254]_i_10/O
                         net (fo=3, routed)           0.604    50.890    main_fsm/alu/mod/multiply/M_adder_a[237]
    SLICE_X3Y29          LUT5 (Prop_lut5_I1_O)        0.124    51.014 r  main_fsm/M_registers_q[255]_i_25/O
                         net (fo=1, routed)           0.303    51.318    main_fsm/M_registers_q[255]_i_25_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.124    51.442 r  main_fsm/M_registers_q[255]_i_8/O
                         net (fo=1, routed)           0.594    52.036    main_fsm/M_registers_q[255]_i_8_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    52.160 r  main_fsm/M_registers_q[255]_i_2_comp/O
                         net (fo=16, routed)          0.486    52.646    regfile/D[15]
    SLICE_X4Y31          FDRE                                         r  regfile/M_registers_q_reg[223]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.507    14.912    regfile/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  regfile/M_registers_q_reg[223]/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X4Y31          FDRE (Setup_fdre_C_D)       -0.047    15.089    regfile/M_registers_q_reg[223]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -52.646    
  -------------------------------------------------------------------
                         slack                                -37.557    

Slack (VIOLATED) :        -37.556ns  (required time - arrival time)
  Source:                 main_fsm/FSM_onehot_M_state_q_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_registers_q_reg[191]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        47.481ns  (logic 23.836ns (50.202%)  route 23.645ns (49.798%))
  Logic Levels:           106  (CARRY4=76 LUT3=13 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.567     5.151    main_fsm/clk_IBUF_BUFG
    SLICE_X11Y10         FDRE                                         r  main_fsm/FSM_onehot_M_state_q_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  main_fsm/FSM_onehot_M_state_q_reg[15]_replica/Q
                         net (fo=18, routed)          0.934     6.541    main_fsm/FSM_onehot_M_state_q_reg_n_0_[15]_repN
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.665 r  main_fsm/FSM_onehot_M_state_q[19]_i_3/O
                         net (fo=23, routed)          0.655     7.321    main_fsm/FSM_onehot_M_state_q[19]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  main_fsm/s0_i_52_comp/O
                         net (fo=26, routed)          0.772     8.217    main_fsm/s0_i_52_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.341 f  main_fsm/a0_carry__0_i_28/O
                         net (fo=11, routed)          0.797     9.138    regfile/M_registers_q[249]_i_14_0
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.124     9.262 f  regfile/a0_carry__0_i_22/O
                         net (fo=1, routed)           0.389     9.652    regfile/a0_carry__0_i_22_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I4_O)        0.124     9.776 r  regfile/a0_carry__0_i_9/O
                         net (fo=23, routed)          0.324    10.100    main_fsm/M_registers_q[252]_i_79_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124    10.224 r  main_fsm/a0_carry__0_i_1__2/O
                         net (fo=1, routed)           0.780    11.004    alu/mod/s0__1_i_52[3]
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.389 r  alu/mod/a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.389    alu/mod/a0_carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.503 r  alu/mod/a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.503    alu/mod/a0_carry__1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.617 r  alu/mod/a0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.617    main_fsm/CO[0]
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.888 r  main_fsm/s0__2_i_1/CO[0]
                         net (fo=20, routed)          0.833    12.721    main_fsm/M_multiply_a[14]
    SLICE_X4Y7           LUT3 (Prop_lut3_I1_O)        0.373    13.094 r  main_fsm/s0__1_i_63/O
                         net (fo=1, routed)           0.000    13.094    main_fsm/s0__1_i_63_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.644 r  main_fsm/s0__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    13.644    main_fsm/s0__1_i_46_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.758 r  main_fsm/s0__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.758    main_fsm/s0__1_i_31_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.872 r  main_fsm/s0__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.872    main_fsm/s0__1_i_16_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.986 r  main_fsm/s0__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.986    main_fsm/s0__1_i_7_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.143 r  main_fsm/s0__2_i_2/CO[1]
                         net (fo=21, routed)          0.978    15.121    main_fsm/M_multiply_a[13]
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.329    15.450 r  main_fsm/s0__1_i_60/O
                         net (fo=1, routed)           0.000    15.450    main_fsm/s0__1_i_60_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.000 r  main_fsm/s0__1_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.000    main_fsm/s0__1_i_41_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.114 r  main_fsm/s0__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.114    main_fsm/s0__1_i_26_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.228 r  main_fsm/s0__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.228    main_fsm/s0__1_i_11_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.342 r  main_fsm/s0__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.342    main_fsm/s0__1_i_4_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.499 r  main_fsm/s0__1_i_2/CO[1]
                         net (fo=24, routed)          0.556    17.056    main_fsm/M_multiply_a[12]
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.329    17.385 r  main_fsm/s0__1_i_57/O
                         net (fo=1, routed)           0.000    17.385    main_fsm/s0__1_i_57_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.935 r  main_fsm/s0__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.935    main_fsm/s0__1_i_40_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  main_fsm/s0__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.049    main_fsm/s0__1_i_25_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  main_fsm/s0__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.163    main_fsm/s0__1_i_10_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.277 r  main_fsm/s0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.277    main_fsm/s0__1_i_3_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.434 r  main_fsm/s0__1_i_1/CO[1]
                         net (fo=25, routed)          0.749    19.183    main_fsm/M_multiply_a[11]
    SLICE_X2Y12          LUT3 (Prop_lut3_I1_O)        0.329    19.512 r  main_fsm/M_registers_q[255]_i_242/O
                         net (fo=1, routed)           0.000    19.512    main_fsm/M_registers_q[255]_i_242_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.045 r  main_fsm/M_registers_q_reg[255]_i_225/CO[3]
                         net (fo=1, routed)           0.000    20.045    main_fsm/M_registers_q_reg[255]_i_225_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.162 r  main_fsm/M_registers_q_reg[255]_i_206/CO[3]
                         net (fo=1, routed)           0.000    20.162    main_fsm/M_registers_q_reg[255]_i_206_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.279 r  main_fsm/M_registers_q_reg[255]_i_182/CO[3]
                         net (fo=1, routed)           0.000    20.279    main_fsm/M_registers_q_reg[255]_i_182_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.396 r  main_fsm/M_registers_q_reg[255]_i_151/CO[3]
                         net (fo=1, routed)           0.000    20.396    main_fsm/M_registers_q_reg[255]_i_151_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.553 r  main_fsm/M_registers_q_reg[255]_i_112/CO[1]
                         net (fo=26, routed)          0.564    21.116    main_fsm/M_multiply_a[10]
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.332    21.448 r  main_fsm/M_registers_q[255]_i_239/O
                         net (fo=1, routed)           0.000    21.448    main_fsm/M_registers_q[255]_i_239_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.998 r  main_fsm/M_registers_q_reg[255]_i_220/CO[3]
                         net (fo=1, routed)           0.000    21.998    main_fsm/M_registers_q_reg[255]_i_220_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.112 r  main_fsm/M_registers_q_reg[255]_i_201/CO[3]
                         net (fo=1, routed)           0.000    22.112    main_fsm/M_registers_q_reg[255]_i_201_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.226 r  main_fsm/M_registers_q_reg[255]_i_177/CO[3]
                         net (fo=1, routed)           0.000    22.226    main_fsm/M_registers_q_reg[255]_i_177_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.340 r  main_fsm/M_registers_q_reg[255]_i_148/CO[3]
                         net (fo=1, routed)           0.000    22.340    main_fsm/M_registers_q_reg[255]_i_148_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.497 r  main_fsm/M_registers_q_reg[255]_i_113/CO[1]
                         net (fo=28, routed)          0.717    23.214    main_fsm/M_multiply_a[9]
    SLICE_X5Y12          LUT3 (Prop_lut3_I1_O)        0.329    23.543 r  main_fsm/M_registers_q[255]_i_236/O
                         net (fo=1, routed)           0.000    23.543    main_fsm/M_registers_q[255]_i_236_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.093 r  main_fsm/M_registers_q_reg[255]_i_215/CO[3]
                         net (fo=1, routed)           0.000    24.093    main_fsm/M_registers_q_reg[255]_i_215_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.207 r  main_fsm/M_registers_q_reg[255]_i_196/CO[3]
                         net (fo=1, routed)           0.000    24.207    main_fsm/M_registers_q_reg[255]_i_196_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.321 r  main_fsm/M_registers_q_reg[255]_i_168/CO[3]
                         net (fo=1, routed)           0.000    24.321    main_fsm/M_registers_q_reg[255]_i_168_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.435 r  main_fsm/M_registers_q_reg[255]_i_145/CO[3]
                         net (fo=1, routed)           0.000    24.435    main_fsm/M_registers_q_reg[255]_i_145_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.592 r  main_fsm/M_registers_q_reg[255]_i_110/CO[1]
                         net (fo=28, routed)          0.860    25.452    main_fsm/M_multiply_a[8]
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.329    25.781 r  main_fsm/M_registers_q[244]_i_47/O
                         net (fo=1, routed)           0.000    25.781    main_fsm/M_registers_q[244]_i_47_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    26.161 r  main_fsm/M_registers_q_reg[244]_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.161    main_fsm/M_registers_q_reg[244]_i_41_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.278 r  main_fsm/M_registers_q_reg[255]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.278    main_fsm/M_registers_q_reg[255]_i_191_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.395 r  main_fsm/M_registers_q_reg[255]_i_163/CO[3]
                         net (fo=1, routed)           0.000    26.395    main_fsm/M_registers_q_reg[255]_i_163_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.512 r  main_fsm/M_registers_q_reg[255]_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.512    main_fsm/M_registers_q_reg[255]_i_137_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.669 r  main_fsm/M_registers_q_reg[255]_i_106/CO[1]
                         net (fo=33, routed)          0.738    27.407    main_fsm/M_multiply_a[7]
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.332    27.739 r  main_fsm/a0__972_carry_i_110/O
                         net (fo=1, routed)           0.000    27.739    main_fsm/a0__972_carry_i_110_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.289 r  main_fsm/a0__972_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    28.289    main_fsm/a0__972_carry_i_100_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  main_fsm/M_registers_q_reg[244]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.403    main_fsm/M_registers_q_reg[244]_i_36_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.517 r  main_fsm/M_registers_q_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    28.517    main_fsm/M_registers_q_reg[255]_i_162_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.631 r  main_fsm/M_registers_q_reg[255]_i_136/CO[3]
                         net (fo=1, routed)           0.000    28.631    main_fsm/M_registers_q_reg[255]_i_136_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.788 r  main_fsm/M_registers_q_reg[255]_i_98/CO[1]
                         net (fo=31, routed)          0.996    29.784    main_fsm/M_multiply_a[6]
    SLICE_X8Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.584 r  main_fsm/a0__972_carry_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.584    main_fsm/a0__972_carry_i_92_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.701 r  main_fsm/a0__972_carry_i_87/CO[3]
                         net (fo=1, routed)           0.000    30.701    main_fsm/a0__972_carry_i_87_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.818 r  main_fsm/M_registers_q_reg[244]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.818    main_fsm/M_registers_q_reg[244]_i_31_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.935 r  main_fsm/M_registers_q_reg[255]_i_140/CO[3]
                         net (fo=1, routed)           0.000    30.935    main_fsm/M_registers_q_reg[255]_i_140_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.092 r  main_fsm/M_registers_q_reg[255]_i_99/CO[1]
                         net (fo=37, routed)          0.752    31.844    main_fsm/M_multiply_a[5]
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.332    32.176 r  main_fsm/a0__972_carry_i_99/O
                         net (fo=1, routed)           0.000    32.176    main_fsm/a0__972_carry_i_99_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.726 r  main_fsm/a0__972_carry_i_78/CO[3]
                         net (fo=1, routed)           0.000    32.726    main_fsm/a0__972_carry_i_78_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.840 r  main_fsm/a0__972_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    32.840    main_fsm/a0__972_carry_i_73_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.954 r  main_fsm/a0__972_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    32.954    main_fsm/a0__972_carry_i_68_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.068 r  main_fsm/M_registers_q_reg[244]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.068    main_fsm/M_registers_q_reg[244]_i_28_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.225 r  main_fsm/M_registers_q_reg[255]_i_101/CO[1]
                         net (fo=36, routed)          1.103    34.328    main_fsm/M_multiply_a[4]
    SLICE_X1Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.113 r  main_fsm/a0__972_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.113    main_fsm/a0__972_carry_i_53_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.227 r  main_fsm/a0__972_carry_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.227    main_fsm/a0__972_carry_i_48_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.341 r  main_fsm/a0__972_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.341    main_fsm/a0__972_carry_i_43_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.455 r  main_fsm/a0__972_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.455    main_fsm/a0__972_carry_i_40_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.612 r  main_fsm/M_registers_q_reg[244]_i_26/CO[1]
                         net (fo=43, routed)          0.867    36.479    main_fsm/M_multiply_a[3]
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.329    36.808 r  main_fsm/a0__972_carry_i_46/O
                         net (fo=1, routed)           0.000    36.808    main_fsm/a0__972_carry_i_46_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.358 r  main_fsm/a0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.358    main_fsm/a0__972_carry_i_19_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.515 r  main_fsm/a0__972_carry_i_18/CO[1]
                         net (fo=37, routed)          0.677    38.192    main_fsm/M_multiply_a[2]
    SLICE_X1Y16          LUT3 (Prop_lut3_I1_O)        0.329    38.521 r  main_fsm/a0__972_carry_i_30/O
                         net (fo=1, routed)           0.000    38.521    main_fsm/a0__972_carry_i_30_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.071 r  main_fsm/a0__972_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.071    main_fsm/a0__972_carry_i_12_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.185 r  main_fsm/a0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.185    main_fsm/a0__972_carry__0_i_6_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.299 r  main_fsm/a0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.299    main_fsm/a0__972_carry__1_i_6_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.413 r  main_fsm/a0__972_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.413    main_fsm/a0__972_carry_i_9_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.570 r  main_fsm/a0__972_carry_i_8/CO[1]
                         net (fo=40, routed)          0.619    40.189    main_fsm/M_multiply_a[1]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.329    40.518 r  main_fsm/a0__972_carry_i_16/O
                         net (fo=1, routed)           0.000    40.518    main_fsm/a0__972_carry_i_16_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.051 r  main_fsm/a0__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.051    main_fsm/a0__972_carry_i_2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.168 r  main_fsm/a0__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.168    main_fsm/a0__972_carry__0_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.285 r  main_fsm/a0__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.285    main_fsm/a0__972_carry__1_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.402 r  main_fsm/a0__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.402    main_fsm/a0__972_carry__2_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.559 r  main_fsm/a0__972_carry_i_1/CO[1]
                         net (fo=55, routed)          0.730    42.289    main_fsm/M_multiply_a[0]
    SLICE_X3Y21          LUT3 (Prop_lut3_I1_O)        0.332    42.621 r  main_fsm/a0__972_carry_i_7/O
                         net (fo=1, routed)           0.000    42.621    alu/mod/a0__972_carry__0_1[0]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.153 r  alu/mod/a0__972_carry/CO[3]
                         net (fo=1, routed)           0.000    43.153    alu/mod/a0__972_carry_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.267 r  alu/mod/a0__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.267    alu/mod/a0__972_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.381 r  alu/mod/a0__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.381    alu/mod/a0__972_carry__1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.495 r  alu/mod/a0__972_carry__2/CO[3]
                         net (fo=1, routed)           0.009    43.504    alu/mod/a0__972_carry__2_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.775 r  alu/mod/a0__972_carry__3/CO[0]
                         net (fo=39, routed)          0.564    44.339    main_fsm/M_registers_q[254]_i_35_0[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.373    44.712 r  main_fsm/M_registers_q[245]_i_38/O
                         net (fo=4, routed)           0.478    45.190    main_fsm/alu/mod/multiply/adder_gen_0[0].adder/p_24_out
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.124    45.314 r  main_fsm/M_registers_q[248]_i_49/O
                         net (fo=4, routed)           0.640    45.955    main_fsm/alu/mod/multiply/adder_gen_0[0].adder/p_20_out
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124    46.079 r  main_fsm/M_registers_q[248]_i_33/O
                         net (fo=2, routed)           0.826    46.904    main_fsm/alu/mod/multiply/M_adder_a[134]
    SLICE_X5Y24          LUT5 (Prop_lut5_I1_O)        0.124    47.028 r  main_fsm/M_registers_q[249]_i_36/O
                         net (fo=2, routed)           0.701    47.729    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_16_out
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.124    47.853 r  main_fsm/M_registers_q[253]_i_56/O
                         net (fo=2, routed)           0.820    48.673    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_12_out
    SLICE_X2Y29          LUT5 (Prop_lut5_I2_O)        0.124    48.797 r  main_fsm/M_registers_q[253]_i_31/O
                         net (fo=2, routed)           0.608    49.405    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_8_out
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.124    49.529 r  main_fsm/M_registers_q[253]_i_11/O
                         net (fo=5, routed)           0.633    50.162    main_fsm/alu/mod/multiply/M_adder_a[205]
    SLICE_X0Y28          LUT3 (Prop_lut3_I1_O)        0.124    50.286 r  main_fsm/M_registers_q[254]_i_10/O
                         net (fo=3, routed)           0.604    50.890    main_fsm/alu/mod/multiply/M_adder_a[237]
    SLICE_X3Y29          LUT5 (Prop_lut5_I1_O)        0.124    51.014 r  main_fsm/M_registers_q[255]_i_25/O
                         net (fo=1, routed)           0.303    51.318    main_fsm/M_registers_q[255]_i_25_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.124    51.442 r  main_fsm/M_registers_q[255]_i_8/O
                         net (fo=1, routed)           0.594    52.036    main_fsm/M_registers_q[255]_i_8_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    52.160 r  main_fsm/M_registers_q[255]_i_2_comp/O
                         net (fo=16, routed)          0.472    52.632    regfile/D[15]
    SLICE_X3Y31          FDRE                                         r  regfile/M_registers_q_reg[191]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.509    14.914    regfile/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  regfile/M_registers_q_reg[191]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X3Y31          FDRE (Setup_fdre_C_D)       -0.062    15.076    regfile/M_registers_q_reg[191]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -52.632    
  -------------------------------------------------------------------
                         slack                                -37.556    

Slack (VIOLATED) :        -37.552ns  (required time - arrival time)
  Source:                 main_fsm/FSM_onehot_M_state_q_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_registers_q_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        47.477ns  (logic 23.836ns (50.206%)  route 23.641ns (49.794%))
  Logic Levels:           106  (CARRY4=76 LUT3=13 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.567     5.151    main_fsm/clk_IBUF_BUFG
    SLICE_X11Y10         FDRE                                         r  main_fsm/FSM_onehot_M_state_q_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  main_fsm/FSM_onehot_M_state_q_reg[15]_replica/Q
                         net (fo=18, routed)          0.934     6.541    main_fsm/FSM_onehot_M_state_q_reg_n_0_[15]_repN
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.665 r  main_fsm/FSM_onehot_M_state_q[19]_i_3/O
                         net (fo=23, routed)          0.655     7.321    main_fsm/FSM_onehot_M_state_q[19]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  main_fsm/s0_i_52_comp/O
                         net (fo=26, routed)          0.772     8.217    main_fsm/s0_i_52_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.341 f  main_fsm/a0_carry__0_i_28/O
                         net (fo=11, routed)          0.797     9.138    regfile/M_registers_q[249]_i_14_0
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.124     9.262 f  regfile/a0_carry__0_i_22/O
                         net (fo=1, routed)           0.389     9.652    regfile/a0_carry__0_i_22_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I4_O)        0.124     9.776 r  regfile/a0_carry__0_i_9/O
                         net (fo=23, routed)          0.324    10.100    main_fsm/M_registers_q[252]_i_79_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124    10.224 r  main_fsm/a0_carry__0_i_1__2/O
                         net (fo=1, routed)           0.780    11.004    alu/mod/s0__1_i_52[3]
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.389 r  alu/mod/a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.389    alu/mod/a0_carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.503 r  alu/mod/a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.503    alu/mod/a0_carry__1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.617 r  alu/mod/a0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.617    main_fsm/CO[0]
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.888 r  main_fsm/s0__2_i_1/CO[0]
                         net (fo=20, routed)          0.833    12.721    main_fsm/M_multiply_a[14]
    SLICE_X4Y7           LUT3 (Prop_lut3_I1_O)        0.373    13.094 r  main_fsm/s0__1_i_63/O
                         net (fo=1, routed)           0.000    13.094    main_fsm/s0__1_i_63_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.644 r  main_fsm/s0__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    13.644    main_fsm/s0__1_i_46_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.758 r  main_fsm/s0__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.758    main_fsm/s0__1_i_31_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.872 r  main_fsm/s0__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.872    main_fsm/s0__1_i_16_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.986 r  main_fsm/s0__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.986    main_fsm/s0__1_i_7_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.143 r  main_fsm/s0__2_i_2/CO[1]
                         net (fo=21, routed)          0.978    15.121    main_fsm/M_multiply_a[13]
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.329    15.450 r  main_fsm/s0__1_i_60/O
                         net (fo=1, routed)           0.000    15.450    main_fsm/s0__1_i_60_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.000 r  main_fsm/s0__1_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.000    main_fsm/s0__1_i_41_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.114 r  main_fsm/s0__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.114    main_fsm/s0__1_i_26_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.228 r  main_fsm/s0__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.228    main_fsm/s0__1_i_11_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.342 r  main_fsm/s0__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.342    main_fsm/s0__1_i_4_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.499 r  main_fsm/s0__1_i_2/CO[1]
                         net (fo=24, routed)          0.556    17.056    main_fsm/M_multiply_a[12]
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.329    17.385 r  main_fsm/s0__1_i_57/O
                         net (fo=1, routed)           0.000    17.385    main_fsm/s0__1_i_57_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.935 r  main_fsm/s0__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.935    main_fsm/s0__1_i_40_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  main_fsm/s0__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.049    main_fsm/s0__1_i_25_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  main_fsm/s0__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.163    main_fsm/s0__1_i_10_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.277 r  main_fsm/s0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.277    main_fsm/s0__1_i_3_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.434 r  main_fsm/s0__1_i_1/CO[1]
                         net (fo=25, routed)          0.749    19.183    main_fsm/M_multiply_a[11]
    SLICE_X2Y12          LUT3 (Prop_lut3_I1_O)        0.329    19.512 r  main_fsm/M_registers_q[255]_i_242/O
                         net (fo=1, routed)           0.000    19.512    main_fsm/M_registers_q[255]_i_242_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.045 r  main_fsm/M_registers_q_reg[255]_i_225/CO[3]
                         net (fo=1, routed)           0.000    20.045    main_fsm/M_registers_q_reg[255]_i_225_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.162 r  main_fsm/M_registers_q_reg[255]_i_206/CO[3]
                         net (fo=1, routed)           0.000    20.162    main_fsm/M_registers_q_reg[255]_i_206_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.279 r  main_fsm/M_registers_q_reg[255]_i_182/CO[3]
                         net (fo=1, routed)           0.000    20.279    main_fsm/M_registers_q_reg[255]_i_182_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.396 r  main_fsm/M_registers_q_reg[255]_i_151/CO[3]
                         net (fo=1, routed)           0.000    20.396    main_fsm/M_registers_q_reg[255]_i_151_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.553 r  main_fsm/M_registers_q_reg[255]_i_112/CO[1]
                         net (fo=26, routed)          0.564    21.116    main_fsm/M_multiply_a[10]
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.332    21.448 r  main_fsm/M_registers_q[255]_i_239/O
                         net (fo=1, routed)           0.000    21.448    main_fsm/M_registers_q[255]_i_239_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.998 r  main_fsm/M_registers_q_reg[255]_i_220/CO[3]
                         net (fo=1, routed)           0.000    21.998    main_fsm/M_registers_q_reg[255]_i_220_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.112 r  main_fsm/M_registers_q_reg[255]_i_201/CO[3]
                         net (fo=1, routed)           0.000    22.112    main_fsm/M_registers_q_reg[255]_i_201_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.226 r  main_fsm/M_registers_q_reg[255]_i_177/CO[3]
                         net (fo=1, routed)           0.000    22.226    main_fsm/M_registers_q_reg[255]_i_177_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.340 r  main_fsm/M_registers_q_reg[255]_i_148/CO[3]
                         net (fo=1, routed)           0.000    22.340    main_fsm/M_registers_q_reg[255]_i_148_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.497 r  main_fsm/M_registers_q_reg[255]_i_113/CO[1]
                         net (fo=28, routed)          0.717    23.214    main_fsm/M_multiply_a[9]
    SLICE_X5Y12          LUT3 (Prop_lut3_I1_O)        0.329    23.543 r  main_fsm/M_registers_q[255]_i_236/O
                         net (fo=1, routed)           0.000    23.543    main_fsm/M_registers_q[255]_i_236_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.093 r  main_fsm/M_registers_q_reg[255]_i_215/CO[3]
                         net (fo=1, routed)           0.000    24.093    main_fsm/M_registers_q_reg[255]_i_215_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.207 r  main_fsm/M_registers_q_reg[255]_i_196/CO[3]
                         net (fo=1, routed)           0.000    24.207    main_fsm/M_registers_q_reg[255]_i_196_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.321 r  main_fsm/M_registers_q_reg[255]_i_168/CO[3]
                         net (fo=1, routed)           0.000    24.321    main_fsm/M_registers_q_reg[255]_i_168_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.435 r  main_fsm/M_registers_q_reg[255]_i_145/CO[3]
                         net (fo=1, routed)           0.000    24.435    main_fsm/M_registers_q_reg[255]_i_145_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.592 r  main_fsm/M_registers_q_reg[255]_i_110/CO[1]
                         net (fo=28, routed)          0.860    25.452    main_fsm/M_multiply_a[8]
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.329    25.781 r  main_fsm/M_registers_q[244]_i_47/O
                         net (fo=1, routed)           0.000    25.781    main_fsm/M_registers_q[244]_i_47_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    26.161 r  main_fsm/M_registers_q_reg[244]_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.161    main_fsm/M_registers_q_reg[244]_i_41_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.278 r  main_fsm/M_registers_q_reg[255]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.278    main_fsm/M_registers_q_reg[255]_i_191_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.395 r  main_fsm/M_registers_q_reg[255]_i_163/CO[3]
                         net (fo=1, routed)           0.000    26.395    main_fsm/M_registers_q_reg[255]_i_163_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.512 r  main_fsm/M_registers_q_reg[255]_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.512    main_fsm/M_registers_q_reg[255]_i_137_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.669 r  main_fsm/M_registers_q_reg[255]_i_106/CO[1]
                         net (fo=33, routed)          0.738    27.407    main_fsm/M_multiply_a[7]
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.332    27.739 r  main_fsm/a0__972_carry_i_110/O
                         net (fo=1, routed)           0.000    27.739    main_fsm/a0__972_carry_i_110_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.289 r  main_fsm/a0__972_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    28.289    main_fsm/a0__972_carry_i_100_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  main_fsm/M_registers_q_reg[244]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.403    main_fsm/M_registers_q_reg[244]_i_36_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.517 r  main_fsm/M_registers_q_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    28.517    main_fsm/M_registers_q_reg[255]_i_162_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.631 r  main_fsm/M_registers_q_reg[255]_i_136/CO[3]
                         net (fo=1, routed)           0.000    28.631    main_fsm/M_registers_q_reg[255]_i_136_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.788 r  main_fsm/M_registers_q_reg[255]_i_98/CO[1]
                         net (fo=31, routed)          0.996    29.784    main_fsm/M_multiply_a[6]
    SLICE_X8Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.584 r  main_fsm/a0__972_carry_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.584    main_fsm/a0__972_carry_i_92_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.701 r  main_fsm/a0__972_carry_i_87/CO[3]
                         net (fo=1, routed)           0.000    30.701    main_fsm/a0__972_carry_i_87_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.818 r  main_fsm/M_registers_q_reg[244]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.818    main_fsm/M_registers_q_reg[244]_i_31_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.935 r  main_fsm/M_registers_q_reg[255]_i_140/CO[3]
                         net (fo=1, routed)           0.000    30.935    main_fsm/M_registers_q_reg[255]_i_140_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.092 r  main_fsm/M_registers_q_reg[255]_i_99/CO[1]
                         net (fo=37, routed)          0.752    31.844    main_fsm/M_multiply_a[5]
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.332    32.176 r  main_fsm/a0__972_carry_i_99/O
                         net (fo=1, routed)           0.000    32.176    main_fsm/a0__972_carry_i_99_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.726 r  main_fsm/a0__972_carry_i_78/CO[3]
                         net (fo=1, routed)           0.000    32.726    main_fsm/a0__972_carry_i_78_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.840 r  main_fsm/a0__972_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    32.840    main_fsm/a0__972_carry_i_73_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.954 r  main_fsm/a0__972_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    32.954    main_fsm/a0__972_carry_i_68_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.068 r  main_fsm/M_registers_q_reg[244]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.068    main_fsm/M_registers_q_reg[244]_i_28_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.225 r  main_fsm/M_registers_q_reg[255]_i_101/CO[1]
                         net (fo=36, routed)          1.103    34.328    main_fsm/M_multiply_a[4]
    SLICE_X1Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.113 r  main_fsm/a0__972_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.113    main_fsm/a0__972_carry_i_53_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.227 r  main_fsm/a0__972_carry_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.227    main_fsm/a0__972_carry_i_48_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.341 r  main_fsm/a0__972_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.341    main_fsm/a0__972_carry_i_43_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.455 r  main_fsm/a0__972_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.455    main_fsm/a0__972_carry_i_40_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.612 r  main_fsm/M_registers_q_reg[244]_i_26/CO[1]
                         net (fo=43, routed)          0.867    36.479    main_fsm/M_multiply_a[3]
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.329    36.808 r  main_fsm/a0__972_carry_i_46/O
                         net (fo=1, routed)           0.000    36.808    main_fsm/a0__972_carry_i_46_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.358 r  main_fsm/a0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.358    main_fsm/a0__972_carry_i_19_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.515 r  main_fsm/a0__972_carry_i_18/CO[1]
                         net (fo=37, routed)          0.677    38.192    main_fsm/M_multiply_a[2]
    SLICE_X1Y16          LUT3 (Prop_lut3_I1_O)        0.329    38.521 r  main_fsm/a0__972_carry_i_30/O
                         net (fo=1, routed)           0.000    38.521    main_fsm/a0__972_carry_i_30_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.071 r  main_fsm/a0__972_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.071    main_fsm/a0__972_carry_i_12_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.185 r  main_fsm/a0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.185    main_fsm/a0__972_carry__0_i_6_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.299 r  main_fsm/a0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.299    main_fsm/a0__972_carry__1_i_6_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.413 r  main_fsm/a0__972_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.413    main_fsm/a0__972_carry_i_9_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.570 r  main_fsm/a0__972_carry_i_8/CO[1]
                         net (fo=40, routed)          0.619    40.189    main_fsm/M_multiply_a[1]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.329    40.518 r  main_fsm/a0__972_carry_i_16/O
                         net (fo=1, routed)           0.000    40.518    main_fsm/a0__972_carry_i_16_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.051 r  main_fsm/a0__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.051    main_fsm/a0__972_carry_i_2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.168 r  main_fsm/a0__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.168    main_fsm/a0__972_carry__0_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.285 r  main_fsm/a0__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.285    main_fsm/a0__972_carry__1_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.402 r  main_fsm/a0__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.402    main_fsm/a0__972_carry__2_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.559 r  main_fsm/a0__972_carry_i_1/CO[1]
                         net (fo=55, routed)          0.730    42.289    main_fsm/M_multiply_a[0]
    SLICE_X3Y21          LUT3 (Prop_lut3_I1_O)        0.332    42.621 r  main_fsm/a0__972_carry_i_7/O
                         net (fo=1, routed)           0.000    42.621    alu/mod/a0__972_carry__0_1[0]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.153 r  alu/mod/a0__972_carry/CO[3]
                         net (fo=1, routed)           0.000    43.153    alu/mod/a0__972_carry_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.267 r  alu/mod/a0__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.267    alu/mod/a0__972_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.381 r  alu/mod/a0__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.381    alu/mod/a0__972_carry__1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.495 r  alu/mod/a0__972_carry__2/CO[3]
                         net (fo=1, routed)           0.009    43.504    alu/mod/a0__972_carry__2_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.775 r  alu/mod/a0__972_carry__3/CO[0]
                         net (fo=39, routed)          0.564    44.339    main_fsm/M_registers_q[254]_i_35_0[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.373    44.712 r  main_fsm/M_registers_q[245]_i_38/O
                         net (fo=4, routed)           0.478    45.190    main_fsm/alu/mod/multiply/adder_gen_0[0].adder/p_24_out
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.124    45.314 r  main_fsm/M_registers_q[248]_i_49/O
                         net (fo=4, routed)           0.640    45.955    main_fsm/alu/mod/multiply/adder_gen_0[0].adder/p_20_out
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124    46.079 r  main_fsm/M_registers_q[248]_i_33/O
                         net (fo=2, routed)           0.826    46.904    main_fsm/alu/mod/multiply/M_adder_a[134]
    SLICE_X5Y24          LUT5 (Prop_lut5_I1_O)        0.124    47.028 r  main_fsm/M_registers_q[249]_i_36/O
                         net (fo=2, routed)           0.701    47.729    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_16_out
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.124    47.853 r  main_fsm/M_registers_q[253]_i_56/O
                         net (fo=2, routed)           0.820    48.673    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_12_out
    SLICE_X2Y29          LUT5 (Prop_lut5_I2_O)        0.124    48.797 r  main_fsm/M_registers_q[253]_i_31/O
                         net (fo=2, routed)           0.608    49.405    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_8_out
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.124    49.529 r  main_fsm/M_registers_q[253]_i_11/O
                         net (fo=5, routed)           0.633    50.162    main_fsm/alu/mod/multiply/M_adder_a[205]
    SLICE_X0Y28          LUT3 (Prop_lut3_I1_O)        0.124    50.286 r  main_fsm/M_registers_q[254]_i_10/O
                         net (fo=3, routed)           0.604    50.890    main_fsm/alu/mod/multiply/M_adder_a[237]
    SLICE_X3Y29          LUT5 (Prop_lut5_I1_O)        0.124    51.014 r  main_fsm/M_registers_q[255]_i_25/O
                         net (fo=1, routed)           0.303    51.318    main_fsm/M_registers_q[255]_i_25_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.124    51.442 r  main_fsm/M_registers_q[255]_i_8/O
                         net (fo=1, routed)           0.594    52.036    main_fsm/M_registers_q[255]_i_8_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    52.160 r  main_fsm/M_registers_q[255]_i_2_comp/O
                         net (fo=16, routed)          0.469    52.628    regfile/D[15]
    SLICE_X0Y31          FDRE                                         r  regfile/M_registers_q_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.509    14.914    regfile/clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  regfile/M_registers_q_reg[79]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.062    15.076    regfile/M_registers_q_reg[79]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -52.628    
  -------------------------------------------------------------------
                         slack                                -37.552    

Slack (VIOLATED) :        -37.550ns  (required time - arrival time)
  Source:                 main_fsm/FSM_onehot_M_state_q_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_registers_q_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        47.469ns  (logic 23.836ns (50.214%)  route 23.632ns (49.786%))
  Logic Levels:           106  (CARRY4=76 LUT3=13 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.567     5.151    main_fsm/clk_IBUF_BUFG
    SLICE_X11Y10         FDRE                                         r  main_fsm/FSM_onehot_M_state_q_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  main_fsm/FSM_onehot_M_state_q_reg[15]_replica/Q
                         net (fo=18, routed)          0.934     6.541    main_fsm/FSM_onehot_M_state_q_reg_n_0_[15]_repN
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.665 r  main_fsm/FSM_onehot_M_state_q[19]_i_3/O
                         net (fo=23, routed)          0.655     7.321    main_fsm/FSM_onehot_M_state_q[19]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  main_fsm/s0_i_52_comp/O
                         net (fo=26, routed)          0.772     8.217    main_fsm/s0_i_52_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.341 f  main_fsm/a0_carry__0_i_28/O
                         net (fo=11, routed)          0.797     9.138    regfile/M_registers_q[249]_i_14_0
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.124     9.262 f  regfile/a0_carry__0_i_22/O
                         net (fo=1, routed)           0.389     9.652    regfile/a0_carry__0_i_22_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I4_O)        0.124     9.776 r  regfile/a0_carry__0_i_9/O
                         net (fo=23, routed)          0.324    10.100    main_fsm/M_registers_q[252]_i_79_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124    10.224 r  main_fsm/a0_carry__0_i_1__2/O
                         net (fo=1, routed)           0.780    11.004    alu/mod/s0__1_i_52[3]
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.389 r  alu/mod/a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.389    alu/mod/a0_carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.503 r  alu/mod/a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.503    alu/mod/a0_carry__1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.617 r  alu/mod/a0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.617    main_fsm/CO[0]
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.888 r  main_fsm/s0__2_i_1/CO[0]
                         net (fo=20, routed)          0.833    12.721    main_fsm/M_multiply_a[14]
    SLICE_X4Y7           LUT3 (Prop_lut3_I1_O)        0.373    13.094 r  main_fsm/s0__1_i_63/O
                         net (fo=1, routed)           0.000    13.094    main_fsm/s0__1_i_63_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.644 r  main_fsm/s0__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    13.644    main_fsm/s0__1_i_46_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.758 r  main_fsm/s0__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.758    main_fsm/s0__1_i_31_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.872 r  main_fsm/s0__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.872    main_fsm/s0__1_i_16_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.986 r  main_fsm/s0__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.986    main_fsm/s0__1_i_7_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.143 r  main_fsm/s0__2_i_2/CO[1]
                         net (fo=21, routed)          0.978    15.121    main_fsm/M_multiply_a[13]
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.329    15.450 r  main_fsm/s0__1_i_60/O
                         net (fo=1, routed)           0.000    15.450    main_fsm/s0__1_i_60_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.000 r  main_fsm/s0__1_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.000    main_fsm/s0__1_i_41_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.114 r  main_fsm/s0__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.114    main_fsm/s0__1_i_26_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.228 r  main_fsm/s0__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.228    main_fsm/s0__1_i_11_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.342 r  main_fsm/s0__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.342    main_fsm/s0__1_i_4_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.499 r  main_fsm/s0__1_i_2/CO[1]
                         net (fo=24, routed)          0.556    17.056    main_fsm/M_multiply_a[12]
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.329    17.385 r  main_fsm/s0__1_i_57/O
                         net (fo=1, routed)           0.000    17.385    main_fsm/s0__1_i_57_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.935 r  main_fsm/s0__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.935    main_fsm/s0__1_i_40_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  main_fsm/s0__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.049    main_fsm/s0__1_i_25_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  main_fsm/s0__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.163    main_fsm/s0__1_i_10_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.277 r  main_fsm/s0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.277    main_fsm/s0__1_i_3_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.434 r  main_fsm/s0__1_i_1/CO[1]
                         net (fo=25, routed)          0.749    19.183    main_fsm/M_multiply_a[11]
    SLICE_X2Y12          LUT3 (Prop_lut3_I1_O)        0.329    19.512 r  main_fsm/M_registers_q[255]_i_242/O
                         net (fo=1, routed)           0.000    19.512    main_fsm/M_registers_q[255]_i_242_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.045 r  main_fsm/M_registers_q_reg[255]_i_225/CO[3]
                         net (fo=1, routed)           0.000    20.045    main_fsm/M_registers_q_reg[255]_i_225_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.162 r  main_fsm/M_registers_q_reg[255]_i_206/CO[3]
                         net (fo=1, routed)           0.000    20.162    main_fsm/M_registers_q_reg[255]_i_206_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.279 r  main_fsm/M_registers_q_reg[255]_i_182/CO[3]
                         net (fo=1, routed)           0.000    20.279    main_fsm/M_registers_q_reg[255]_i_182_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.396 r  main_fsm/M_registers_q_reg[255]_i_151/CO[3]
                         net (fo=1, routed)           0.000    20.396    main_fsm/M_registers_q_reg[255]_i_151_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.553 r  main_fsm/M_registers_q_reg[255]_i_112/CO[1]
                         net (fo=26, routed)          0.564    21.116    main_fsm/M_multiply_a[10]
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.332    21.448 r  main_fsm/M_registers_q[255]_i_239/O
                         net (fo=1, routed)           0.000    21.448    main_fsm/M_registers_q[255]_i_239_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.998 r  main_fsm/M_registers_q_reg[255]_i_220/CO[3]
                         net (fo=1, routed)           0.000    21.998    main_fsm/M_registers_q_reg[255]_i_220_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.112 r  main_fsm/M_registers_q_reg[255]_i_201/CO[3]
                         net (fo=1, routed)           0.000    22.112    main_fsm/M_registers_q_reg[255]_i_201_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.226 r  main_fsm/M_registers_q_reg[255]_i_177/CO[3]
                         net (fo=1, routed)           0.000    22.226    main_fsm/M_registers_q_reg[255]_i_177_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.340 r  main_fsm/M_registers_q_reg[255]_i_148/CO[3]
                         net (fo=1, routed)           0.000    22.340    main_fsm/M_registers_q_reg[255]_i_148_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.497 r  main_fsm/M_registers_q_reg[255]_i_113/CO[1]
                         net (fo=28, routed)          0.717    23.214    main_fsm/M_multiply_a[9]
    SLICE_X5Y12          LUT3 (Prop_lut3_I1_O)        0.329    23.543 r  main_fsm/M_registers_q[255]_i_236/O
                         net (fo=1, routed)           0.000    23.543    main_fsm/M_registers_q[255]_i_236_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.093 r  main_fsm/M_registers_q_reg[255]_i_215/CO[3]
                         net (fo=1, routed)           0.000    24.093    main_fsm/M_registers_q_reg[255]_i_215_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.207 r  main_fsm/M_registers_q_reg[255]_i_196/CO[3]
                         net (fo=1, routed)           0.000    24.207    main_fsm/M_registers_q_reg[255]_i_196_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.321 r  main_fsm/M_registers_q_reg[255]_i_168/CO[3]
                         net (fo=1, routed)           0.000    24.321    main_fsm/M_registers_q_reg[255]_i_168_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.435 r  main_fsm/M_registers_q_reg[255]_i_145/CO[3]
                         net (fo=1, routed)           0.000    24.435    main_fsm/M_registers_q_reg[255]_i_145_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.592 r  main_fsm/M_registers_q_reg[255]_i_110/CO[1]
                         net (fo=28, routed)          0.860    25.452    main_fsm/M_multiply_a[8]
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.329    25.781 r  main_fsm/M_registers_q[244]_i_47/O
                         net (fo=1, routed)           0.000    25.781    main_fsm/M_registers_q[244]_i_47_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    26.161 r  main_fsm/M_registers_q_reg[244]_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.161    main_fsm/M_registers_q_reg[244]_i_41_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.278 r  main_fsm/M_registers_q_reg[255]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.278    main_fsm/M_registers_q_reg[255]_i_191_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.395 r  main_fsm/M_registers_q_reg[255]_i_163/CO[3]
                         net (fo=1, routed)           0.000    26.395    main_fsm/M_registers_q_reg[255]_i_163_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.512 r  main_fsm/M_registers_q_reg[255]_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.512    main_fsm/M_registers_q_reg[255]_i_137_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.669 r  main_fsm/M_registers_q_reg[255]_i_106/CO[1]
                         net (fo=33, routed)          0.738    27.407    main_fsm/M_multiply_a[7]
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.332    27.739 r  main_fsm/a0__972_carry_i_110/O
                         net (fo=1, routed)           0.000    27.739    main_fsm/a0__972_carry_i_110_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.289 r  main_fsm/a0__972_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    28.289    main_fsm/a0__972_carry_i_100_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  main_fsm/M_registers_q_reg[244]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.403    main_fsm/M_registers_q_reg[244]_i_36_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.517 r  main_fsm/M_registers_q_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    28.517    main_fsm/M_registers_q_reg[255]_i_162_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.631 r  main_fsm/M_registers_q_reg[255]_i_136/CO[3]
                         net (fo=1, routed)           0.000    28.631    main_fsm/M_registers_q_reg[255]_i_136_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.788 r  main_fsm/M_registers_q_reg[255]_i_98/CO[1]
                         net (fo=31, routed)          0.996    29.784    main_fsm/M_multiply_a[6]
    SLICE_X8Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.584 r  main_fsm/a0__972_carry_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.584    main_fsm/a0__972_carry_i_92_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.701 r  main_fsm/a0__972_carry_i_87/CO[3]
                         net (fo=1, routed)           0.000    30.701    main_fsm/a0__972_carry_i_87_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.818 r  main_fsm/M_registers_q_reg[244]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.818    main_fsm/M_registers_q_reg[244]_i_31_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.935 r  main_fsm/M_registers_q_reg[255]_i_140/CO[3]
                         net (fo=1, routed)           0.000    30.935    main_fsm/M_registers_q_reg[255]_i_140_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.092 r  main_fsm/M_registers_q_reg[255]_i_99/CO[1]
                         net (fo=37, routed)          0.752    31.844    main_fsm/M_multiply_a[5]
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.332    32.176 r  main_fsm/a0__972_carry_i_99/O
                         net (fo=1, routed)           0.000    32.176    main_fsm/a0__972_carry_i_99_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.726 r  main_fsm/a0__972_carry_i_78/CO[3]
                         net (fo=1, routed)           0.000    32.726    main_fsm/a0__972_carry_i_78_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.840 r  main_fsm/a0__972_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    32.840    main_fsm/a0__972_carry_i_73_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.954 r  main_fsm/a0__972_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    32.954    main_fsm/a0__972_carry_i_68_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.068 r  main_fsm/M_registers_q_reg[244]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.068    main_fsm/M_registers_q_reg[244]_i_28_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.225 r  main_fsm/M_registers_q_reg[255]_i_101/CO[1]
                         net (fo=36, routed)          1.103    34.328    main_fsm/M_multiply_a[4]
    SLICE_X1Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.113 r  main_fsm/a0__972_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.113    main_fsm/a0__972_carry_i_53_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.227 r  main_fsm/a0__972_carry_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.227    main_fsm/a0__972_carry_i_48_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.341 r  main_fsm/a0__972_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.341    main_fsm/a0__972_carry_i_43_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.455 r  main_fsm/a0__972_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.455    main_fsm/a0__972_carry_i_40_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.612 r  main_fsm/M_registers_q_reg[244]_i_26/CO[1]
                         net (fo=43, routed)          0.867    36.479    main_fsm/M_multiply_a[3]
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.329    36.808 r  main_fsm/a0__972_carry_i_46/O
                         net (fo=1, routed)           0.000    36.808    main_fsm/a0__972_carry_i_46_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.358 r  main_fsm/a0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.358    main_fsm/a0__972_carry_i_19_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.515 r  main_fsm/a0__972_carry_i_18/CO[1]
                         net (fo=37, routed)          0.677    38.192    main_fsm/M_multiply_a[2]
    SLICE_X1Y16          LUT3 (Prop_lut3_I1_O)        0.329    38.521 r  main_fsm/a0__972_carry_i_30/O
                         net (fo=1, routed)           0.000    38.521    main_fsm/a0__972_carry_i_30_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.071 r  main_fsm/a0__972_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.071    main_fsm/a0__972_carry_i_12_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.185 r  main_fsm/a0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.185    main_fsm/a0__972_carry__0_i_6_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.299 r  main_fsm/a0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.299    main_fsm/a0__972_carry__1_i_6_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.413 r  main_fsm/a0__972_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.413    main_fsm/a0__972_carry_i_9_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.570 r  main_fsm/a0__972_carry_i_8/CO[1]
                         net (fo=40, routed)          0.619    40.189    main_fsm/M_multiply_a[1]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.329    40.518 r  main_fsm/a0__972_carry_i_16/O
                         net (fo=1, routed)           0.000    40.518    main_fsm/a0__972_carry_i_16_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.051 r  main_fsm/a0__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.051    main_fsm/a0__972_carry_i_2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.168 r  main_fsm/a0__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.168    main_fsm/a0__972_carry__0_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.285 r  main_fsm/a0__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.285    main_fsm/a0__972_carry__1_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.402 r  main_fsm/a0__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.402    main_fsm/a0__972_carry__2_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.559 r  main_fsm/a0__972_carry_i_1/CO[1]
                         net (fo=55, routed)          0.730    42.289    main_fsm/M_multiply_a[0]
    SLICE_X3Y21          LUT3 (Prop_lut3_I1_O)        0.332    42.621 r  main_fsm/a0__972_carry_i_7/O
                         net (fo=1, routed)           0.000    42.621    alu/mod/a0__972_carry__0_1[0]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.153 r  alu/mod/a0__972_carry/CO[3]
                         net (fo=1, routed)           0.000    43.153    alu/mod/a0__972_carry_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.267 r  alu/mod/a0__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.267    alu/mod/a0__972_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.381 r  alu/mod/a0__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.381    alu/mod/a0__972_carry__1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.495 r  alu/mod/a0__972_carry__2/CO[3]
                         net (fo=1, routed)           0.009    43.504    alu/mod/a0__972_carry__2_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.775 r  alu/mod/a0__972_carry__3/CO[0]
                         net (fo=39, routed)          0.564    44.339    main_fsm/M_registers_q[254]_i_35_0[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.373    44.712 r  main_fsm/M_registers_q[245]_i_38/O
                         net (fo=4, routed)           0.478    45.190    main_fsm/alu/mod/multiply/adder_gen_0[0].adder/p_24_out
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.124    45.314 r  main_fsm/M_registers_q[248]_i_49/O
                         net (fo=4, routed)           0.640    45.955    main_fsm/alu/mod/multiply/adder_gen_0[0].adder/p_20_out
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124    46.079 r  main_fsm/M_registers_q[248]_i_33/O
                         net (fo=2, routed)           0.826    46.904    main_fsm/alu/mod/multiply/M_adder_a[134]
    SLICE_X5Y24          LUT5 (Prop_lut5_I1_O)        0.124    47.028 r  main_fsm/M_registers_q[249]_i_36/O
                         net (fo=2, routed)           0.701    47.729    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_16_out
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.124    47.853 r  main_fsm/M_registers_q[253]_i_56/O
                         net (fo=2, routed)           0.820    48.673    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_12_out
    SLICE_X2Y29          LUT5 (Prop_lut5_I2_O)        0.124    48.797 r  main_fsm/M_registers_q[253]_i_31/O
                         net (fo=2, routed)           0.608    49.405    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_8_out
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.124    49.529 r  main_fsm/M_registers_q[253]_i_11/O
                         net (fo=5, routed)           0.633    50.162    main_fsm/alu/mod/multiply/M_adder_a[205]
    SLICE_X0Y28          LUT3 (Prop_lut3_I1_O)        0.124    50.286 r  main_fsm/M_registers_q[254]_i_10/O
                         net (fo=3, routed)           0.604    50.890    main_fsm/alu/mod/multiply/M_adder_a[237]
    SLICE_X3Y29          LUT5 (Prop_lut5_I1_O)        0.124    51.014 r  main_fsm/M_registers_q[255]_i_25/O
                         net (fo=1, routed)           0.303    51.318    main_fsm/M_registers_q[255]_i_25_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.124    51.442 r  main_fsm/M_registers_q[255]_i_8/O
                         net (fo=1, routed)           0.594    52.036    main_fsm/M_registers_q[255]_i_8_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    52.160 r  main_fsm/M_registers_q[255]_i_2_comp/O
                         net (fo=16, routed)          0.460    52.620    regfile/D[15]
    SLICE_X0Y30          FDRE                                         r  regfile/M_registers_q_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.508    14.913    regfile/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  regfile/M_registers_q_reg[127]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)       -0.067    15.070    regfile/M_registers_q_reg[127]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -52.620    
  -------------------------------------------------------------------
                         slack                                -37.550    

Slack (VIOLATED) :        -37.548ns  (required time - arrival time)
  Source:                 main_fsm/FSM_onehot_M_state_q_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_registers_q_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        47.485ns  (logic 23.836ns (50.197%)  route 23.649ns (49.803%))
  Logic Levels:           106  (CARRY4=76 LUT3=13 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.567     5.151    main_fsm/clk_IBUF_BUFG
    SLICE_X11Y10         FDRE                                         r  main_fsm/FSM_onehot_M_state_q_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  main_fsm/FSM_onehot_M_state_q_reg[15]_replica/Q
                         net (fo=18, routed)          0.934     6.541    main_fsm/FSM_onehot_M_state_q_reg_n_0_[15]_repN
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.665 r  main_fsm/FSM_onehot_M_state_q[19]_i_3/O
                         net (fo=23, routed)          0.655     7.321    main_fsm/FSM_onehot_M_state_q[19]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  main_fsm/s0_i_52_comp/O
                         net (fo=26, routed)          0.772     8.217    main_fsm/s0_i_52_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.341 f  main_fsm/a0_carry__0_i_28/O
                         net (fo=11, routed)          0.797     9.138    regfile/M_registers_q[249]_i_14_0
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.124     9.262 f  regfile/a0_carry__0_i_22/O
                         net (fo=1, routed)           0.389     9.652    regfile/a0_carry__0_i_22_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I4_O)        0.124     9.776 r  regfile/a0_carry__0_i_9/O
                         net (fo=23, routed)          0.324    10.100    main_fsm/M_registers_q[252]_i_79_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124    10.224 r  main_fsm/a0_carry__0_i_1__2/O
                         net (fo=1, routed)           0.780    11.004    alu/mod/s0__1_i_52[3]
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.389 r  alu/mod/a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.389    alu/mod/a0_carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.503 r  alu/mod/a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.503    alu/mod/a0_carry__1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.617 r  alu/mod/a0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.617    main_fsm/CO[0]
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.888 r  main_fsm/s0__2_i_1/CO[0]
                         net (fo=20, routed)          0.833    12.721    main_fsm/M_multiply_a[14]
    SLICE_X4Y7           LUT3 (Prop_lut3_I1_O)        0.373    13.094 r  main_fsm/s0__1_i_63/O
                         net (fo=1, routed)           0.000    13.094    main_fsm/s0__1_i_63_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.644 r  main_fsm/s0__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    13.644    main_fsm/s0__1_i_46_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.758 r  main_fsm/s0__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.758    main_fsm/s0__1_i_31_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.872 r  main_fsm/s0__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.872    main_fsm/s0__1_i_16_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.986 r  main_fsm/s0__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.986    main_fsm/s0__1_i_7_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.143 r  main_fsm/s0__2_i_2/CO[1]
                         net (fo=21, routed)          0.978    15.121    main_fsm/M_multiply_a[13]
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.329    15.450 r  main_fsm/s0__1_i_60/O
                         net (fo=1, routed)           0.000    15.450    main_fsm/s0__1_i_60_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.000 r  main_fsm/s0__1_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.000    main_fsm/s0__1_i_41_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.114 r  main_fsm/s0__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.114    main_fsm/s0__1_i_26_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.228 r  main_fsm/s0__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.228    main_fsm/s0__1_i_11_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.342 r  main_fsm/s0__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.342    main_fsm/s0__1_i_4_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.499 r  main_fsm/s0__1_i_2/CO[1]
                         net (fo=24, routed)          0.556    17.056    main_fsm/M_multiply_a[12]
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.329    17.385 r  main_fsm/s0__1_i_57/O
                         net (fo=1, routed)           0.000    17.385    main_fsm/s0__1_i_57_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.935 r  main_fsm/s0__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.935    main_fsm/s0__1_i_40_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  main_fsm/s0__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.049    main_fsm/s0__1_i_25_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  main_fsm/s0__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.163    main_fsm/s0__1_i_10_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.277 r  main_fsm/s0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.277    main_fsm/s0__1_i_3_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.434 r  main_fsm/s0__1_i_1/CO[1]
                         net (fo=25, routed)          0.749    19.183    main_fsm/M_multiply_a[11]
    SLICE_X2Y12          LUT3 (Prop_lut3_I1_O)        0.329    19.512 r  main_fsm/M_registers_q[255]_i_242/O
                         net (fo=1, routed)           0.000    19.512    main_fsm/M_registers_q[255]_i_242_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.045 r  main_fsm/M_registers_q_reg[255]_i_225/CO[3]
                         net (fo=1, routed)           0.000    20.045    main_fsm/M_registers_q_reg[255]_i_225_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.162 r  main_fsm/M_registers_q_reg[255]_i_206/CO[3]
                         net (fo=1, routed)           0.000    20.162    main_fsm/M_registers_q_reg[255]_i_206_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.279 r  main_fsm/M_registers_q_reg[255]_i_182/CO[3]
                         net (fo=1, routed)           0.000    20.279    main_fsm/M_registers_q_reg[255]_i_182_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.396 r  main_fsm/M_registers_q_reg[255]_i_151/CO[3]
                         net (fo=1, routed)           0.000    20.396    main_fsm/M_registers_q_reg[255]_i_151_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.553 r  main_fsm/M_registers_q_reg[255]_i_112/CO[1]
                         net (fo=26, routed)          0.564    21.116    main_fsm/M_multiply_a[10]
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.332    21.448 r  main_fsm/M_registers_q[255]_i_239/O
                         net (fo=1, routed)           0.000    21.448    main_fsm/M_registers_q[255]_i_239_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.998 r  main_fsm/M_registers_q_reg[255]_i_220/CO[3]
                         net (fo=1, routed)           0.000    21.998    main_fsm/M_registers_q_reg[255]_i_220_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.112 r  main_fsm/M_registers_q_reg[255]_i_201/CO[3]
                         net (fo=1, routed)           0.000    22.112    main_fsm/M_registers_q_reg[255]_i_201_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.226 r  main_fsm/M_registers_q_reg[255]_i_177/CO[3]
                         net (fo=1, routed)           0.000    22.226    main_fsm/M_registers_q_reg[255]_i_177_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.340 r  main_fsm/M_registers_q_reg[255]_i_148/CO[3]
                         net (fo=1, routed)           0.000    22.340    main_fsm/M_registers_q_reg[255]_i_148_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.497 r  main_fsm/M_registers_q_reg[255]_i_113/CO[1]
                         net (fo=28, routed)          0.717    23.214    main_fsm/M_multiply_a[9]
    SLICE_X5Y12          LUT3 (Prop_lut3_I1_O)        0.329    23.543 r  main_fsm/M_registers_q[255]_i_236/O
                         net (fo=1, routed)           0.000    23.543    main_fsm/M_registers_q[255]_i_236_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.093 r  main_fsm/M_registers_q_reg[255]_i_215/CO[3]
                         net (fo=1, routed)           0.000    24.093    main_fsm/M_registers_q_reg[255]_i_215_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.207 r  main_fsm/M_registers_q_reg[255]_i_196/CO[3]
                         net (fo=1, routed)           0.000    24.207    main_fsm/M_registers_q_reg[255]_i_196_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.321 r  main_fsm/M_registers_q_reg[255]_i_168/CO[3]
                         net (fo=1, routed)           0.000    24.321    main_fsm/M_registers_q_reg[255]_i_168_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.435 r  main_fsm/M_registers_q_reg[255]_i_145/CO[3]
                         net (fo=1, routed)           0.000    24.435    main_fsm/M_registers_q_reg[255]_i_145_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.592 r  main_fsm/M_registers_q_reg[255]_i_110/CO[1]
                         net (fo=28, routed)          0.860    25.452    main_fsm/M_multiply_a[8]
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.329    25.781 r  main_fsm/M_registers_q[244]_i_47/O
                         net (fo=1, routed)           0.000    25.781    main_fsm/M_registers_q[244]_i_47_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    26.161 r  main_fsm/M_registers_q_reg[244]_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.161    main_fsm/M_registers_q_reg[244]_i_41_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.278 r  main_fsm/M_registers_q_reg[255]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.278    main_fsm/M_registers_q_reg[255]_i_191_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.395 r  main_fsm/M_registers_q_reg[255]_i_163/CO[3]
                         net (fo=1, routed)           0.000    26.395    main_fsm/M_registers_q_reg[255]_i_163_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.512 r  main_fsm/M_registers_q_reg[255]_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.512    main_fsm/M_registers_q_reg[255]_i_137_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.669 r  main_fsm/M_registers_q_reg[255]_i_106/CO[1]
                         net (fo=33, routed)          0.738    27.407    main_fsm/M_multiply_a[7]
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.332    27.739 r  main_fsm/a0__972_carry_i_110/O
                         net (fo=1, routed)           0.000    27.739    main_fsm/a0__972_carry_i_110_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.289 r  main_fsm/a0__972_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    28.289    main_fsm/a0__972_carry_i_100_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  main_fsm/M_registers_q_reg[244]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.403    main_fsm/M_registers_q_reg[244]_i_36_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.517 r  main_fsm/M_registers_q_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    28.517    main_fsm/M_registers_q_reg[255]_i_162_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.631 r  main_fsm/M_registers_q_reg[255]_i_136/CO[3]
                         net (fo=1, routed)           0.000    28.631    main_fsm/M_registers_q_reg[255]_i_136_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.788 r  main_fsm/M_registers_q_reg[255]_i_98/CO[1]
                         net (fo=31, routed)          0.996    29.784    main_fsm/M_multiply_a[6]
    SLICE_X8Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.584 r  main_fsm/a0__972_carry_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.584    main_fsm/a0__972_carry_i_92_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.701 r  main_fsm/a0__972_carry_i_87/CO[3]
                         net (fo=1, routed)           0.000    30.701    main_fsm/a0__972_carry_i_87_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.818 r  main_fsm/M_registers_q_reg[244]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.818    main_fsm/M_registers_q_reg[244]_i_31_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.935 r  main_fsm/M_registers_q_reg[255]_i_140/CO[3]
                         net (fo=1, routed)           0.000    30.935    main_fsm/M_registers_q_reg[255]_i_140_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.092 r  main_fsm/M_registers_q_reg[255]_i_99/CO[1]
                         net (fo=37, routed)          0.752    31.844    main_fsm/M_multiply_a[5]
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.332    32.176 r  main_fsm/a0__972_carry_i_99/O
                         net (fo=1, routed)           0.000    32.176    main_fsm/a0__972_carry_i_99_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.726 r  main_fsm/a0__972_carry_i_78/CO[3]
                         net (fo=1, routed)           0.000    32.726    main_fsm/a0__972_carry_i_78_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.840 r  main_fsm/a0__972_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    32.840    main_fsm/a0__972_carry_i_73_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.954 r  main_fsm/a0__972_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    32.954    main_fsm/a0__972_carry_i_68_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.068 r  main_fsm/M_registers_q_reg[244]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.068    main_fsm/M_registers_q_reg[244]_i_28_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.225 r  main_fsm/M_registers_q_reg[255]_i_101/CO[1]
                         net (fo=36, routed)          1.103    34.328    main_fsm/M_multiply_a[4]
    SLICE_X1Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.113 r  main_fsm/a0__972_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.113    main_fsm/a0__972_carry_i_53_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.227 r  main_fsm/a0__972_carry_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.227    main_fsm/a0__972_carry_i_48_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.341 r  main_fsm/a0__972_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.341    main_fsm/a0__972_carry_i_43_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.455 r  main_fsm/a0__972_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.455    main_fsm/a0__972_carry_i_40_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.612 r  main_fsm/M_registers_q_reg[244]_i_26/CO[1]
                         net (fo=43, routed)          0.867    36.479    main_fsm/M_multiply_a[3]
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.329    36.808 r  main_fsm/a0__972_carry_i_46/O
                         net (fo=1, routed)           0.000    36.808    main_fsm/a0__972_carry_i_46_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.358 r  main_fsm/a0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.358    main_fsm/a0__972_carry_i_19_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.515 r  main_fsm/a0__972_carry_i_18/CO[1]
                         net (fo=37, routed)          0.677    38.192    main_fsm/M_multiply_a[2]
    SLICE_X1Y16          LUT3 (Prop_lut3_I1_O)        0.329    38.521 r  main_fsm/a0__972_carry_i_30/O
                         net (fo=1, routed)           0.000    38.521    main_fsm/a0__972_carry_i_30_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.071 r  main_fsm/a0__972_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.071    main_fsm/a0__972_carry_i_12_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.185 r  main_fsm/a0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.185    main_fsm/a0__972_carry__0_i_6_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.299 r  main_fsm/a0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.299    main_fsm/a0__972_carry__1_i_6_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.413 r  main_fsm/a0__972_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.413    main_fsm/a0__972_carry_i_9_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.570 r  main_fsm/a0__972_carry_i_8/CO[1]
                         net (fo=40, routed)          0.619    40.189    main_fsm/M_multiply_a[1]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.329    40.518 r  main_fsm/a0__972_carry_i_16/O
                         net (fo=1, routed)           0.000    40.518    main_fsm/a0__972_carry_i_16_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.051 r  main_fsm/a0__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.051    main_fsm/a0__972_carry_i_2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.168 r  main_fsm/a0__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.168    main_fsm/a0__972_carry__0_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.285 r  main_fsm/a0__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.285    main_fsm/a0__972_carry__1_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.402 r  main_fsm/a0__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.402    main_fsm/a0__972_carry__2_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.559 r  main_fsm/a0__972_carry_i_1/CO[1]
                         net (fo=55, routed)          0.730    42.289    main_fsm/M_multiply_a[0]
    SLICE_X3Y21          LUT3 (Prop_lut3_I1_O)        0.332    42.621 r  main_fsm/a0__972_carry_i_7/O
                         net (fo=1, routed)           0.000    42.621    alu/mod/a0__972_carry__0_1[0]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.153 r  alu/mod/a0__972_carry/CO[3]
                         net (fo=1, routed)           0.000    43.153    alu/mod/a0__972_carry_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.267 r  alu/mod/a0__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.267    alu/mod/a0__972_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.381 r  alu/mod/a0__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.381    alu/mod/a0__972_carry__1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.495 r  alu/mod/a0__972_carry__2/CO[3]
                         net (fo=1, routed)           0.009    43.504    alu/mod/a0__972_carry__2_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.775 r  alu/mod/a0__972_carry__3/CO[0]
                         net (fo=39, routed)          0.564    44.339    main_fsm/M_registers_q[254]_i_35_0[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.373    44.712 r  main_fsm/M_registers_q[245]_i_38/O
                         net (fo=4, routed)           0.478    45.190    main_fsm/alu/mod/multiply/adder_gen_0[0].adder/p_24_out
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.124    45.314 r  main_fsm/M_registers_q[248]_i_49/O
                         net (fo=4, routed)           0.640    45.955    main_fsm/alu/mod/multiply/adder_gen_0[0].adder/p_20_out
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124    46.079 r  main_fsm/M_registers_q[248]_i_33/O
                         net (fo=2, routed)           0.826    46.904    main_fsm/alu/mod/multiply/M_adder_a[134]
    SLICE_X5Y24          LUT5 (Prop_lut5_I1_O)        0.124    47.028 r  main_fsm/M_registers_q[249]_i_36/O
                         net (fo=2, routed)           0.701    47.729    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_16_out
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.124    47.853 r  main_fsm/M_registers_q[253]_i_56/O
                         net (fo=2, routed)           0.820    48.673    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_12_out
    SLICE_X2Y29          LUT5 (Prop_lut5_I2_O)        0.124    48.797 r  main_fsm/M_registers_q[253]_i_31/O
                         net (fo=2, routed)           0.608    49.405    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_8_out
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.124    49.529 r  main_fsm/M_registers_q[253]_i_11/O
                         net (fo=5, routed)           0.633    50.162    main_fsm/alu/mod/multiply/M_adder_a[205]
    SLICE_X0Y28          LUT3 (Prop_lut3_I1_O)        0.124    50.286 r  main_fsm/M_registers_q[254]_i_10/O
                         net (fo=3, routed)           0.604    50.890    main_fsm/alu/mod/multiply/M_adder_a[237]
    SLICE_X3Y29          LUT5 (Prop_lut5_I1_O)        0.124    51.014 r  main_fsm/M_registers_q[255]_i_25/O
                         net (fo=1, routed)           0.303    51.318    main_fsm/M_registers_q[255]_i_25_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.124    51.442 r  main_fsm/M_registers_q[255]_i_8/O
                         net (fo=1, routed)           0.594    52.036    main_fsm/M_registers_q[255]_i_8_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    52.160 r  main_fsm/M_registers_q[255]_i_2_comp/O
                         net (fo=16, routed)          0.477    52.636    regfile/D[15]
    SLICE_X5Y30          FDRE                                         r  regfile/M_registers_q_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.506    14.911    regfile/clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  regfile/M_registers_q_reg[159]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)       -0.047    15.088    regfile/M_registers_q_reg[159]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -52.636    
  -------------------------------------------------------------------
                         slack                                -37.548    

Slack (VIOLATED) :        -37.548ns  (required time - arrival time)
  Source:                 main_fsm/FSM_onehot_M_state_q_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_registers_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        47.472ns  (logic 23.836ns (50.211%)  route 23.636ns (49.789%))
  Logic Levels:           106  (CARRY4=76 LUT3=13 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.567     5.151    main_fsm/clk_IBUF_BUFG
    SLICE_X11Y10         FDRE                                         r  main_fsm/FSM_onehot_M_state_q_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  main_fsm/FSM_onehot_M_state_q_reg[15]_replica/Q
                         net (fo=18, routed)          0.934     6.541    main_fsm/FSM_onehot_M_state_q_reg_n_0_[15]_repN
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.665 r  main_fsm/FSM_onehot_M_state_q[19]_i_3/O
                         net (fo=23, routed)          0.655     7.321    main_fsm/FSM_onehot_M_state_q[19]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  main_fsm/s0_i_52_comp/O
                         net (fo=26, routed)          0.772     8.217    main_fsm/s0_i_52_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.341 f  main_fsm/a0_carry__0_i_28/O
                         net (fo=11, routed)          0.797     9.138    regfile/M_registers_q[249]_i_14_0
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.124     9.262 f  regfile/a0_carry__0_i_22/O
                         net (fo=1, routed)           0.389     9.652    regfile/a0_carry__0_i_22_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I4_O)        0.124     9.776 r  regfile/a0_carry__0_i_9/O
                         net (fo=23, routed)          0.324    10.100    main_fsm/M_registers_q[252]_i_79_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124    10.224 r  main_fsm/a0_carry__0_i_1__2/O
                         net (fo=1, routed)           0.780    11.004    alu/mod/s0__1_i_52[3]
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.389 r  alu/mod/a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.389    alu/mod/a0_carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.503 r  alu/mod/a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.503    alu/mod/a0_carry__1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.617 r  alu/mod/a0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.617    main_fsm/CO[0]
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.888 r  main_fsm/s0__2_i_1/CO[0]
                         net (fo=20, routed)          0.833    12.721    main_fsm/M_multiply_a[14]
    SLICE_X4Y7           LUT3 (Prop_lut3_I1_O)        0.373    13.094 r  main_fsm/s0__1_i_63/O
                         net (fo=1, routed)           0.000    13.094    main_fsm/s0__1_i_63_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.644 r  main_fsm/s0__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    13.644    main_fsm/s0__1_i_46_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.758 r  main_fsm/s0__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.758    main_fsm/s0__1_i_31_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.872 r  main_fsm/s0__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.872    main_fsm/s0__1_i_16_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.986 r  main_fsm/s0__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.986    main_fsm/s0__1_i_7_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.143 r  main_fsm/s0__2_i_2/CO[1]
                         net (fo=21, routed)          0.978    15.121    main_fsm/M_multiply_a[13]
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.329    15.450 r  main_fsm/s0__1_i_60/O
                         net (fo=1, routed)           0.000    15.450    main_fsm/s0__1_i_60_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.000 r  main_fsm/s0__1_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.000    main_fsm/s0__1_i_41_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.114 r  main_fsm/s0__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.114    main_fsm/s0__1_i_26_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.228 r  main_fsm/s0__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.228    main_fsm/s0__1_i_11_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.342 r  main_fsm/s0__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.342    main_fsm/s0__1_i_4_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.499 r  main_fsm/s0__1_i_2/CO[1]
                         net (fo=24, routed)          0.556    17.056    main_fsm/M_multiply_a[12]
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.329    17.385 r  main_fsm/s0__1_i_57/O
                         net (fo=1, routed)           0.000    17.385    main_fsm/s0__1_i_57_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.935 r  main_fsm/s0__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.935    main_fsm/s0__1_i_40_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  main_fsm/s0__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.049    main_fsm/s0__1_i_25_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  main_fsm/s0__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.163    main_fsm/s0__1_i_10_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.277 r  main_fsm/s0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.277    main_fsm/s0__1_i_3_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.434 r  main_fsm/s0__1_i_1/CO[1]
                         net (fo=25, routed)          0.749    19.183    main_fsm/M_multiply_a[11]
    SLICE_X2Y12          LUT3 (Prop_lut3_I1_O)        0.329    19.512 r  main_fsm/M_registers_q[255]_i_242/O
                         net (fo=1, routed)           0.000    19.512    main_fsm/M_registers_q[255]_i_242_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.045 r  main_fsm/M_registers_q_reg[255]_i_225/CO[3]
                         net (fo=1, routed)           0.000    20.045    main_fsm/M_registers_q_reg[255]_i_225_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.162 r  main_fsm/M_registers_q_reg[255]_i_206/CO[3]
                         net (fo=1, routed)           0.000    20.162    main_fsm/M_registers_q_reg[255]_i_206_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.279 r  main_fsm/M_registers_q_reg[255]_i_182/CO[3]
                         net (fo=1, routed)           0.000    20.279    main_fsm/M_registers_q_reg[255]_i_182_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.396 r  main_fsm/M_registers_q_reg[255]_i_151/CO[3]
                         net (fo=1, routed)           0.000    20.396    main_fsm/M_registers_q_reg[255]_i_151_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.553 r  main_fsm/M_registers_q_reg[255]_i_112/CO[1]
                         net (fo=26, routed)          0.564    21.116    main_fsm/M_multiply_a[10]
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.332    21.448 r  main_fsm/M_registers_q[255]_i_239/O
                         net (fo=1, routed)           0.000    21.448    main_fsm/M_registers_q[255]_i_239_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.998 r  main_fsm/M_registers_q_reg[255]_i_220/CO[3]
                         net (fo=1, routed)           0.000    21.998    main_fsm/M_registers_q_reg[255]_i_220_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.112 r  main_fsm/M_registers_q_reg[255]_i_201/CO[3]
                         net (fo=1, routed)           0.000    22.112    main_fsm/M_registers_q_reg[255]_i_201_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.226 r  main_fsm/M_registers_q_reg[255]_i_177/CO[3]
                         net (fo=1, routed)           0.000    22.226    main_fsm/M_registers_q_reg[255]_i_177_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.340 r  main_fsm/M_registers_q_reg[255]_i_148/CO[3]
                         net (fo=1, routed)           0.000    22.340    main_fsm/M_registers_q_reg[255]_i_148_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.497 r  main_fsm/M_registers_q_reg[255]_i_113/CO[1]
                         net (fo=28, routed)          0.717    23.214    main_fsm/M_multiply_a[9]
    SLICE_X5Y12          LUT3 (Prop_lut3_I1_O)        0.329    23.543 r  main_fsm/M_registers_q[255]_i_236/O
                         net (fo=1, routed)           0.000    23.543    main_fsm/M_registers_q[255]_i_236_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.093 r  main_fsm/M_registers_q_reg[255]_i_215/CO[3]
                         net (fo=1, routed)           0.000    24.093    main_fsm/M_registers_q_reg[255]_i_215_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.207 r  main_fsm/M_registers_q_reg[255]_i_196/CO[3]
                         net (fo=1, routed)           0.000    24.207    main_fsm/M_registers_q_reg[255]_i_196_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.321 r  main_fsm/M_registers_q_reg[255]_i_168/CO[3]
                         net (fo=1, routed)           0.000    24.321    main_fsm/M_registers_q_reg[255]_i_168_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.435 r  main_fsm/M_registers_q_reg[255]_i_145/CO[3]
                         net (fo=1, routed)           0.000    24.435    main_fsm/M_registers_q_reg[255]_i_145_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.592 r  main_fsm/M_registers_q_reg[255]_i_110/CO[1]
                         net (fo=28, routed)          0.860    25.452    main_fsm/M_multiply_a[8]
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.329    25.781 r  main_fsm/M_registers_q[244]_i_47/O
                         net (fo=1, routed)           0.000    25.781    main_fsm/M_registers_q[244]_i_47_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    26.161 r  main_fsm/M_registers_q_reg[244]_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.161    main_fsm/M_registers_q_reg[244]_i_41_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.278 r  main_fsm/M_registers_q_reg[255]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.278    main_fsm/M_registers_q_reg[255]_i_191_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.395 r  main_fsm/M_registers_q_reg[255]_i_163/CO[3]
                         net (fo=1, routed)           0.000    26.395    main_fsm/M_registers_q_reg[255]_i_163_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.512 r  main_fsm/M_registers_q_reg[255]_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.512    main_fsm/M_registers_q_reg[255]_i_137_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.669 r  main_fsm/M_registers_q_reg[255]_i_106/CO[1]
                         net (fo=33, routed)          0.738    27.407    main_fsm/M_multiply_a[7]
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.332    27.739 r  main_fsm/a0__972_carry_i_110/O
                         net (fo=1, routed)           0.000    27.739    main_fsm/a0__972_carry_i_110_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.289 r  main_fsm/a0__972_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    28.289    main_fsm/a0__972_carry_i_100_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  main_fsm/M_registers_q_reg[244]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.403    main_fsm/M_registers_q_reg[244]_i_36_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.517 r  main_fsm/M_registers_q_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    28.517    main_fsm/M_registers_q_reg[255]_i_162_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.631 r  main_fsm/M_registers_q_reg[255]_i_136/CO[3]
                         net (fo=1, routed)           0.000    28.631    main_fsm/M_registers_q_reg[255]_i_136_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.788 r  main_fsm/M_registers_q_reg[255]_i_98/CO[1]
                         net (fo=31, routed)          0.996    29.784    main_fsm/M_multiply_a[6]
    SLICE_X8Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.584 r  main_fsm/a0__972_carry_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.584    main_fsm/a0__972_carry_i_92_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.701 r  main_fsm/a0__972_carry_i_87/CO[3]
                         net (fo=1, routed)           0.000    30.701    main_fsm/a0__972_carry_i_87_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.818 r  main_fsm/M_registers_q_reg[244]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.818    main_fsm/M_registers_q_reg[244]_i_31_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.935 r  main_fsm/M_registers_q_reg[255]_i_140/CO[3]
                         net (fo=1, routed)           0.000    30.935    main_fsm/M_registers_q_reg[255]_i_140_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.092 r  main_fsm/M_registers_q_reg[255]_i_99/CO[1]
                         net (fo=37, routed)          0.752    31.844    main_fsm/M_multiply_a[5]
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.332    32.176 r  main_fsm/a0__972_carry_i_99/O
                         net (fo=1, routed)           0.000    32.176    main_fsm/a0__972_carry_i_99_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.726 r  main_fsm/a0__972_carry_i_78/CO[3]
                         net (fo=1, routed)           0.000    32.726    main_fsm/a0__972_carry_i_78_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.840 r  main_fsm/a0__972_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    32.840    main_fsm/a0__972_carry_i_73_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.954 r  main_fsm/a0__972_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    32.954    main_fsm/a0__972_carry_i_68_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.068 r  main_fsm/M_registers_q_reg[244]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.068    main_fsm/M_registers_q_reg[244]_i_28_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.225 r  main_fsm/M_registers_q_reg[255]_i_101/CO[1]
                         net (fo=36, routed)          1.103    34.328    main_fsm/M_multiply_a[4]
    SLICE_X1Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.113 r  main_fsm/a0__972_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.113    main_fsm/a0__972_carry_i_53_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.227 r  main_fsm/a0__972_carry_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.227    main_fsm/a0__972_carry_i_48_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.341 r  main_fsm/a0__972_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.341    main_fsm/a0__972_carry_i_43_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.455 r  main_fsm/a0__972_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.455    main_fsm/a0__972_carry_i_40_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.612 r  main_fsm/M_registers_q_reg[244]_i_26/CO[1]
                         net (fo=43, routed)          0.867    36.479    main_fsm/M_multiply_a[3]
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.329    36.808 r  main_fsm/a0__972_carry_i_46/O
                         net (fo=1, routed)           0.000    36.808    main_fsm/a0__972_carry_i_46_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.358 r  main_fsm/a0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.358    main_fsm/a0__972_carry_i_19_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.515 r  main_fsm/a0__972_carry_i_18/CO[1]
                         net (fo=37, routed)          0.677    38.192    main_fsm/M_multiply_a[2]
    SLICE_X1Y16          LUT3 (Prop_lut3_I1_O)        0.329    38.521 r  main_fsm/a0__972_carry_i_30/O
                         net (fo=1, routed)           0.000    38.521    main_fsm/a0__972_carry_i_30_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.071 r  main_fsm/a0__972_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.071    main_fsm/a0__972_carry_i_12_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.185 r  main_fsm/a0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.185    main_fsm/a0__972_carry__0_i_6_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.299 r  main_fsm/a0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.299    main_fsm/a0__972_carry__1_i_6_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.413 r  main_fsm/a0__972_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.413    main_fsm/a0__972_carry_i_9_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.570 r  main_fsm/a0__972_carry_i_8/CO[1]
                         net (fo=40, routed)          0.619    40.189    main_fsm/M_multiply_a[1]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.329    40.518 r  main_fsm/a0__972_carry_i_16/O
                         net (fo=1, routed)           0.000    40.518    main_fsm/a0__972_carry_i_16_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.051 r  main_fsm/a0__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.051    main_fsm/a0__972_carry_i_2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.168 r  main_fsm/a0__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.168    main_fsm/a0__972_carry__0_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.285 r  main_fsm/a0__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.285    main_fsm/a0__972_carry__1_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.402 r  main_fsm/a0__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.402    main_fsm/a0__972_carry__2_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.559 r  main_fsm/a0__972_carry_i_1/CO[1]
                         net (fo=55, routed)          0.730    42.289    main_fsm/M_multiply_a[0]
    SLICE_X3Y21          LUT3 (Prop_lut3_I1_O)        0.332    42.621 r  main_fsm/a0__972_carry_i_7/O
                         net (fo=1, routed)           0.000    42.621    alu/mod/a0__972_carry__0_1[0]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.153 r  alu/mod/a0__972_carry/CO[3]
                         net (fo=1, routed)           0.000    43.153    alu/mod/a0__972_carry_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.267 r  alu/mod/a0__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.267    alu/mod/a0__972_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.381 r  alu/mod/a0__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.381    alu/mod/a0__972_carry__1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.495 r  alu/mod/a0__972_carry__2/CO[3]
                         net (fo=1, routed)           0.009    43.504    alu/mod/a0__972_carry__2_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.775 r  alu/mod/a0__972_carry__3/CO[0]
                         net (fo=39, routed)          0.564    44.339    main_fsm/M_registers_q[254]_i_35_0[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.373    44.712 r  main_fsm/M_registers_q[245]_i_38/O
                         net (fo=4, routed)           0.478    45.190    main_fsm/alu/mod/multiply/adder_gen_0[0].adder/p_24_out
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.124    45.314 r  main_fsm/M_registers_q[248]_i_49/O
                         net (fo=4, routed)           0.640    45.955    main_fsm/alu/mod/multiply/adder_gen_0[0].adder/p_20_out
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124    46.079 r  main_fsm/M_registers_q[248]_i_33/O
                         net (fo=2, routed)           0.826    46.904    main_fsm/alu/mod/multiply/M_adder_a[134]
    SLICE_X5Y24          LUT5 (Prop_lut5_I1_O)        0.124    47.028 r  main_fsm/M_registers_q[249]_i_36/O
                         net (fo=2, routed)           0.701    47.729    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_16_out
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.124    47.853 r  main_fsm/M_registers_q[253]_i_56/O
                         net (fo=2, routed)           0.820    48.673    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_12_out
    SLICE_X2Y29          LUT5 (Prop_lut5_I2_O)        0.124    48.797 r  main_fsm/M_registers_q[253]_i_31/O
                         net (fo=2, routed)           0.608    49.405    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_8_out
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.124    49.529 r  main_fsm/M_registers_q[253]_i_11/O
                         net (fo=5, routed)           0.633    50.162    main_fsm/alu/mod/multiply/M_adder_a[205]
    SLICE_X0Y28          LUT3 (Prop_lut3_I1_O)        0.124    50.286 r  main_fsm/M_registers_q[254]_i_10/O
                         net (fo=3, routed)           0.604    50.890    main_fsm/alu/mod/multiply/M_adder_a[237]
    SLICE_X3Y29          LUT5 (Prop_lut5_I1_O)        0.124    51.014 r  main_fsm/M_registers_q[255]_i_25/O
                         net (fo=1, routed)           0.303    51.318    main_fsm/M_registers_q[255]_i_25_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.124    51.442 r  main_fsm/M_registers_q[255]_i_8/O
                         net (fo=1, routed)           0.594    52.036    main_fsm/M_registers_q[255]_i_8_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    52.160 r  main_fsm/M_registers_q[255]_i_2_comp/O
                         net (fo=16, routed)          0.464    52.623    regfile/D[15]
    SLICE_X1Y29          FDRE                                         r  regfile/M_registers_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.508    14.913    regfile/clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  regfile/M_registers_q_reg[47]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X1Y29          FDRE (Setup_fdre_C_D)       -0.062    15.075    regfile/M_registers_q_reg[47]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -52.623    
  -------------------------------------------------------------------
                         slack                                -37.548    

Slack (VIOLATED) :        -37.547ns  (required time - arrival time)
  Source:                 main_fsm/FSM_onehot_M_state_q_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_registers_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        47.471ns  (logic 23.836ns (50.212%)  route 23.635ns (49.788%))
  Logic Levels:           106  (CARRY4=76 LUT3=13 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.567     5.151    main_fsm/clk_IBUF_BUFG
    SLICE_X11Y10         FDRE                                         r  main_fsm/FSM_onehot_M_state_q_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  main_fsm/FSM_onehot_M_state_q_reg[15]_replica/Q
                         net (fo=18, routed)          0.934     6.541    main_fsm/FSM_onehot_M_state_q_reg_n_0_[15]_repN
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.665 r  main_fsm/FSM_onehot_M_state_q[19]_i_3/O
                         net (fo=23, routed)          0.655     7.321    main_fsm/FSM_onehot_M_state_q[19]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  main_fsm/s0_i_52_comp/O
                         net (fo=26, routed)          0.772     8.217    main_fsm/s0_i_52_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.341 f  main_fsm/a0_carry__0_i_28/O
                         net (fo=11, routed)          0.797     9.138    regfile/M_registers_q[249]_i_14_0
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.124     9.262 f  regfile/a0_carry__0_i_22/O
                         net (fo=1, routed)           0.389     9.652    regfile/a0_carry__0_i_22_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I4_O)        0.124     9.776 r  regfile/a0_carry__0_i_9/O
                         net (fo=23, routed)          0.324    10.100    main_fsm/M_registers_q[252]_i_79_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124    10.224 r  main_fsm/a0_carry__0_i_1__2/O
                         net (fo=1, routed)           0.780    11.004    alu/mod/s0__1_i_52[3]
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.389 r  alu/mod/a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.389    alu/mod/a0_carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.503 r  alu/mod/a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.503    alu/mod/a0_carry__1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.617 r  alu/mod/a0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.617    main_fsm/CO[0]
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.888 r  main_fsm/s0__2_i_1/CO[0]
                         net (fo=20, routed)          0.833    12.721    main_fsm/M_multiply_a[14]
    SLICE_X4Y7           LUT3 (Prop_lut3_I1_O)        0.373    13.094 r  main_fsm/s0__1_i_63/O
                         net (fo=1, routed)           0.000    13.094    main_fsm/s0__1_i_63_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.644 r  main_fsm/s0__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    13.644    main_fsm/s0__1_i_46_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.758 r  main_fsm/s0__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.758    main_fsm/s0__1_i_31_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.872 r  main_fsm/s0__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.872    main_fsm/s0__1_i_16_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.986 r  main_fsm/s0__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.986    main_fsm/s0__1_i_7_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.143 r  main_fsm/s0__2_i_2/CO[1]
                         net (fo=21, routed)          0.978    15.121    main_fsm/M_multiply_a[13]
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.329    15.450 r  main_fsm/s0__1_i_60/O
                         net (fo=1, routed)           0.000    15.450    main_fsm/s0__1_i_60_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.000 r  main_fsm/s0__1_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.000    main_fsm/s0__1_i_41_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.114 r  main_fsm/s0__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.114    main_fsm/s0__1_i_26_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.228 r  main_fsm/s0__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.228    main_fsm/s0__1_i_11_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.342 r  main_fsm/s0__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.342    main_fsm/s0__1_i_4_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.499 r  main_fsm/s0__1_i_2/CO[1]
                         net (fo=24, routed)          0.556    17.056    main_fsm/M_multiply_a[12]
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.329    17.385 r  main_fsm/s0__1_i_57/O
                         net (fo=1, routed)           0.000    17.385    main_fsm/s0__1_i_57_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.935 r  main_fsm/s0__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.935    main_fsm/s0__1_i_40_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  main_fsm/s0__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.049    main_fsm/s0__1_i_25_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  main_fsm/s0__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.163    main_fsm/s0__1_i_10_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.277 r  main_fsm/s0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.277    main_fsm/s0__1_i_3_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.434 r  main_fsm/s0__1_i_1/CO[1]
                         net (fo=25, routed)          0.749    19.183    main_fsm/M_multiply_a[11]
    SLICE_X2Y12          LUT3 (Prop_lut3_I1_O)        0.329    19.512 r  main_fsm/M_registers_q[255]_i_242/O
                         net (fo=1, routed)           0.000    19.512    main_fsm/M_registers_q[255]_i_242_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.045 r  main_fsm/M_registers_q_reg[255]_i_225/CO[3]
                         net (fo=1, routed)           0.000    20.045    main_fsm/M_registers_q_reg[255]_i_225_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.162 r  main_fsm/M_registers_q_reg[255]_i_206/CO[3]
                         net (fo=1, routed)           0.000    20.162    main_fsm/M_registers_q_reg[255]_i_206_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.279 r  main_fsm/M_registers_q_reg[255]_i_182/CO[3]
                         net (fo=1, routed)           0.000    20.279    main_fsm/M_registers_q_reg[255]_i_182_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.396 r  main_fsm/M_registers_q_reg[255]_i_151/CO[3]
                         net (fo=1, routed)           0.000    20.396    main_fsm/M_registers_q_reg[255]_i_151_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.553 r  main_fsm/M_registers_q_reg[255]_i_112/CO[1]
                         net (fo=26, routed)          0.564    21.116    main_fsm/M_multiply_a[10]
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.332    21.448 r  main_fsm/M_registers_q[255]_i_239/O
                         net (fo=1, routed)           0.000    21.448    main_fsm/M_registers_q[255]_i_239_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.998 r  main_fsm/M_registers_q_reg[255]_i_220/CO[3]
                         net (fo=1, routed)           0.000    21.998    main_fsm/M_registers_q_reg[255]_i_220_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.112 r  main_fsm/M_registers_q_reg[255]_i_201/CO[3]
                         net (fo=1, routed)           0.000    22.112    main_fsm/M_registers_q_reg[255]_i_201_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.226 r  main_fsm/M_registers_q_reg[255]_i_177/CO[3]
                         net (fo=1, routed)           0.000    22.226    main_fsm/M_registers_q_reg[255]_i_177_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.340 r  main_fsm/M_registers_q_reg[255]_i_148/CO[3]
                         net (fo=1, routed)           0.000    22.340    main_fsm/M_registers_q_reg[255]_i_148_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.497 r  main_fsm/M_registers_q_reg[255]_i_113/CO[1]
                         net (fo=28, routed)          0.717    23.214    main_fsm/M_multiply_a[9]
    SLICE_X5Y12          LUT3 (Prop_lut3_I1_O)        0.329    23.543 r  main_fsm/M_registers_q[255]_i_236/O
                         net (fo=1, routed)           0.000    23.543    main_fsm/M_registers_q[255]_i_236_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.093 r  main_fsm/M_registers_q_reg[255]_i_215/CO[3]
                         net (fo=1, routed)           0.000    24.093    main_fsm/M_registers_q_reg[255]_i_215_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.207 r  main_fsm/M_registers_q_reg[255]_i_196/CO[3]
                         net (fo=1, routed)           0.000    24.207    main_fsm/M_registers_q_reg[255]_i_196_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.321 r  main_fsm/M_registers_q_reg[255]_i_168/CO[3]
                         net (fo=1, routed)           0.000    24.321    main_fsm/M_registers_q_reg[255]_i_168_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.435 r  main_fsm/M_registers_q_reg[255]_i_145/CO[3]
                         net (fo=1, routed)           0.000    24.435    main_fsm/M_registers_q_reg[255]_i_145_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.592 r  main_fsm/M_registers_q_reg[255]_i_110/CO[1]
                         net (fo=28, routed)          0.860    25.452    main_fsm/M_multiply_a[8]
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.329    25.781 r  main_fsm/M_registers_q[244]_i_47/O
                         net (fo=1, routed)           0.000    25.781    main_fsm/M_registers_q[244]_i_47_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    26.161 r  main_fsm/M_registers_q_reg[244]_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.161    main_fsm/M_registers_q_reg[244]_i_41_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.278 r  main_fsm/M_registers_q_reg[255]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.278    main_fsm/M_registers_q_reg[255]_i_191_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.395 r  main_fsm/M_registers_q_reg[255]_i_163/CO[3]
                         net (fo=1, routed)           0.000    26.395    main_fsm/M_registers_q_reg[255]_i_163_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.512 r  main_fsm/M_registers_q_reg[255]_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.512    main_fsm/M_registers_q_reg[255]_i_137_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.669 r  main_fsm/M_registers_q_reg[255]_i_106/CO[1]
                         net (fo=33, routed)          0.738    27.407    main_fsm/M_multiply_a[7]
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.332    27.739 r  main_fsm/a0__972_carry_i_110/O
                         net (fo=1, routed)           0.000    27.739    main_fsm/a0__972_carry_i_110_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.289 r  main_fsm/a0__972_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    28.289    main_fsm/a0__972_carry_i_100_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  main_fsm/M_registers_q_reg[244]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.403    main_fsm/M_registers_q_reg[244]_i_36_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.517 r  main_fsm/M_registers_q_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    28.517    main_fsm/M_registers_q_reg[255]_i_162_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.631 r  main_fsm/M_registers_q_reg[255]_i_136/CO[3]
                         net (fo=1, routed)           0.000    28.631    main_fsm/M_registers_q_reg[255]_i_136_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.788 r  main_fsm/M_registers_q_reg[255]_i_98/CO[1]
                         net (fo=31, routed)          0.996    29.784    main_fsm/M_multiply_a[6]
    SLICE_X8Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.584 r  main_fsm/a0__972_carry_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.584    main_fsm/a0__972_carry_i_92_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.701 r  main_fsm/a0__972_carry_i_87/CO[3]
                         net (fo=1, routed)           0.000    30.701    main_fsm/a0__972_carry_i_87_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.818 r  main_fsm/M_registers_q_reg[244]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.818    main_fsm/M_registers_q_reg[244]_i_31_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.935 r  main_fsm/M_registers_q_reg[255]_i_140/CO[3]
                         net (fo=1, routed)           0.000    30.935    main_fsm/M_registers_q_reg[255]_i_140_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.092 r  main_fsm/M_registers_q_reg[255]_i_99/CO[1]
                         net (fo=37, routed)          0.752    31.844    main_fsm/M_multiply_a[5]
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.332    32.176 r  main_fsm/a0__972_carry_i_99/O
                         net (fo=1, routed)           0.000    32.176    main_fsm/a0__972_carry_i_99_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.726 r  main_fsm/a0__972_carry_i_78/CO[3]
                         net (fo=1, routed)           0.000    32.726    main_fsm/a0__972_carry_i_78_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.840 r  main_fsm/a0__972_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    32.840    main_fsm/a0__972_carry_i_73_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.954 r  main_fsm/a0__972_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    32.954    main_fsm/a0__972_carry_i_68_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.068 r  main_fsm/M_registers_q_reg[244]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.068    main_fsm/M_registers_q_reg[244]_i_28_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.225 r  main_fsm/M_registers_q_reg[255]_i_101/CO[1]
                         net (fo=36, routed)          1.103    34.328    main_fsm/M_multiply_a[4]
    SLICE_X1Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.113 r  main_fsm/a0__972_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.113    main_fsm/a0__972_carry_i_53_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.227 r  main_fsm/a0__972_carry_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.227    main_fsm/a0__972_carry_i_48_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.341 r  main_fsm/a0__972_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.341    main_fsm/a0__972_carry_i_43_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.455 r  main_fsm/a0__972_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.455    main_fsm/a0__972_carry_i_40_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.612 r  main_fsm/M_registers_q_reg[244]_i_26/CO[1]
                         net (fo=43, routed)          0.867    36.479    main_fsm/M_multiply_a[3]
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.329    36.808 r  main_fsm/a0__972_carry_i_46/O
                         net (fo=1, routed)           0.000    36.808    main_fsm/a0__972_carry_i_46_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.358 r  main_fsm/a0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.358    main_fsm/a0__972_carry_i_19_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.515 r  main_fsm/a0__972_carry_i_18/CO[1]
                         net (fo=37, routed)          0.677    38.192    main_fsm/M_multiply_a[2]
    SLICE_X1Y16          LUT3 (Prop_lut3_I1_O)        0.329    38.521 r  main_fsm/a0__972_carry_i_30/O
                         net (fo=1, routed)           0.000    38.521    main_fsm/a0__972_carry_i_30_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.071 r  main_fsm/a0__972_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.071    main_fsm/a0__972_carry_i_12_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.185 r  main_fsm/a0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.185    main_fsm/a0__972_carry__0_i_6_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.299 r  main_fsm/a0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.299    main_fsm/a0__972_carry__1_i_6_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.413 r  main_fsm/a0__972_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.413    main_fsm/a0__972_carry_i_9_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.570 r  main_fsm/a0__972_carry_i_8/CO[1]
                         net (fo=40, routed)          0.619    40.189    main_fsm/M_multiply_a[1]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.329    40.518 r  main_fsm/a0__972_carry_i_16/O
                         net (fo=1, routed)           0.000    40.518    main_fsm/a0__972_carry_i_16_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.051 r  main_fsm/a0__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.051    main_fsm/a0__972_carry_i_2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.168 r  main_fsm/a0__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.168    main_fsm/a0__972_carry__0_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.285 r  main_fsm/a0__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.285    main_fsm/a0__972_carry__1_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.402 r  main_fsm/a0__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.402    main_fsm/a0__972_carry__2_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.559 r  main_fsm/a0__972_carry_i_1/CO[1]
                         net (fo=55, routed)          0.730    42.289    main_fsm/M_multiply_a[0]
    SLICE_X3Y21          LUT3 (Prop_lut3_I1_O)        0.332    42.621 r  main_fsm/a0__972_carry_i_7/O
                         net (fo=1, routed)           0.000    42.621    alu/mod/a0__972_carry__0_1[0]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.153 r  alu/mod/a0__972_carry/CO[3]
                         net (fo=1, routed)           0.000    43.153    alu/mod/a0__972_carry_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.267 r  alu/mod/a0__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.267    alu/mod/a0__972_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.381 r  alu/mod/a0__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.381    alu/mod/a0__972_carry__1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.495 r  alu/mod/a0__972_carry__2/CO[3]
                         net (fo=1, routed)           0.009    43.504    alu/mod/a0__972_carry__2_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.775 r  alu/mod/a0__972_carry__3/CO[0]
                         net (fo=39, routed)          0.564    44.339    main_fsm/M_registers_q[254]_i_35_0[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.373    44.712 r  main_fsm/M_registers_q[245]_i_38/O
                         net (fo=4, routed)           0.478    45.190    main_fsm/alu/mod/multiply/adder_gen_0[0].adder/p_24_out
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.124    45.314 r  main_fsm/M_registers_q[248]_i_49/O
                         net (fo=4, routed)           0.640    45.955    main_fsm/alu/mod/multiply/adder_gen_0[0].adder/p_20_out
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124    46.079 r  main_fsm/M_registers_q[248]_i_33/O
                         net (fo=2, routed)           0.826    46.904    main_fsm/alu/mod/multiply/M_adder_a[134]
    SLICE_X5Y24          LUT5 (Prop_lut5_I1_O)        0.124    47.028 r  main_fsm/M_registers_q[249]_i_36/O
                         net (fo=2, routed)           0.701    47.729    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_16_out
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.124    47.853 r  main_fsm/M_registers_q[253]_i_56/O
                         net (fo=2, routed)           0.820    48.673    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_12_out
    SLICE_X2Y29          LUT5 (Prop_lut5_I2_O)        0.124    48.797 r  main_fsm/M_registers_q[253]_i_31/O
                         net (fo=2, routed)           0.608    49.405    main_fsm/alu/mod/multiply/adder_gen_0[8].adder/p_8_out
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.124    49.529 r  main_fsm/M_registers_q[253]_i_11/O
                         net (fo=5, routed)           0.633    50.162    main_fsm/alu/mod/multiply/M_adder_a[205]
    SLICE_X0Y28          LUT3 (Prop_lut3_I1_O)        0.124    50.286 r  main_fsm/M_registers_q[254]_i_10/O
                         net (fo=3, routed)           0.604    50.890    main_fsm/alu/mod/multiply/M_adder_a[237]
    SLICE_X3Y29          LUT5 (Prop_lut5_I1_O)        0.124    51.014 r  main_fsm/M_registers_q[255]_i_25/O
                         net (fo=1, routed)           0.303    51.318    main_fsm/M_registers_q[255]_i_25_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.124    51.442 r  main_fsm/M_registers_q[255]_i_8/O
                         net (fo=1, routed)           0.594    52.036    main_fsm/M_registers_q[255]_i_8_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124    52.160 r  main_fsm/M_registers_q[255]_i_2_comp/O
                         net (fo=16, routed)          0.462    52.622    regfile/D[15]
    SLICE_X3Y29          FDRE                                         r  regfile/M_registers_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.508    14.913    regfile/clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  regfile/M_registers_q_reg[31]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X3Y29          FDRE (Setup_fdre_C_D)       -0.062    15.075    regfile/M_registers_q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -52.622    
  -------------------------------------------------------------------
                         slack                                -37.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 random/random_number/M_y_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/random_number/M_x_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.742%)  route 0.223ns (61.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.562     1.506    random/random_number/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  random/random_number/M_y_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  random/random_number/M_y_q_reg[15]/Q
                         net (fo=1, routed)           0.223     1.870    random/random_number/M_y_q[15]
    SLICE_X37Y5          FDRE                                         r  random/random_number/M_x_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.832     2.022    random/random_number/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  random/random_number/M_x_q_reg[15]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X37Y5          FDRE (Hold_fdre_C_D)         0.076     1.847    random/random_number/M_x_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 random/random_number/M_w_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/random_number/M_z_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.202%)  route 0.238ns (62.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.563     1.507    random/random_number/clk_IBUF_BUFG
    SLICE_X36Y5          FDRE                                         r  random/random_number/M_w_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  random/random_number/M_w_q_reg[15]/Q
                         net (fo=2, routed)           0.238     1.886    random/random_number/M_w_q_reg_n_0_[15]
    SLICE_X33Y7          FDRE                                         r  random/random_number/M_z_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.831     2.021    random/random_number/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  random/random_number/M_z_q_reg[15]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.075     1.845    random/random_number/M_z_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 random/random_number/M_x_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/random_number/M_w_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.568%)  route 0.231ns (55.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.564     1.508    random/random_number/clk_IBUF_BUFG
    SLICE_X33Y1          FDRE                                         r  random/random_number/M_x_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  random/random_number/M_x_q_reg[14]/Q
                         net (fo=4, routed)           0.231     1.880    random/random_number/M_x_q[14]
    SLICE_X36Y2          LUT4 (Prop_lut4_I1_O)        0.045     1.925 r  random/random_number/M_w_q[25]_i_1/O
                         net (fo=1, routed)           0.000     1.925    random/random_number/M_w_d[25]
    SLICE_X36Y2          FDRE                                         r  random/random_number/M_w_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.833     2.023    random/random_number/clk_IBUF_BUFG
    SLICE_X36Y2          FDRE                                         r  random/random_number/M_w_q_reg[25]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X36Y2          FDRE (Hold_fdre_C_D)         0.091     1.863    random/random_number/M_w_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 random2/random_number/M_x_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random2/random_number/M_w_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.357%)  route 0.243ns (56.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.562     1.506    random2/random_number/clk_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  random2/random_number/M_x_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  random2/random_number/M_x_q_reg[17]/Q
                         net (fo=4, routed)           0.243     1.890    random2/random_number/M_x_q[17]
    SLICE_X35Y9          LUT4 (Prop_lut4_I1_O)        0.045     1.935 r  random2/random_number/M_w_q[28]_i_1__0/O
                         net (fo=1, routed)           0.000     1.935    random2/random_number/M_w_d[28]
    SLICE_X35Y9          FDRE                                         r  random2/random_number/M_w_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.830     2.020    random2/random_number/clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  random2/random_number/M_w_q_reg[28]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X35Y9          FDRE (Hold_fdre_C_D)         0.092     1.861    random2/random_number/M_w_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 random2/M_seed_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random2/random_number/M_w_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.142%)  route 0.245ns (56.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.561     1.505    random2/clk_IBUF_BUFG
    SLICE_X37Y11         FDRE                                         r  random2/M_seed_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  random2/M_seed_q_reg[9]/Q
                         net (fo=2, routed)           0.245     1.891    random2/random_number/M_w_q_reg[11]_0[1]
    SLICE_X35Y9          LUT6 (Prop_lut6_I4_O)        0.045     1.936 r  random2/random_number/M_w_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.936    random2/random_number/M_w_d[9]
    SLICE_X35Y9          FDRE                                         r  random2/random_number/M_w_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.830     2.020    random2/random_number/clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  random2/random_number/M_w_q_reg[9]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X35Y9          FDRE (Hold_fdre_C_D)         0.091     1.860    random2/random_number/M_w_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 random/random_number/M_y_q_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/random_number/M_x_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.747%)  route 0.290ns (67.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.563     1.507    random/random_number/clk_IBUF_BUFG
    SLICE_X37Y3          FDSE                                         r  random/random_number/M_y_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  random/random_number/M_y_q_reg[9]/Q
                         net (fo=1, routed)           0.290     1.937    random/random_number/M_y_q[9]
    SLICE_X28Y6          FDRE                                         r  random/random_number/M_x_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.833     2.023    random/random_number/clk_IBUF_BUFG
    SLICE_X28Y6          FDRE                                         r  random/random_number/M_x_q_reg[9]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X28Y6          FDRE (Hold_fdre_C_D)         0.066     1.838    random/random_number/M_x_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 random/random_number/M_x_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/random_number/M_w_q_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.375%)  route 0.286ns (60.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.564     1.508    random/random_number/clk_IBUF_BUFG
    SLICE_X33Y1          FDRE                                         r  random/random_number/M_x_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  random/random_number/M_x_q_reg[14]/Q
                         net (fo=4, routed)           0.286     1.935    random/random_number/M_x_q[14]
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.045     1.980 r  random/random_number/M_w_q[17]_i_1/O
                         net (fo=1, routed)           0.000     1.980    random/random_number/M_w_q[17]_i_1_n_0
    SLICE_X36Y3          FDSE                                         r  random/random_number/M_w_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.832     2.022    random/random_number/clk_IBUF_BUFG
    SLICE_X36Y3          FDSE                                         r  random/random_number/M_w_q_reg[17]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X36Y3          FDSE (Hold_fdse_C_D)         0.091     1.862    random/random_number/M_w_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 random/random_number/M_x_q_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/random_number/M_w_q_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.537%)  route 0.297ns (61.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.563     1.507    random/random_number/clk_IBUF_BUFG
    SLICE_X36Y6          FDSE                                         r  random/random_number/M_x_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  random/random_number/M_x_q_reg[29]/Q
                         net (fo=2, routed)           0.297     1.944    random/random_number/M_x_q[29]
    SLICE_X35Y6          LUT5 (Prop_lut5_I2_O)        0.045     1.989 r  random/random_number/M_w_q[21]_i_1/O
                         net (fo=1, routed)           0.000     1.989    random/random_number/M_w_q[21]_i_1_n_0
    SLICE_X35Y6          FDSE                                         r  random/random_number/M_w_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.831     2.021    random/random_number/clk_IBUF_BUFG
    SLICE_X35Y6          FDSE                                         r  random/random_number/M_w_q_reg[21]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X35Y6          FDSE (Hold_fdse_C_D)         0.091     1.861    random/random_number/M_w_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 random/M_seed_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/random_number/M_w_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.187%)  route 0.301ns (61.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.562     1.506    random/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  random/M_seed_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  random/M_seed_q_reg[6]/Q
                         net (fo=2, routed)           0.301     1.948    random/random_number/M_w_q_reg[7]_0[2]
    SLICE_X36Y2          LUT6 (Prop_lut6_I4_O)        0.045     1.993 r  random/random_number/M_w_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.993    random/random_number/M_w_d[6]
    SLICE_X36Y2          FDRE                                         r  random/random_number/M_w_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.833     2.023    random/random_number/clk_IBUF_BUFG
    SLICE_X36Y2          FDRE                                         r  random/random_number/M_w_q_reg[6]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X36Y2          FDRE (Hold_fdre_C_D)         0.092     1.864    random/random_number/M_w_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 random2/M_seed_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random2/random_number/M_w_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.904%)  route 0.332ns (64.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.562     1.506    random2/clk_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  random2/M_seed_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  random2/M_seed_q_reg[1]/Q
                         net (fo=2, routed)           0.332     1.979    random2/random_number/M_w_q_reg[3]_0[0]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.045     2.024 r  random2/random_number/M_w_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.024    random2/random_number/M_w_d[1]
    SLICE_X34Y10         FDRE                                         r  random2/random_number/M_w_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.829     2.019    random2/random_number/clk_IBUF_BUFG
    SLICE_X34Y10         FDRE                                         r  random2/random_number/M_w_q_reg[1]/C
                         clock pessimism             -0.251     1.768    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.120     1.888    random2/random_number/M_w_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y2    main_fsm/slowClock/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y2    main_fsm/slowClock/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y3    main_fsm/slowClock/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y3    main_fsm/slowClock/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y3    main_fsm/slowClock/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y3    main_fsm/slowClock/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y4    main_fsm/slowClock/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y4    main_fsm/slowClock/M_ctr_q_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y4    main_fsm/slowClock/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y3    main_fsm/slowClock/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y3    main_fsm/slowClock/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y3    main_fsm/slowClock/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y3    main_fsm/slowClock/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y4    main_fsm/slowClock/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y4    main_fsm/slowClock/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y4    main_fsm/slowClock/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y4    main_fsm/slowClock/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y5    main_fsm/slowClock/M_ctr_q_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     main_fsm/slowClock3/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y3    main_fsm/slowClock/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y3    main_fsm/slowClock/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y3    main_fsm/slowClock/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y3    main_fsm/slowClock/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y4    main_fsm/slowClock/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y4    main_fsm/slowClock/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y4    main_fsm/slowClock/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y4    main_fsm/slowClock/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y5    main_fsm/slowClock/M_ctr_q_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     main_fsm/slowClock3/M_ctr_q_reg[5]/C



