# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/display/exynos/samsung-fimd.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Device-Tree bindings for Samsung SoC display controller (FIMD)

maintainers:
  - Rob Herring <robh@kernel.org>
description: |+
  FIMD (Fully Interactive Mobile Display) is the Display Controller for the
  Samsung series of SoCs which transfers the image data from a video memory
  buffer to an external LCD interface.

             

properties:
  compatible:
    items:
      - enum:
          - samsung,exynos5250-fimd
          - samsung,exynos4210-fimd
          - samsung,exynos5420-fimd
          - samsung,exynos3250-fimd
    minItems: 1
    maxItems: 1
    additionalItems: false
  interrupt-parent: {}
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  interrupt-names:
    items:
      - const: fifo
      - const: vsync
      - const: lcd_sys
    minItems: 3
    maxItems: 3
    additionalItems: false
  interrupts: {}
  clocks: {}
  clock-names:
    items:
      - const: sclk_fimd
      - const: fimd
    minItems: 2
    maxItems: 2
    additionalItems: false
  power-domains: {}
  iommus: {}
  samsung,sysreg:
    description: FIXME
  iommu-names:
    items:
      - const: m0
      - const: m1
    minItems: 2
    maxItems: 2
    additionalItems: false
historical: |+
  Device-Tree bindings for Samsung SoC display controller (FIMD)

  FIMD (Fully Interactive Mobile Display) is the Display Controller for the
  Samsung series of SoCs which transfers the image data from a video memory
  buffer to an external LCD interface.

  Required properties:
  - compatible: value should be one of the following
  		"samsung,s3c2443-fimd"; /* for S3C24XX SoCs */
  		"samsung,s3c6400-fimd"; /* for S3C64XX SoCs */
  		"samsung,s5pv210-fimd"; /* for S5PV210 SoC */
  		"samsung,exynos3250-fimd"; /* for Exynos3250/3472 SoCs */
  		"samsung,exynos4210-fimd"; /* for Exynos4 SoCs */
  		"samsung,exynos5250-fimd"; /* for Exynos5250 SoCs */
  		"samsung,exynos5420-fimd"; /* for Exynos5420/5422/5800 SoCs */

  - reg: physical base address and length of the FIMD registers set.

  - interrupt-parent: should be the phandle of the fimd controller's
  		parent interrupt controller.

  - interrupts: should contain a list of all FIMD IP block interrupts in the
  		 order: FIFO Level, VSYNC, LCD_SYSTEM. The interrupt specifier
  		 format depends on the interrupt controller used.

  - interrupt-names: should contain the interrupt names: "fifo", "vsync",
  	"lcd_sys", in the same order as they were listed in the interrupts
          property.

  - pinctrl-0: pin control group to be used for this controller.

  - pinctrl-names: must contain a "default" entry.

  - clocks: must include clock specifiers corresponding to entries in the
           clock-names property.

  - clock-names: list of clock names sorted in the same order as the clocks
                 property. Must contain "sclk_fimd" and "fimd".

  Optional Properties:
  - power-domains: a phandle to FIMD power domain node.
  - samsung,invert-vden: video enable signal is inverted
  - samsung,invert-vclk: video clock signal is inverted
  - display-timings: timing settings for FIMD, as described in document [1].
  		Can be used in case timings cannot be provided otherwise
  		or to override timings provided by the panel.
  - samsung,sysreg: handle to syscon used to control the system registers
  - i80-if-timings: timing configuration for lcd i80 interface support.
    - cs-setup: clock cycles for the active period of address signal is enabled
                until chip select is enabled.
                If not specified, the default value(0) will be used.
    - wr-setup: clock cycles for the active period of CS signal is enabled until
                write signal is enabled.
                If not specified, the default value(0) will be used.
    - wr-active: clock cycles for the active period of CS is enabled.
                 If not specified, the default value(1) will be used.
    - wr-hold: clock cycles for the active period of CS is disabled until write
               signal is disabled.
               If not specified, the default value(0) will be used.

    The parameters are defined as:

      VCLK(internal)  __|??????|_____|??????|_____|??????|_____|??????|_____|??
                        :            :            :            :            :
      Address Output  --:<XXXXXXXXXXX:XXXXXXXXXXXX:XXXXXXXXXXXX:XXXXXXXXXXXX:XX
                        | cs-setup+1 |            :            :            :
                        |<---------->|            :            :            :
      Chip Select     ???????????????|____________:____________:____________|??
                                     | wr-setup+1 |            | wr-hold+1  |
                                     |<---------->|            |<---------->|
      Write Enable    ????????????????????????????|____________|???????????????
                                                  | wr-active+1|
                                                  |<---------->|
      Video Data      ----------------------------<XXXXXXXXXXXXXXXXXXXXXXXXX>--

  The device node can contain 'port' child nodes according to the bindings defined
  in [2]. The following are properties specific to those nodes:
  - reg: (required) port index, can be:
  		0 - for CAMIF0 input,
  		1 - for CAMIF1 input,
  		2 - for CAMIF2 input,
  		3 - for parallel output,
  		4 - for write-back interface

  [1]: Documentation/devicetree/bindings/display/panel/display-timing.txt
  [2]: Documentation/devicetree/bindings/media/video-interfaces.txt

...
