* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:09:50

* File Generated:     Dec 6 2017 23:17:09

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : CLK_c_g
T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_33_30_wire_io_cluster/io_0/outclk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_33_28_wire_io_cluster/io_0/outclk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_33_23_wire_io_cluster/io_0/outclk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_33_17_wire_io_cluster/io_0/outclk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_33_16_wire_io_cluster/io_0/outclk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_33_15_wire_io_cluster/io_0/outclk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_33_10_wire_io_cluster/io_0/outclk

End 

Net : CONSTANT_ONE_NET
T_7_20_wire_logic_cluster/lc_0/out
T_7_18_sp4_v_t_45
T_4_22_sp4_h_l_1
T_0_22_span4_horz_20
T_0_22_lc_trk_g1_4
T_0_22_wire_io_cluster/io_1/D_OUT_0

T_7_20_wire_logic_cluster/lc_0/out
T_7_18_sp4_v_t_45
T_4_22_sp4_h_l_1
T_3_22_sp4_v_t_36
T_0_26_span4_horz_19
T_0_26_span4_vert_t_15
T_0_27_lc_trk_g1_7
T_0_27_wire_io_cluster/io_0/D_OUT_0

T_7_20_wire_logic_cluster/lc_0/out
T_4_20_sp12_h_l_0
T_16_20_sp12_h_l_0
T_23_20_sp4_h_l_9
T_27_20_sp4_h_l_5
T_31_20_sp4_h_l_1
T_33_20_span4_vert_t_12
T_33_21_lc_trk_g0_4
T_33_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : D_c_0
T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_8
T_4_5_sp12_v_t_23
T_5_17_sp12_h_l_0
T_6_17_lc_trk_g0_4
T_6_17_wire_logic_cluster/lc_3/in_3

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_8
T_5_5_sp12_h_l_0
T_17_5_sp12_h_l_0
T_28_5_sp12_v_t_23
T_28_13_lc_trk_g3_0
T_28_13_wire_logic_cluster/lc_6/in_3

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_8
T_5_5_sp12_h_l_0
T_17_5_sp12_h_l_0
T_28_5_sp12_v_t_23
T_28_15_lc_trk_g3_4
T_28_15_wire_logic_cluster/lc_3/in_0

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_8
T_5_5_sp12_h_l_0
T_17_5_sp12_h_l_0
T_28_5_sp12_v_t_23
T_28_16_lc_trk_g3_3
T_28_16_wire_logic_cluster/lc_5/in_3

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_8
T_5_5_sp12_h_l_0
T_17_5_sp12_h_l_0
T_28_5_sp12_v_t_23
T_28_17_lc_trk_g3_0
T_28_17_wire_logic_cluster/lc_3/in_0

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_8
T_5_5_sp12_h_l_0
T_17_5_sp12_h_l_0
T_28_5_sp12_v_t_23
T_28_17_lc_trk_g3_0
T_28_17_wire_logic_cluster/lc_4/in_3

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_8
T_5_5_sp12_h_l_0
T_17_5_sp12_h_l_0
T_28_5_sp12_v_t_23
T_28_17_lc_trk_g3_0
T_28_17_wire_logic_cluster/lc_5/in_0

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_8
T_5_5_sp12_h_l_0
T_17_5_sp12_h_l_0
T_28_5_sp12_v_t_23
T_28_17_lc_trk_g3_0
T_28_17_wire_logic_cluster/lc_6/in_3

End 

Net : D_c_1
T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span12_vert_4
T_5_3_sp12_h_l_0
T_17_3_sp12_h_l_0
T_28_3_sp12_v_t_23
T_28_13_lc_trk_g2_4
T_28_13_wire_logic_cluster/lc_6/in_0

T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span12_vert_4
T_5_3_sp12_h_l_0
T_17_3_sp12_h_l_0
T_28_3_sp12_v_t_23
T_28_15_lc_trk_g2_0
T_28_15_wire_logic_cluster/lc_3/in_3

T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span12_vert_4
T_5_3_sp12_h_l_0
T_17_3_sp12_h_l_0
T_28_3_sp12_v_t_23
T_28_15_sp12_v_t_23
T_28_16_lc_trk_g2_7
T_28_16_input_2_5
T_28_16_wire_logic_cluster/lc_5/in_2

T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span12_vert_4
T_5_3_sp12_h_l_0
T_17_3_sp12_h_l_0
T_28_3_sp12_v_t_23
T_28_15_sp12_v_t_23
T_28_17_lc_trk_g2_4
T_28_17_wire_logic_cluster/lc_3/in_3

T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span12_vert_4
T_5_3_sp12_h_l_0
T_17_3_sp12_h_l_0
T_28_3_sp12_v_t_23
T_28_15_sp12_v_t_23
T_28_17_lc_trk_g2_4
T_28_17_wire_logic_cluster/lc_4/in_0

T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span12_vert_4
T_5_3_sp12_h_l_0
T_17_3_sp12_h_l_0
T_28_3_sp12_v_t_23
T_28_15_sp12_v_t_23
T_28_17_lc_trk_g2_4
T_28_17_wire_logic_cluster/lc_5/in_3

T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span12_vert_4
T_5_3_sp12_h_l_0
T_17_3_sp12_h_l_0
T_28_3_sp12_v_t_23
T_28_15_sp12_v_t_23
T_28_17_lc_trk_g2_4
T_28_17_wire_logic_cluster/lc_6/in_0

End 

Net : D_c_2
T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_20
T_7_11_sp12_h_l_0
T_19_11_sp12_h_l_0
T_26_11_sp4_h_l_9
T_29_11_sp4_v_t_44
T_28_13_lc_trk_g0_2
T_28_13_input_2_6
T_28_13_wire_logic_cluster/lc_6/in_2

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_4
T_7_3_sp12_h_l_0
T_18_3_sp12_v_t_23
T_19_15_sp12_h_l_0
T_28_15_lc_trk_g0_4
T_28_15_wire_logic_cluster/lc_3/in_1

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_20
T_7_11_sp12_h_l_0
T_19_11_sp12_h_l_0
T_26_11_sp4_h_l_9
T_29_11_sp4_v_t_39
T_29_15_sp4_v_t_47
T_28_16_lc_trk_g3_7
T_28_16_wire_logic_cluster/lc_5/in_1

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_20
T_7_11_sp12_h_l_0
T_19_11_sp12_h_l_0
T_26_11_sp4_h_l_9
T_29_11_sp4_v_t_39
T_29_15_sp4_v_t_47
T_28_17_lc_trk_g2_2
T_28_17_wire_logic_cluster/lc_3/in_1

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_20
T_7_11_sp12_h_l_0
T_19_11_sp12_h_l_0
T_26_11_sp4_h_l_9
T_29_11_sp4_v_t_39
T_29_15_sp4_v_t_47
T_28_17_lc_trk_g0_1
T_28_17_wire_logic_cluster/lc_4/in_1

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_20
T_7_11_sp12_h_l_0
T_19_11_sp12_h_l_0
T_26_11_sp4_h_l_9
T_29_11_sp4_v_t_39
T_29_15_sp4_v_t_47
T_28_17_lc_trk_g2_2
T_28_17_wire_logic_cluster/lc_5/in_1

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_20
T_7_11_sp12_h_l_0
T_19_11_sp12_h_l_0
T_26_11_sp4_h_l_9
T_29_11_sp4_v_t_39
T_29_15_sp4_v_t_47
T_28_17_lc_trk_g0_1
T_28_17_wire_logic_cluster/lc_6/in_1

End 

Net : D_c_3
T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_20
T_8_11_sp12_h_l_0
T_20_11_sp12_h_l_0
T_25_11_sp4_h_l_7
T_28_11_sp4_v_t_42
T_28_13_lc_trk_g2_7
T_28_13_wire_logic_cluster/lc_6/in_1

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_20
T_8_11_sp12_h_l_0
T_20_11_sp12_h_l_0
T_25_11_sp4_h_l_7
T_28_11_sp4_v_t_42
T_28_15_lc_trk_g0_7
T_28_15_input_2_3
T_28_15_wire_logic_cluster/lc_3/in_2

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_20
T_8_11_sp12_h_l_0
T_20_11_sp12_h_l_0
T_25_11_sp4_h_l_7
T_28_11_sp4_v_t_42
T_28_15_sp4_v_t_42
T_28_16_lc_trk_g3_2
T_28_16_wire_logic_cluster/lc_5/in_0

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_20
T_8_11_sp12_h_l_0
T_20_11_sp12_h_l_0
T_25_11_sp4_h_l_7
T_28_11_sp4_v_t_42
T_28_15_sp4_v_t_42
T_28_17_lc_trk_g2_7
T_28_17_input_2_3
T_28_17_wire_logic_cluster/lc_3/in_2

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_20
T_8_11_sp12_h_l_0
T_20_11_sp12_h_l_0
T_25_11_sp4_h_l_7
T_28_11_sp4_v_t_42
T_28_15_sp4_v_t_42
T_28_17_lc_trk_g3_7
T_28_17_input_2_4
T_28_17_wire_logic_cluster/lc_4/in_2

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_20
T_8_11_sp12_h_l_0
T_20_11_sp12_h_l_0
T_25_11_sp4_h_l_7
T_28_11_sp4_v_t_42
T_28_15_sp4_v_t_42
T_28_17_lc_trk_g2_7
T_28_17_input_2_5
T_28_17_wire_logic_cluster/lc_5/in_2

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_20
T_8_11_sp12_h_l_0
T_20_11_sp12_h_l_0
T_25_11_sp4_h_l_7
T_28_11_sp4_v_t_42
T_28_15_sp4_v_t_42
T_28_17_lc_trk_g3_7
T_28_17_input_2_6
T_28_17_wire_logic_cluster/lc_6/in_2

End 

Net : SEG2_c_1
T_6_17_wire_logic_cluster/lc_3/out
T_4_17_sp4_h_l_3
T_0_17_span4_horz_19
T_0_17_span4_vert_t_15
T_0_21_span4_vert_t_15
T_0_22_lc_trk_g1_7
T_0_22_wire_io_cluster/io_0/D_OUT_0

T_6_17_wire_logic_cluster/lc_3/out
T_4_17_sp4_h_l_3
T_0_17_span4_horz_19
T_0_17_span4_vert_t_15
T_0_21_span4_vert_t_15
T_0_25_span4_vert_t_15
T_0_27_lc_trk_g0_3
T_0_27_wire_io_cluster/io_1/D_OUT_0

T_6_17_wire_logic_cluster/lc_3/out
T_4_17_sp4_h_l_3
T_0_17_span4_horz_19
T_0_17_span4_vert_t_15
T_0_21_span4_vert_t_15
T_0_25_span4_vert_t_15
T_0_28_lc_trk_g1_7
T_0_28_wire_io_cluster/io_0/D_OUT_0

T_6_17_wire_logic_cluster/lc_3/out
T_4_17_sp4_h_l_3
T_0_17_span4_horz_19
T_0_17_span4_vert_t_15
T_0_21_span4_vert_t_15
T_0_25_span4_vert_t_15
T_0_28_lc_trk_g0_7
T_0_28_wire_io_cluster/io_1/D_OUT_0

End 

Net : decoder.N_11_i
T_28_16_wire_logic_cluster/lc_5/out
T_28_16_sp12_h_l_1
T_33_16_lc_trk_g0_2
T_33_16_wire_io_cluster/io_0/D_OUT_0

End 

Net : decoder.N_13_i
T_28_15_wire_logic_cluster/lc_3/out
T_22_15_sp12_h_l_1
T_33_15_lc_trk_g0_6
T_33_15_wire_io_cluster/io_0/D_OUT_0

End 

Net : decoder.N_14_i
T_28_13_wire_logic_cluster/lc_6/out
T_29_10_sp4_v_t_37
T_30_10_sp4_h_l_5
T_33_10_lc_trk_g1_0
T_33_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : decoder.N_16_i
T_28_17_wire_logic_cluster/lc_3/out
T_28_16_sp12_v_t_22
T_28_25_sp4_v_t_36
T_28_29_sp4_v_t_36
T_28_33_span4_horz_r_0
T_32_33_span4_horz_r_0
T_33_30_lc_trk_g0_4
T_33_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : decoder.N_19_i
T_28_17_wire_logic_cluster/lc_4/out
T_29_16_sp4_v_t_41
T_29_20_sp4_v_t_41
T_29_24_sp4_v_t_37
T_30_28_sp4_h_l_6
T_33_28_lc_trk_g1_3
T_33_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : decoder.N_20_i
T_28_17_wire_logic_cluster/lc_5/out
T_29_16_sp4_v_t_43
T_30_20_sp4_h_l_6
T_33_20_span4_vert_t_15
T_33_23_lc_trk_g0_7
T_33_23_wire_io_cluster/io_1/D_OUT_0

End 

Net : decoder.N_6_i
T_28_17_wire_logic_cluster/lc_6/out
T_27_17_sp12_h_l_0
T_33_17_lc_trk_g0_4
T_33_17_wire_io_cluster/io_0/D_OUT_0

End 

