Source Block: hdl/library/util_adcfifo/util_adcfifo.v@198:232@HdlStmIf
  end

  // instantiations

  generate
  if (FPGA_TECHNOLOGY == 1) begin
  alt_mem_asym i_mem_asym (
    .mem_i_wrclock (adc_clk),
    .mem_i_wren (adc_wr_int),
    .mem_i_wraddress (adc_waddr_int),
    .mem_i_datain (adc_wdata_int),
    .mem_i_rdclock (dma_clk),
    .mem_i_rdaddress (dma_raddr),
    .mem_o_dataout (dma_rdata_s));
  end else begin
  ad_mem_asym #(
    .A_ADDRESS_WIDTH (ADC_ADDRESS_WIDTH),
    .A_DATA_WIDTH (ADC_DATA_WIDTH),
    .B_ADDRESS_WIDTH (DMA_ADDRESS_WIDTH),
    .B_DATA_WIDTH (DMA_DATA_WIDTH))
  i_mem_asym (
    .clka (adc_clk),
    .wea (adc_wr_int),
    .addra (adc_waddr_int),
    .dina (adc_wdata_int),
    .clkb (dma_clk),
    .reb (1'b1),
    .addrb (dma_raddr),
    .doutb (dma_rdata_s));
  end
  endgenerate

 ad_axis_inf_rx #(.DATA_WIDTH(DMA_DATA_WIDTH)) i_axis_inf (
    .clk (dma_clk),
    .rst (dma_rst),

Diff Content:
- 210     .mem_i_rdaddress (dma_raddr),
- 225     .addrb (dma_raddr),
+ 210     .mem_i_rdaddress (dma_raddr[DMA_ADDRESS_WIDTH-1:0]),
+ 225     .addrb (dma_raddr[DMA_ADDRESS_WIDTH-1:0]),

Clone Blocks:
