#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jan  4 23:41:42 2022
# Process ID: 626168
# Current directory: /home/Programming/Projects/hardcaml-mips/arty
# Command line: vivado -nojournal -mode batch -source synth.tcl -log outputs/synth.log
# Log file: /home/Programming/Projects/hardcaml-mips/arty/outputs/synth.log
# Journal file: 
# Running On: fedora, OS: Linux, CPU Frequency: 1900.000 MHz, CPU Physical cores: 4, Host memory: 24928 MB
#-----------------------------------------------------------
source synth.tcl
# set_param board.repoPaths "boards/"
# create_project -in_memory -part xc7a35ticsg324-1L
# set_property board_part digilentinc.com:arty-a7-35:part0:1.0 [current_project]
# set output_dir "./outputs"
# exec rm -rf outputs/ips
# exec cp -r ips/ outputs/ips
# read_ip -verbose outputs/ips/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found '/home/Programming/Projects/hardcaml-mips/arty/outputs/ipshared/62b6/mmcm_pll_drp_func_7s_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found '/home/Programming/Projects/hardcaml-mips/arty/outputs/ipshared/62b6/mmcm_pll_drp_func_7s_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found '/home/Programming/Projects/hardcaml-mips/arty/outputs/ipshared/62b6/mmcm_pll_drp_func_us_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found '/home/Programming/Projects/hardcaml-mips/arty/outputs/ipshared/62b6/mmcm_pll_drp_func_us_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found '/home/Programming/Projects/hardcaml-mips/arty/outputs/ipshared/62b6/mmcm_pll_drp_func_us_plus_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found '/home/Programming/Projects/hardcaml-mips/arty/outputs/ipshared/62b6/mmcm_pll_drp_func_us_plus_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found '/home/Programming/Projects/hardcaml-mips/arty/outputs/ipshared/62b6/mmcm_pll_drp_func_7s_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found '/home/Programming/Projects/hardcaml-mips/arty/outputs/ipshared/62b6/mmcm_pll_drp_func_7s_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found '/home/Programming/Projects/hardcaml-mips/arty/outputs/ipshared/62b6/mmcm_pll_drp_func_us_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found '/home/Programming/Projects/hardcaml-mips/arty/outputs/ipshared/62b6/mmcm_pll_drp_func_us_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found '/home/Programming/Projects/hardcaml-mips/arty/outputs/ipshared/62b6/mmcm_pll_drp_func_us_plus_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found '/home/Programming/Projects/hardcaml-mips/arty/outputs/ipshared/62b6/mmcm_pll_drp_func_us_plus_mmcm.vh'. Please regenerate to continue.
# read_verilog hardcaml_arty_top.v
# upgrade_ip [get_ips]
Upgrading 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-4316] Parameter 'PHASE' is no longer present on the upgraded IP 'design_1_clk_wiz_0_0', and cannot be set to '0.000'
INFO: [IP_Flow 19-3422] Upgraded design_1_clk_wiz_0_0 (Clocking Wizard 6.0) from revision 1 to revision 9
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_clk_wiz_0_0'...
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_clk_wiz_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
# set_property generate_synth_checkpoint false [get_files outputs/ips/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci]
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_clk_wiz_0_0'...
# validate_ip [get_ips]
# synth_design -top hardcaml_arty_top
Command: synth_design -top hardcaml_arty_top
Starting synth_design
Using part: xc7a35ticsg324-1L
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 626407
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2868.406 ; gain = 0.000 ; free physical = 367 ; free virtual = 22340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hardcaml_arty_top' [/home/Programming/Projects/hardcaml-mips/arty/hardcaml_arty_top.v:109]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [/home/Programming/Projects/hardcaml-mips/arty/outputs/ips/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:72]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [/home/Programming/Projects/hardcaml-mips/arty/outputs/ips/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/data/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/data/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/data/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 6.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/data/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/data/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/data/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (4#1) [/home/Programming/Projects/hardcaml-mips/arty/outputs/ips/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (5#1) [/home/Programming/Projects/hardcaml-mips/arty/outputs/ips/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:72]
INFO: [Synth 8-6157] synthesizing module 'user_application' [/home/Programming/Projects/hardcaml-mips/arty/hardcaml_arty_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'user_application' (6#1) [/home/Programming/Projects/hardcaml-mips/arty/hardcaml_arty_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hardcaml_arty_top' (7#1) [/home/Programming/Projects/hardcaml-mips/arty/hardcaml_arty_top.v:109]
WARNING: [Synth 8-3917] design hardcaml_arty_top has port eth_mii_tx_en driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port eth_mii_txd[3] driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port eth_mii_txd[2] driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port eth_mii_txd[1] driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port eth_mii_txd[0] driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port mdc driven by constant 0
WARNING: [Synth 8-7129] Port clear_n_166 in module user_application is either unconnected or has no load
WARNING: [Synth 8-7129] Port clear_n_200 in module user_application is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_166 in module user_application is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_200 in module user_application is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_clk_rx in module user_application is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_clk_tx in module user_application is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_rx_axis_mac_tdata[7] in module user_application is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_rx_axis_mac_tdata[6] in module user_application is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_rx_axis_mac_tdata[5] in module user_application is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_rx_axis_mac_tdata[4] in module user_application is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_rx_axis_mac_tdata[3] in module user_application is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_rx_axis_mac_tdata[2] in module user_application is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_rx_axis_mac_tdata[1] in module user_application is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_rx_axis_mac_tdata[0] in module user_application is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_rx_axis_mac_tlast in module user_application is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_rx_axis_mac_tuser in module user_application is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_rx_axis_mac_tvalid in module user_application is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_tx_tready in module user_application is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_mii_rx_clk in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_mii_rx_dv in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_mii_rx_er in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_mii_rxd[3] in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_mii_rxd[2] in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_mii_rxd[1] in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_mii_rxd[0] in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_mii_tx_clk in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port push_buttons_4bits[3] in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port push_buttons_4bits[2] in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port push_buttons_4bits[1] in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port push_buttons_4bits[0] in module hardcaml_arty_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.406 ; gain = 0.000 ; free physical = 300 ; free virtual = 22028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2868.406 ; gain = 0.000 ; free physical = 1201 ; free virtual = 22942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2868.406 ; gain = 0.000 ; free physical = 1199 ; free virtual = 22940
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2868.406 ; gain = 0.000 ; free physical = 1173 ; free virtual = 22923
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/Programming/Projects/hardcaml-mips/arty/outputs/ips/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'the_design_1_clk_wiz_0_0/inst'
Finished Parsing XDC File [/home/Programming/Projects/hardcaml-mips/arty/outputs/ips/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'the_design_1_clk_wiz_0_0/inst'
Parsing XDC File [/home/Programming/Projects/hardcaml-mips/arty/outputs/ips/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'the_design_1_clk_wiz_0_0/inst'
Finished Parsing XDC File [/home/Programming/Projects/hardcaml-mips/arty/outputs/ips/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'the_design_1_clk_wiz_0_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/Programming/Projects/hardcaml-mips/arty/outputs/ips/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hardcaml_arty_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hardcaml_arty_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2924.434 ; gain = 0.000 ; free physical = 1098 ; free virtual = 22878
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2924.434 ; gain = 0.000 ; free physical = 1098 ; free virtual = 22878
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2924.434 ; gain = 56.027 ; free physical = 1117 ; free virtual = 22901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2924.434 ; gain = 56.027 ; free physical = 1116 ; free virtual = 22900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for the_design_1_clk_wiz_0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for the_design_1_clk_wiz_0_0/inst. (constraint file  auto generated constraint).
Applied set_property KEEP = true for reset. (constraint file  auto generated constraint).
Applied set_property KEEP = true for sys_clock. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2924.434 ; gain = 56.027 ; free physical = 1109 ; free virtual = 22895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2924.434 ; gain = 56.027 ; free physical = 1097 ; free virtual = 22888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   4 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design hardcaml_arty_top has port led_4bits[3] driven by constant 1
WARNING: [Synth 8-3917] design hardcaml_arty_top has port led_4bits[2] driven by constant 1
WARNING: [Synth 8-3917] design hardcaml_arty_top has port led_4bits[1] driven by constant 1
WARNING: [Synth 8-3917] design hardcaml_arty_top has port led_4bits[0] driven by constant 1
WARNING: [Synth 8-3917] design hardcaml_arty_top has port led_rgb[11] driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port led_rgb[10] driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port led_rgb[9] driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port led_rgb[8] driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port led_rgb[7] driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port led_rgb[6] driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port led_rgb[5] driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port led_rgb[4] driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port led_rgb[3] driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port led_rgb[2] driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port led_rgb[1] driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port led_rgb[0] driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port eth_mii_tx_en driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port eth_mii_txd[3] driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port eth_mii_txd[2] driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port eth_mii_txd[1] driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port eth_mii_txd[0] driven by constant 0
WARNING: [Synth 8-3917] design hardcaml_arty_top has port mdc driven by constant 0
WARNING: [Synth 8-7129] Port eth_mii_rx_clk in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_mii_rx_dv in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_mii_rx_er in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_mii_rxd[3] in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_mii_rxd[2] in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_mii_rxd[1] in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_mii_rxd[0] in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_mii_tx_clk in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port push_buttons_4bits[3] in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port push_buttons_4bits[2] in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port push_buttons_4bits[1] in module hardcaml_arty_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port push_buttons_4bits[0] in module hardcaml_arty_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2924.434 ; gain = 56.027 ; free physical = 1101 ; free virtual = 22906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2924.434 ; gain = 56.027 ; free physical = 952 ; free virtual = 22790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2924.434 ; gain = 56.027 ; free physical = 942 ; free virtual = 22780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2924.434 ; gain = 56.027 ; free physical = 942 ; free virtual = 22780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2924.434 ; gain = 56.027 ; free physical = 946 ; free virtual = 22775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2924.434 ; gain = 56.027 ; free physical = 946 ; free virtual = 22775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2924.434 ; gain = 56.027 ; free physical = 943 ; free virtual = 22769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2924.434 ; gain = 56.027 ; free physical = 943 ; free virtual = 22769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2924.434 ; gain = 56.027 ; free physical = 942 ; free virtual = 22768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2924.434 ; gain = 56.027 ; free physical = 942 ; free virtual = 22768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |LUT1       |     4|
|3     |LUT2       |     7|
|4     |LUT3       |    11|
|5     |LUT4       |     9|
|6     |LUT5       |    10|
|7     |LUT6       |    20|
|8     |MMCME2_ADV |     1|
|9     |FDRE       |    53|
|10    |IBUF       |     3|
|11    |OBUF       |    23|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2924.434 ; gain = 56.027 ; free physical = 941 ; free virtual = 22765
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2924.434 ; gain = 0.000 ; free physical = 991 ; free virtual = 22815
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2924.434 ; gain = 56.027 ; free physical = 990 ; free virtual = 22814
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2924.434 ; gain = 0.000 ; free physical = 986 ; free virtual = 22814
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/Programming/Projects/hardcaml-mips/arty/outputs/ips/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'the_design_1_clk_wiz_0_0/inst'
Finished Parsing XDC File [/home/Programming/Projects/hardcaml-mips/arty/outputs/ips/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'the_design_1_clk_wiz_0_0/inst'
Parsing XDC File [/home/Programming/Projects/hardcaml-mips/arty/outputs/ips/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'the_design_1_clk_wiz_0_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/Programming/Projects/hardcaml-mips/arty/outputs/ips/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/Programming/Projects/hardcaml-mips/arty/outputs/ips/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/Programming/Projects/hardcaml-mips/arty/outputs/ips/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'the_design_1_clk_wiz_0_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3282.434 ; gain = 0.000 ; free physical = 709 ; free virtual = 22566
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b9a3204
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 3282.434 ; gain = 422.031 ; free physical = 898 ; free virtual = 22755
# write_checkpoint -force "${::output_dir}/post_synth.dcp"
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3322.453 ; gain = 0.000 ; free physical = 892 ; free virtual = 22751
INFO: [Common 17-1381] The checkpoint '/home/Programming/Projects/hardcaml-mips/arty/outputs/post_synth.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Jan  4 23:42:48 2022...
