<stg><name>neural_network_Pipeline_VITIS_LOOP_58_1</name>


<trans_list>

<trans id="1014" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %layer1_output = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %layer1_output_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %layer1_output_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %layer1_output_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %layer1_output_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_4"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %layer1_output_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_5"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %layer1_output_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_6"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %layer1_output_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_7"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %layer1_output_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_8"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %layer1_output_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_9"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %layer1_output_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_10"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %layer1_output_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_11"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %layer1_output_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_12"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %layer1_output_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_13"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %layer1_output_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_14"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %layer1_output_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_15"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %layer1_output_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_16"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %layer1_output_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_17"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %layer1_output_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_18"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %layer1_output_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_19"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %layer1_output_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_20"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %layer1_output_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_21"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %layer1_output_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_22"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %layer1_output_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_23"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %layer1_output_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_24"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %layer1_output_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_25"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %layer1_output_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_26"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %layer1_output_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_27"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %layer1_output_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_28"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %layer1_output_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_29"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %layer1_output_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_30"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %layer1_output_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_31"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %layer1_output_32 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_32"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:34 %layer1_output_33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_33"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:35 %layer1_output_34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_34"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:36 %layer1_output_35 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_35"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:37 %layer1_output_36 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_36"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:38 %layer1_output_37 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_37"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:39 %layer1_output_38 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_38"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:40 %layer1_output_39 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_39"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:41 %layer1_output_40 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_40"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:42 %layer1_output_41 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_41"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:43 %layer1_output_42 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_42"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:44 %layer1_output_43 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_43"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:45 %layer1_output_44 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_44"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:46 %layer1_output_45 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_45"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:47 %layer1_output_46 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_46"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:48 %layer1_output_47 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_47"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:49 %layer1_output_48 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_48"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:50 %layer1_output_49 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_49"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:51 %layer1_output_50 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_50"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:52 %layer1_output_51 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_51"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:53 %layer1_output_52 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_52"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:54 %layer1_output_53 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_53"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:55 %layer1_output_54 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_54"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:56 %layer1_output_55 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_55"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:57 %layer1_output_56 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_output_56"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:58 %sext_ln63_42_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_42

]]></Node>
<StgValue><ssdm name="sext_ln63_42_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:59 %sext_ln63_41_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_41

]]></Node>
<StgValue><ssdm name="sext_ln63_41_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:60 %sext_ln63_40_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_40

]]></Node>
<StgValue><ssdm name="sext_ln63_40_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:61 %sext_ln63_39_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_39

]]></Node>
<StgValue><ssdm name="sext_ln63_39_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:62 %sext_ln63_38_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_38

]]></Node>
<StgValue><ssdm name="sext_ln63_38_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:63 %sext_ln63_37_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_37

]]></Node>
<StgValue><ssdm name="sext_ln63_37_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:64 %sext_ln63_36_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_36

]]></Node>
<StgValue><ssdm name="sext_ln63_36_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:65 %sext_ln63_35_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_35

]]></Node>
<StgValue><ssdm name="sext_ln63_35_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:66 %sext_ln63_34_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_34

]]></Node>
<StgValue><ssdm name="sext_ln63_34_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:67 %sext_ln63_33_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_33

]]></Node>
<StgValue><ssdm name="sext_ln63_33_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:68 %sext_ln63_32_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_32

]]></Node>
<StgValue><ssdm name="sext_ln63_32_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:69 %sext_ln63_31_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_31

]]></Node>
<StgValue><ssdm name="sext_ln63_31_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:70 %sext_ln63_30_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_30

]]></Node>
<StgValue><ssdm name="sext_ln63_30_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:71 %sext_ln63_29_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_29

]]></Node>
<StgValue><ssdm name="sext_ln63_29_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:72 %sext_ln63_28_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_28

]]></Node>
<StgValue><ssdm name="sext_ln63_28_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:73 %sext_ln63_27_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_27

]]></Node>
<StgValue><ssdm name="sext_ln63_27_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:74 %sext_ln63_26_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_26

]]></Node>
<StgValue><ssdm name="sext_ln63_26_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:75 %sext_ln63_25_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_25

]]></Node>
<StgValue><ssdm name="sext_ln63_25_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:76 %sext_ln63_24_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_24

]]></Node>
<StgValue><ssdm name="sext_ln63_24_read"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:77 %sext_ln63_23_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_23

]]></Node>
<StgValue><ssdm name="sext_ln63_23_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:78 %sext_ln63_22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_22

]]></Node>
<StgValue><ssdm name="sext_ln63_22_read"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:79 %sext_ln63_21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_21

]]></Node>
<StgValue><ssdm name="sext_ln63_21_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:80 %sext_ln63_20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_20

]]></Node>
<StgValue><ssdm name="sext_ln63_20_read"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:81 %sext_ln63_19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_19

]]></Node>
<StgValue><ssdm name="sext_ln63_19_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:82 %sext_ln63_18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_18

]]></Node>
<StgValue><ssdm name="sext_ln63_18_read"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:83 %sext_ln63_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_17

]]></Node>
<StgValue><ssdm name="sext_ln63_17_read"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:84 %sext_ln63_16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_16

]]></Node>
<StgValue><ssdm name="sext_ln63_16_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:85 %sext_ln63_15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_15

]]></Node>
<StgValue><ssdm name="sext_ln63_15_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:86 %sext_ln63_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_14

]]></Node>
<StgValue><ssdm name="sext_ln63_14_read"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:87 %sext_ln63_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_13

]]></Node>
<StgValue><ssdm name="sext_ln63_13_read"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:88 %sext_ln63_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_12

]]></Node>
<StgValue><ssdm name="sext_ln63_12_read"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:89 %sext_ln63_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_11

]]></Node>
<StgValue><ssdm name="sext_ln63_11_read"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:90 %sext_ln63_10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_10

]]></Node>
<StgValue><ssdm name="sext_ln63_10_read"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:91 %sext_ln63_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_9

]]></Node>
<StgValue><ssdm name="sext_ln63_9_read"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:92 %sext_ln63_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_8

]]></Node>
<StgValue><ssdm name="sext_ln63_8_read"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:93 %sext_ln63_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_7

]]></Node>
<StgValue><ssdm name="sext_ln63_7_read"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:94 %sext_ln63_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_6

]]></Node>
<StgValue><ssdm name="sext_ln63_6_read"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:95 %sext_ln63_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_5

]]></Node>
<StgValue><ssdm name="sext_ln63_5_read"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:96 %sext_ln63_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_4

]]></Node>
<StgValue><ssdm name="sext_ln63_4_read"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:97 %sext_ln63_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_3

]]></Node>
<StgValue><ssdm name="sext_ln63_3_read"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:98 %sext_ln63_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_2

]]></Node>
<StgValue><ssdm name="sext_ln63_2_read"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:99 %sext_ln63_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_1

]]></Node>
<StgValue><ssdm name="sext_ln63_1_read"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:100 %sext_ln63_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63

]]></Node>
<StgValue><ssdm name="sext_ln63_read"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:101 %sext_ln63_42_cast = sext i16 %sext_ln63_42_read

]]></Node>
<StgValue><ssdm name="sext_ln63_42_cast"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:102 %sext_ln63_41_cast = sext i16 %sext_ln63_41_read

]]></Node>
<StgValue><ssdm name="sext_ln63_41_cast"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:103 %sext_ln63_40_cast = sext i16 %sext_ln63_40_read

]]></Node>
<StgValue><ssdm name="sext_ln63_40_cast"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:104 %sext_ln63_39_cast = sext i16 %sext_ln63_39_read

]]></Node>
<StgValue><ssdm name="sext_ln63_39_cast"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:105 %sext_ln63_38_cast = sext i16 %sext_ln63_38_read

]]></Node>
<StgValue><ssdm name="sext_ln63_38_cast"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:106 %sext_ln63_37_cast = sext i16 %sext_ln63_37_read

]]></Node>
<StgValue><ssdm name="sext_ln63_37_cast"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:107 %sext_ln63_36_cast = sext i16 %sext_ln63_36_read

]]></Node>
<StgValue><ssdm name="sext_ln63_36_cast"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:108 %sext_ln63_35_cast = sext i16 %sext_ln63_35_read

]]></Node>
<StgValue><ssdm name="sext_ln63_35_cast"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:109 %sext_ln63_34_cast = sext i16 %sext_ln63_34_read

]]></Node>
<StgValue><ssdm name="sext_ln63_34_cast"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:110 %sext_ln63_33_cast = sext i16 %sext_ln63_33_read

]]></Node>
<StgValue><ssdm name="sext_ln63_33_cast"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:111 %sext_ln63_32_cast = sext i16 %sext_ln63_32_read

]]></Node>
<StgValue><ssdm name="sext_ln63_32_cast"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:112 %sext_ln63_31_cast = sext i16 %sext_ln63_31_read

]]></Node>
<StgValue><ssdm name="sext_ln63_31_cast"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:113 %sext_ln63_30_cast = sext i16 %sext_ln63_30_read

]]></Node>
<StgValue><ssdm name="sext_ln63_30_cast"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:114 %sext_ln63_29_cast = sext i16 %sext_ln63_29_read

]]></Node>
<StgValue><ssdm name="sext_ln63_29_cast"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:115 %sext_ln63_28_cast = sext i16 %sext_ln63_28_read

]]></Node>
<StgValue><ssdm name="sext_ln63_28_cast"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:116 %sext_ln63_27_cast = sext i16 %sext_ln63_27_read

]]></Node>
<StgValue><ssdm name="sext_ln63_27_cast"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:117 %sext_ln63_26_cast = sext i16 %sext_ln63_26_read

]]></Node>
<StgValue><ssdm name="sext_ln63_26_cast"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:118 %sext_ln63_25_cast = sext i16 %sext_ln63_25_read

]]></Node>
<StgValue><ssdm name="sext_ln63_25_cast"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:119 %sext_ln63_24_cast = sext i16 %sext_ln63_24_read

]]></Node>
<StgValue><ssdm name="sext_ln63_24_cast"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:120 %sext_ln63_23_cast = sext i16 %sext_ln63_23_read

]]></Node>
<StgValue><ssdm name="sext_ln63_23_cast"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:121 %sext_ln63_22_cast = sext i16 %sext_ln63_22_read

]]></Node>
<StgValue><ssdm name="sext_ln63_22_cast"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:122 %sext_ln63_21_cast = sext i16 %sext_ln63_21_read

]]></Node>
<StgValue><ssdm name="sext_ln63_21_cast"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:123 %sext_ln63_20_cast = sext i16 %sext_ln63_20_read

]]></Node>
<StgValue><ssdm name="sext_ln63_20_cast"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:124 %sext_ln63_19_cast = sext i16 %sext_ln63_19_read

]]></Node>
<StgValue><ssdm name="sext_ln63_19_cast"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:125 %sext_ln63_18_cast = sext i16 %sext_ln63_18_read

]]></Node>
<StgValue><ssdm name="sext_ln63_18_cast"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:126 %sext_ln63_17_cast = sext i16 %sext_ln63_17_read

]]></Node>
<StgValue><ssdm name="sext_ln63_17_cast"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:127 %sext_ln63_16_cast = sext i16 %sext_ln63_16_read

]]></Node>
<StgValue><ssdm name="sext_ln63_16_cast"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:128 %sext_ln63_15_cast = sext i16 %sext_ln63_15_read

]]></Node>
<StgValue><ssdm name="sext_ln63_15_cast"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:129 %sext_ln63_14_cast = sext i16 %sext_ln63_14_read

]]></Node>
<StgValue><ssdm name="sext_ln63_14_cast"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:130 %sext_ln63_13_cast = sext i16 %sext_ln63_13_read

]]></Node>
<StgValue><ssdm name="sext_ln63_13_cast"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:131 %sext_ln63_12_cast = sext i16 %sext_ln63_12_read

]]></Node>
<StgValue><ssdm name="sext_ln63_12_cast"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:132 %sext_ln63_11_cast = sext i16 %sext_ln63_11_read

]]></Node>
<StgValue><ssdm name="sext_ln63_11_cast"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:133 %sext_ln63_10_cast = sext i16 %sext_ln63_10_read

]]></Node>
<StgValue><ssdm name="sext_ln63_10_cast"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:134 %sext_ln63_9_cast = sext i16 %sext_ln63_9_read

]]></Node>
<StgValue><ssdm name="sext_ln63_9_cast"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:135 %sext_ln63_8_cast = sext i16 %sext_ln63_8_read

]]></Node>
<StgValue><ssdm name="sext_ln63_8_cast"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:136 %sext_ln63_7_cast = sext i16 %sext_ln63_7_read

]]></Node>
<StgValue><ssdm name="sext_ln63_7_cast"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:137 %sext_ln63_6_cast = sext i16 %sext_ln63_6_read

]]></Node>
<StgValue><ssdm name="sext_ln63_6_cast"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:138 %sext_ln63_5_cast = sext i16 %sext_ln63_5_read

]]></Node>
<StgValue><ssdm name="sext_ln63_5_cast"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:139 %sext_ln63_4_cast = sext i16 %sext_ln63_4_read

]]></Node>
<StgValue><ssdm name="sext_ln63_4_cast"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:140 %sext_ln63_3_cast = sext i16 %sext_ln63_3_read

]]></Node>
<StgValue><ssdm name="sext_ln63_3_cast"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:141 %sext_ln63_2_cast = sext i16 %sext_ln63_2_read

]]></Node>
<StgValue><ssdm name="sext_ln63_2_cast"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:142 %sext_ln63_1_cast = sext i16 %sext_ln63_1_read

]]></Node>
<StgValue><ssdm name="sext_ln63_1_cast"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:143 %sext_ln63_cast = sext i16 %sext_ln63_read

]]></Node>
<StgValue><ssdm name="sext_ln63_cast"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:144 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:145 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body:0 %i_2 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body:1 %icmp_ln58 = icmp_eq  i7 %i_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body:2 %add_ln58 = add i7 %i_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:3 %br_ln58 = br i1 %icmp_ln58, void %for.body.split, void %VITIS_LOOP_70_3.exitStub

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="7">
<![CDATA[
for.body.split:0 %zext_ln58 = zext i7 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="7">
<![CDATA[
for.body.split:4 %trunc_ln58 = trunc i7 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln58"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:5 %layer1_weights_0_addr = getelementptr i11 %layer1_weights_0, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_0_addr"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="6">
<![CDATA[
for.body.split:6 %layer1_weights_0_load = load i6 %layer1_weights_0_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_0_load"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:9 %layer1_weights_1_addr = getelementptr i11 %layer1_weights_1, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_1_addr"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="11" op_0_bw="6">
<![CDATA[
for.body.split:10 %layer1_weights_1_load = load i6 %layer1_weights_1_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_1_load"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0" op_96_bw="6" op_97_bw="0" op_98_bw="6" op_99_bw="0" op_100_bw="6" op_101_bw="0" op_102_bw="6" op_103_bw="0" op_104_bw="6" op_105_bw="0" op_106_bw="6" op_107_bw="0" op_108_bw="6" op_109_bw="0" op_110_bw="6" op_111_bw="0" op_112_bw="6" op_113_bw="0" op_114_bw="6" op_115_bw="0" op_116_bw="6" op_117_bw="0" op_118_bw="6" op_119_bw="0" op_120_bw="6" op_121_bw="0" op_122_bw="6" op_123_bw="0" op_124_bw="6" op_125_bw="0" op_126_bw="6" op_127_bw="0">
<![CDATA[
for.body.split:314 %switch_ln66 = switch i6 %trunc_ln58, void %arrayidx23.case.63, i6 0, void %for.body.split.arrayidx23.exit_crit_edge87, i6 1, void %arrayidx23.case.1, i6 2, void %arrayidx23.case.2, i6 3, void %arrayidx23.case.3, i6 4, void %arrayidx23.case.4, i6 5, void %arrayidx23.case.5, i6 6, void %arrayidx23.case.6, i6 7, void %arrayidx23.case.7, i6 8, void %arrayidx23.case.8, i6 9, void %arrayidx23.case.9, i6 10, void %arrayidx23.exit, i6 11, void %arrayidx23.exit, i6 12, void %arrayidx23.case.12, i6 13, void %arrayidx23.case.13, i6 14, void %arrayidx23.case.14, i6 15, void %arrayidx23.case.15, i6 16, void %arrayidx23.case.16, i6 17, void %arrayidx23.exit, i6 18, void %arrayidx23.case.18, i6 19, void %arrayidx23.exit, i6 20, void %arrayidx23.case.20, i6 21, void %arrayidx23.case.21, i6 22, void %arrayidx23.case.22, i6 23, void %arrayidx23.case.23, i6 24, void %arrayidx23.exit, i6 25, void %arrayidx23.case.25, i6 26, void %arrayidx23.case.26, i6 27, void %arrayidx23.case.27, i6 28, void %arrayidx23.case.28, i6 29, void %arrayidx23.case.29, i6 30, void %arrayidx23.case.30, i6 31, void %arrayidx23.case.31, i6 32, void %arrayidx23.case.32, i6 33, void %arrayidx23.case.33, i6 34, void %arrayidx23.case.34, i6 35, void %arrayidx23.case.35, i6 36, void %arrayidx23.case.36, i6 37, void %arrayidx23.case.37, i6 38, void %arrayidx23.case.38, i6 39, void %arrayidx23.case.39, i6 40, void %arrayidx23.case.40, i6 41, void %arrayidx23.case.41, i6 42, void %arrayidx23.case.42, i6 43, void %arrayidx23.case.43, i6 44, void %arrayidx23.case.44, i6 45, void %arrayidx23.case.45, i6 46, void %arrayidx23.case.46, i6 47, void %arrayidx23.exit, i6 48, void %arrayidx23.case.48, i6 49, void %arrayidx23.case.49, i6 50, void %arrayidx23.case.50, i6 51, void %arrayidx23.case.51, i6 52, void %arrayidx23.case.52, i6 53, void %arrayidx23.case.53, i6 54, void %arrayidx23.case.54, i6 55, void %arrayidx23.case.55, i6 56, void %arrayidx23.case.56, i6 57, void %arrayidx23.case.57, i6 58, void %arrayidx23.case.58, i6 59, void %arrayidx23.case.59, i6 60, void %arrayidx23.exit, i6 61, void %arrayidx23.case.61, i6 62, void %for.body.split.arrayidx23.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln66"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx23.exit:0 %store_ln58 = store i7 %add_ln58, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.exit:1 %br_ln58 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="209" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="6">
<![CDATA[
for.body.split:6 %layer1_weights_0_load = load i6 %layer1_weights_0_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_0_load"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="11" op_0_bw="6">
<![CDATA[
for.body.split:10 %layer1_weights_1_load = load i6 %layer1_weights_1_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_1_load"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="24" op_0_bw="11">
<![CDATA[
for.body.split:11 %sext_ln63_44 = sext i11 %layer1_weights_1_load

]]></Node>
<StgValue><ssdm name="sext_ln63_44"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:12 %mul_ln63_1 = mul i24 %sext_ln63_44, i24 %sext_ln63_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_1"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:16 %layer1_weights_2_addr = getelementptr i10 %layer1_weights_2, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_2_addr"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="6">
<![CDATA[
for.body.split:17 %layer1_weights_2_load = load i6 %layer1_weights_2_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_2_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="11">
<![CDATA[
for.body.split:7 %sext_ln63_43 = sext i11 %layer1_weights_0_load

]]></Node>
<StgValue><ssdm name="sext_ln63_43"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:8 %mul_ln63 = mul i24 %sext_ln63_43, i24 %sext_ln63_cast

]]></Node>
<StgValue><ssdm name="mul_ln63"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:12 %mul_ln63_1 = mul i24 %sext_ln63_44, i24 %sext_ln63_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_1"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:13 %tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln63, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="6">
<![CDATA[
for.body.split:17 %layer1_weights_2_load = load i6 %layer1_weights_2_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_2_load"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="24" op_0_bw="10">
<![CDATA[
for.body.split:18 %sext_ln63_45 = sext i10 %layer1_weights_2_load

]]></Node>
<StgValue><ssdm name="sext_ln63_45"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:19 %mul_ln63_2 = mul i24 %sext_ln63_45, i24 %sext_ln63_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_2"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:23 %layer1_weights_3_addr = getelementptr i14 %layer1_weights_3, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_3_addr"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:24 %layer1_weights_3_load = load i6 %layer1_weights_3_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_3_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="224" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:12 %mul_ln63_1 = mul i24 %sext_ln63_44, i24 %sext_ln63_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_1"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:14 %shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:15 %add_ln63 = add i24 %shl_ln, i24 %mul_ln63_1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:19 %mul_ln63_2 = mul i24 %sext_ln63_45, i24 %sext_ln63_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_2"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:24 %layer1_weights_3_load = load i6 %layer1_weights_3_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_3_load"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="24" op_0_bw="14">
<![CDATA[
for.body.split:25 %sext_ln63_46 = sext i14 %layer1_weights_3_load

]]></Node>
<StgValue><ssdm name="sext_ln63_46"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:26 %mul_ln63_3 = mul i24 %sext_ln63_46, i24 %sext_ln63_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_3"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:30 %layer1_weights_4_addr = getelementptr i11 %layer1_weights_4, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_4_addr"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="6">
<![CDATA[
for.body.split:31 %layer1_weights_4_load = load i6 %layer1_weights_4_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_4_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="233" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:15 %add_ln63 = add i24 %shl_ln, i24 %mul_ln63_1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:19 %mul_ln63_2 = mul i24 %sext_ln63_45, i24 %sext_ln63_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_2"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:20 %tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:21 %shl_ln63_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_1"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:22 %add_ln63_1 = add i24 %shl_ln63_1, i24 %mul_ln63_2

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:26 %mul_ln63_3 = mul i24 %sext_ln63_46, i24 %sext_ln63_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_3"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="6">
<![CDATA[
for.body.split:31 %layer1_weights_4_load = load i6 %layer1_weights_4_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_4_load"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="24" op_0_bw="11">
<![CDATA[
for.body.split:32 %sext_ln63_47 = sext i11 %layer1_weights_4_load

]]></Node>
<StgValue><ssdm name="sext_ln63_47"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:33 %mul_ln63_4 = mul i24 %sext_ln63_47, i24 %sext_ln63_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_4"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:37 %layer1_weights_5_addr = getelementptr i13 %layer1_weights_5, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_5_addr"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:38 %layer1_weights_5_load = load i6 %layer1_weights_5_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_5_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="244" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:22 %add_ln63_1 = add i24 %shl_ln63_1, i24 %mul_ln63_2

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:26 %mul_ln63_3 = mul i24 %sext_ln63_46, i24 %sext_ln63_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_3"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:27 %tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:28 %shl_ln63_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_2"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:29 %add_ln63_2 = add i24 %shl_ln63_2, i24 %mul_ln63_3

]]></Node>
<StgValue><ssdm name="add_ln63_2"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:33 %mul_ln63_4 = mul i24 %sext_ln63_47, i24 %sext_ln63_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_4"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:38 %layer1_weights_5_load = load i6 %layer1_weights_5_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_5_load"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="24" op_0_bw="13">
<![CDATA[
for.body.split:39 %sext_ln63_48 = sext i13 %layer1_weights_5_load

]]></Node>
<StgValue><ssdm name="sext_ln63_48"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:40 %mul_ln63_5 = mul i24 %sext_ln63_48, i24 %sext_ln63_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_5"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:44 %layer1_weights_6_addr = getelementptr i14 %layer1_weights_6, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_6_addr"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:45 %layer1_weights_6_load = load i6 %layer1_weights_6_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_6_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="255" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:29 %add_ln63_2 = add i24 %shl_ln63_2, i24 %mul_ln63_3

]]></Node>
<StgValue><ssdm name="add_ln63_2"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:33 %mul_ln63_4 = mul i24 %sext_ln63_47, i24 %sext_ln63_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_4"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:34 %tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_2, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:35 %shl_ln63_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_3"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:36 %add_ln63_3 = add i24 %shl_ln63_3, i24 %mul_ln63_4

]]></Node>
<StgValue><ssdm name="add_ln63_3"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:40 %mul_ln63_5 = mul i24 %sext_ln63_48, i24 %sext_ln63_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_5"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:45 %layer1_weights_6_load = load i6 %layer1_weights_6_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_6_load"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="24" op_0_bw="14">
<![CDATA[
for.body.split:46 %sext_ln63_49 = sext i14 %layer1_weights_6_load

]]></Node>
<StgValue><ssdm name="sext_ln63_49"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:47 %mul_ln63_6 = mul i24 %sext_ln63_49, i24 %sext_ln63_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_6"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:51 %layer1_weights_7_addr = getelementptr i14 %layer1_weights_7, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_7_addr"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:52 %layer1_weights_7_load = load i6 %layer1_weights_7_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_7_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="266" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:36 %add_ln63_3 = add i24 %shl_ln63_3, i24 %mul_ln63_4

]]></Node>
<StgValue><ssdm name="add_ln63_3"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:40 %mul_ln63_5 = mul i24 %sext_ln63_48, i24 %sext_ln63_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_5"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:41 %tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:42 %shl_ln63_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_4"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:43 %add_ln63_4 = add i24 %shl_ln63_4, i24 %mul_ln63_5

]]></Node>
<StgValue><ssdm name="add_ln63_4"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:47 %mul_ln63_6 = mul i24 %sext_ln63_49, i24 %sext_ln63_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_6"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:52 %layer1_weights_7_load = load i6 %layer1_weights_7_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_7_load"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="24" op_0_bw="14">
<![CDATA[
for.body.split:53 %sext_ln63_50 = sext i14 %layer1_weights_7_load

]]></Node>
<StgValue><ssdm name="sext_ln63_50"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:54 %mul_ln63_7 = mul i24 %sext_ln63_50, i24 %sext_ln63_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_7"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:58 %layer1_weights_8_addr = getelementptr i13 %layer1_weights_8, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_8_addr"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:59 %layer1_weights_8_load = load i6 %layer1_weights_8_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_8_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="277" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:43 %add_ln63_4 = add i24 %shl_ln63_4, i24 %mul_ln63_5

]]></Node>
<StgValue><ssdm name="add_ln63_4"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:47 %mul_ln63_6 = mul i24 %sext_ln63_49, i24 %sext_ln63_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_6"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:48 %tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_4, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:49 %shl_ln63_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_5"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:50 %add_ln63_5 = add i24 %shl_ln63_5, i24 %mul_ln63_6

]]></Node>
<StgValue><ssdm name="add_ln63_5"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:54 %mul_ln63_7 = mul i24 %sext_ln63_50, i24 %sext_ln63_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_7"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:59 %layer1_weights_8_load = load i6 %layer1_weights_8_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_8_load"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="24" op_0_bw="13">
<![CDATA[
for.body.split:60 %sext_ln63_51 = sext i13 %layer1_weights_8_load

]]></Node>
<StgValue><ssdm name="sext_ln63_51"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:61 %mul_ln63_8 = mul i24 %sext_ln63_51, i24 %sext_ln63_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_8"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:65 %layer1_weights_9_addr = getelementptr i14 %layer1_weights_9, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_9_addr"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:66 %layer1_weights_9_load = load i6 %layer1_weights_9_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_9_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="288" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:50 %add_ln63_5 = add i24 %shl_ln63_5, i24 %mul_ln63_6

]]></Node>
<StgValue><ssdm name="add_ln63_5"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:54 %mul_ln63_7 = mul i24 %sext_ln63_50, i24 %sext_ln63_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_7"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:55 %tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_5, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:56 %shl_ln63_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_6"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:57 %add_ln63_6 = add i24 %shl_ln63_6, i24 %mul_ln63_7

]]></Node>
<StgValue><ssdm name="add_ln63_6"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:61 %mul_ln63_8 = mul i24 %sext_ln63_51, i24 %sext_ln63_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_8"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:66 %layer1_weights_9_load = load i6 %layer1_weights_9_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_9_load"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="24" op_0_bw="14">
<![CDATA[
for.body.split:67 %sext_ln63_52 = sext i14 %layer1_weights_9_load

]]></Node>
<StgValue><ssdm name="sext_ln63_52"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:68 %mul_ln63_9 = mul i24 %sext_ln63_52, i24 %sext_ln63_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_9"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:72 %layer1_weights_10_addr = getelementptr i11 %layer1_weights_10, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_10_addr"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="6">
<![CDATA[
for.body.split:73 %layer1_weights_10_load = load i6 %layer1_weights_10_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_10_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="299" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:57 %add_ln63_6 = add i24 %shl_ln63_6, i24 %mul_ln63_7

]]></Node>
<StgValue><ssdm name="add_ln63_6"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:61 %mul_ln63_8 = mul i24 %sext_ln63_51, i24 %sext_ln63_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_8"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:62 %tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_6, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:63 %shl_ln63_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_7"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:64 %add_ln63_7 = add i24 %shl_ln63_7, i24 %mul_ln63_8

]]></Node>
<StgValue><ssdm name="add_ln63_7"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:68 %mul_ln63_9 = mul i24 %sext_ln63_52, i24 %sext_ln63_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_9"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="6">
<![CDATA[
for.body.split:73 %layer1_weights_10_load = load i6 %layer1_weights_10_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_10_load"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="11">
<![CDATA[
for.body.split:74 %sext_ln63_53 = sext i11 %layer1_weights_10_load

]]></Node>
<StgValue><ssdm name="sext_ln63_53"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:75 %mul_ln63_10 = mul i24 %sext_ln63_53, i24 %sext_ln63_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_10"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:79 %layer1_weights_11_addr = getelementptr i11 %layer1_weights_11, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_11_addr"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="11" op_0_bw="6">
<![CDATA[
for.body.split:80 %layer1_weights_11_load = load i6 %layer1_weights_11_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_11_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="310" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:64 %add_ln63_7 = add i24 %shl_ln63_7, i24 %mul_ln63_8

]]></Node>
<StgValue><ssdm name="add_ln63_7"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:68 %mul_ln63_9 = mul i24 %sext_ln63_52, i24 %sext_ln63_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_9"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:69 %tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_7, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:70 %shl_ln63_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_8"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:71 %add_ln63_8 = add i24 %shl_ln63_8, i24 %mul_ln63_9

]]></Node>
<StgValue><ssdm name="add_ln63_8"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:75 %mul_ln63_10 = mul i24 %sext_ln63_53, i24 %sext_ln63_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_10"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="11" op_0_bw="6">
<![CDATA[
for.body.split:80 %layer1_weights_11_load = load i6 %layer1_weights_11_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_11_load"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="24" op_0_bw="11">
<![CDATA[
for.body.split:81 %sext_ln63_54 = sext i11 %layer1_weights_11_load

]]></Node>
<StgValue><ssdm name="sext_ln63_54"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:82 %mul_ln63_11 = mul i24 %sext_ln63_54, i24 %sext_ln63_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_11"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:86 %layer1_weights_12_addr = getelementptr i12 %layer1_weights_12, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_12_addr"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="6">
<![CDATA[
for.body.split:87 %layer1_weights_12_load = load i6 %layer1_weights_12_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_12_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="321" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:71 %add_ln63_8 = add i24 %shl_ln63_8, i24 %mul_ln63_9

]]></Node>
<StgValue><ssdm name="add_ln63_8"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:75 %mul_ln63_10 = mul i24 %sext_ln63_53, i24 %sext_ln63_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_10"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:76 %tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_8, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:77 %shl_ln63_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_9"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:78 %add_ln63_9 = add i24 %shl_ln63_9, i24 %mul_ln63_10

]]></Node>
<StgValue><ssdm name="add_ln63_9"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:82 %mul_ln63_11 = mul i24 %sext_ln63_54, i24 %sext_ln63_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_11"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="6">
<![CDATA[
for.body.split:87 %layer1_weights_12_load = load i6 %layer1_weights_12_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_12_load"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="24" op_0_bw="12">
<![CDATA[
for.body.split:88 %sext_ln63_55 = sext i12 %layer1_weights_12_load

]]></Node>
<StgValue><ssdm name="sext_ln63_55"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:89 %mul_ln63_12 = mul i24 %sext_ln63_55, i24 %sext_ln63_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_12"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:93 %layer1_weights_13_addr = getelementptr i14 %layer1_weights_13, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_13_addr"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:94 %layer1_weights_13_load = load i6 %layer1_weights_13_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_13_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="332" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:78 %add_ln63_9 = add i24 %shl_ln63_9, i24 %mul_ln63_10

]]></Node>
<StgValue><ssdm name="add_ln63_9"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:82 %mul_ln63_11 = mul i24 %sext_ln63_54, i24 %sext_ln63_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_11"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:83 %tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_9, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:84 %shl_ln63_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_s"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:85 %add_ln63_10 = add i24 %shl_ln63_s, i24 %mul_ln63_11

]]></Node>
<StgValue><ssdm name="add_ln63_10"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:89 %mul_ln63_12 = mul i24 %sext_ln63_55, i24 %sext_ln63_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_12"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:94 %layer1_weights_13_load = load i6 %layer1_weights_13_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_13_load"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="24" op_0_bw="14">
<![CDATA[
for.body.split:95 %sext_ln63_56 = sext i14 %layer1_weights_13_load

]]></Node>
<StgValue><ssdm name="sext_ln63_56"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:96 %mul_ln63_13 = mul i24 %sext_ln63_56, i24 %sext_ln63_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_13"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:100 %layer1_weights_14_addr = getelementptr i15 %layer1_weights_14, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_14_addr"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="15" op_0_bw="6">
<![CDATA[
for.body.split:101 %layer1_weights_14_load = load i6 %layer1_weights_14_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_14_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="343" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:85 %add_ln63_10 = add i24 %shl_ln63_s, i24 %mul_ln63_11

]]></Node>
<StgValue><ssdm name="add_ln63_10"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:89 %mul_ln63_12 = mul i24 %sext_ln63_55, i24 %sext_ln63_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_12"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:90 %tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_10, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:91 %shl_ln63_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_10"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:92 %add_ln63_11 = add i24 %shl_ln63_10, i24 %mul_ln63_12

]]></Node>
<StgValue><ssdm name="add_ln63_11"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:96 %mul_ln63_13 = mul i24 %sext_ln63_56, i24 %sext_ln63_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_13"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="15" op_0_bw="6">
<![CDATA[
for.body.split:101 %layer1_weights_14_load = load i6 %layer1_weights_14_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_14_load"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="24" op_0_bw="15">
<![CDATA[
for.body.split:102 %sext_ln63_57 = sext i15 %layer1_weights_14_load

]]></Node>
<StgValue><ssdm name="sext_ln63_57"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:103 %mul_ln63_14 = mul i24 %sext_ln63_57, i24 %sext_ln63_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_14"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:107 %layer1_weights_15_addr = getelementptr i15 %layer1_weights_15, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_15_addr"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="15" op_0_bw="6">
<![CDATA[
for.body.split:108 %layer1_weights_15_load = load i6 %layer1_weights_15_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_15_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="354" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:92 %add_ln63_11 = add i24 %shl_ln63_10, i24 %mul_ln63_12

]]></Node>
<StgValue><ssdm name="add_ln63_11"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:96 %mul_ln63_13 = mul i24 %sext_ln63_56, i24 %sext_ln63_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_13"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:97 %tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_11, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:98 %shl_ln63_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_11"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:99 %add_ln63_12 = add i24 %shl_ln63_11, i24 %mul_ln63_13

]]></Node>
<StgValue><ssdm name="add_ln63_12"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:103 %mul_ln63_14 = mul i24 %sext_ln63_57, i24 %sext_ln63_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_14"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="15" op_0_bw="6">
<![CDATA[
for.body.split:108 %layer1_weights_15_load = load i6 %layer1_weights_15_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_15_load"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="15">
<![CDATA[
for.body.split:109 %sext_ln63_58 = sext i15 %layer1_weights_15_load

]]></Node>
<StgValue><ssdm name="sext_ln63_58"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:110 %mul_ln63_15 = mul i24 %sext_ln63_58, i24 %sext_ln63_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_15"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:114 %layer1_weights_16_addr = getelementptr i13 %layer1_weights_16, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_16_addr"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:115 %layer1_weights_16_load = load i6 %layer1_weights_16_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_16_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="365" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:99 %add_ln63_12 = add i24 %shl_ln63_11, i24 %mul_ln63_13

]]></Node>
<StgValue><ssdm name="add_ln63_12"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:103 %mul_ln63_14 = mul i24 %sext_ln63_57, i24 %sext_ln63_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_14"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:104 %tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_12, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="368" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:105 %shl_ln63_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_12"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:106 %add_ln63_13 = add i24 %shl_ln63_12, i24 %mul_ln63_14

]]></Node>
<StgValue><ssdm name="add_ln63_13"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:110 %mul_ln63_15 = mul i24 %sext_ln63_58, i24 %sext_ln63_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_15"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:115 %layer1_weights_16_load = load i6 %layer1_weights_16_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_16_load"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="13">
<![CDATA[
for.body.split:116 %sext_ln63_59 = sext i13 %layer1_weights_16_load

]]></Node>
<StgValue><ssdm name="sext_ln63_59"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:117 %mul_ln63_16 = mul i24 %sext_ln63_59, i24 %sext_ln63_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_16"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:121 %layer1_weights_17_addr = getelementptr i13 %layer1_weights_17, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_17_addr"/></StgValue>
</operation>

<operation id="375" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:122 %layer1_weights_17_load = load i6 %layer1_weights_17_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_17_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="376" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:106 %add_ln63_13 = add i24 %shl_ln63_12, i24 %mul_ln63_14

]]></Node>
<StgValue><ssdm name="add_ln63_13"/></StgValue>
</operation>

<operation id="377" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:110 %mul_ln63_15 = mul i24 %sext_ln63_58, i24 %sext_ln63_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_15"/></StgValue>
</operation>

<operation id="378" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:111 %tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_13, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="379" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:112 %shl_ln63_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_13"/></StgValue>
</operation>

<operation id="380" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:113 %add_ln63_14 = add i24 %shl_ln63_13, i24 %mul_ln63_15

]]></Node>
<StgValue><ssdm name="add_ln63_14"/></StgValue>
</operation>

<operation id="381" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:117 %mul_ln63_16 = mul i24 %sext_ln63_59, i24 %sext_ln63_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_16"/></StgValue>
</operation>

<operation id="382" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:122 %layer1_weights_17_load = load i6 %layer1_weights_17_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_17_load"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="24" op_0_bw="13">
<![CDATA[
for.body.split:123 %sext_ln63_60 = sext i13 %layer1_weights_17_load

]]></Node>
<StgValue><ssdm name="sext_ln63_60"/></StgValue>
</operation>

<operation id="384" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:124 %mul_ln63_17 = mul i24 %sext_ln63_60, i24 %sext_ln63_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_17"/></StgValue>
</operation>

<operation id="385" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:128 %layer1_weights_18_addr = getelementptr i13 %layer1_weights_18, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_18_addr"/></StgValue>
</operation>

<operation id="386" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:129 %layer1_weights_18_load = load i6 %layer1_weights_18_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_18_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="387" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:113 %add_ln63_14 = add i24 %shl_ln63_13, i24 %mul_ln63_15

]]></Node>
<StgValue><ssdm name="add_ln63_14"/></StgValue>
</operation>

<operation id="388" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:117 %mul_ln63_16 = mul i24 %sext_ln63_59, i24 %sext_ln63_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_16"/></StgValue>
</operation>

<operation id="389" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:118 %tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_14, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="390" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:119 %shl_ln63_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_14"/></StgValue>
</operation>

<operation id="391" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:120 %add_ln63_15 = add i24 %shl_ln63_14, i24 %mul_ln63_16

]]></Node>
<StgValue><ssdm name="add_ln63_15"/></StgValue>
</operation>

<operation id="392" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:124 %mul_ln63_17 = mul i24 %sext_ln63_60, i24 %sext_ln63_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_17"/></StgValue>
</operation>

<operation id="393" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:129 %layer1_weights_18_load = load i6 %layer1_weights_18_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_18_load"/></StgValue>
</operation>

<operation id="394" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="24" op_0_bw="13">
<![CDATA[
for.body.split:130 %sext_ln63_61 = sext i13 %layer1_weights_18_load

]]></Node>
<StgValue><ssdm name="sext_ln63_61"/></StgValue>
</operation>

<operation id="395" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:131 %mul_ln63_18 = mul i24 %sext_ln63_61, i24 %sext_ln63_18_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_18"/></StgValue>
</operation>

<operation id="396" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:135 %layer1_weights_19_addr = getelementptr i14 %layer1_weights_19, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_19_addr"/></StgValue>
</operation>

<operation id="397" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:136 %layer1_weights_19_load = load i6 %layer1_weights_19_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_19_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="398" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:120 %add_ln63_15 = add i24 %shl_ln63_14, i24 %mul_ln63_16

]]></Node>
<StgValue><ssdm name="add_ln63_15"/></StgValue>
</operation>

<operation id="399" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:124 %mul_ln63_17 = mul i24 %sext_ln63_60, i24 %sext_ln63_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_17"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:125 %tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_15, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="401" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:126 %shl_ln63_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_22, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_15"/></StgValue>
</operation>

<operation id="402" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:127 %add_ln63_16 = add i24 %shl_ln63_15, i24 %mul_ln63_17

]]></Node>
<StgValue><ssdm name="add_ln63_16"/></StgValue>
</operation>

<operation id="403" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:131 %mul_ln63_18 = mul i24 %sext_ln63_61, i24 %sext_ln63_18_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_18"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:136 %layer1_weights_19_load = load i6 %layer1_weights_19_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_19_load"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="24" op_0_bw="14">
<![CDATA[
for.body.split:137 %sext_ln63_62 = sext i14 %layer1_weights_19_load

]]></Node>
<StgValue><ssdm name="sext_ln63_62"/></StgValue>
</operation>

<operation id="406" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:138 %mul_ln63_19 = mul i24 %sext_ln63_62, i24 %sext_ln63_19_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_19"/></StgValue>
</operation>

<operation id="407" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:142 %layer1_weights_20_addr = getelementptr i11 %layer1_weights_20, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_20_addr"/></StgValue>
</operation>

<operation id="408" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="11" op_0_bw="6">
<![CDATA[
for.body.split:143 %layer1_weights_20_load = load i6 %layer1_weights_20_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_20_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="409" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:127 %add_ln63_16 = add i24 %shl_ln63_15, i24 %mul_ln63_17

]]></Node>
<StgValue><ssdm name="add_ln63_16"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:131 %mul_ln63_18 = mul i24 %sext_ln63_61, i24 %sext_ln63_18_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_18"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:132 %tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_16, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:133 %shl_ln63_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_16"/></StgValue>
</operation>

<operation id="413" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:134 %add_ln63_17 = add i24 %shl_ln63_16, i24 %mul_ln63_18

]]></Node>
<StgValue><ssdm name="add_ln63_17"/></StgValue>
</operation>

<operation id="414" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:138 %mul_ln63_19 = mul i24 %sext_ln63_62, i24 %sext_ln63_19_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_19"/></StgValue>
</operation>

<operation id="415" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="11" op_0_bw="6">
<![CDATA[
for.body.split:143 %layer1_weights_20_load = load i6 %layer1_weights_20_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_20_load"/></StgValue>
</operation>

<operation id="416" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="24" op_0_bw="11">
<![CDATA[
for.body.split:144 %sext_ln63_63 = sext i11 %layer1_weights_20_load

]]></Node>
<StgValue><ssdm name="sext_ln63_63"/></StgValue>
</operation>

<operation id="417" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:145 %mul_ln63_20 = mul i24 %sext_ln63_63, i24 %sext_ln63_20_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_20"/></StgValue>
</operation>

<operation id="418" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:149 %layer1_weights_21_addr = getelementptr i13 %layer1_weights_21, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_21_addr"/></StgValue>
</operation>

<operation id="419" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:150 %layer1_weights_21_load = load i6 %layer1_weights_21_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_21_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="420" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:134 %add_ln63_17 = add i24 %shl_ln63_16, i24 %mul_ln63_18

]]></Node>
<StgValue><ssdm name="add_ln63_17"/></StgValue>
</operation>

<operation id="421" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:138 %mul_ln63_19 = mul i24 %sext_ln63_62, i24 %sext_ln63_19_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_19"/></StgValue>
</operation>

<operation id="422" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:139 %tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_17, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="423" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:140 %shl_ln63_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_17"/></StgValue>
</operation>

<operation id="424" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:141 %add_ln63_18 = add i24 %shl_ln63_17, i24 %mul_ln63_19

]]></Node>
<StgValue><ssdm name="add_ln63_18"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:145 %mul_ln63_20 = mul i24 %sext_ln63_63, i24 %sext_ln63_20_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_20"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:150 %layer1_weights_21_load = load i6 %layer1_weights_21_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_21_load"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="24" op_0_bw="13">
<![CDATA[
for.body.split:151 %sext_ln63_64 = sext i13 %layer1_weights_21_load

]]></Node>
<StgValue><ssdm name="sext_ln63_64"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:152 %mul_ln63_21 = mul i24 %sext_ln63_64, i24 %sext_ln63_21_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_21"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="6" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:156 %layer1_weights_22_addr = getelementptr i10 %layer1_weights_22, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_22_addr"/></StgValue>
</operation>

<operation id="430" st_id="22" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="6">
<![CDATA[
for.body.split:157 %layer1_weights_22_load = load i6 %layer1_weights_22_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_22_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="431" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:141 %add_ln63_18 = add i24 %shl_ln63_17, i24 %mul_ln63_19

]]></Node>
<StgValue><ssdm name="add_ln63_18"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:145 %mul_ln63_20 = mul i24 %sext_ln63_63, i24 %sext_ln63_20_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_20"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:146 %tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_18, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:147 %shl_ln63_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_18"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:148 %add_ln63_19 = add i24 %shl_ln63_18, i24 %mul_ln63_20

]]></Node>
<StgValue><ssdm name="add_ln63_19"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:152 %mul_ln63_21 = mul i24 %sext_ln63_64, i24 %sext_ln63_21_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_21"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="6">
<![CDATA[
for.body.split:157 %layer1_weights_22_load = load i6 %layer1_weights_22_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_22_load"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="24" op_0_bw="10">
<![CDATA[
for.body.split:158 %sext_ln63_65 = sext i10 %layer1_weights_22_load

]]></Node>
<StgValue><ssdm name="sext_ln63_65"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:159 %mul_ln63_22 = mul i24 %sext_ln63_65, i24 %sext_ln63_22_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_22"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="6" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:163 %layer1_weights_23_addr = getelementptr i10 %layer1_weights_23, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_23_addr"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="10" op_0_bw="6">
<![CDATA[
for.body.split:164 %layer1_weights_23_load = load i6 %layer1_weights_23_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_23_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="442" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:148 %add_ln63_19 = add i24 %shl_ln63_18, i24 %mul_ln63_20

]]></Node>
<StgValue><ssdm name="add_ln63_19"/></StgValue>
</operation>

<operation id="443" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:152 %mul_ln63_21 = mul i24 %sext_ln63_64, i24 %sext_ln63_21_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_21"/></StgValue>
</operation>

<operation id="444" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:153 %tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_19, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="445" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:154 %shl_ln63_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_19"/></StgValue>
</operation>

<operation id="446" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:155 %add_ln63_20 = add i24 %shl_ln63_19, i24 %mul_ln63_21

]]></Node>
<StgValue><ssdm name="add_ln63_20"/></StgValue>
</operation>

<operation id="447" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:159 %mul_ln63_22 = mul i24 %sext_ln63_65, i24 %sext_ln63_22_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_22"/></StgValue>
</operation>

<operation id="448" st_id="24" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="10" op_0_bw="6">
<![CDATA[
for.body.split:164 %layer1_weights_23_load = load i6 %layer1_weights_23_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_23_load"/></StgValue>
</operation>

<operation id="449" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="24" op_0_bw="10">
<![CDATA[
for.body.split:165 %sext_ln63_66 = sext i10 %layer1_weights_23_load

]]></Node>
<StgValue><ssdm name="sext_ln63_66"/></StgValue>
</operation>

<operation id="450" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:166 %mul_ln63_23 = mul i24 %sext_ln63_66, i24 %sext_ln63_23_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_23"/></StgValue>
</operation>

<operation id="451" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:170 %layer1_weights_24_addr = getelementptr i14 %layer1_weights_24, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_24_addr"/></StgValue>
</operation>

<operation id="452" st_id="24" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:171 %layer1_weights_24_load = load i6 %layer1_weights_24_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_24_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="453" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:155 %add_ln63_20 = add i24 %shl_ln63_19, i24 %mul_ln63_21

]]></Node>
<StgValue><ssdm name="add_ln63_20"/></StgValue>
</operation>

<operation id="454" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:159 %mul_ln63_22 = mul i24 %sext_ln63_65, i24 %sext_ln63_22_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_22"/></StgValue>
</operation>

<operation id="455" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:160 %tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_20, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="456" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:161 %shl_ln63_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_20"/></StgValue>
</operation>

<operation id="457" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:162 %add_ln63_21 = add i24 %shl_ln63_20, i24 %mul_ln63_22

]]></Node>
<StgValue><ssdm name="add_ln63_21"/></StgValue>
</operation>

<operation id="458" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:166 %mul_ln63_23 = mul i24 %sext_ln63_66, i24 %sext_ln63_23_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_23"/></StgValue>
</operation>

<operation id="459" st_id="25" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:171 %layer1_weights_24_load = load i6 %layer1_weights_24_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_24_load"/></StgValue>
</operation>

<operation id="460" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="24" op_0_bw="14">
<![CDATA[
for.body.split:172 %sext_ln63_67 = sext i14 %layer1_weights_24_load

]]></Node>
<StgValue><ssdm name="sext_ln63_67"/></StgValue>
</operation>

<operation id="461" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:173 %mul_ln63_24 = mul i24 %sext_ln63_67, i24 %sext_ln63_24_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_24"/></StgValue>
</operation>

<operation id="462" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:177 %layer1_weights_25_addr = getelementptr i12 %layer1_weights_25, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_25_addr"/></StgValue>
</operation>

<operation id="463" st_id="25" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="6">
<![CDATA[
for.body.split:178 %layer1_weights_25_load = load i6 %layer1_weights_25_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_25_load"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="464" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:162 %add_ln63_21 = add i24 %shl_ln63_20, i24 %mul_ln63_22

]]></Node>
<StgValue><ssdm name="add_ln63_21"/></StgValue>
</operation>

<operation id="465" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:166 %mul_ln63_23 = mul i24 %sext_ln63_66, i24 %sext_ln63_23_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_23"/></StgValue>
</operation>

<operation id="466" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:167 %tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_21, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="467" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:168 %shl_ln63_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_21"/></StgValue>
</operation>

<operation id="468" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:169 %add_ln63_22 = add i24 %shl_ln63_21, i24 %mul_ln63_23

]]></Node>
<StgValue><ssdm name="add_ln63_22"/></StgValue>
</operation>

<operation id="469" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:173 %mul_ln63_24 = mul i24 %sext_ln63_67, i24 %sext_ln63_24_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_24"/></StgValue>
</operation>

<operation id="470" st_id="26" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="6">
<![CDATA[
for.body.split:178 %layer1_weights_25_load = load i6 %layer1_weights_25_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_25_load"/></StgValue>
</operation>

<operation id="471" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="24" op_0_bw="12">
<![CDATA[
for.body.split:179 %sext_ln63_68 = sext i12 %layer1_weights_25_load

]]></Node>
<StgValue><ssdm name="sext_ln63_68"/></StgValue>
</operation>

<operation id="472" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:180 %mul_ln63_25 = mul i24 %sext_ln63_68, i24 %sext_ln63_25_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_25"/></StgValue>
</operation>

<operation id="473" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:184 %layer1_weights_26_addr = getelementptr i11 %layer1_weights_26, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_26_addr"/></StgValue>
</operation>

<operation id="474" st_id="26" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="11" op_0_bw="6">
<![CDATA[
for.body.split:185 %layer1_weights_26_load = load i6 %layer1_weights_26_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_26_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="475" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:169 %add_ln63_22 = add i24 %shl_ln63_21, i24 %mul_ln63_23

]]></Node>
<StgValue><ssdm name="add_ln63_22"/></StgValue>
</operation>

<operation id="476" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:173 %mul_ln63_24 = mul i24 %sext_ln63_67, i24 %sext_ln63_24_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_24"/></StgValue>
</operation>

<operation id="477" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:174 %tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_22, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="478" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:175 %shl_ln63_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_22"/></StgValue>
</operation>

<operation id="479" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:176 %add_ln63_23 = add i24 %shl_ln63_22, i24 %mul_ln63_24

]]></Node>
<StgValue><ssdm name="add_ln63_23"/></StgValue>
</operation>

<operation id="480" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:180 %mul_ln63_25 = mul i24 %sext_ln63_68, i24 %sext_ln63_25_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_25"/></StgValue>
</operation>

<operation id="481" st_id="27" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="11" op_0_bw="6">
<![CDATA[
for.body.split:185 %layer1_weights_26_load = load i6 %layer1_weights_26_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_26_load"/></StgValue>
</operation>

<operation id="482" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="24" op_0_bw="11">
<![CDATA[
for.body.split:186 %sext_ln63_69 = sext i11 %layer1_weights_26_load

]]></Node>
<StgValue><ssdm name="sext_ln63_69"/></StgValue>
</operation>

<operation id="483" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:187 %mul_ln63_26 = mul i24 %sext_ln63_69, i24 %sext_ln63_26_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_26"/></StgValue>
</operation>

<operation id="484" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:191 %layer1_weights_27_addr = getelementptr i13 %layer1_weights_27, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_27_addr"/></StgValue>
</operation>

<operation id="485" st_id="27" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:192 %layer1_weights_27_load = load i6 %layer1_weights_27_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_27_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="486" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:176 %add_ln63_23 = add i24 %shl_ln63_22, i24 %mul_ln63_24

]]></Node>
<StgValue><ssdm name="add_ln63_23"/></StgValue>
</operation>

<operation id="487" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:180 %mul_ln63_25 = mul i24 %sext_ln63_68, i24 %sext_ln63_25_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_25"/></StgValue>
</operation>

<operation id="488" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:181 %tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_23, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="489" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:182 %shl_ln63_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_23"/></StgValue>
</operation>

<operation id="490" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:183 %add_ln63_24 = add i24 %shl_ln63_23, i24 %mul_ln63_25

]]></Node>
<StgValue><ssdm name="add_ln63_24"/></StgValue>
</operation>

<operation id="491" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:187 %mul_ln63_26 = mul i24 %sext_ln63_69, i24 %sext_ln63_26_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_26"/></StgValue>
</operation>

<operation id="492" st_id="28" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:192 %layer1_weights_27_load = load i6 %layer1_weights_27_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_27_load"/></StgValue>
</operation>

<operation id="493" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="24" op_0_bw="13">
<![CDATA[
for.body.split:193 %sext_ln63_70 = sext i13 %layer1_weights_27_load

]]></Node>
<StgValue><ssdm name="sext_ln63_70"/></StgValue>
</operation>

<operation id="494" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:194 %mul_ln63_27 = mul i24 %sext_ln63_70, i24 %sext_ln63_27_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_27"/></StgValue>
</operation>

<operation id="495" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:198 %layer1_weights_28_addr = getelementptr i12 %layer1_weights_28, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_28_addr"/></StgValue>
</operation>

<operation id="496" st_id="28" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="12" op_0_bw="6">
<![CDATA[
for.body.split:199 %layer1_weights_28_load = load i6 %layer1_weights_28_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_28_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="497" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:183 %add_ln63_24 = add i24 %shl_ln63_23, i24 %mul_ln63_25

]]></Node>
<StgValue><ssdm name="add_ln63_24"/></StgValue>
</operation>

<operation id="498" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:187 %mul_ln63_26 = mul i24 %sext_ln63_69, i24 %sext_ln63_26_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_26"/></StgValue>
</operation>

<operation id="499" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:188 %tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_24, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="500" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:189 %shl_ln63_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_24"/></StgValue>
</operation>

<operation id="501" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:190 %add_ln63_25 = add i24 %shl_ln63_24, i24 %mul_ln63_26

]]></Node>
<StgValue><ssdm name="add_ln63_25"/></StgValue>
</operation>

<operation id="502" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:194 %mul_ln63_27 = mul i24 %sext_ln63_70, i24 %sext_ln63_27_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_27"/></StgValue>
</operation>

<operation id="503" st_id="29" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="12" op_0_bw="6">
<![CDATA[
for.body.split:199 %layer1_weights_28_load = load i6 %layer1_weights_28_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_28_load"/></StgValue>
</operation>

<operation id="504" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="24" op_0_bw="12">
<![CDATA[
for.body.split:200 %sext_ln63_71 = sext i12 %layer1_weights_28_load

]]></Node>
<StgValue><ssdm name="sext_ln63_71"/></StgValue>
</operation>

<operation id="505" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:201 %mul_ln63_28 = mul i24 %sext_ln63_71, i24 %sext_ln63_28_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_28"/></StgValue>
</operation>

<operation id="506" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:205 %layer1_weights_29_addr = getelementptr i14 %layer1_weights_29, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_29_addr"/></StgValue>
</operation>

<operation id="507" st_id="29" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:206 %layer1_weights_29_load = load i6 %layer1_weights_29_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_29_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="508" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:190 %add_ln63_25 = add i24 %shl_ln63_24, i24 %mul_ln63_26

]]></Node>
<StgValue><ssdm name="add_ln63_25"/></StgValue>
</operation>

<operation id="509" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:194 %mul_ln63_27 = mul i24 %sext_ln63_70, i24 %sext_ln63_27_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_27"/></StgValue>
</operation>

<operation id="510" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:195 %tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_25, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="511" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:196 %shl_ln63_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_25"/></StgValue>
</operation>

<operation id="512" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:197 %add_ln63_26 = add i24 %shl_ln63_25, i24 %mul_ln63_27

]]></Node>
<StgValue><ssdm name="add_ln63_26"/></StgValue>
</operation>

<operation id="513" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:201 %mul_ln63_28 = mul i24 %sext_ln63_71, i24 %sext_ln63_28_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_28"/></StgValue>
</operation>

<operation id="514" st_id="30" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:206 %layer1_weights_29_load = load i6 %layer1_weights_29_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_29_load"/></StgValue>
</operation>

<operation id="515" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="24" op_0_bw="14">
<![CDATA[
for.body.split:207 %sext_ln63_72 = sext i14 %layer1_weights_29_load

]]></Node>
<StgValue><ssdm name="sext_ln63_72"/></StgValue>
</operation>

<operation id="516" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:208 %mul_ln63_29 = mul i24 %sext_ln63_72, i24 %sext_ln63_29_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_29"/></StgValue>
</operation>

<operation id="517" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:212 %layer1_weights_30_addr = getelementptr i14 %layer1_weights_30, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_30_addr"/></StgValue>
</operation>

<operation id="518" st_id="30" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:213 %layer1_weights_30_load = load i6 %layer1_weights_30_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_30_load"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="519" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:197 %add_ln63_26 = add i24 %shl_ln63_25, i24 %mul_ln63_27

]]></Node>
<StgValue><ssdm name="add_ln63_26"/></StgValue>
</operation>

<operation id="520" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:201 %mul_ln63_28 = mul i24 %sext_ln63_71, i24 %sext_ln63_28_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_28"/></StgValue>
</operation>

<operation id="521" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:202 %tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_26, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="522" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:203 %shl_ln63_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_26"/></StgValue>
</operation>

<operation id="523" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:204 %add_ln63_27 = add i24 %shl_ln63_26, i24 %mul_ln63_28

]]></Node>
<StgValue><ssdm name="add_ln63_27"/></StgValue>
</operation>

<operation id="524" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:208 %mul_ln63_29 = mul i24 %sext_ln63_72, i24 %sext_ln63_29_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_29"/></StgValue>
</operation>

<operation id="525" st_id="31" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:213 %layer1_weights_30_load = load i6 %layer1_weights_30_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_30_load"/></StgValue>
</operation>

<operation id="526" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="24" op_0_bw="14">
<![CDATA[
for.body.split:214 %sext_ln63_73 = sext i14 %layer1_weights_30_load

]]></Node>
<StgValue><ssdm name="sext_ln63_73"/></StgValue>
</operation>

<operation id="527" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:215 %mul_ln63_30 = mul i24 %sext_ln63_73, i24 %sext_ln63_30_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_30"/></StgValue>
</operation>

<operation id="528" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:219 %layer1_weights_31_addr = getelementptr i12 %layer1_weights_31, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_31_addr"/></StgValue>
</operation>

<operation id="529" st_id="31" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="12" op_0_bw="6">
<![CDATA[
for.body.split:220 %layer1_weights_31_load = load i6 %layer1_weights_31_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_31_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="530" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:204 %add_ln63_27 = add i24 %shl_ln63_26, i24 %mul_ln63_28

]]></Node>
<StgValue><ssdm name="add_ln63_27"/></StgValue>
</operation>

<operation id="531" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:208 %mul_ln63_29 = mul i24 %sext_ln63_72, i24 %sext_ln63_29_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_29"/></StgValue>
</operation>

<operation id="532" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:209 %tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_27, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="533" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:210 %shl_ln63_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_27"/></StgValue>
</operation>

<operation id="534" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:211 %add_ln63_28 = add i24 %shl_ln63_27, i24 %mul_ln63_29

]]></Node>
<StgValue><ssdm name="add_ln63_28"/></StgValue>
</operation>

<operation id="535" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:215 %mul_ln63_30 = mul i24 %sext_ln63_73, i24 %sext_ln63_30_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_30"/></StgValue>
</operation>

<operation id="536" st_id="32" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="12" op_0_bw="6">
<![CDATA[
for.body.split:220 %layer1_weights_31_load = load i6 %layer1_weights_31_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_31_load"/></StgValue>
</operation>

<operation id="537" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="24" op_0_bw="12">
<![CDATA[
for.body.split:221 %sext_ln63_74 = sext i12 %layer1_weights_31_load

]]></Node>
<StgValue><ssdm name="sext_ln63_74"/></StgValue>
</operation>

<operation id="538" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:222 %mul_ln63_31 = mul i24 %sext_ln63_74, i24 %sext_ln63_31_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_31"/></StgValue>
</operation>

<operation id="539" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:226 %layer1_weights_32_addr = getelementptr i11 %layer1_weights_32, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_32_addr"/></StgValue>
</operation>

<operation id="540" st_id="32" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="11" op_0_bw="6">
<![CDATA[
for.body.split:227 %layer1_weights_32_load = load i6 %layer1_weights_32_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_32_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="541" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:211 %add_ln63_28 = add i24 %shl_ln63_27, i24 %mul_ln63_29

]]></Node>
<StgValue><ssdm name="add_ln63_28"/></StgValue>
</operation>

<operation id="542" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:215 %mul_ln63_30 = mul i24 %sext_ln63_73, i24 %sext_ln63_30_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_30"/></StgValue>
</operation>

<operation id="543" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:216 %tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_28, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="544" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:217 %shl_ln63_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_28"/></StgValue>
</operation>

<operation id="545" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:218 %add_ln63_29 = add i24 %shl_ln63_28, i24 %mul_ln63_30

]]></Node>
<StgValue><ssdm name="add_ln63_29"/></StgValue>
</operation>

<operation id="546" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:222 %mul_ln63_31 = mul i24 %sext_ln63_74, i24 %sext_ln63_31_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_31"/></StgValue>
</operation>

<operation id="547" st_id="33" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="11" op_0_bw="6">
<![CDATA[
for.body.split:227 %layer1_weights_32_load = load i6 %layer1_weights_32_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_32_load"/></StgValue>
</operation>

<operation id="548" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="24" op_0_bw="11">
<![CDATA[
for.body.split:228 %sext_ln63_75 = sext i11 %layer1_weights_32_load

]]></Node>
<StgValue><ssdm name="sext_ln63_75"/></StgValue>
</operation>

<operation id="549" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:229 %mul_ln63_32 = mul i24 %sext_ln63_75, i24 %sext_ln63_32_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_32"/></StgValue>
</operation>

<operation id="550" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="6" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:233 %layer1_weights_33_addr = getelementptr i10 %layer1_weights_33, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_33_addr"/></StgValue>
</operation>

<operation id="551" st_id="33" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="10" op_0_bw="6">
<![CDATA[
for.body.split:234 %layer1_weights_33_load = load i6 %layer1_weights_33_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_33_load"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="552" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:218 %add_ln63_29 = add i24 %shl_ln63_28, i24 %mul_ln63_30

]]></Node>
<StgValue><ssdm name="add_ln63_29"/></StgValue>
</operation>

<operation id="553" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:222 %mul_ln63_31 = mul i24 %sext_ln63_74, i24 %sext_ln63_31_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_31"/></StgValue>
</operation>

<operation id="554" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:223 %tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_29, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="555" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:224 %shl_ln63_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_29"/></StgValue>
</operation>

<operation id="556" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:225 %add_ln63_30 = add i24 %shl_ln63_29, i24 %mul_ln63_31

]]></Node>
<StgValue><ssdm name="add_ln63_30"/></StgValue>
</operation>

<operation id="557" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:229 %mul_ln63_32 = mul i24 %sext_ln63_75, i24 %sext_ln63_32_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_32"/></StgValue>
</operation>

<operation id="558" st_id="34" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="10" op_0_bw="6">
<![CDATA[
for.body.split:234 %layer1_weights_33_load = load i6 %layer1_weights_33_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_33_load"/></StgValue>
</operation>

<operation id="559" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="24" op_0_bw="10">
<![CDATA[
for.body.split:235 %sext_ln63_76 = sext i10 %layer1_weights_33_load

]]></Node>
<StgValue><ssdm name="sext_ln63_76"/></StgValue>
</operation>

<operation id="560" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:236 %mul_ln63_33 = mul i24 %sext_ln63_76, i24 %sext_ln63_33_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_33"/></StgValue>
</operation>

<operation id="561" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:240 %layer1_weights_34_addr = getelementptr i12 %layer1_weights_34, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_34_addr"/></StgValue>
</operation>

<operation id="562" st_id="34" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="12" op_0_bw="6">
<![CDATA[
for.body.split:241 %layer1_weights_34_load = load i6 %layer1_weights_34_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_34_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="563" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:225 %add_ln63_30 = add i24 %shl_ln63_29, i24 %mul_ln63_31

]]></Node>
<StgValue><ssdm name="add_ln63_30"/></StgValue>
</operation>

<operation id="564" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:229 %mul_ln63_32 = mul i24 %sext_ln63_75, i24 %sext_ln63_32_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_32"/></StgValue>
</operation>

<operation id="565" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:230 %tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_30, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="566" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:231 %shl_ln63_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_37, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_30"/></StgValue>
</operation>

<operation id="567" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:232 %add_ln63_31 = add i24 %shl_ln63_30, i24 %mul_ln63_32

]]></Node>
<StgValue><ssdm name="add_ln63_31"/></StgValue>
</operation>

<operation id="568" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:236 %mul_ln63_33 = mul i24 %sext_ln63_76, i24 %sext_ln63_33_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_33"/></StgValue>
</operation>

<operation id="569" st_id="35" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="12" op_0_bw="6">
<![CDATA[
for.body.split:241 %layer1_weights_34_load = load i6 %layer1_weights_34_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_34_load"/></StgValue>
</operation>

<operation id="570" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="24" op_0_bw="12">
<![CDATA[
for.body.split:242 %sext_ln63_77 = sext i12 %layer1_weights_34_load

]]></Node>
<StgValue><ssdm name="sext_ln63_77"/></StgValue>
</operation>

<operation id="571" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:243 %mul_ln63_34 = mul i24 %sext_ln63_77, i24 %sext_ln63_34_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_34"/></StgValue>
</operation>

<operation id="572" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:247 %layer1_weights_35_addr = getelementptr i13 %layer1_weights_35, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_35_addr"/></StgValue>
</operation>

<operation id="573" st_id="35" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:248 %layer1_weights_35_load = load i6 %layer1_weights_35_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_35_load"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="574" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:232 %add_ln63_31 = add i24 %shl_ln63_30, i24 %mul_ln63_32

]]></Node>
<StgValue><ssdm name="add_ln63_31"/></StgValue>
</operation>

<operation id="575" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:236 %mul_ln63_33 = mul i24 %sext_ln63_76, i24 %sext_ln63_33_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_33"/></StgValue>
</operation>

<operation id="576" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:237 %tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_31, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="577" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:238 %shl_ln63_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_38, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_31"/></StgValue>
</operation>

<operation id="578" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:239 %add_ln63_32 = add i24 %shl_ln63_31, i24 %mul_ln63_33

]]></Node>
<StgValue><ssdm name="add_ln63_32"/></StgValue>
</operation>

<operation id="579" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:243 %mul_ln63_34 = mul i24 %sext_ln63_77, i24 %sext_ln63_34_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_34"/></StgValue>
</operation>

<operation id="580" st_id="36" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:248 %layer1_weights_35_load = load i6 %layer1_weights_35_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_35_load"/></StgValue>
</operation>

<operation id="581" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="24" op_0_bw="13">
<![CDATA[
for.body.split:249 %sext_ln63_78 = sext i13 %layer1_weights_35_load

]]></Node>
<StgValue><ssdm name="sext_ln63_78"/></StgValue>
</operation>

<operation id="582" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:250 %mul_ln63_35 = mul i24 %sext_ln63_78, i24 %sext_ln63_35_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_35"/></StgValue>
</operation>

<operation id="583" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:254 %layer1_weights_36_addr = getelementptr i14 %layer1_weights_36, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_36_addr"/></StgValue>
</operation>

<operation id="584" st_id="36" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:255 %layer1_weights_36_load = load i6 %layer1_weights_36_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_36_load"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="585" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:239 %add_ln63_32 = add i24 %shl_ln63_31, i24 %mul_ln63_33

]]></Node>
<StgValue><ssdm name="add_ln63_32"/></StgValue>
</operation>

<operation id="586" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:243 %mul_ln63_34 = mul i24 %sext_ln63_77, i24 %sext_ln63_34_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_34"/></StgValue>
</operation>

<operation id="587" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:244 %tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_32, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="588" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:245 %shl_ln63_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_39, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_32"/></StgValue>
</operation>

<operation id="589" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:246 %add_ln63_33 = add i24 %shl_ln63_32, i24 %mul_ln63_34

]]></Node>
<StgValue><ssdm name="add_ln63_33"/></StgValue>
</operation>

<operation id="590" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:250 %mul_ln63_35 = mul i24 %sext_ln63_78, i24 %sext_ln63_35_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_35"/></StgValue>
</operation>

<operation id="591" st_id="37" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:255 %layer1_weights_36_load = load i6 %layer1_weights_36_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_36_load"/></StgValue>
</operation>

<operation id="592" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="24" op_0_bw="14">
<![CDATA[
for.body.split:256 %sext_ln63_79 = sext i14 %layer1_weights_36_load

]]></Node>
<StgValue><ssdm name="sext_ln63_79"/></StgValue>
</operation>

<operation id="593" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:257 %mul_ln63_36 = mul i24 %sext_ln63_79, i24 %sext_ln63_36_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_36"/></StgValue>
</operation>

<operation id="594" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:261 %layer1_weights_37_addr = getelementptr i13 %layer1_weights_37, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_37_addr"/></StgValue>
</operation>

<operation id="595" st_id="37" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:262 %layer1_weights_37_load = load i6 %layer1_weights_37_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_37_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="596" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:246 %add_ln63_33 = add i24 %shl_ln63_32, i24 %mul_ln63_34

]]></Node>
<StgValue><ssdm name="add_ln63_33"/></StgValue>
</operation>

<operation id="597" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:250 %mul_ln63_35 = mul i24 %sext_ln63_78, i24 %sext_ln63_35_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_35"/></StgValue>
</operation>

<operation id="598" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:251 %tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_33, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="599" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:252 %shl_ln63_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_40, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_33"/></StgValue>
</operation>

<operation id="600" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:253 %add_ln63_34 = add i24 %shl_ln63_33, i24 %mul_ln63_35

]]></Node>
<StgValue><ssdm name="add_ln63_34"/></StgValue>
</operation>

<operation id="601" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:257 %mul_ln63_36 = mul i24 %sext_ln63_79, i24 %sext_ln63_36_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_36"/></StgValue>
</operation>

<operation id="602" st_id="38" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:262 %layer1_weights_37_load = load i6 %layer1_weights_37_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_37_load"/></StgValue>
</operation>

<operation id="603" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="24" op_0_bw="13">
<![CDATA[
for.body.split:263 %sext_ln63_80 = sext i13 %layer1_weights_37_load

]]></Node>
<StgValue><ssdm name="sext_ln63_80"/></StgValue>
</operation>

<operation id="604" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:264 %mul_ln63_37 = mul i24 %sext_ln63_80, i24 %sext_ln63_37_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_37"/></StgValue>
</operation>

<operation id="605" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:268 %layer1_weights_38_addr = getelementptr i14 %layer1_weights_38, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_38_addr"/></StgValue>
</operation>

<operation id="606" st_id="38" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:269 %layer1_weights_38_load = load i6 %layer1_weights_38_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_38_load"/></StgValue>
</operation>

<operation id="607" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:275 %layer1_weights_39_addr = getelementptr i13 %layer1_weights_39, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_39_addr"/></StgValue>
</operation>

<operation id="608" st_id="38" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:276 %layer1_weights_39_load = load i6 %layer1_weights_39_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_39_load"/></StgValue>
</operation>

<operation id="609" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:282 %layer1_weights_40_addr = getelementptr i12 %layer1_weights_40, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_40_addr"/></StgValue>
</operation>

<operation id="610" st_id="38" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="12" op_0_bw="6">
<![CDATA[
for.body.split:283 %layer1_weights_40_load = load i6 %layer1_weights_40_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_40_load"/></StgValue>
</operation>

<operation id="611" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:289 %layer1_weights_41_addr = getelementptr i13 %layer1_weights_41, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_41_addr"/></StgValue>
</operation>

<operation id="612" st_id="38" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:290 %layer1_weights_41_load = load i6 %layer1_weights_41_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_41_load"/></StgValue>
</operation>

<operation id="613" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:296 %layer1_weights_42_addr = getelementptr i13 %layer1_weights_42, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_weights_42_addr"/></StgValue>
</operation>

<operation id="614" st_id="38" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:297 %layer1_weights_42_load = load i6 %layer1_weights_42_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_42_load"/></StgValue>
</operation>

<operation id="615" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:304 %layer1_bias_addr = getelementptr i11 %layer1_bias, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="layer1_bias_addr"/></StgValue>
</operation>

<operation id="616" st_id="38" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="11" op_0_bw="6">
<![CDATA[
for.body.split:305 %layer1_bias_load = load i6 %layer1_bias_addr

]]></Node>
<StgValue><ssdm name="layer1_bias_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="617" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:253 %add_ln63_34 = add i24 %shl_ln63_33, i24 %mul_ln63_35

]]></Node>
<StgValue><ssdm name="add_ln63_34"/></StgValue>
</operation>

<operation id="618" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:257 %mul_ln63_36 = mul i24 %sext_ln63_79, i24 %sext_ln63_36_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_36"/></StgValue>
</operation>

<operation id="619" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:258 %tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_34, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="620" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:259 %shl_ln63_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_41, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_34"/></StgValue>
</operation>

<operation id="621" st_id="39" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:260 %add_ln63_35 = add i24 %shl_ln63_34, i24 %mul_ln63_36

]]></Node>
<StgValue><ssdm name="add_ln63_35"/></StgValue>
</operation>

<operation id="622" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:264 %mul_ln63_37 = mul i24 %sext_ln63_80, i24 %sext_ln63_37_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_37"/></StgValue>
</operation>

<operation id="623" st_id="39" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="14" op_0_bw="6">
<![CDATA[
for.body.split:269 %layer1_weights_38_load = load i6 %layer1_weights_38_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_38_load"/></StgValue>
</operation>

<operation id="624" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="24" op_0_bw="14">
<![CDATA[
for.body.split:270 %sext_ln63_81 = sext i14 %layer1_weights_38_load

]]></Node>
<StgValue><ssdm name="sext_ln63_81"/></StgValue>
</operation>

<operation id="625" st_id="39" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:271 %mul_ln63_38 = mul i24 %sext_ln63_81, i24 %sext_ln63_38_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_38"/></StgValue>
</operation>

<operation id="626" st_id="39" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:276 %layer1_weights_39_load = load i6 %layer1_weights_39_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_39_load"/></StgValue>
</operation>

<operation id="627" st_id="39" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="12" op_0_bw="6">
<![CDATA[
for.body.split:283 %layer1_weights_40_load = load i6 %layer1_weights_40_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_40_load"/></StgValue>
</operation>

<operation id="628" st_id="39" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:290 %layer1_weights_41_load = load i6 %layer1_weights_41_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_41_load"/></StgValue>
</operation>

<operation id="629" st_id="39" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="13" op_0_bw="6">
<![CDATA[
for.body.split:297 %layer1_weights_42_load = load i6 %layer1_weights_42_addr

]]></Node>
<StgValue><ssdm name="layer1_weights_42_load"/></StgValue>
</operation>

<operation id="630" st_id="39" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="11" op_0_bw="6">
<![CDATA[
for.body.split:305 %layer1_bias_load = load i6 %layer1_bias_addr

]]></Node>
<StgValue><ssdm name="layer1_bias_load"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="631" st_id="40" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:260 %add_ln63_35 = add i24 %shl_ln63_34, i24 %mul_ln63_36

]]></Node>
<StgValue><ssdm name="add_ln63_35"/></StgValue>
</operation>

<operation id="632" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:264 %mul_ln63_37 = mul i24 %sext_ln63_80, i24 %sext_ln63_37_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_37"/></StgValue>
</operation>

<operation id="633" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:265 %tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_35, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="634" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:266 %shl_ln63_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_42, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_35"/></StgValue>
</operation>

<operation id="635" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:267 %add_ln63_36 = add i24 %shl_ln63_35, i24 %mul_ln63_37

]]></Node>
<StgValue><ssdm name="add_ln63_36"/></StgValue>
</operation>

<operation id="636" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:271 %mul_ln63_38 = mul i24 %sext_ln63_81, i24 %sext_ln63_38_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_38"/></StgValue>
</operation>

<operation id="637" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="24" op_0_bw="13">
<![CDATA[
for.body.split:277 %sext_ln63_82 = sext i13 %layer1_weights_39_load

]]></Node>
<StgValue><ssdm name="sext_ln63_82"/></StgValue>
</operation>

<operation id="638" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:278 %mul_ln63_39 = mul i24 %sext_ln63_82, i24 %sext_ln63_39_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_39"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="639" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:267 %add_ln63_36 = add i24 %shl_ln63_35, i24 %mul_ln63_37

]]></Node>
<StgValue><ssdm name="add_ln63_36"/></StgValue>
</operation>

<operation id="640" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:271 %mul_ln63_38 = mul i24 %sext_ln63_81, i24 %sext_ln63_38_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_38"/></StgValue>
</operation>

<operation id="641" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:272 %tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_36, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="642" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:273 %shl_ln63_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_43, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_36"/></StgValue>
</operation>

<operation id="643" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:274 %add_ln63_37 = add i24 %shl_ln63_36, i24 %mul_ln63_38

]]></Node>
<StgValue><ssdm name="add_ln63_37"/></StgValue>
</operation>

<operation id="644" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:278 %mul_ln63_39 = mul i24 %sext_ln63_82, i24 %sext_ln63_39_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_39"/></StgValue>
</operation>

<operation id="645" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="24" op_0_bw="12">
<![CDATA[
for.body.split:284 %sext_ln63_83 = sext i12 %layer1_weights_40_load

]]></Node>
<StgValue><ssdm name="sext_ln63_83"/></StgValue>
</operation>

<operation id="646" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:285 %mul_ln63_40 = mul i24 %sext_ln63_83, i24 %sext_ln63_40_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_40"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="647" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:274 %add_ln63_37 = add i24 %shl_ln63_36, i24 %mul_ln63_38

]]></Node>
<StgValue><ssdm name="add_ln63_37"/></StgValue>
</operation>

<operation id="648" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:278 %mul_ln63_39 = mul i24 %sext_ln63_82, i24 %sext_ln63_39_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_39"/></StgValue>
</operation>

<operation id="649" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:279 %tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_37, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="650" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:280 %shl_ln63_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_44, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_37"/></StgValue>
</operation>

<operation id="651" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:281 %add_ln63_38 = add i24 %shl_ln63_37, i24 %mul_ln63_39

]]></Node>
<StgValue><ssdm name="add_ln63_38"/></StgValue>
</operation>

<operation id="652" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:285 %mul_ln63_40 = mul i24 %sext_ln63_83, i24 %sext_ln63_40_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_40"/></StgValue>
</operation>

<operation id="653" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="24" op_0_bw="13">
<![CDATA[
for.body.split:291 %sext_ln63_84 = sext i13 %layer1_weights_41_load

]]></Node>
<StgValue><ssdm name="sext_ln63_84"/></StgValue>
</operation>

<operation id="654" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:292 %mul_ln63_41 = mul i24 %sext_ln63_84, i24 %sext_ln63_41_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_41"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="655" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:281 %add_ln63_38 = add i24 %shl_ln63_37, i24 %mul_ln63_39

]]></Node>
<StgValue><ssdm name="add_ln63_38"/></StgValue>
</operation>

<operation id="656" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:285 %mul_ln63_40 = mul i24 %sext_ln63_83, i24 %sext_ln63_40_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_40"/></StgValue>
</operation>

<operation id="657" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:286 %tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_38, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="658" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:287 %shl_ln63_38 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_45, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_38"/></StgValue>
</operation>

<operation id="659" st_id="43" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:288 %add_ln63_39 = add i24 %shl_ln63_38, i24 %mul_ln63_40

]]></Node>
<StgValue><ssdm name="add_ln63_39"/></StgValue>
</operation>

<operation id="660" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:292 %mul_ln63_41 = mul i24 %sext_ln63_84, i24 %sext_ln63_41_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_41"/></StgValue>
</operation>

<operation id="661" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="24" op_0_bw="13">
<![CDATA[
for.body.split:298 %sext_ln63_85 = sext i13 %layer1_weights_42_load

]]></Node>
<StgValue><ssdm name="sext_ln63_85"/></StgValue>
</operation>

<operation id="662" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:299 %mul_ln63_42 = mul i24 %sext_ln63_85, i24 %sext_ln63_42_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_42"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="663" st_id="44" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:288 %add_ln63_39 = add i24 %shl_ln63_38, i24 %mul_ln63_40

]]></Node>
<StgValue><ssdm name="add_ln63_39"/></StgValue>
</operation>

<operation id="664" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:292 %mul_ln63_41 = mul i24 %sext_ln63_84, i24 %sext_ln63_41_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_41"/></StgValue>
</operation>

<operation id="665" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:293 %tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_39, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="666" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:294 %shl_ln63_39 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_46, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_39"/></StgValue>
</operation>

<operation id="667" st_id="44" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:295 %add_ln63_40 = add i24 %shl_ln63_39, i24 %mul_ln63_41

]]></Node>
<StgValue><ssdm name="add_ln63_40"/></StgValue>
</operation>

<operation id="668" st_id="44" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:299 %mul_ln63_42 = mul i24 %sext_ln63_85, i24 %sext_ln63_42_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_42"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="669" st_id="45" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:295 %add_ln63_40 = add i24 %shl_ln63_39, i24 %mul_ln63_41

]]></Node>
<StgValue><ssdm name="add_ln63_40"/></StgValue>
</operation>

<operation id="670" st_id="45" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:299 %mul_ln63_42 = mul i24 %sext_ln63_85, i24 %sext_ln63_42_cast

]]></Node>
<StgValue><ssdm name="mul_ln63_42"/></StgValue>
</operation>

<operation id="671" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:300 %tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_40, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="672" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:301 %shl_ln63_40 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_47, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln63_40"/></StgValue>
</operation>

<operation id="673" st_id="45" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:302 %add_ln63_41 = add i24 %shl_ln63_40, i24 %mul_ln63_42

]]></Node>
<StgValue><ssdm name="add_ln63_41"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="674" st_id="46" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:302 %add_ln63_41 = add i24 %shl_ln63_40, i24 %mul_ln63_42

]]></Node>
<StgValue><ssdm name="add_ln63_41"/></StgValue>
</operation>

<operation id="675" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:303 %sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_41, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="676" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="11">
<![CDATA[
for.body.split:306 %sext_ln65 = sext i11 %layer1_bias_load

]]></Node>
<StgValue><ssdm name="sext_ln65"/></StgValue>
</operation>

<operation id="677" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:307 %trunc_ln1 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln63_41, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="678" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="15" op_0_bw="11">
<![CDATA[
for.body.split:308 %sext_ln65_1 = sext i11 %layer1_bias_load

]]></Node>
<StgValue><ssdm name="sext_ln65_1"/></StgValue>
</operation>

<operation id="679" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:309 %sum_3 = add i16 %sext_ln65, i16 %sum

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="680" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body.split:310 %add_ln60 = add i15 %sext_ln65_1, i15 %trunc_ln1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="681" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:311 %icmp_ln14 = icmp_sgt  i16 %sum_3, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="801" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:0 %layer1_output_load = load i16 %layer1_output

]]></Node>
<StgValue><ssdm name="layer1_output_load"/></StgValue>
</operation>

<operation id="802" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:1 %layer1_output_1_load = load i16 %layer1_output_1

]]></Node>
<StgValue><ssdm name="layer1_output_1_load"/></StgValue>
</operation>

<operation id="803" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:2 %layer1_output_2_load = load i16 %layer1_output_2

]]></Node>
<StgValue><ssdm name="layer1_output_2_load"/></StgValue>
</operation>

<operation id="804" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:3 %layer1_output_3_load = load i16 %layer1_output_3

]]></Node>
<StgValue><ssdm name="layer1_output_3_load"/></StgValue>
</operation>

<operation id="805" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:4 %layer1_output_4_load = load i16 %layer1_output_4

]]></Node>
<StgValue><ssdm name="layer1_output_4_load"/></StgValue>
</operation>

<operation id="806" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:5 %layer1_output_5_load = load i16 %layer1_output_5

]]></Node>
<StgValue><ssdm name="layer1_output_5_load"/></StgValue>
</operation>

<operation id="807" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:6 %layer1_output_6_load = load i16 %layer1_output_6

]]></Node>
<StgValue><ssdm name="layer1_output_6_load"/></StgValue>
</operation>

<operation id="808" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:7 %layer1_output_7_load = load i16 %layer1_output_7

]]></Node>
<StgValue><ssdm name="layer1_output_7_load"/></StgValue>
</operation>

<operation id="809" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:8 %layer1_output_8_load = load i16 %layer1_output_8

]]></Node>
<StgValue><ssdm name="layer1_output_8_load"/></StgValue>
</operation>

<operation id="810" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:9 %layer1_output_9_load = load i16 %layer1_output_9

]]></Node>
<StgValue><ssdm name="layer1_output_9_load"/></StgValue>
</operation>

<operation id="811" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:10 %layer1_output_10_load = load i16 %layer1_output_10

]]></Node>
<StgValue><ssdm name="layer1_output_10_load"/></StgValue>
</operation>

<operation id="812" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:11 %layer1_output_11_load = load i16 %layer1_output_11

]]></Node>
<StgValue><ssdm name="layer1_output_11_load"/></StgValue>
</operation>

<operation id="813" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:12 %layer1_output_12_load = load i16 %layer1_output_12

]]></Node>
<StgValue><ssdm name="layer1_output_12_load"/></StgValue>
</operation>

<operation id="814" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:13 %layer1_output_13_load = load i16 %layer1_output_13

]]></Node>
<StgValue><ssdm name="layer1_output_13_load"/></StgValue>
</operation>

<operation id="815" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:14 %layer1_output_14_load = load i16 %layer1_output_14

]]></Node>
<StgValue><ssdm name="layer1_output_14_load"/></StgValue>
</operation>

<operation id="816" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:15 %layer1_output_15_load = load i16 %layer1_output_15

]]></Node>
<StgValue><ssdm name="layer1_output_15_load"/></StgValue>
</operation>

<operation id="817" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:16 %layer1_output_16_load = load i16 %layer1_output_16

]]></Node>
<StgValue><ssdm name="layer1_output_16_load"/></StgValue>
</operation>

<operation id="818" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:17 %layer1_output_17_load = load i16 %layer1_output_17

]]></Node>
<StgValue><ssdm name="layer1_output_17_load"/></StgValue>
</operation>

<operation id="819" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:18 %layer1_output_18_load = load i16 %layer1_output_18

]]></Node>
<StgValue><ssdm name="layer1_output_18_load"/></StgValue>
</operation>

<operation id="820" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:19 %layer1_output_19_load = load i16 %layer1_output_19

]]></Node>
<StgValue><ssdm name="layer1_output_19_load"/></StgValue>
</operation>

<operation id="821" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:20 %layer1_output_20_load = load i16 %layer1_output_20

]]></Node>
<StgValue><ssdm name="layer1_output_20_load"/></StgValue>
</operation>

<operation id="822" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:21 %layer1_output_21_load = load i16 %layer1_output_21

]]></Node>
<StgValue><ssdm name="layer1_output_21_load"/></StgValue>
</operation>

<operation id="823" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:22 %layer1_output_22_load = load i16 %layer1_output_22

]]></Node>
<StgValue><ssdm name="layer1_output_22_load"/></StgValue>
</operation>

<operation id="824" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:23 %layer1_output_23_load = load i16 %layer1_output_23

]]></Node>
<StgValue><ssdm name="layer1_output_23_load"/></StgValue>
</operation>

<operation id="825" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:24 %layer1_output_24_load = load i16 %layer1_output_24

]]></Node>
<StgValue><ssdm name="layer1_output_24_load"/></StgValue>
</operation>

<operation id="826" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:25 %layer1_output_25_load = load i16 %layer1_output_25

]]></Node>
<StgValue><ssdm name="layer1_output_25_load"/></StgValue>
</operation>

<operation id="827" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:26 %layer1_output_26_load = load i16 %layer1_output_26

]]></Node>
<StgValue><ssdm name="layer1_output_26_load"/></StgValue>
</operation>

<operation id="828" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:27 %layer1_output_27_load = load i16 %layer1_output_27

]]></Node>
<StgValue><ssdm name="layer1_output_27_load"/></StgValue>
</operation>

<operation id="829" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:28 %layer1_output_28_load = load i16 %layer1_output_28

]]></Node>
<StgValue><ssdm name="layer1_output_28_load"/></StgValue>
</operation>

<operation id="830" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:29 %layer1_output_29_load = load i16 %layer1_output_29

]]></Node>
<StgValue><ssdm name="layer1_output_29_load"/></StgValue>
</operation>

<operation id="831" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:30 %layer1_output_30_load = load i16 %layer1_output_30

]]></Node>
<StgValue><ssdm name="layer1_output_30_load"/></StgValue>
</operation>

<operation id="832" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:31 %layer1_output_31_load = load i16 %layer1_output_31

]]></Node>
<StgValue><ssdm name="layer1_output_31_load"/></StgValue>
</operation>

<operation id="833" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:32 %layer1_output_32_load = load i16 %layer1_output_32

]]></Node>
<StgValue><ssdm name="layer1_output_32_load"/></StgValue>
</operation>

<operation id="834" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:33 %layer1_output_33_load = load i16 %layer1_output_33

]]></Node>
<StgValue><ssdm name="layer1_output_33_load"/></StgValue>
</operation>

<operation id="835" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:34 %layer1_output_34_load = load i16 %layer1_output_34

]]></Node>
<StgValue><ssdm name="layer1_output_34_load"/></StgValue>
</operation>

<operation id="836" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:35 %layer1_output_35_load = load i16 %layer1_output_35

]]></Node>
<StgValue><ssdm name="layer1_output_35_load"/></StgValue>
</operation>

<operation id="837" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:36 %layer1_output_36_load = load i16 %layer1_output_36

]]></Node>
<StgValue><ssdm name="layer1_output_36_load"/></StgValue>
</operation>

<operation id="838" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:37 %layer1_output_37_load = load i16 %layer1_output_37

]]></Node>
<StgValue><ssdm name="layer1_output_37_load"/></StgValue>
</operation>

<operation id="839" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:38 %layer1_output_38_load = load i16 %layer1_output_38

]]></Node>
<StgValue><ssdm name="layer1_output_38_load"/></StgValue>
</operation>

<operation id="840" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:39 %layer1_output_39_load = load i16 %layer1_output_39

]]></Node>
<StgValue><ssdm name="layer1_output_39_load"/></StgValue>
</operation>

<operation id="841" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:40 %layer1_output_40_load = load i16 %layer1_output_40

]]></Node>
<StgValue><ssdm name="layer1_output_40_load"/></StgValue>
</operation>

<operation id="842" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:41 %layer1_output_41_load = load i16 %layer1_output_41

]]></Node>
<StgValue><ssdm name="layer1_output_41_load"/></StgValue>
</operation>

<operation id="843" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:42 %layer1_output_42_load = load i16 %layer1_output_42

]]></Node>
<StgValue><ssdm name="layer1_output_42_load"/></StgValue>
</operation>

<operation id="844" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:43 %layer1_output_43_load = load i16 %layer1_output_43

]]></Node>
<StgValue><ssdm name="layer1_output_43_load"/></StgValue>
</operation>

<operation id="845" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:44 %layer1_output_44_load = load i16 %layer1_output_44

]]></Node>
<StgValue><ssdm name="layer1_output_44_load"/></StgValue>
</operation>

<operation id="846" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:45 %layer1_output_45_load = load i16 %layer1_output_45

]]></Node>
<StgValue><ssdm name="layer1_output_45_load"/></StgValue>
</operation>

<operation id="847" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:46 %layer1_output_46_load = load i16 %layer1_output_46

]]></Node>
<StgValue><ssdm name="layer1_output_46_load"/></StgValue>
</operation>

<operation id="848" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:47 %layer1_output_47_load = load i16 %layer1_output_47

]]></Node>
<StgValue><ssdm name="layer1_output_47_load"/></StgValue>
</operation>

<operation id="849" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:48 %layer1_output_48_load = load i16 %layer1_output_48

]]></Node>
<StgValue><ssdm name="layer1_output_48_load"/></StgValue>
</operation>

<operation id="850" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:49 %layer1_output_49_load = load i16 %layer1_output_49

]]></Node>
<StgValue><ssdm name="layer1_output_49_load"/></StgValue>
</operation>

<operation id="851" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:50 %layer1_output_50_load = load i16 %layer1_output_50

]]></Node>
<StgValue><ssdm name="layer1_output_50_load"/></StgValue>
</operation>

<operation id="852" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:51 %layer1_output_51_load = load i16 %layer1_output_51

]]></Node>
<StgValue><ssdm name="layer1_output_51_load"/></StgValue>
</operation>

<operation id="853" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:52 %layer1_output_52_load = load i16 %layer1_output_52

]]></Node>
<StgValue><ssdm name="layer1_output_52_load"/></StgValue>
</operation>

<operation id="854" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:53 %layer1_output_53_load = load i16 %layer1_output_53

]]></Node>
<StgValue><ssdm name="layer1_output_53_load"/></StgValue>
</operation>

<operation id="855" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:54 %layer1_output_54_load = load i16 %layer1_output_54

]]></Node>
<StgValue><ssdm name="layer1_output_54_load"/></StgValue>
</operation>

<operation id="856" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:55 %layer1_output_55_load = load i16 %layer1_output_55

]]></Node>
<StgValue><ssdm name="layer1_output_55_load"/></StgValue>
</operation>

<operation id="857" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:56 %layer1_output_56_load = load i16 %layer1_output_56

]]></Node>
<StgValue><ssdm name="layer1_output_56_load"/></StgValue>
</operation>

<operation id="858" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:57 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_56_out, i16 %layer1_output_56_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="859" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:58 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_55_out, i16 %layer1_output_55_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="860" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:59 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_54_out, i16 %layer1_output_54_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="861" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:60 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_53_out, i16 %layer1_output_53_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="862" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:61 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_52_out, i16 %layer1_output_52_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="863" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:62 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_51_out, i16 %layer1_output_51_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="864" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:63 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_50_out, i16 %layer1_output_50_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="865" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:64 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_49_out, i16 %layer1_output_49_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="866" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:65 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_48_out, i16 %layer1_output_48_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="867" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:66 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_47_out, i16 %layer1_output_47_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="868" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:67 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_46_out, i16 %layer1_output_46_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="869" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:68 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_45_out, i16 %layer1_output_45_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="870" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:69 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_44_out, i16 %layer1_output_44_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="871" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:70 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_43_out, i16 %layer1_output_43_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="872" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:71 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_42_out, i16 %layer1_output_42_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="873" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:72 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_41_out, i16 %layer1_output_41_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="874" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:73 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_40_out, i16 %layer1_output_40_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="875" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:74 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_39_out, i16 %layer1_output_39_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="876" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:75 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_38_out, i16 %layer1_output_38_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="877" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:76 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_37_out, i16 %layer1_output_37_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="878" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:77 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_36_out, i16 %layer1_output_36_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="879" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:78 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_35_out, i16 %layer1_output_35_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="880" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:79 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_34_out, i16 %layer1_output_34_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="881" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:80 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_33_out, i16 %layer1_output_33_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="882" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:81 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_32_out, i16 %layer1_output_32_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="883" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:82 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_31_out, i16 %layer1_output_31_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="884" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:83 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_30_out, i16 %layer1_output_30_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="885" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:84 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_29_out, i16 %layer1_output_29_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="886" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:85 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_28_out, i16 %layer1_output_28_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="887" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:86 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_27_out, i16 %layer1_output_27_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="888" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:87 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_26_out, i16 %layer1_output_26_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="889" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:88 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_25_out, i16 %layer1_output_25_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="890" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:89 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_24_out, i16 %layer1_output_24_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="891" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:90 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_23_out, i16 %layer1_output_23_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="892" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:91 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_22_out, i16 %layer1_output_22_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="893" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:92 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_21_out, i16 %layer1_output_21_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="894" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:93 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_20_out, i16 %layer1_output_20_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="895" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:94 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_19_out, i16 %layer1_output_19_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="896" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:95 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_18_out, i16 %layer1_output_18_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="897" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:96 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_17_out, i16 %layer1_output_17_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="898" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:97 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_16_out, i16 %layer1_output_16_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="899" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:98 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_15_out, i16 %layer1_output_15_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="900" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:99 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_14_out, i16 %layer1_output_14_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="901" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:100 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_13_out, i16 %layer1_output_13_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="902" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:101 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_12_out, i16 %layer1_output_12_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="903" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:102 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_11_out, i16 %layer1_output_11_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="904" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:103 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_10_out, i16 %layer1_output_10_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="905" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:104 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_9_out, i16 %layer1_output_9_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="906" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:105 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_8_out, i16 %layer1_output_8_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="907" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:106 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_7_out, i16 %layer1_output_7_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="908" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:107 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_6_out, i16 %layer1_output_6_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="909" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:108 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_5_out, i16 %layer1_output_5_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="910" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:109 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_4_out, i16 %layer1_output_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="911" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:110 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_3_out, i16 %layer1_output_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="912" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:111 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_2_out, i16 %layer1_output_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="913" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:112 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_1_out, i16 %layer1_output_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="914" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_70_3.exitStub:113 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_out, i16 %layer1_output_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="915" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0">
<![CDATA[
VITIS_LOOP_70_3.exitStub:114 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="682" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:1 %specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14

]]></Node>
<StgValue><ssdm name="specpipeline_ln59"/></StgValue>
</operation>

<operation id="683" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:2 %speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln51"/></StgValue>
</operation>

<operation id="684" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:3 %specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53

]]></Node>
<StgValue><ssdm name="specloopname_ln58"/></StgValue>
</operation>

<operation id="685" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body.split:312 %layer1_output_57 = select i1 %icmp_ln14, i15 %add_ln60, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_57"/></StgValue>
</operation>

<operation id="686" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="15">
<![CDATA[
for.body.split:313 %zext_ln66 = zext i15 %layer1_output_57

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="687" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split.arrayidx23.exit_crit_edge:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_55

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="688" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
for.body.split.arrayidx23.exit_crit_edge:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="689" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.61:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_54

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="690" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.61:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="691" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.59:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_53

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="692" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.59:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="693" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.58:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_52

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="694" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.58:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="695" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.57:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_51

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="696" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.57:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="697" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.56:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_50

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="698" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.56:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="699" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.55:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_49

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="700" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.55:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="701" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.54:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_48

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="702" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.54:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="703" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.53:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_47

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="704" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.53:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="705" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.52:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_46

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="706" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.52:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="707" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.51:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_45

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="708" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.51:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="709" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.50:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_44

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="710" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.50:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="711" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.49:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_43

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="712" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.49:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="713" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.48:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_42

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="714" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.48:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="715" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.46:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_41

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="716" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.46:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="717" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.45:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_40

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="718" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.45:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="719" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.44:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_39

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="720" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.44:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="721" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.43:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_38

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="722" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.43:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="723" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.42:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_37

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="724" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.42:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="725" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.41:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_36

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="726" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.41:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="727" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.40:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_35

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="728" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.40:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="729" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.39:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_34

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="730" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.39:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="731" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.38:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_33

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="732" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.38:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="733" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.37:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_32

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="734" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.37:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="735" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.36:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_31

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="736" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.36:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="737" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.35:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_30

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="738" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.35:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="739" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.34:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_29

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="740" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.34:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="741" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.33:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_28

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="742" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.33:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="743" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.32:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_27

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="744" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.32:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="745" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.31:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_26

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="746" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.31:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="747" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.30:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_25

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="748" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.30:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="749" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.29:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_24

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="750" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.29:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="751" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.28:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_23

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="752" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.28:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="753" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.27:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_22

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="754" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.27:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="755" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.26:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_21

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="756" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.26:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="757" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.25:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_20

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="758" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.25:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="759" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.23:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_19

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="760" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.23:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="761" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.22:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_18

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="762" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.22:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="763" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.21:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_17

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="764" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.21:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="765" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.20:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_16

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="766" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.20:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="767" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.18:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_15

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="768" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.18:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="769" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.16:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_14

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="770" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.16:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="771" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.15:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_13

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="772" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.15:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="773" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.14:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_12

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="774" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.14:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="775" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.13:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_11

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="776" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.13:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="777" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.12:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_10

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="778" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.12:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="779" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.9:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_9

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="780" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.9:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="781" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.8:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_8

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="782" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.8:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="783" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.7:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_7

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="784" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.7:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="785" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.6:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_6

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="786" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.6:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="787" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.5:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_5

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="788" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.5:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="789" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.4:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_4

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="790" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.4:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="791" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.3:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="792" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.3:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="793" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.2:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="794" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.2:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="795" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.1:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="796" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.1:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="797" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split.arrayidx23.exit_crit_edge87:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="798" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0">
<![CDATA[
for.body.split.arrayidx23.exit_crit_edge87:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="799" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx23.case.63:0 %store_ln66 = store i16 %zext_ln66, i16 %layer1_output_56

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="800" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.63:1 %br_ln66 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
