// Seed: 3055937285
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  bit id_5;
  bit id_6;
  always @(posedge -1) id_5 <= 1;
  wire id_7;
  assign id_1 = 1'd0 * id_2;
  if (-1) supply0 id_8 = 1;
  else
    initial begin : LABEL_0
      id_5 = id_6;
    end
  wire id_9;
  assign id_3 = ~-1'b0;
  wire id_10;
endmodule
module module_1;
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.type_15 = 0;
endmodule
