ARM GAS  /tmp/ccBEvYkI.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.spi0_config,"ax",%progbits
  18              		.align	1
  19              		.global	spi0_config
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	spi0_config:
  25              	.LFB116:
  26              		.file 1 "Core/Source/spi.c"
   1:Core/Source/spi.c **** #include "spi.h"
   2:Core/Source/spi.c **** #include "gpio.h"
   3:Core/Source/spi.c **** #include "OLED.h"
   4:Core/Source/spi.c **** 
   5:Core/Source/spi.c **** //-------------------------------------------------------------------------------------//
   6:Core/Source/spi.c **** #define DISPLAY_SPI SPI0
   7:Core/Source/spi.c **** #define LCD_PAGE_NUMBER 8
   8:Core/Source/spi.c **** 
   9:Core/Source/spi.c **** //-------------------------------------------------------------------------------------//
  10:Core/Source/spi.c **** char lcd_buf[LCD_BUFFER_SIZE];
  11:Core/Source/spi.c **** uint8_t count = 0;
  12:Core/Source/spi.c **** 
  13:Core/Source/spi.c **** //-------------------------------------------------------------------------------------//
  14:Core/Source/spi.c **** void spi0_config(void)
  15:Core/Source/spi.c **** {
  27              		.loc 1 15 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  16:Core/Source/spi.c ****     SPI0_gpio_init ();
  36              		.loc 1 16 5 view .LVU1
  37 0002 FFF7FEFF 		bl	SPI0_gpio_init
  38              	.LVL0:
  17:Core/Source/spi.c ****     rcu_periph_clock_enable(RCU_SPI0);
  39              		.loc 1 17 5 view .LVU2
  40 0006 40F20C60 		movw	r0, #1548
  41 000a FFF7FEFF 		bl	rcu_periph_clock_enable
ARM GAS  /tmp/ccBEvYkI.s 			page 2


  42              	.LVL1:
  18:Core/Source/spi.c ****     spi_i2s_deinit(SPI0); //deinitialize SPI and the parameters 
  43              		.loc 1 18 5 view .LVU3
  44 000e 1C4C     		ldr	r4, .L3
  45 0010 2046     		mov	r0, r4
  46 0012 FFF7FEFF 		bl	spi_i2s_deinit
  47              	.LVL2:
  19:Core/Source/spi.c **** 
  20:Core/Source/spi.c ****     SPI_CTL0(SPI0) &= (~SPI_CTL0_CKPH); //Capture the first data at the first clock transition
  48              		.loc 1 20 5 view .LVU4
  49              		.loc 1 20 20 is_stmt 0 view .LVU5
  50 0016 2368     		ldr	r3, [r4]
  51 0018 23F00103 		bic	r3, r3, #1
  52 001c 2360     		str	r3, [r4]
  21:Core/Source/spi.c ****     SPI_CTL0(SPI0) &= (~SPI_CTL0_CKPL); //CLK pin is pulled low when SPI is idle
  53              		.loc 1 21 5 is_stmt 1 view .LVU6
  54              		.loc 1 21 20 is_stmt 0 view .LVU7
  55 001e 2368     		ldr	r3, [r4]
  56 0020 23F00203 		bic	r3, r3, #2
  57 0024 2360     		str	r3, [r4]
  22:Core/Source/spi.c ****     SPI_CTL0(SPI0) |= (SPI_CTL0_MSTMOD); //Master mode
  58              		.loc 1 22 5 is_stmt 1 view .LVU8
  59              		.loc 1 22 20 is_stmt 0 view .LVU9
  60 0026 2368     		ldr	r3, [r4]
  61 0028 43F00403 		orr	r3, r3, #4
  62 002c 2360     		str	r3, [r4]
  23:Core/Source/spi.c ****     SPI_CTL0(SPI0) |= SPI_PSC_64;       //Master clock prescaler selection
  63              		.loc 1 23 5 is_stmt 1 view .LVU10
  64              		.loc 1 23 20 is_stmt 0 view .LVU11
  65 002e 2368     		ldr	r3, [r4]
  66 0030 43F02803 		orr	r3, r3, #40
  67 0034 2360     		str	r3, [r4]
  24:Core/Source/spi.c ****     SPI_CTL0(SPI0) &= (~SPI_CTL0_LF);  // 0: Transmit MSB first
  68              		.loc 1 24 5 is_stmt 1 view .LVU12
  69              		.loc 1 24 20 is_stmt 0 view .LVU13
  70 0036 2368     		ldr	r3, [r4]
  71 0038 23F08003 		bic	r3, r3, #128
  72 003c 2360     		str	r3, [r4]
  25:Core/Source/spi.c ****     SPI_CTL0(SPI0) |= SPI_CTL0_SWNSSEN; //NSS software mode. The NSS level depends on SWNSS bit.
  73              		.loc 1 25 5 is_stmt 1 view .LVU14
  74              		.loc 1 25 20 is_stmt 0 view .LVU15
  75 003e 2368     		ldr	r3, [r4]
  76 0040 43F40073 		orr	r3, r3, #512
  77 0044 2360     		str	r3, [r4]
  26:Core/Source/spi.c ****     SPI_CTL0(SPI0) |= SPI_CTL0_SWNSS; //NSS pin is pulled high
  78              		.loc 1 26 5 is_stmt 1 view .LVU16
  79              		.loc 1 26 20 is_stmt 0 view .LVU17
  80 0046 2368     		ldr	r3, [r4]
  81 0048 43F48073 		orr	r3, r3, #256
  82 004c 2360     		str	r3, [r4]
  27:Core/Source/spi.c ****     SPI_CTL0(SPI0) &= (~SPI_CTL0_RO); //Full-duplex mode
  83              		.loc 1 27 5 is_stmt 1 view .LVU18
  84              		.loc 1 27 20 is_stmt 0 view .LVU19
  85 004e 2368     		ldr	r3, [r4]
  86 0050 23F48063 		bic	r3, r3, #1024
  87 0054 2360     		str	r3, [r4]
  28:Core/Source/spi.c ****     SPI_CTL0(SPI0) &= (~SPI_CTL0_FF16); //8-bit data frame format
ARM GAS  /tmp/ccBEvYkI.s 			page 3


  88              		.loc 1 28 5 is_stmt 1 view .LVU20
  89              		.loc 1 28 20 is_stmt 0 view .LVU21
  90 0056 2368     		ldr	r3, [r4]
  91 0058 23F40063 		bic	r3, r3, #2048
  92 005c 2360     		str	r3, [r4]
  29:Core/Source/spi.c ****     SPI_CTL0(SPI0) |= SPI_CTL0_BDEN; //1 line bidirectional transmit mode. The information transfer
  93              		.loc 1 29 5 is_stmt 1 view .LVU22
  94              		.loc 1 29 20 is_stmt 0 view .LVU23
  95 005e 2368     		ldr	r3, [r4]
  96 0060 43F40043 		orr	r3, r3, #32768
  97 0064 2360     		str	r3, [r4]
  30:Core/Source/spi.c ****     SPI_CTL0(SPI0) |= SPI_CTL0_BDOEN; //When BDEN is set, this bit determines the direction of tran
  98              		.loc 1 30 5 is_stmt 1 view .LVU24
  99              		.loc 1 30 20 is_stmt 0 view .LVU25
 100 0066 2368     		ldr	r3, [r4]
 101 0068 43F48043 		orr	r3, r3, #16384
 102 006c 2360     		str	r3, [r4]
  31:Core/Source/spi.c ****     SPI_CTL0(SPI0) |= (uint32_t)SPI_CTL0_SPIEN; //SPI peripheral is enabled
 103              		.loc 1 31 5 is_stmt 1 view .LVU26
 104              		.loc 1 31 20 is_stmt 0 view .LVU27
 105 006e 2368     		ldr	r3, [r4]
 106 0070 43F04003 		orr	r3, r3, #64
 107 0074 2360     		str	r3, [r4]
  32:Core/Source/spi.c **** 
  33:Core/Source/spi.c ****     spi_enable(SPI0);
 108              		.loc 1 33 5 is_stmt 1 view .LVU28
 109 0076 2046     		mov	r0, r4
 110 0078 FFF7FEFF 		bl	spi_enable
 111              	.LVL3:
  34:Core/Source/spi.c **** }
 112              		.loc 1 34 1 is_stmt 0 view .LVU29
 113 007c 10BD     		pop	{r4, pc}
 114              	.L4:
 115 007e 00BF     		.align	2
 116              	.L3:
 117 0080 00300140 		.word	1073819648
 118              		.cfi_endproc
 119              	.LFE116:
 121              		.section	.text.spi_write_byte,"ax",%progbits
 122              		.align	1
 123              		.global	spi_write_byte
 124              		.syntax unified
 125              		.thumb
 126              		.thumb_func
 128              	spi_write_byte:
 129              	.LVL4:
 130              	.LFB117:
  35:Core/Source/spi.c **** 
  36:Core/Source/spi.c **** //-------------------------------------------------------------------------------------//
  37:Core/Source/spi.c **** void spi_write_byte (uint8_t byte)
  38:Core/Source/spi.c **** {	
 131              		.loc 1 38 1 is_stmt 1 view -0
 132              		.cfi_startproc
 133              		@ args = 0, pretend = 0, frame = 0
 134              		@ frame_needed = 0, uses_anonymous_args = 0
 135              		.loc 1 38 1 is_stmt 0 view .LVU31
 136 0000 10B5     		push	{r4, lr}
ARM GAS  /tmp/ccBEvYkI.s 			page 4


 137              	.LCFI1:
 138              		.cfi_def_cfa_offset 8
 139              		.cfi_offset 4, -8
 140              		.cfi_offset 14, -4
 141 0002 0446     		mov	r4, r0
  39:Core/Source/spi.c ****     while (spi_i2s_flag_get(DISPLAY_SPI, SPI_FLAG_TBE) == RESET) {}
 142              		.loc 1 39 5 is_stmt 1 view .LVU32
 143              	.LVL5:
 144              	.L6:
 145              		.loc 1 39 67 discriminator 1 view .LVU33
 146              		.loc 1 39 11 discriminator 1 view .LVU34
 147              		.loc 1 39 12 is_stmt 0 discriminator 1 view .LVU35
 148 0004 0221     		movs	r1, #2
 149 0006 0548     		ldr	r0, .L8
 150 0008 FFF7FEFF 		bl	spi_i2s_flag_get
 151              	.LVL6:
 152              		.loc 1 39 11 discriminator 1 view .LVU36
 153 000c 0028     		cmp	r0, #0
 154 000e F9D0     		beq	.L6
  40:Core/Source/spi.c ****     spi_i2s_data_transmit(DISPLAY_SPI, byte);
 155              		.loc 1 40 5 is_stmt 1 view .LVU37
 156 0010 2146     		mov	r1, r4
 157 0012 0248     		ldr	r0, .L8
 158 0014 FFF7FEFF 		bl	spi_i2s_data_transmit
 159              	.LVL7:
  41:Core/Source/spi.c **** }
 160              		.loc 1 41 1 is_stmt 0 view .LVU38
 161 0018 10BD     		pop	{r4, pc}
 162              	.L9:
 163 001a 00BF     		.align	2
 164              	.L8:
 165 001c 00300140 		.word	1073819648
 166              		.cfi_endproc
 167              	.LFE117:
 169              		.section	.text.spi_write_buffer,"ax",%progbits
 170              		.align	1
 171              		.global	spi_write_buffer
 172              		.syntax unified
 173              		.thumb
 174              		.thumb_func
 176              	spi_write_buffer:
 177              	.LVL8:
 178              	.LFB118:
  42:Core/Source/spi.c **** 
  43:Core/Source/spi.c **** //-------------------------------------------------------------------------------------//
  44:Core/Source/spi.c **** void spi_write_buffer (uint8_t * data, uint16_t data_size)
  45:Core/Source/spi.c **** {	
 179              		.loc 1 45 1 is_stmt 1 view -0
 180              		.cfi_startproc
 181              		@ args = 0, pretend = 0, frame = 0
 182              		@ frame_needed = 0, uses_anonymous_args = 0
 183              		.loc 1 45 1 is_stmt 0 view .LVU40
 184 0000 70B5     		push	{r4, r5, r6, lr}
 185              	.LCFI2:
 186              		.cfi_def_cfa_offset 16
 187              		.cfi_offset 4, -16
 188              		.cfi_offset 5, -12
ARM GAS  /tmp/ccBEvYkI.s 			page 5


 189              		.cfi_offset 6, -8
 190              		.cfi_offset 14, -4
 191 0002 0646     		mov	r6, r0
 192 0004 0D46     		mov	r5, r1
  46:Core/Source/spi.c **** 	for (uint8_t count = 0; count < data_size; count++)
 193              		.loc 1 46 2 is_stmt 1 view .LVU41
 194              	.LBB2:
 195              		.loc 1 46 7 view .LVU42
 196              	.LVL9:
 197              		.loc 1 46 15 is_stmt 0 view .LVU43
 198 0006 0024     		movs	r4, #0
 199              		.loc 1 46 2 view .LVU44
 200 0008 0BE0     		b	.L11
 201              	.LVL10:
 202              	.L12:
  47:Core/Source/spi.c **** 	{	
  48:Core/Source/spi.c **** 		while (spi_i2s_flag_get(DISPLAY_SPI, SPI_FLAG_TBE) == RESET) {}
 203              		.loc 1 48 65 is_stmt 1 discriminator 1 view .LVU45
 204              		.loc 1 48 9 discriminator 1 view .LVU46
 205              		.loc 1 48 10 is_stmt 0 discriminator 1 view .LVU47
 206 000a 0221     		movs	r1, #2
 207 000c 0748     		ldr	r0, .L14
 208 000e FFF7FEFF 		bl	spi_i2s_flag_get
 209              	.LVL11:
 210              		.loc 1 48 9 discriminator 1 view .LVU48
 211 0012 0028     		cmp	r0, #0
 212 0014 F9D0     		beq	.L12
  49:Core/Source/spi.c **** 		spi_i2s_data_transmit   (DISPLAY_SPI, (uint8_t)(*(data + count)));
 213              		.loc 1 49 3 is_stmt 1 discriminator 2 view .LVU49
 214 0016 315D     		ldrb	r1, [r6, r4]	@ zero_extendqisi2
 215 0018 0448     		ldr	r0, .L14
 216 001a FFF7FEFF 		bl	spi_i2s_data_transmit
 217              	.LVL12:
  46:Core/Source/spi.c **** 	for (uint8_t count = 0; count < data_size; count++)
 218              		.loc 1 46 45 discriminator 2 view .LVU50
  46:Core/Source/spi.c **** 	for (uint8_t count = 0; count < data_size; count++)
 219              		.loc 1 46 50 is_stmt 0 discriminator 2 view .LVU51
 220 001e 0134     		adds	r4, r4, #1
 221              	.LVL13:
  46:Core/Source/spi.c **** 	for (uint8_t count = 0; count < data_size; count++)
 222              		.loc 1 46 50 discriminator 2 view .LVU52
 223 0020 E4B2     		uxtb	r4, r4
 224              	.LVL14:
 225              	.L11:
  46:Core/Source/spi.c **** 	for (uint8_t count = 0; count < data_size; count++)
 226              		.loc 1 46 26 is_stmt 1 discriminator 1 view .LVU53
  46:Core/Source/spi.c **** 	for (uint8_t count = 0; count < data_size; count++)
 227              		.loc 1 46 32 is_stmt 0 discriminator 1 view .LVU54
 228 0022 A3B2     		uxth	r3, r4
  46:Core/Source/spi.c **** 	for (uint8_t count = 0; count < data_size; count++)
 229              		.loc 1 46 2 discriminator 1 view .LVU55
 230 0024 AB42     		cmp	r3, r5
 231 0026 F0D3     		bcc	.L12
 232              	.LBE2:
  50:Core/Source/spi.c **** 	}
  51:Core/Source/spi.c **** }
 233              		.loc 1 51 1 view .LVU56
ARM GAS  /tmp/ccBEvYkI.s 			page 6


 234 0028 70BD     		pop	{r4, r5, r6, pc}
 235              	.LVL15:
 236              	.L15:
 237              		.loc 1 51 1 view .LVU57
 238 002a 00BF     		.align	2
 239              	.L14:
 240 002c 00300140 		.word	1073819648
 241              		.cfi_endproc
 242              	.LFE118:
 244              		.section	.text.spi1_config,"ax",%progbits
 245              		.align	1
 246              		.global	spi1_config
 247              		.syntax unified
 248              		.thumb
 249              		.thumb_func
 251              	spi1_config:
 252              	.LFB119:
  52:Core/Source/spi.c **** 
  53:Core/Source/spi.c **** //------------------------------------------------------------------------------------//
  54:Core/Source/spi.c **** void spi1_config(void)
  55:Core/Source/spi.c **** {
 253              		.loc 1 55 1 is_stmt 1 view -0
 254              		.cfi_startproc
 255              		@ args = 0, pretend = 0, frame = 0
 256              		@ frame_needed = 0, uses_anonymous_args = 0
 257 0000 10B5     		push	{r4, lr}
 258              	.LCFI3:
 259              		.cfi_def_cfa_offset 8
 260              		.cfi_offset 4, -8
 261              		.cfi_offset 14, -4
  56:Core/Source/spi.c ****     SPI1_gpio_init ();
 262              		.loc 1 56 5 view .LVU59
 263 0002 FFF7FEFF 		bl	SPI1_gpio_init
 264              	.LVL16:
  57:Core/Source/spi.c ****     rcu_periph_clock_enable(RCU_SPI1);
 265              		.loc 1 57 5 view .LVU60
 266 0006 40F20E70 		movw	r0, #1806
 267 000a FFF7FEFF 		bl	rcu_periph_clock_enable
 268              	.LVL17:
  58:Core/Source/spi.c ****     spi_i2s_deinit(SPI1); //deinitialize SPI and the parameters 
 269              		.loc 1 58 5 view .LVU61
 270 000e 284C     		ldr	r4, .L18
 271 0010 2046     		mov	r0, r4
 272 0012 FFF7FEFF 		bl	spi_i2s_deinit
 273              	.LVL18:
  59:Core/Source/spi.c **** 
  60:Core/Source/spi.c ****     SPI_CTL0(SPI1) &= (~SPI_CTL0_CKPH); //Capture the first data at the first clock transition
 274              		.loc 1 60 5 view .LVU62
 275              		.loc 1 60 20 is_stmt 0 view .LVU63
 276 0016 274B     		ldr	r3, .L18+4
 277 0018 D3F80028 		ldr	r2, [r3, #2048]
 278 001c 22F00102 		bic	r2, r2, #1
 279 0020 C3F80028 		str	r2, [r3, #2048]
  61:Core/Source/spi.c ****     SPI_CTL0(SPI1) &= (~SPI_CTL0_CKPL); //CLK pin is pulled low when SPI is idle
 280              		.loc 1 61 5 is_stmt 1 view .LVU64
 281              		.loc 1 61 20 is_stmt 0 view .LVU65
 282 0024 D3F80028 		ldr	r2, [r3, #2048]
ARM GAS  /tmp/ccBEvYkI.s 			page 7


 283 0028 22F00202 		bic	r2, r2, #2
 284 002c C3F80028 		str	r2, [r3, #2048]
  62:Core/Source/spi.c ****     SPI_CTL0(SPI1) |= (SPI_CTL0_MSTMOD); //Master mode
 285              		.loc 1 62 5 is_stmt 1 view .LVU66
 286              		.loc 1 62 20 is_stmt 0 view .LVU67
 287 0030 D3F80028 		ldr	r2, [r3, #2048]
 288 0034 42F00402 		orr	r2, r2, #4
 289 0038 C3F80028 		str	r2, [r3, #2048]
  63:Core/Source/spi.c ****     SPI_CTL0(SPI1) |= SPI_PSC_64;       //Master clock prescaler selection
 290              		.loc 1 63 5 is_stmt 1 view .LVU68
 291              		.loc 1 63 20 is_stmt 0 view .LVU69
 292 003c D3F80028 		ldr	r2, [r3, #2048]
 293 0040 42F02802 		orr	r2, r2, #40
 294 0044 C3F80028 		str	r2, [r3, #2048]
  64:Core/Source/spi.c ****     SPI_CTL0(SPI1) &= (~SPI_CTL0_LF);  // 0: Transmit MSB first
 295              		.loc 1 64 5 is_stmt 1 view .LVU70
 296              		.loc 1 64 20 is_stmt 0 view .LVU71
 297 0048 D3F80028 		ldr	r2, [r3, #2048]
 298 004c 22F08002 		bic	r2, r2, #128
 299 0050 C3F80028 		str	r2, [r3, #2048]
  65:Core/Source/spi.c ****     SPI_CTL0(SPI1) |= SPI_CTL0_SWNSSEN; //NSS software mode. The NSS level depends on SWNSS bit.
 300              		.loc 1 65 5 is_stmt 1 view .LVU72
 301              		.loc 1 65 20 is_stmt 0 view .LVU73
 302 0054 D3F80028 		ldr	r2, [r3, #2048]
 303 0058 42F40072 		orr	r2, r2, #512
 304 005c C3F80028 		str	r2, [r3, #2048]
  66:Core/Source/spi.c ****     SPI_CTL0(SPI1) |= SPI_CTL0_SWNSS; //1: NSS pin is pulled high
 305              		.loc 1 66 5 is_stmt 1 view .LVU74
 306              		.loc 1 66 20 is_stmt 0 view .LVU75
 307 0060 D3F80028 		ldr	r2, [r3, #2048]
 308 0064 42F48072 		orr	r2, r2, #256
 309 0068 C3F80028 		str	r2, [r3, #2048]
  67:Core/Source/spi.c ****     SPI_CTL0(SPI1) &= (~SPI_CTL0_RO); //Full-duplex mode
 310              		.loc 1 67 5 is_stmt 1 view .LVU76
 311              		.loc 1 67 20 is_stmt 0 view .LVU77
 312 006c D3F80028 		ldr	r2, [r3, #2048]
 313 0070 22F48062 		bic	r2, r2, #1024
 314 0074 C3F80028 		str	r2, [r3, #2048]
  68:Core/Source/spi.c ****     SPI_CTL0(SPI1) &= (~SPI_CTL0_FF16); //8-bit data frame format
 315              		.loc 1 68 5 is_stmt 1 view .LVU78
 316              		.loc 1 68 20 is_stmt 0 view .LVU79
 317 0078 D3F80028 		ldr	r2, [r3, #2048]
 318 007c 22F40062 		bic	r2, r2, #2048
 319 0080 C3F80028 		str	r2, [r3, #2048]
  69:Core/Source/spi.c ****     SPI_CTL0(SPI1) |= SPI_CTL0_BDEN; //1 line bidirectional transmit mode. The information transfer
 320              		.loc 1 69 5 is_stmt 1 view .LVU80
 321              		.loc 1 69 20 is_stmt 0 view .LVU81
 322 0084 D3F80028 		ldr	r2, [r3, #2048]
 323 0088 42F40042 		orr	r2, r2, #32768
 324 008c C3F80028 		str	r2, [r3, #2048]
  70:Core/Source/spi.c ****     SPI_CTL0(SPI1) |= SPI_CTL0_BDOEN; //When BDEN is set, this bit determines the direction of tran
 325              		.loc 1 70 5 is_stmt 1 view .LVU82
 326              		.loc 1 70 20 is_stmt 0 view .LVU83
 327 0090 D3F80028 		ldr	r2, [r3, #2048]
 328 0094 42F48042 		orr	r2, r2, #16384
 329 0098 C3F80028 		str	r2, [r3, #2048]
  71:Core/Source/spi.c ****     SPI_CTL0(SPI1) |= (uint32_t)SPI_CTL0_SPIEN; //SPI peripheral is enabled
ARM GAS  /tmp/ccBEvYkI.s 			page 8


 330              		.loc 1 71 5 is_stmt 1 view .LVU84
 331              		.loc 1 71 20 is_stmt 0 view .LVU85
 332 009c D3F80028 		ldr	r2, [r3, #2048]
 333 00a0 42F04002 		orr	r2, r2, #64
 334 00a4 C3F80028 		str	r2, [r3, #2048]
  72:Core/Source/spi.c **** 
  73:Core/Source/spi.c ****     spi_enable(SPI1);
 335              		.loc 1 73 5 is_stmt 1 view .LVU86
 336 00a8 2046     		mov	r0, r4
 337 00aa FFF7FEFF 		bl	spi_enable
 338              	.LVL19:
  74:Core/Source/spi.c **** }
 339              		.loc 1 74 1 is_stmt 0 view .LVU87
 340 00ae 10BD     		pop	{r4, pc}
 341              	.L19:
 342              		.align	2
 343              	.L18:
 344 00b0 00380040 		.word	1073756160
 345 00b4 00300040 		.word	1073754112
 346              		.cfi_endproc
 347              	.LFE119:
 349              		.section	.text.dma_config,"ax",%progbits
 350              		.align	1
 351              		.global	dma_config
 352              		.syntax unified
 353              		.thumb
 354              		.thumb_func
 356              	dma_config:
 357              	.LFB120:
  75:Core/Source/spi.c **** 
  76:Core/Source/spi.c **** //------------------------------------------------------------------------------------//
  77:Core/Source/spi.c **** void dma_config(void)
  78:Core/Source/spi.c **** {
 358              		.loc 1 78 1 is_stmt 1 view -0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 32
 361              		@ frame_needed = 0, uses_anonymous_args = 0
 362 0000 70B5     		push	{r4, r5, r6, lr}
 363              	.LCFI4:
 364              		.cfi_def_cfa_offset 16
 365              		.cfi_offset 4, -16
 366              		.cfi_offset 5, -12
 367              		.cfi_offset 6, -8
 368              		.cfi_offset 14, -4
 369 0002 88B0     		sub	sp, sp, #32
 370              	.LCFI5:
 371              		.cfi_def_cfa_offset 48
  79:Core/Source/spi.c ****     rcu_periph_clock_enable(RCU_DMA0);
 372              		.loc 1 79 5 view .LVU89
 373 0004 4FF4A060 		mov	r0, #1280
 374 0008 FFF7FEFF 		bl	rcu_periph_clock_enable
 375              	.LVL20:
  80:Core/Source/spi.c ****     dma_deinit(DMA0, DMA_CH2);
 376              		.loc 1 80 5 view .LVU90
 377 000c 214C     		ldr	r4, .L22
 378 000e 0221     		movs	r1, #2
 379 0010 2046     		mov	r0, r4
ARM GAS  /tmp/ccBEvYkI.s 			page 9


 380 0012 FFF7FEFF 		bl	dma_deinit
 381              	.LVL21:
  81:Core/Source/spi.c **** 
  82:Core/Source/spi.c ****     dma_parameter_struct dma_init_struct;
 382              		.loc 1 82 5 view .LVU91
  83:Core/Source/spi.c ****     // SPI1 transmit dma config: DMA0,DMA_CH2 
  84:Core/Source/spi.c ****     dma_init_struct.periph_addr  = (uint32_t)&SPI_DATA(SPI0); //Ð°Ð´Ñ€ÐµÑ Ñ€ÐµÐ³Ð¸ÑÑ‚Ñ€Ð° SPI0
 383              		.loc 1 84 5 view .LVU92
 384              		.loc 1 84 34 is_stmt 0 view .LVU93
 385 0016 204B     		ldr	r3, .L22+4
 386 0018 0193     		str	r3, [sp, #4]
  85:Core/Source/spi.c ****     dma_init_struct.memory_addr  = (uint32_t)oled_buffer; //ÑƒÐºÐ°Ð·Ð°Ñ‚ÐµÐ»ÑŒ Ð½Ð° Ð±ÑƒÑ„Ñ„ÐµÑ€
 387              		.loc 1 85 5 is_stmt 1 view .LVU94
 388              		.loc 1 85 36 is_stmt 0 view .LVU95
 389 001a 204B     		ldr	r3, .L22+8
 390              		.loc 1 85 34 view .LVU96
 391 001c 0393     		str	r3, [sp, #12]
  86:Core/Source/spi.c ****     dma_init_struct.direction    = DMA_MEMORY_TO_PERIPHERAL;
 392              		.loc 1 86 5 is_stmt 1 view .LVU97
 393              		.loc 1 86 34 is_stmt 0 view .LVU98
 394 001e 0126     		movs	r6, #1
 395 0020 8DF81E60 		strb	r6, [sp, #30]
  87:Core/Source/spi.c ****     dma_init_struct.memory_width = DMA_MEMORY_WIDTH_8BIT;
 396              		.loc 1 87 5 is_stmt 1 view .LVU99
 397              		.loc 1 87 34 is_stmt 0 view .LVU100
 398 0024 0025     		movs	r5, #0
 399 0026 0495     		str	r5, [sp, #16]
  88:Core/Source/spi.c ****     dma_init_struct.periph_width = DMA_PERIPHERAL_WIDTH_8BIT;
 400              		.loc 1 88 5 is_stmt 1 view .LVU101
 401              		.loc 1 88 34 is_stmt 0 view .LVU102
 402 0028 0295     		str	r5, [sp, #8]
  89:Core/Source/spi.c ****     dma_init_struct.priority     = DMA_PRIORITY_HIGH;
 403              		.loc 1 89 5 is_stmt 1 view .LVU103
 404              		.loc 1 89 34 is_stmt 0 view .LVU104
 405 002a 4FF40053 		mov	r3, #8192
 406 002e 0693     		str	r3, [sp, #24]
  90:Core/Source/spi.c ****     dma_init_struct.number       = OLED_WIDTH;
 407              		.loc 1 90 5 is_stmt 1 view .LVU105
 408              		.loc 1 90 34 is_stmt 0 view .LVU106
 409 0030 8023     		movs	r3, #128
 410 0032 0593     		str	r3, [sp, #20]
  91:Core/Source/spi.c ****     dma_init_struct.periph_inc   = DMA_PERIPH_INCREASE_DISABLE; //Ð¾Ñ‚ÐºÐ»ÑŽÑ‡ÐµÐ½Ð¸Ðµ Ð¸Ð½ÐºÑ€ÐµÐ¼
 411              		.loc 1 91 5 is_stmt 1 view .LVU107
 412              		.loc 1 91 34 is_stmt 0 view .LVU108
 413 0034 8DF81C50 		strb	r5, [sp, #28]
  92:Core/Source/spi.c ****     dma_init_struct.memory_inc   = DMA_MEMORY_INCREASE_ENABLE; //Ð²ÐºÐ»ÑŽÑ‡ÐµÐ½Ð¸Ðµ Ð¸Ð½ÐºÑ€ÐµÐ¼ÐµÐ
 414              		.loc 1 92 5 is_stmt 1 view .LVU109
 415              		.loc 1 92 34 is_stmt 0 view .LVU110
 416 0038 8DF81D60 		strb	r6, [sp, #29]
  93:Core/Source/spi.c ****     dma_init(DMA0, DMA_CH2, &dma_init_struct);
 417              		.loc 1 93 5 is_stmt 1 view .LVU111
 418 003c 01AA     		add	r2, sp, #4
 419 003e 0221     		movs	r1, #2
 420 0040 2046     		mov	r0, r4
 421 0042 FFF7FEFF 		bl	dma_init
 422              	.LVL22:
  94:Core/Source/spi.c ****     // configure DMA mode 
ARM GAS  /tmp/ccBEvYkI.s 			page 10


  95:Core/Source/spi.c ****     dma_circulation_disable(DMA0, DMA_CH2); //disable DMA circulation mode
 423              		.loc 1 95 5 view .LVU112
 424 0046 0221     		movs	r1, #2
 425 0048 2046     		mov	r0, r4
 426 004a FFF7FEFF 		bl	dma_circulation_disable
 427              	.LVL23:
  96:Core/Source/spi.c ****     dma_memory_to_memory_disable(DMA0, DMA_CH2); //disable memory to memory mode
 428              		.loc 1 96 5 view .LVU113
 429 004e 0221     		movs	r1, #2
 430 0050 2046     		mov	r0, r4
 431 0052 FFF7FEFF 		bl	dma_memory_to_memory_disable
 432              	.LVL24:
  97:Core/Source/spi.c **** 
  98:Core/Source/spi.c ****     dma_channel_disable(DMA0,DMA_CH2); //Ð¾Ñ‚ÐºÐ»ÑŽÑ‡ÐµÐ½Ð¸Ðµ ÐºÐ°Ð½Ð°Ð»Ð° 2 DMA
 433              		.loc 1 98 5 view .LVU114
 434 0056 0221     		movs	r1, #2
 435 0058 2046     		mov	r0, r4
 436 005a FFF7FEFF 		bl	dma_channel_disable
 437              	.LVL25:
  99:Core/Source/spi.c ****     //spi_dma_enable(SPI0, DMA_CH2); //Ð²ÐºÐ»ÑŽÑ‡ÐµÐ½Ð¸Ðµ SPI0 Ñ ÐºÐ°Ð½Ð°Ð»Ð¾Ð¼ 2 DMA
 100:Core/Source/spi.c ****     spi_dma_enable(SPI0, SPI_DMA_TRANSMIT);
 438              		.loc 1 100 5 view .LVU115
 439 005e 2946     		mov	r1, r5
 440 0060 0F48     		ldr	r0, .L22+12
 441 0062 FFF7FEFF 		bl	spi_dma_enable
 442              	.LVL26:
 101:Core/Source/spi.c **** 
 102:Core/Source/spi.c ****     nvic_irq_enable(DMA0_Channel2_IRQn, 2, 0); //Ð³Ð»Ð¾Ð±Ð°Ð»ÑŒÐ½Ð¾Ðµ Ñ€Ð°Ð·Ñ€ÐµÑˆÐµÐ½Ð¸Ðµ  Ð¿Ñ€ÐµÑ
 443              		.loc 1 102 5 view .LVU116
 444 0066 2A46     		mov	r2, r5
 445 0068 0221     		movs	r1, #2
 446 006a 0D20     		movs	r0, #13
 447 006c FFF7FEFF 		bl	nvic_irq_enable
 448              	.LVL27:
 103:Core/Source/spi.c ****     dma_interrupt_flag_clear(DMA0, DMA_CH2, DMA_INTF_GIF); //global interrupt flag of channel
 449              		.loc 1 103 5 view .LVU117
 450 0070 3246     		mov	r2, r6
 451 0072 0221     		movs	r1, #2
 452 0074 2046     		mov	r0, r4
 453 0076 FFF7FEFF 		bl	dma_interrupt_flag_clear
 454              	.LVL28:
 104:Core/Source/spi.c ****     dma_interrupt_flag_clear(DMA0, DMA_CH2, DMA_INTF_FTFIF); //full transfer finish flag of channel
 455              		.loc 1 104 5 view .LVU118
 456 007a 0222     		movs	r2, #2
 457 007c 1146     		mov	r1, r2
 458 007e 2046     		mov	r0, r4
 459 0080 FFF7FEFF 		bl	dma_interrupt_flag_clear
 460              	.LVL29:
 105:Core/Source/spi.c ****     dma_interrupt_enable(DMA0, DMA_CH2, DMA_INT_FTF); //enable bit for channel full transfer finish
 461              		.loc 1 105 5 view .LVU119
 462 0084 0222     		movs	r2, #2
 463 0086 1146     		mov	r1, r2
 464 0088 2046     		mov	r0, r4
 465 008a FFF7FEFF 		bl	dma_interrupt_enable
 466              	.LVL30:
 106:Core/Source/spi.c **** }
 467              		.loc 1 106 1 is_stmt 0 view .LVU120
ARM GAS  /tmp/ccBEvYkI.s 			page 11


 468 008e 08B0     		add	sp, sp, #32
 469              	.LCFI6:
 470              		.cfi_def_cfa_offset 16
 471              		@ sp needed
 472 0090 70BD     		pop	{r4, r5, r6, pc}
 473              	.L23:
 474 0092 00BF     		.align	2
 475              	.L22:
 476 0094 00000240 		.word	1073872896
 477 0098 0C300140 		.word	1073819660
 478 009c 00000000 		.word	oled_buffer
 479 00a0 00300140 		.word	1073819648
 480              		.cfi_endproc
 481              	.LFE120:
 483              		.section	.text.spi_write_buffer_DMA,"ax",%progbits
 484              		.align	1
 485              		.global	spi_write_buffer_DMA
 486              		.syntax unified
 487              		.thumb
 488              		.thumb_func
 490              	spi_write_buffer_DMA:
 491              	.LFB121:
 107:Core/Source/spi.c **** 
 108:Core/Source/spi.c **** //-------------------------------------------------------------------------------------//
 109:Core/Source/spi.c **** void spi_write_buffer_DMA (void)
 110:Core/Source/spi.c **** {	
 492              		.loc 1 110 1 is_stmt 1 view -0
 493              		.cfi_startproc
 494              		@ args = 0, pretend = 0, frame = 0
 495              		@ frame_needed = 0, uses_anonymous_args = 0
 496 0000 38B5     		push	{r3, r4, r5, lr}
 497              	.LCFI7:
 498              		.cfi_def_cfa_offset 16
 499              		.cfi_offset 3, -16
 500              		.cfi_offset 4, -12
 501              		.cfi_offset 5, -8
 502              		.cfi_offset 14, -4
 111:Core/Source/spi.c ****     spi_dma_disable(SPI0, SPI_DMA_TRANSMIT);
 503              		.loc 1 111 5 view .LVU122
 504 0002 0021     		movs	r1, #0
 505 0004 2048     		ldr	r0, .L28
 506 0006 FFF7FEFF 		bl	spi_dma_disable
 507              	.LVL31:
 112:Core/Source/spi.c **** 	dma_channel_disable(DMA0, DMA_CH2);
 508              		.loc 1 112 2 view .LVU123
 509 000a 204C     		ldr	r4, .L28+4
 510 000c 0221     		movs	r1, #2
 511 000e 2046     		mov	r0, r4
 512 0010 FFF7FEFF 		bl	dma_channel_disable
 513              	.LVL32:
 113:Core/Source/spi.c ****     dma_memory_width_config(DMA0, DMA_CH2, OLED_BUFFERSIZE/LCD_PAGE_NUMBER );
 514              		.loc 1 113 5 view .LVU124
 515 0014 8022     		movs	r2, #128
 516 0016 0221     		movs	r1, #2
 517 0018 2046     		mov	r0, r4
 518 001a FFF7FEFF 		bl	dma_memory_width_config
 519              	.LVL33:
ARM GAS  /tmp/ccBEvYkI.s 			page 12


 114:Core/Source/spi.c ****     dma_memory_address_config(DMA0, DMA_CH2, (uint32_t)&oled_buffer[(OLED_WIDTH*count)]);
 520              		.loc 1 114 5 view .LVU125
 521              		.loc 1 114 80 is_stmt 0 view .LVU126
 522 001e 1C4D     		ldr	r5, .L28+8
 523 0020 2A78     		ldrb	r2, [r5]	@ zero_extendqisi2
 524              		.loc 1 114 5 view .LVU127
 525 0022 1C4B     		ldr	r3, .L28+12
 526 0024 03EBC212 		add	r2, r3, r2, lsl #7
 527 0028 0221     		movs	r1, #2
 528 002a 2046     		mov	r0, r4
 529 002c FFF7FEFF 		bl	dma_memory_address_config
 530              	.LVL34:
 115:Core/Source/spi.c **** 
 116:Core/Source/spi.c **** 	if (count < LCD_PAGE_NUMBER )
 531              		.loc 1 116 2 is_stmt 1 view .LVU128
 532              		.loc 1 116 12 is_stmt 0 view .LVU129
 533 0030 2878     		ldrb	r0, [r5]	@ zero_extendqisi2
 534              		.loc 1 116 5 view .LVU130
 535 0032 0728     		cmp	r0, #7
 536 0034 17D8     		bhi	.L25
 117:Core/Source/spi.c **** 	{
 118:Core/Source/spi.c **** 		OLED_PageAdress(count);
 537              		.loc 1 118 3 is_stmt 1 view .LVU131
 538 0036 FFF7FEFF 		bl	OLED_PageAdress
 539              	.LVL35:
 119:Core/Source/spi.c ****         spi_dma_enable(SPI0, SPI_DMA_TRANSMIT);
 540              		.loc 1 119 9 view .LVU132
 541 003a 0021     		movs	r1, #0
 542 003c 1248     		ldr	r0, .L28
 543 003e FFF7FEFF 		bl	spi_dma_enable
 544              	.LVL36:
 120:Core/Source/spi.c ****         LCD_CS(ON);
 545              		.loc 1 120 9 view .LVU133
 546 0042 A4F57844 		sub	r4, r4, #63488
 547 0046 0221     		movs	r1, #2
 548 0048 2046     		mov	r0, r4
 549 004a FFF7FEFF 		bl	gpio_bit_reset
 550              	.LVL37:
 121:Core/Source/spi.c **** 		LCD_DC(ON);
 551              		.loc 1 121 3 view .LVU134
 552 004e 0821     		movs	r1, #8
 553 0050 2046     		mov	r0, r4
 554 0052 FFF7FEFF 		bl	gpio_bit_set
 555              	.LVL38:
 122:Core/Source/spi.c **** 		dma_channel_enable(DMA0, DMA_CH2);
 556              		.loc 1 122 3 view .LVU135
 557 0056 0221     		movs	r1, #2
 558 0058 0C48     		ldr	r0, .L28+4
 559 005a FFF7FEFF 		bl	dma_channel_enable
 560              	.LVL39:
 123:Core/Source/spi.c **** 		count++;
 561              		.loc 1 123 3 view .LVU136
 562              		.loc 1 123 8 is_stmt 0 view .LVU137
 563 005e 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 564 0060 0133     		adds	r3, r3, #1
 565 0062 2B70     		strb	r3, [r5]
 566              	.L24:
ARM GAS  /tmp/ccBEvYkI.s 			page 13


 124:Core/Source/spi.c **** 	}	
 125:Core/Source/spi.c **** 	else
 126:Core/Source/spi.c **** 	{
 127:Core/Source/spi.c **** 		count = 0;
 128:Core/Source/spi.c **** 		dma_channel_disable(DMA0, DMA_CH2);
 129:Core/Source/spi.c ****         LCD_DC(OFF);
 130:Core/Source/spi.c **** 		LCD_CS(OFF);
 131:Core/Source/spi.c **** 	}
 132:Core/Source/spi.c **** }
 567              		.loc 1 132 1 view .LVU138
 568 0064 38BD     		pop	{r3, r4, r5, pc}
 569              	.L25:
 127:Core/Source/spi.c **** 		dma_channel_disable(DMA0, DMA_CH2);
 570              		.loc 1 127 3 is_stmt 1 view .LVU139
 127:Core/Source/spi.c **** 		dma_channel_disable(DMA0, DMA_CH2);
 571              		.loc 1 127 9 is_stmt 0 view .LVU140
 572 0066 0A4B     		ldr	r3, .L28+8
 573 0068 0022     		movs	r2, #0
 574 006a 1A70     		strb	r2, [r3]
 128:Core/Source/spi.c ****         LCD_DC(OFF);
 575              		.loc 1 128 3 is_stmt 1 view .LVU141
 576 006c 0221     		movs	r1, #2
 577 006e 0748     		ldr	r0, .L28+4
 578 0070 FFF7FEFF 		bl	dma_channel_disable
 579              	.LVL40:
 129:Core/Source/spi.c **** 		LCD_CS(OFF);
 580              		.loc 1 129 9 view .LVU142
 581 0074 084C     		ldr	r4, .L28+16
 582 0076 0821     		movs	r1, #8
 583 0078 2046     		mov	r0, r4
 584 007a FFF7FEFF 		bl	gpio_bit_reset
 585              	.LVL41:
 130:Core/Source/spi.c **** 	}
 586              		.loc 1 130 3 view .LVU143
 587 007e 0221     		movs	r1, #2
 588 0080 2046     		mov	r0, r4
 589 0082 FFF7FEFF 		bl	gpio_bit_set
 590              	.LVL42:
 591              		.loc 1 132 1 is_stmt 0 view .LVU144
 592 0086 EDE7     		b	.L24
 593              	.L29:
 594              		.align	2
 595              	.L28:
 596 0088 00300140 		.word	1073819648
 597 008c 00000240 		.word	1073872896
 598 0090 00000000 		.word	.LANCHOR0
 599 0094 00000000 		.word	oled_buffer
 600 0098 00080140 		.word	1073809408
 601              		.cfi_endproc
 602              	.LFE121:
 604              		.section	.text.DMA0_Channel2_Callback,"ax",%progbits
 605              		.align	1
 606              		.global	DMA0_Channel2_Callback
 607              		.syntax unified
 608              		.thumb
 609              		.thumb_func
 611              	DMA0_Channel2_Callback:
ARM GAS  /tmp/ccBEvYkI.s 			page 14


 612              	.LFB122:
 133:Core/Source/spi.c **** 
 134:Core/Source/spi.c **** //-------------------------------------------------------------------------------------//
 135:Core/Source/spi.c **** void DMA0_Channel2_Callback(void)
 136:Core/Source/spi.c **** {
 613              		.loc 1 136 1 is_stmt 1 view -0
 614              		.cfi_startproc
 615              		@ args = 0, pretend = 0, frame = 0
 616              		@ frame_needed = 0, uses_anonymous_args = 0
 617 0000 08B5     		push	{r3, lr}
 618              	.LCFI8:
 619              		.cfi_def_cfa_offset 8
 620              		.cfi_offset 3, -8
 621              		.cfi_offset 14, -4
 137:Core/Source/spi.c **** 	spi_write_buffer_DMA ();
 622              		.loc 1 137 2 view .LVU146
 623 0002 FFF7FEFF 		bl	spi_write_buffer_DMA
 624              	.LVL43:
 138:Core/Source/spi.c **** }...
 625              		.loc 1 138 1 is_stmt 0 view .LVU147
 626 0006 08BD     		pop	{r3, pc}
 627              		.cfi_endproc
 628              	.LFE122:
 630              		.global	count
 631              		.global	lcd_buf
 632              		.section	.bss.count,"aw",%nobits
 633              		.set	.LANCHOR0,. + 0
 636              	count:
 637 0000 00       		.space	1
 638              		.section	.bss.lcd_buf,"aw",%nobits
 639              		.align	2
 642              	lcd_buf:
 643 0000 00000000 		.space	28
 643      00000000 
 643      00000000 
 643      00000000 
 643      00000000 
 644              		.text
 645              	.Letext0:
 646              		.file 2 "/home/arashamf/soft/ARM_toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/m
 647              		.file 3 "/home/arashamf/soft/ARM_toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/s
 648              		.file 4 "Drivers/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 649              		.file 5 "Drivers/GD32F30x_standard_peripheral/Include/gd32f30x_rcu.h"
 650              		.file 6 "Drivers/GD32F30x_standard_peripheral/Include/gd32f30x_dbg.h"
 651              		.file 7 "Drivers/GD32F30x_standard_peripheral/Include/gd32f30x_dma.h"
 652              		.file 8 "Core/Include/spi.h"
 653              		.file 9 "Drivers/display/OLED.h"
 654              		.file 10 "Drivers/GD32F30x_standard_peripheral/Include/gd32f30x_spi.h"
 655              		.file 11 "Drivers/GD32F30x_standard_peripheral/Include/gd32f30x_gpio.h"
 656              		.file 12 "Drivers/GD32F30x_standard_peripheral/Include/gd32f30x_misc.h"
 657              		.file 13 "Core/Include/gpio.h"
ARM GAS  /tmp/ccBEvYkI.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/ccBEvYkI.s:18     .text.spi0_config:0000000000000000 $t
     /tmp/ccBEvYkI.s:24     .text.spi0_config:0000000000000000 spi0_config
     /tmp/ccBEvYkI.s:117    .text.spi0_config:0000000000000080 $d
     /tmp/ccBEvYkI.s:122    .text.spi_write_byte:0000000000000000 $t
     /tmp/ccBEvYkI.s:128    .text.spi_write_byte:0000000000000000 spi_write_byte
     /tmp/ccBEvYkI.s:165    .text.spi_write_byte:000000000000001c $d
     /tmp/ccBEvYkI.s:170    .text.spi_write_buffer:0000000000000000 $t
     /tmp/ccBEvYkI.s:176    .text.spi_write_buffer:0000000000000000 spi_write_buffer
     /tmp/ccBEvYkI.s:240    .text.spi_write_buffer:000000000000002c $d
     /tmp/ccBEvYkI.s:245    .text.spi1_config:0000000000000000 $t
     /tmp/ccBEvYkI.s:251    .text.spi1_config:0000000000000000 spi1_config
     /tmp/ccBEvYkI.s:344    .text.spi1_config:00000000000000b0 $d
     /tmp/ccBEvYkI.s:350    .text.dma_config:0000000000000000 $t
     /tmp/ccBEvYkI.s:356    .text.dma_config:0000000000000000 dma_config
     /tmp/ccBEvYkI.s:476    .text.dma_config:0000000000000094 $d
     /tmp/ccBEvYkI.s:484    .text.spi_write_buffer_DMA:0000000000000000 $t
     /tmp/ccBEvYkI.s:490    .text.spi_write_buffer_DMA:0000000000000000 spi_write_buffer_DMA
     /tmp/ccBEvYkI.s:596    .text.spi_write_buffer_DMA:0000000000000088 $d
     /tmp/ccBEvYkI.s:605    .text.DMA0_Channel2_Callback:0000000000000000 $t
     /tmp/ccBEvYkI.s:611    .text.DMA0_Channel2_Callback:0000000000000000 DMA0_Channel2_Callback
     /tmp/ccBEvYkI.s:636    .bss.count:0000000000000000 count
     /tmp/ccBEvYkI.s:642    .bss.lcd_buf:0000000000000000 lcd_buf
     /tmp/ccBEvYkI.s:637    .bss.count:0000000000000000 $d
     /tmp/ccBEvYkI.s:639    .bss.lcd_buf:0000000000000000 $d

UNDEFINED SYMBOLS
SPI0_gpio_init
rcu_periph_clock_enable
spi_i2s_deinit
spi_enable
spi_i2s_flag_get
spi_i2s_data_transmit
SPI1_gpio_init
dma_deinit
dma_init
dma_circulation_disable
dma_memory_to_memory_disable
dma_channel_disable
spi_dma_enable
nvic_irq_enable
dma_interrupt_flag_clear
dma_interrupt_enable
oled_buffer
spi_dma_disable
dma_memory_width_config
dma_memory_address_config
OLED_PageAdress
gpio_bit_reset
gpio_bit_set
dma_channel_enable
