#pragma once
// this file is included by gpio.h, don't include it explicitly  

enum Config
{
    NoConfig =          PINCONFIG(noPin, flagsDefault, afNone, 0x00), //!< empty configuration

    // Alternate function 0
#define _CURRENT_AF     0
//    DECL_PIN            (RTC, REFIN, PA1),
    RTC_REFIN_PA1 =     PINAF(PA1, 1, 0),
    MCO_PA8 =           PINAF(PA8, 1, 0),
    RTC_OUT2_PB2 =      PINAF(PB2, 1, 2),
    RTC_REFIN_PB15 =    PINAF(PB15, 1, 0),
    MCO_PG10 =          PINAF(PG10, 1, 0),
#undef _CURRENT_AF
    
    // Alternate function 1
#define _CURRENT_AF     1
    TIM2_CH1_PA0 =      PINAF(PA0, 2, 1),
    TIM2_CH2_PA1 =      PINAF(PA1, 2, 2),
    TIM2_CH3_PA2 =      PINAF(PA2, 2, 3),
    TIM2_CH4_PA3 =      PINAF(PA3, 2, 4),
    TIM2_CH1_PA5 =      PINAF(PA5, 2, 1),
    TIM16_CH1_PA6 =     PINAF(PA6, 16, 1),
    TIM17_CH1_PA7 =     PINAF(PA7, 17, 1),
    TIM17_BKIN_PA10 =   PINAF(PA10, 17, 0),
    TIM16_CH1_PA12 =    PINAF(PA12, 16, 1),
    TIM16_CH1N_PA13 =   PINAF(PA13, 16, 1|8),
    LPTIM1_OUT_PA14 =   PINAF(PA14, 1, 0),
    TIM2_CH1_PA15 =     PINAF(PA15, 2, 1),
    LPTIM1_OUT_PB2 =    PINAF(PB2, 1, 0),
    TIM2_CH2_PB3 =      PINAF(PB3, 2, 2),
    TIM16_CH1_PB4 =     PINAF(PB4, 16, 1),
    TIM16_BKIN_PB5 =    PINAF(PB5, 16, 0),
    TIM16_CH1N_PB6 =    PINAF(PB6, 16, 1|8),
    TIM17_CH1N_PB7 =    PINAF(PB7, 17, 1|8),
    TIM16_CH1_PB8 =     PINAF(PB8, 16, 1),
    TIM17_CH1_PB9 =     PINAF(PB9, 17, 1),
    TIM2_CH3_PB10 =     PINAF(PB10, 2, 3),
    TIM2_CH4_PB11 =     PINAF(PB11, 2, 4),
    TIM15_CH1_PB14 =    PINAF(PB14, 15, 1),
    TIM15_CH2_PB15 =    PINAF(PB15, 15, 2),
    LPTIM1_IN1_PC0 =    PINAF(PC0, 1, 1),
    LPTIM1_OUT_PC1 =    PINAF(PC1, 1, 0),
    LPTIM1_IN2_PC2 =    PINAF(PC2, 1, 2),
    LPTIM1_ETR_PC3 =    PINAF(PC3, 1, 0),
    TIM5_CH2_PC12 =     PINAF(PC12, 5, 2),
    TIM5_ETR_PD11 =     PINAF(PD11, 5, 0),
    TIM5_CH3_PE8 =      PINAF(PE8, 5, 3),
    TIM5_CH4_PE9 =      PINAF(PE9, 5, 4),
    TIM5_ETR_PF6 =      PINAF(PF6, 5, 0),
#undef _CURRENT_AF    
    
    // Alternate function 2
#define _CURRENT_AF     2    
    TIM5_CH1_PA0 =      PINAF(PA0, 5, 1),
    TIM5_CH2_PA1 =      PINAF(PA1, 5, 2),
    TIM5_CH3_PA2 =      PINAF(PA2, 5, 3),
    TIM5_CH4_PA3 =      PINAF(PA3, 5, 4),
    TIM3_CH2_PA4 =      PINAF(PA4, 3, 2),
    TIM2_ETR_PA5 =      PINAF(PA5, 2, 0),
    TIM3_CH1_PA6 =      PINAF(PA6, 3, 1),
    TIM3_CH2_PA7 =      PINAF(PA7, 3, 2),
    I2C3_SCL_PA8 =      PINAF(PA8, 3, 0),
    I2C3_SMBA_PA9 =     PINAF(PA9, 3, 0),
    TIM8_CH1_PA15 =     PINAF(PA15, 8, 1),
    TIM3_CH3_PB0 =      PINAF(PB0, 3, 3),
    TIM3_CH4_PB1 =      PINAF(PB1, 3, 4),
    TIM5_CH1_PB2 =      PINAF(PB2, 5, 1),
    TIM4_ETR_PB3 =      PINAF(PB3, 4, 0),
    TIM3_CH1_PB4 =      PINAF(PB4, 3, 1),
    TIM3_CH2_PB5 =      PINAF(PB5, 3, 2),
    TIM4_CH1_PB6 =      PINAF(PB6, 4, 1),
    TIM4_CH1_PB7 =      PINAF(PB7, 4, 2),
    TIM4_CH1_PB8 =      PINAF(PB8, 4, 3),
    TIM4_CH1_PB9 =      PINAF(PB9, 4, 4),
    TIM5_ETR_PB12 =     PINAF(PB12, 5, 0),
    TIM15_CH1N_PB15 =   PINAF(PB15, 15, 1|8),
    TIM1_CH1_PC0 =      PINAF(PC0, 1, 1),
    TIM1_CH2_PC1 =      PINAF(PC1, 1, 2),
    TIM1_CH3_PC2 =      PINAF(PC2, 1, 3),
    TIM1_CH4_PC3 =      PINAF(PC3, 1, 4),
    TIM1_ETR_PC4 =      PINAF(PC4, 1, 0),
    TIM15_BKIN_PC5 =    PINAF(PC5, 15, 0),
    TIM3_CH1_PC6 =      PINAF(PC6, 3, 1),
    TIM3_CH2_PC7 =      PINAF(PC7, 3, 2),
    TIM3_CH3_PC8 =      PINAF(PC8, 3, 3),
    TIM3_CH4_PC9 =      PINAF(PC9, 3, 4),
    TIM1_BKIN_PC13 =    PINAF(PC13, 1, 0),
    TIM3_ETR_PD2 =      PINAF(PD2, 3, 0),
    TIM2_CH1_PD3 =      PINAF(PD3, 2, 1),
    TIM2_ETR_PD3 =      PINAF(PD3, 2, 0),
    TIM2_CH2_PD4 =      PINAF(PD4, 2, 2),
    TIM2_CH4_PD6 =      PINAF(PD6, 2, 4),
    TIM2_CH3_PD7 =      PINAF(PD7, 2, 3),
    TIM4_CH1_PD12 =     PINAF(PD12, 4, 1),
    TIM4_CH2_PD13 =     PINAF(PD13, 4, 2),
    TIM4_CH3_PD14 =     PINAF(PD14, 4, 3),
    TIM4_CH4_PD15 =     PINAF(PD15, 4, 4),
    TIM4_ETR_PE0 =      PINAF(PE0, 4, 0),
    TIM3_CH1_PE2 =      PINAF(PE2, 3, 1),
    TIM3_CH2_PE3 =      PINAF(PE3, 3, 2),
    TIM3_CH3_PE4 =      PINAF(PE4, 3, 3),
    TIM3_CH4_PE5 =      PINAF(PE5, 3, 4),
    TIM1_ETR_PE7 =      PINAF(PE7, 1, 0),
    TIM1_CH1N_PE8 =     PINAF(PE8, 1, 1|8),
    TIM1_CH1_PE9 =      PINAF(PE9, 1, 1),
    TIM1_CH2N_PE10 =    PINAF(PE10, 1, 2|8),
    TIM1_CH2_PE11 =     PINAF(PE11, 1, 2),
    TIM1_CH3N_PE12 =    PINAF(PE12, 1, 3|8),
    TIM1_CH3_PE13 =     PINAF(PE13, 1, 3),
    TIM1_CH4_PE14 =     PINAF(PE14, 1, 4),
    TIM1_BKIN_PE15 =    PINAF(PE15, 1, 0),
    TIM20_CH3_PF2 =     PINAF(PF2, 20, 3),
    TIM20_CH4_PF3 =     PINAF(PF3, 20, 4),
    COMP1_OUT_PF4 =     PINAF(PF4, 1, 0),
    TIM20_CH2N_PF5 =    PINAF(PF5, 20, 2|8),
    TIM4_CH4_PF6 =      PINAF(PF6, 4, 4),
    TIM20_BKIN_PF7 =    PINAF(PF7, 20, 0),
    TIM20_BKIN2_PF8 =   PINAF(PF8, 20, 0),
    TIM20_BKIN_PF9 =    PINAF(PF9, 20, 0),
    TIM20_BKIN2_PF10 =  PINAF(PF10, 20, 0),
    TIM20_ETR_PF11 =    PINAF(PF11, 20, 0),
    TIM20_CH1_PF12 =    PINAF(PF12, 20, 1),
    TIM20_CH1_PF13 =    PINAF(PF13, 20, 2),
    TIM20_CH1_PF14 =    PINAF(PF14, 20, 3),
    TIM20_CH1_PF15 =    PINAF(PF15, 20, 4),
    TIM20_CH1N_PG0 =    PINAF(PG0, 20, 1|8),
    TIM20_CH2N_PG1 =    PINAF(PG1, 20, 2|8),
    TIM20_CH3N_PG2 =    PINAF(PG2, 20, 3|8),
    TIM20_BKIN_PG3 =    PINAF(PG3, 20, 0),
    TIM20_BKIN2_PG4 =   PINAF(PG4, 20, 0),
    TIM20_ETR_PG5 =     PINAF(PG5, 20, 0),
    TIM20_BKIN_PG6 =    PINAF(PG6, 20, 0),
#undef _CURRENT_AF    
    
    // Alternate function 3
#define _CURRENT_AF     3    
    SAI1_CK1_PA3 =      PINAF(PA3, 1, 1),
    USB_CRS_SYNC_PA10 = PINAF(PA10, 1, 0),
    I2C4_SCL_PA13 =     PINAF(PA13, 4, 0),
    I2C4_SMBA_PA14 =    PINAF(PA14, 4, 0),
    TIM20_CH1_PB2 =     PINAF(PB2, 20, 1),
    USB_CRS_SYNC_PB3 =  PINAF(PB3, 1, 0),
    TIM8_CH3N_PB5 =     PINAF(PB5, 8, 3|8),
    I2C4_SDA_PB7 =      PINAF(PB7, 4, 0),
    SAI1_CK1_PB8 =      PINAF(PB8, 1, 1),
    SAI1_D2_PB9 =       PINAF(PB9, 1, 2),
    COMP3_OUT_PB15 =    PINAF(PB15, 3, 0),
    COMP3_OUT_PC2 =     PINAF(PC2, 3, 0),
    SAI1_D1_PC3 =       PINAF(PC3, 1, 1),
    SAI1_D3_PC5 =       PINAF(PC5, 1, 3),
    HRTIM1_EEV10_PC6 =  PINAF(PC6, 1, 10),
    HRTIM1_FLT5_PC7 =   PINAF(PC7, 1, 5),
    HRTIM1_CHE1_PC8 =   PINAF(PC8, 1, 8+1),
    HRTIM1_CHE2_PC9 =   PINAF(PC9, 1, 8+2),
    HRTIM1_EEV2_PC11 =  PINAF(PC11, 1, 2),
    HRTIM1_EEV1_PC12 =  PINAF(PC12, 1, 1),
    SAI1_D1_PD6 =       PINAF(PD6, 1, 1),
    TIM20_CH4N_PE0 =    PINAF(PE0, 20, 4|8),
    SAI1_CK1_PE2 =      PINAF(PE2, 1, 1),
    SAI1_D2_PE4 =       PINAF(PE4, 1, 2),
    SAI1_CK2_PE5 =      PINAF(PE5, 1, 2),
    SAI1_D1_PE6 =       PINAF(PE6, 1, 1),
    TIM20_CH1N_PF4 =    PINAF(PF4, 20, 1|8),
    SAI1_SD_B_PF6 =     PINAF(PF6, 1, 0),
    TIM15_CH1_PF9 =     PINAF(PF9, 15, 1),
    TIM15_CH2_PF10 =    PINAF(PF10, 15, 2),
    SAI1_CK1_PG7 =      PINAF(PG7, 1, 1),
#undef _CURRENT_AF    
    
    // Alternate function 4
#define _CURRENT_AF     4    
    TIM8_BKIN_PA6 =     PINAF(PA6, 8, 0),
    TIM8_CH1N_PA7 =     PINAF(PA7, 8, 1|8),
    I2C2_SDA_PA8 =      PINAF(PA8, 2, 0),
    I2C2_SDL_PA9 =      PINAF(PA9, 2, 0),
    I2C2_SMBA_PA10 =    PINAF(PA10, 2, 0),
    I2C1_SCL_PA13 =     PINAF(PA13, 1, 0),
    I2C1_SDA_PA14 =     PINAF(PA14, 1, 0),
    I2C1_SCL_PA15 =     PINAF(PA15, 1, 0),
    TIM8_CH2N_PB0 =     PINAF(PB0, 8, 2|8),
    TIM8_CH3N_PB1 =     PINAF(PB1, 8, 3|8),
    I2C3_SMBA_PB2 =     PINAF(PB2, 3, 0),
    TIM8_CH1N_PB3 =     PINAF(PB3, 8, 1|8),
    TIM8_CH2N_PB4 =     PINAF(PB4, 8, 2|8),
    I2C1_SMBA_PB5 =     PINAF(PB5, 1, 0),
    I2C1_SDA_PB7 =      PINAF(PB7, 1, 0),
    I2C1_SCL_PB8 =      PINAF(PB8, 1, 0),
    I2C1_SDA_PB9 =      PINAF(PB9, 1, 0),
    I2C2_SMBA_PB12 =    PINAF(PB12, 2, 0),
    TIM1_CH3N_PB15 =    PINAF(PB15, 1, 3|8),
    I2C2_SCL_PC4 =      PINAF(PC4, 2, 0),
    TIM8_CH1_PC6 =      PINAF(PC6, 8, 1),
    TIM8_CH2_PC7 =      PINAF(PC7, 8, 2),
    TIM8_CH3_PC8 =      PINAF(PC8, 8, 3),
    TIM8_CH4_PC9 =      PINAF(PC9, 8, 4),
    TIM8_CH1N_PC10 =    PINAF(PC10, 8, 1|8),
    TIM8_CH2N_PC11 =    PINAF(PC11, 8, 2|8),
    TIM8_CH3N_PC12 =    PINAF(PC12, 8, 3|8),
    TIM1_CH1N_PC13 =    PINAF(PC13, 1, 1|8),
    TIM8_CH4_PD1 =      PINAF(PD1, 8, 4),
    TIM8_BKIN_PD2 =     PINAF(PD2, 8, 0),
    I2C4_SMBA_PD11 =    PINAF(PD11, 4, 0),
    TIM16_CH1_PE0 =     PINAF(PE0, 16, 1),
    TIM17_CH1_PE1 =     PINAF(PE1, 17, 1),
    I2C2_SDA_PF0 =      PINAF(PF0, 2, 0),
    I2C2_SMBA_PF2 =     PINAF(PF2, 2, 0),
    I2C3_SCL_PF3 =      PINAF(PF3, 3, 0),
    I2C3_SDA_PF4 =      PINAF(PF4, 3, 0),
    I2C2_SCL_PF6 =      PINAF(PF6, 2, 0),
    I2C4_SMBA_PF13 =    PINAF(PF13, 4, 0),
    I2C4_SCL_PF14 =     PINAF(PF14, 4, 0),
    I2C4_SDA_PF15 =     PINAF(PF15, 4, 0),
    I2C4_SCL_PG3 =      PINAF(PG3, 4, 0),
    I2C4_SDA_PG4 =      PINAF(PG4, 4, 0),
    I2C3_SMBA_PG6 =     PINAF(PG6, 3, 0),
    I2C3_SCL_PG7 =      PINAF(PG7, 3, 0),
    I2C3_SDA_PG8 =      PINAF(PG8, 3, 0),
#undef _CURRENT_AF    

    // Alternate function 5
#define _CURRENT_AF     5    
    SPI1_NSS_PA4 =      PINAF(PA4, 1, 0),
    SPI1_SCK_PA5 =      PINAF(PA5, 1, 0),
    SPI1_MISO_PA6 =     PINAF(PA6, 1, 0),
    SPI1_MOSI_PA7 =     PINAF(PA7, 1, 0),
    I2S2_MCK_PA8 =      PINAF(PA8, 2, 0),
    I2S3_MCK_PA9 =      PINAF(PA9, 3, 0),
    SPI2_MISO_PA10 =    PINAF(PA10, 2, 0),
    SPI2_MOSI_PA11 =    PINAF(PA11, 2, 0),
    I2S2_SD_PA11 =      PINAF(PA11, 2, 0),
    I2SCKIN_PA12 =      PINAF(PA12, 0, 0),
    IR_OUT_PA13 =       PINAF(PA13, 1, 0),
    TIM8_CH2_PA14 =     PINAF(PA14, 8, 2),
    SPI1_NSS_PA15 =     PINAF(PA15, 1, 0),
    SPI1_SCK_PB3 =      PINAF(PB3, 1, 0),
    SPI1_MISO_PB4 =     PINAF(PB4, 1, 0),
    SPI1_MOSI_PB5 =     PINAF(PB5, 1, 0),
    TIM8_CH1_PB6 =      PINAF(PB6, 8, 1),
    TIM8_BKIN_PB7 =     PINAF(PB7, 8, 0),
    SPI2_NSS_PB12 =     PINAF(PB12, 2, 0),
    I2S2_WS_PB12 =      PINAF(PB12, 2, 0),
    SPI2_SCK_PB13 =     PINAF(PB13, 2, 0),
    I2S2_CK_PB13 =      PINAF(PB13, 2, 0),
    SPI2_MISO_PB14 =    PINAF(PB14, 2, 0),
    SPI2_MOSI_PB15 =    PINAF(PB15, 2, 0),
    I2S2_SD_PB15 =      PINAF(PB15, 2, 0),
    I2SCKIN_PC9 =       PINAF(PC9, 0, 0),
    UART4_TX_PC10 =     PINAF(PC10, 4, 0),
    UART4_RX_PC11 =     PINAF(PC11, 4, 0),
    UART5_TX_PC12 =     PINAF(PC12, 5, 0),
    UART5_RX_PD2 =      PINAF(PD2, 5, 0),
    SPI4_SCK_PE2 =      PINAF(PE2, 4, 0),
    SPI4_NSS_PE3 =      PINAF(PE3, 4, 0),
    SPI4_NSS_PE4 =      PINAF(PE4, 4, 0),
    SPI4_MISO_PE5 =     PINAF(PE5, 4, 0),
    SPI4_MOSI_PE6 =     PINAF(PE6, 4, 0),
    SPI4_NSS_PE11 =     PINAF(PE11, 4, 0),
    SPI4_SCK_PE12 =     PINAF(PE12, 4, 0),
    SPI4_MISO_PE13 =    PINAF(PE13, 4, 0),
    SPI4_MOSI_PE14 =    PINAF(PE14, 4, 0),
    SPI2_NSS_PF0 =      PINAF(PF0, 2, 0),
    I2S2_WS_PF0 =       PINAF(PF0, 2, 0),
    SPI2_SCK_PF1 =      PINAF(PF1, 2, 0),
    I2S2_CK_PF1 =       PINAF(PF1, 2, 0),
    SPI2_SCK_PF9 =      PINAF(PF9, 2, 0),
    SPI2_SCK_PF10 =     PINAF(PF10, 2, 0),
    SPI1_SCK_PG2 =      PINAF(PG2, 1, 0),
    SPI1_MISO_PG3 =     PINAF(PG3, 1, 0),
    SPI1_MOSI_PG4 =     PINAF(PG4, 1, 0),
    SPI1_NSS_PG5 =      PINAF(PG5, 1, 0),
#undef _CURRENT_AF    

    // Alternate function 6
#define _CURRENT_AF     6
    DECL_PIN            (SPI, 3, NSS, PA4),
    DECL_PIN            (I2S, 3, WS, PA4),
    DECL_PIN            (TIM, 1, BKIN, PA6),
    DECL_PIN            (TIM, 1, CH, 1, N, PA7),
    DECL_PIN            (TIM, 1, CH, 1, PA8),
    DECL_PIN            (TIM, 1, CH, 2, PA9),
    DECL_PIN            (TIM, 1, CH, 3, PA10),
    DECL_PIN            (TIM, 1, CH, 1, N, PA11),
    DECL_PIN            (TIM, 1, CH, 2, N, PA12),
    DECL_PIN            (TIM, 1, BKIN, PA14),
    DECL_PIN            (SPI, 3, NSS, PA15),
    DECL_PIN            (I2S, 3, WS, PA15),
    DECL_PIN            (TIM, 1, CH, 2, N, PB0),
    DECL_PIN            (TIM, 1, CH, 3, N, PB1),
    DECL_PIN            (SPI, 3, SCK, PB3),
    DECL_PIN            (I2S, 3, CK, PB3),
    DECL_PIN            (SPI, 3, MISO, PB4),
    DECL_PIN            (SPI, 3, MOSI, PB5),
    DECL_PIN            (I2S, 3, SD, PB5),
    DECL_PIN            (TIM, 8, ETR, PB6),
    DECL_PIN            (IR, OUT, PB9),
    DECL_PIN            (TIM, 1, BKIN, PB12),
    DECL_PIN            (TIM, 1, CH, 1, N, PB13),
    DECL_PIN            (TIM, 1, CH, 2, N, PB14),
    DECL_PIN            (TIM, 20, CH, 2, PC2),
    DECL_PIN            (TIM, 1, BKIN2, PC3),
    DECL_PIN            (TIM, 1, CH, 4, N, PC5),
    DECL_PIN            (I2S, 2, MCK, PC6),
    DECL_PIN            (I2S, 3, MCK, PC7),
    DECL_PIN            (TIM, 20, CH, 3, PC8),
    DECL_PIN            (TIM, 8, BKIN2, PC9),
    DECL_PIN            (SPI, 3, SCK, PC10),
    DECL_PIN            (I2S, 3, CK, PC10),
    DECL_PIN            (SPI, 3, MISO, PC11),
    DECL_PIN            (SPI, 3, MOSI, PC12),
    DECL_PIN            (I2S, 3, SD, PC12),
    DECL_PIN            (TIM, 8, CH, 4, N, PC13),
    DECL_PIN            (TIM, 8, CH, 4, N, PD0),
    DECL_PIN            (TIM, 8, BKIN2, PD1),
    DECL_PIN            (SPI, 2, NSS, PD15),
    DECL_PIN            (TIM, 20, ETR, PE0),
    DECL_PIN            (TIM, 20, CH, 4, PE1),
    DECL_PIN            (TIM, 20, CH, 1, PE2),
    DECL_PIN            (TIM, 20, CH, 2, PE3),
    DECL_PIN            (TIM, 20, CH, 1, N, PE4),
    DECL_PIN            (TIM, 20, CH, 2, N, PE5),
    DECL_PIN            (TIM, 20, CH, 3, N, PE6),
    DECL_PIN            (TIM, 1, BKIN2, PE14),
    DECL_PIN            (TIM, 1, CH, 4, N, PE15),
    DECL_PIN            (TIM, 1, CH, 3, N, PF0),
    DECL_PIN            (TIM, 5, CH, 1, PF6),
    DECL_PIN            (TIM, 5, CH, 2, PF7),
    DECL_PIN            (TIM, 5, CH, 3, PF8),
    DECL_PIN            (TIM, 5, CH, 4, PF9),
    DECL_PIN            (TIM, 20, CH, 4, N, PG3),
    DECL_PIN            (SPI, 3, SCK, PG9),
#undef _CURRENT_AF
    
    // Alternate function 7
#define _CURRENT_AF     7
    DECL_PIN            (USART, 2, CTS, PA0),
    DECL_PIN            (USART, 2, RTS_DE, PA1),
    DECL_PIN            (USART, 2, TX, PA2),
    DECL_PIN            (USART, 2, RX, PA3),
    DECL_PIN            (USART, 2, CK, PA4),
    DECL_PIN            (USART, 1, CK, PA8),
    DECL_PIN            (USART, 1, TX, PA9),
    DECL_PIN            (USART, 1, RX, PA10),
    DECL_PIN            (USART, 1, CTS, PA11),
    DECL_PIN            (USART, 1, RTS_DE, PA12),
    DECL_PIN            (USART, 3, CTS, PA13),
    DECL_PIN            (USART, 2, TX, PA14),
    DECL_PIN            (USART, 2, RX, PA15),
    DECL_PIN            (USART, 2, TX, PB3),
    DECL_PIN            (USART, 2, RX, PB4),
    DECL_PIN            (USART, 2, CK, PB5),
    DECL_PIN            (USART, 1, TX, PB6),
    DECL_PIN            (USART, 1, RX, PB7),
    DECL_PIN            (USART, 3, RX, PB8),
    DECL_PIN            (USART, 3, TX, PB9),
    DECL_PIN            (USART, 3, TX, PB10),
    DECL_PIN            (USART, 3, RX, PB11),
    DECL_PIN            (USART, 3, CK, PB12),
    DECL_PIN            (USART, 3, CTS, PB13),
    DECL_PIN            (USART, 3, RTS_DE, PB14),
    DECL_PIN            (USART, 1, TX, PC4),
    DECL_PIN            (USART, 1, RX, PC5),
    DECL_PIN            (COMP, 6, OUT, PC6),
    DECL_PIN            (COMP, 5, OUT, PC7),
    DECL_PIN            (COMP, 7, OUT, PC8),
    DECL_PIN            (USART, 3, TX, PC10),
    DECL_PIN            (USART, 3, RX, PC11),
    DECL_PIN            (USART, 3, CK, PC12),
    DECL_PIN            (USART, 2, CTS, PD3),
    DECL_PIN            (USART, 2, RTS_DE, PD4),
    DECL_PIN            (USART, 2, TX, PD5),
    DECL_PIN            (USART, 2, RX, PD6),
    DECL_PIN            (USART, 2, CK, PD7),
    DECL_PIN            (USART, 3, TX, PD8),
    DECL_PIN            (USART, 3, RX, PD9),
    DECL_PIN            (USART, 3, CK, PD10),
    DECL_PIN            (USART, 3, CTS, PD11),
    DECL_PIN            (USART, 3, RTS_DE, PD12),
    DECL_PIN            (USART, 1, TX, PE0),
    DECL_PIN            (USART, 1, RX, PE1),
    DECL_PIN            (USART, 3, RX, PE15),
    DECL_PIN            (USART, 3, RTS, PF6),
    DECL_PIN            (USART, 1, TX, PG9),
#undef _CURRENT_AF
    
    // Alternate function 8
#define _CURRENT_AF     8
    DECL_PIN            (COMP, 1, OUT, PA0),
    DECL_PIN            (COMP, 2, OUT, PA2),
    DECL_PIN            (COMP, 1, OUT, PA6),
    DECL_PIN            (COMP, 2, OUT, PA7),
    DECL_PIN            (COMP, 7, OUT, PA8),
    DECL_PIN            (COMP, 5, OUT, PA9),
    DECL_PIN            (COMP, 6, OUT, PA10),
    DECL_PIN            (COMP, 1, OUT, PA11),
    DECL_PIN            (COMP, 2, OUT, PA12),
    DECL_PIN            (UART, 4, RTS_DE, PA15),
    DECL_PIN            (COMP, 4, OUT, PB1),
    DECL_PIN            (UART, 5, RTS_DE, PB4),
    DECL_PIN            (I2C, 3, SDA, PB5),
    DECL_PIN            (COMP, 4, OUT, PB6),
    DECL_PIN            (COMP, 3, OUT, PB7),
    DECL_PIN            (COMP, 1, OUT, PB8),
    DECL_PIN            (COMP, 2, OUT, PB9),
    DECL_PIN            (LPUART, 1, RX, PB10),
    DECL_PIN            (LPUART, 1, TX, PB11),
    DECL_PIN            (LPUART, 1, RTS_DE, PB12),
    DECL_PIN            (LPUART, 1, CTS, PB13),
    DECL_PIN            (COMP, 4, OUT, PB14),
    DECL_PIN            (LPUART, 1, RX, PC0),
    DECL_PIN            (LPUART, 1, TX, PC1),
    DECL_PIN            (I2C, 4, SCL, PC6),
    DECL_PIN            (I2C, 4, SDA, PC7),
    DECL_PIN            (I2C, 3, SCL, PC8),
    DECL_PIN            (I2C, 3, SDA, PC9),
    DECL_PIN            (I2C, 3, SDA, PC11),
    DECL_PIN            (LPUART, 1, CTS, PG5),
    DECL_PIN            (LPUART, 1, RTS_DE, PG6),
    DECL_PIN            (LPUART, 1, TX, PG7),
    DECL_PIN            (LPUART, 1, RX, PG8),
#undef _CURRENT_AF
    
    // Alternate function 9
#define _CURRENT_AF     9
    DECL_PIN            (TIM, 8, BKIN, PA0),
    DECL_PIN            (TIM, 15, CH, 1, N, PA1),
    DECL_PIN            (TIM, 15, CH, 1, PA2),
    DECL_PIN            (TIM, 15, CH, 2, PA3),
    DECL_PIN            (TIM, 15, BKIN, PA9),
    DECL_PIN            (FDCAN, 1, RX, PA11),
    DECL_PIN            (FDCAN, 1, TX, PA12),
    DECL_PIN            (TIM, 1, BKIN, PA15),
    DECL_PIN            (FDCAN, 2, RX, PB5),
    DECL_PIN            (FDCAN, 2, TX, PB6),
    DECL_PIN            (FDCAN, 1, RX, PB8),
    DECL_PIN            (FDCAN, 1, TX, PB9),
    DECL_PIN            (FDCAN, 2, RX, PB12),
    DECL_PIN            (FDCAN, 2, TX, PB13),
    DECL_PIN            (FDCAN, 1, RX, PD0),
    DECL_PIN            (FDCAN, 1, TX, PD1),
    DECL_PIN            (FDCAN, 1, RXFD, PE0),
#undef _CURRENT_AF
    
    // Alternate function 10
#define _CURRENT_AF     10
    DECL_PIN            (TIM, 8, ETR, PA0),
    DECL_PIN            (QUADSPI, 1, BK1_NCS, PA2),
    DECL_PIN            (QUADSPI, 1, CLK, PA3),
    DECL_PIN            (QUADSPI, 1, BK1_IO3, PA6),
    DECL_PIN            (QUADSPI, 1, BK1_IO2, PA7),
    DECL_PIN            (TIM, 4, ETR, PA8),
    DECL_PIN            (TIM, 2, CH, 3, PA9),
    DECL_PIN            (TIM, 2, CH, 4, PA10),
    DECL_PIN            (TIM, 4, CH, 1, PA11),
    DECL_PIN            (TIM, 4, CH, 2, PA12),
    DECL_PIN            (TIM, 4, CH, 3, PA13),
    DECL_PIN            (QUADSPI, 1, BK1_IO1, PB0),
    DECL_PIN            (QUADSPI, 1, BK1_IO0, PB1),
    DECL_PIN            (QUADSPI, 1, BK2_IO1, PB2),
    DECL_PIN            (TIM, 3, ETR, PB3),
    DECL_PIN            (TIM, 17, BKIN, PB4),
    DECL_PIN            (TIM, 17, CH, 1, PB5),
    DECL_PIN            (TIM, 8, BKIN2, PB6),
    DECL_PIN            (TIM, 3, CH, 4, PB7),
    DECL_PIN            (TIM, 8, CH, 2, PB8),
    DECL_PIN            (TIM, 8, CH, 3, PB9),
    DECL_PIN            (QUADSPI, 1, CLK, PB10),
    DECL_PIN            (QUADSPI, 1, BK1_NCS, PB11),
    DECL_PIN            (QUADSPI, 1, BK2_IO0, PC1),
    DECL_PIN            (QUADSPI, 1, BK2_IO1, PC2),
    DECL_PIN            (QUADSPI, 1, BK2_IO2, PC3),
    DECL_PIN            (QUADSPI, 1, BK2_IO3, PC4),
    DECL_PIN            (QUADSPI, 1, BK2_NCS, PD3),
    DECL_PIN            (QUADSPI, 1, BK2_IO0, PD4),
    DECL_PIN            (QUADSPI, 1, BK2_IO1, PD5),
    DECL_PIN            (QUADSPI, 1, BK2_IO2, PD6),
    DECL_PIN            (QUADSPI, 1, BK2_IO3, PD7),
    DECL_PIN            (QUADSPI, 1, CLK, PE10),
    DECL_PIN            (QUADSPI, 1, BK1_NCS, PE11),
    DECL_PIN            (QUADSPI, 1, BK1_IO0, PE12),
    DECL_PIN            (QUADSPI, 1, BK1_IO1, PE13),
    DECL_PIN            (QUADSPI, 1, BK1_IO2, PE14),
    DECL_PIN            (QUADSPI, 1, BK1_IO3, PE15),
    DECL_PIN            (QUADSPI, 1, BK1_IO3, PF6),
    DECL_PIN            (QUADSPI, 1, BK1_IO2, PF7),
    DECL_PIN            (QUADSPI, 1, BK1_IO0, PF8),
    DECL_PIN            (QUADSPI, 1, BK1_IO1, PF9),
    DECL_PIN            (QUADSPI, 1, CLK, PF10),
#undef _CURRENT_AF
    
    // Alternate function 11
#define _CURRENT_AF     11
    DECL_PIN            (FDCAN, 3, RX, PA8),
    DECL_PIN            (TIM, 8, BKIN, PA10),
    DECL_PIN            (TIM, 1, CH, 4, PA11),
    DECL_PIN            (TIM, 1, ETR, PA12),
    DECL_PIN            (FDCAN, 3, TX, PA15),
    DECL_PIN            (FDCAN, 3, RX, PB3),
    DECL_PIN            (FDCAN, 3, TX, PB4),
    DECL_PIN            (LPTIM, 1, IN1, PB5),
    DECL_PIN            (LPTIM, 1, ETR, PB6),
    DECL_PIN            (LPTIM, 1, IN2, PB7),
#undef _CURRENT_AF
    
    // Alternate function 12
#define _CURRENT_AF     12
    DECL_PIN            (LPUART, 1, TX, PA2),
    DECL_PIN            (LPUART, 1, RX, PA3),
    DECL_PIN            (LPUART, 1, CTS, PA6),
    DECL_PIN            (SAI, 1, CK2, PA8),
    DECL_PIN            (SAI, 1, D1, PA10),
    DECL_PIN            (TIM, 1, BKIN2, PA11),
    DECL_PIN            (LPUART, 1, RTS_DE, PB1),
    DECL_PIN            (HRTIM, 1, SCOUT, PB3),
    DECL_PIN            (SAI, 1, SD_B, PB5),
    DECL_PIN            (HRTIM, 1, SCIN, PB6),
    DECL_PIN            (TIM, 1, BKIN, PB8),
    DECL_PIN            (TIM, 1, CH, 3, N, PB9),
    DECL_PIN            (TIM, 1, BKIN, PB10),
    // FMC - Flexible Memory Controller
    FMC_A0          =   PINCONFIG(PF0,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_A1          =   PINCONFIG(PF1,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_A2          =   PINCONFIG(PF2,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_A3          =   PINCONFIG(PF3,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_A4          =   PINCONFIG(PF4,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_A5          =   PINCONFIG(PF5,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_A6          =   PINCONFIG(PF12, modeAF | speed50MHz, afFmc, 0x10),
    FMC_A7          =   PINCONFIG(PF13, modeAF | speed50MHz, afFmc, 0x10),
    FMC_A8          =   PINCONFIG(PF14, modeAF | speed50MHz, afFmc, 0x10),
    FMC_A9          =   PINCONFIG(PF15, modeAF | speed50MHz, afFmc, 0x10),
    FMC_A10         =   PINCONFIG(PG0,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_A11         =   PINCONFIG(PG1,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_A12         =   PINCONFIG(PG2,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_A13         =   PINCONFIG(PG3,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_A14         =   PINCONFIG(PG4,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_A15         =   PINCONFIG(PG5,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_A16         =   PINCONFIG(PD11, modeAF | speed50MHz, afFmc, 0x10),
    FMC_A17         =   PINCONFIG(PD12, modeAF | speed50MHz, afFmc, 0x10),
    FMC_A18         =   PINCONFIG(PD13, modeAF | speed50MHz, afFmc, 0x10),
    FMC_A19         =   PINCONFIG(PE3,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_A20         =   PINCONFIG(PE4,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_A21         =   PINCONFIG(PE5,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_A22         =   PINCONFIG(PE6,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_A23         =   PINCONFIG(PE2,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_A24         =   PINCONFIG(PG13, modeAF | speed50MHz, afFmc, 0x10),
    FMC_A25         =   PINCONFIG(PG14, modeAF | speed50MHz, afFmc, 0x10),
    FMC_D0          =   PINCONFIG(PD14, modeAF | speed50MHz, afFmc, 0x10),
    FMC_D1          =   PINCONFIG(PD15, modeAF | speed50MHz, afFmc, 0x10),
    FMC_D2          =   PINCONFIG(PD0,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_D3          =   PINCONFIG(PD1,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_D4          =   PINCONFIG(PE7,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_D5          =   PINCONFIG(PE8,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_D6          =   PINCONFIG(PE9,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_D7          =   PINCONFIG(PE10, modeAF | speed50MHz, afFmc, 0x10),
    FMC_D8          =   PINCONFIG(PE11, modeAF | speed50MHz, afFmc, 0x10),
    FMC_D9          =   PINCONFIG(PE12, modeAF | speed50MHz, afFmc, 0x10),
    FMC_D10         =   PINCONFIG(PE13, modeAF | speed50MHz, afFmc, 0x10),
    FMC_D11         =   PINCONFIG(PE14, modeAF | speed50MHz, afFmc, 0x10),
    FMC_D12         =   PINCONFIG(PE15, modeAF | speed50MHz, afFmc, 0x10),
    FMC_D13         =   PINCONFIG(PD8,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_D14         =   PINCONFIG(PD9,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_D15         =   PINCONFIG(PD10, modeAF | speed50MHz, afFmc, 0x10),
    FMC_D16         =   PINCONFIG(PH8,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_D17         =   PINCONFIG(PH9,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_D18         =   PINCONFIG(PH10, modeAF | speed50MHz, afFmc, 0x10),
    FMC_D19         =   PINCONFIG(PH11, modeAF | speed50MHz, afFmc, 0x10),
    FMC_D20         =   PINCONFIG(PH12, modeAF | speed50MHz, afFmc, 0x10),
    FMC_D21         =   PINCONFIG(PH13, modeAF | speed50MHz, afFmc, 0x10),
    FMC_D22         =   PINCONFIG(PH14, modeAF | speed50MHz, afFmc, 0x10),
    FMC_D23         =   PINCONFIG(PH15, modeAF | speed50MHz, afFmc, 0x10),
    FMC_D24         =   PINCONFIG(PI0,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_D25         =   PINCONFIG(PI1,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_D26         =   PINCONFIG(PI2,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_D27         =   PINCONFIG(PI3,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_D28         =   PINCONFIG(PI6,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_D29         =   PINCONFIG(PI7,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_D30         =   PINCONFIG(PI9,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_D31         =   PINCONFIG(PI10, modeAF | speed50MHz, afFmc, 0x10),
    FMC_NE1         =   PINCONFIG(PD7,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_NCE2        =   FMC_NE1,
    FMC_NE2         =   PINCONFIG(PG9,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_NCE3        =   FMC_NE2,
    FMC_NE3         =   PINCONFIG(PG10, modeAF | speed50MHz, afFmc, 0x10),
    FMC_NCE4_1      =   FMC_NE3,
    FMC_NCE4_2      =   PINCONFIG(PG11, modeAF | speed50MHz, afFmc, 0x10),
    FMC_NE4         =   PINCONFIG(PG12, modeAF | speed50MHz, afFmc, 0x10),
    FMC_CLK         =   PINCONFIG(PD3,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_NOE         =   PINCONFIG(PD4,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_NWE         =   PINCONFIG(PD5,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_NWAIT       =   PINCONFIG(PD6,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_NL          =   PINCONFIG(PB7,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_CF_NIORD    =   PINCONFIG(PF6,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_CF_NREG     =   PINCONFIG(PF7,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_CF_NIOWR    =   PINCONFIG(PF8,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_CF_CD       =   PINCONFIG(PF9,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_CF_INTR     =   PINCONFIG(PF10, modeAF | speed50MHz, afFmc, 0x10),
    FMC_NAND16_INT2 =   PINCONFIG(PG6,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_NAND16_INT3 =   PINCONFIG(PG7,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_NBL0        =   PINCONFIG(PE0,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_NBL1        =   PINCONFIG(PE1,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_NBL2        =   PINCONFIG(PI4,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_NBL3        =   PINCONFIG(PI5,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_SDCLK       =   PINCONFIG(PG8,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_SDNRAS      =   PINCONFIG(PF11, modeAF | speed50MHz, afFmc, 0x10),
    FMC_SDNCAS      =   PINCONFIG(PG15, modeAF | speed50MHz, afFmc, 0x10),
    FMC_SDNWE_PC0   =   PINCONFIG(PC0,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_SDCKE0_PC3  =   PINCONFIG(PC3,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_SDNE0_PC2   =   PINCONFIG(PC2,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_SDCKE1_PB5  =   PINCONFIG(PB5,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_SDNE1_PB6   =   PINCONFIG(PB6,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_SDNWE_PH5   =   PINCONFIG(PH5,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_SDCKE0_PH2  =   PINCONFIG(PH2,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_SDNE0_PH3   =   PINCONFIG(PH3,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_SDCKE1_PH7  =   PINCONFIG(PH7,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_SDNE1_PH6   =   PINCONFIG(PH6,  modeAF | speed50MHz, afFmc, 0x10),
    FMC_SDRAM_BA0   =   FMC_A14,
    FMC_SDRAM_BA1   =   FMC_A15,
    FMC_NAND16_CLE  =   FMC_A16,
    FMC_NAND16_ALE  =   FMC_A17,
#undef _CURRENT_AF
    
    // Alternate function 13
#define _CURRENT_AF     13
    DECL_PIN            (SAI, 1, MCLK_A, PA3),
    DECL_PIN            (SAI, 1, FS_B, PA4),
    HRTIM1_CHA1 =       PINAF(PA8, 1, 0+1),
    HRTIM1_CHA2 =       PINAF(PA9, 1, 0+2),
    HRTIM1_CHB1 =       PINAF(PA10, 1, 2+1),
    HRTIM1_CHB2 =       PINAF(PA11, 1, 2+2),
    DECL_PIN            (HRTIM, 1, FLT, 1, PA12),
    DECL_PIN            (SAI, 1, SD_B, PA13),
    DECL_PIN            (SAI, 1, FS_B, PA14),
    DECL_PIN            (HRTIM, 1, FLT, 2, PA15),
    DECL_PIN            (HRTIM, 1, FLT, 5, PB0),
    DECL_PIN            (HRTIM, 1, SCOUT, PB1),
    DECL_PIN            (HRTIM, 1, SCIN, PB2),
    DECL_PIN            (HRTIM, 1, EEV, 9, PB3),
    DECL_PIN            (HRTIM, 1, EEV, 7, PB4),
    DECL_PIN            (HRTIM, 1, EEV, 6, PB5),
    DECL_PIN            (HRTIM, 1, EEV, 4, PB6),
    DECL_PIN            (HRTIM, 1, EEV, 3, PB7),
    DECL_PIN            (HRTIM, 1, EEV, 8, PB8),
    DECL_PIN            (HRTIM, 1, EEV, 5, PB9),
    DECL_PIN            (HRTIM, 1, FLT, 3, PB10),
    DECL_PIN            (HRTIM, 1, FLT, 4, PB11),
    HRTIM1_CHC1 =       PINAF(PB12, 1, 4+1),
    HRTIM1_CHC2 =       PINAF(PB13, 1, 4+2),
    HRTIM1_CHD1 =       PINAF(PB14, 1, 6+1),
    HRTIM1_CHD2 =       PINAF(PB15, 1, 6+2),
    DECL_PIN            (SAI, 1, SD_A, PC1),
    DECL_PIN            (SAI, 1, SD_A, PC3),
    DECL_PIN            (HRTIM, 1, EEV, 10, PC5),
    HRTIM1_CHF1 =       PINAF(PC6, 1, 10+1),
    HRTIM1_CHF2 =       PINAF(PC7, 1, 10+2),
    DECL_PIN            (HRTIM, 1, FLT, 6, PC10),
    DECL_PIN            (SAI, 1, SD_A, PD6),
    DECL_PIN            (SAI, 1, MCLK_A, PE2),
    DECL_PIN            (SAI, 1, SD_B, PE3),
    DECL_PIN            (SAI, 1, FS_A, PE4),
    DECL_PIN            (SAI, 1, SCK_A, PE5),
    DECL_PIN            (SAI, 1, SD_A, PE6),
    DECL_PIN            (SAI, 1, SD_B, PE7),
    DECL_PIN            (SAI, 1, SCK_B, PE8),
    DECL_PIN            (SAI, 1, FS_B, PE9),
    DECL_PIN            (SAI, 1, MCLK_B, PE10),
    DECL_PIN            (SAI, 1, MCLK_B, PF7),
    DECL_PIN            (SAI, 1, SCK_B, PF8),
    DECL_PIN            (SAI, 1, FS_B, PF9),
    DECL_PIN            (SAI, 1, D3, PF10),
    DECL_PIN            (SAI, 1, MCLK_A, PG7),    
#undef _CURRENT_AF
    
    // Alternate function 14
#define _CURRENT_AF     14
    DECL_PIN            (TIM, 2, ETR, PA0),
    DECL_PIN            (UCPD, 1, FRSTX, PA2),
    DECL_PIN            (UCPD, 1, FRSTX, PA5),
    DECL_PIN            (UCPD, 1, FRSTX, PA7),
    DECL_PIN            (SAI, 1, SCK_A, PA8),
    DECL_PIN            (SAI, 1, FS_A, PA9),
    DECL_PIN            (SAI, 1, SD_A, PA10),
    DECL_PIN            (TIM, 2, ETR, PA15),
    DECL_PIN            (UCPD, 1, FRSTX, PB0),
    DECL_PIN            (SAI, 1, SCK_B, PB3),
    DECL_PIN            (SAI, 1, MCLK_B, PB4),
    DECL_PIN            (UART, 5, CTS, PB5),
    DECL_PIN            (SAI, 1, FS_B, PB6),
    DECL_PIN            (UART, 4, CTS, PB7),
    DECL_PIN            (SAI, 1, MCLK_A, PB8),
    DECL_PIN            (SAI, 1, FS_A, PB9),
    DECL_PIN            (SAI, 1, SCK_A, PB10),
    DECL_PIN            (UCPD, 1, FRSTX, PC12),    
    DECL_PIN            (TIM, 15, CH, 1, N, PG9),
#undef _CURRENT_AF
    
    // Alternate function 15
    // EVENTOUTs

    
    // DAC
    DAC1_OUT1_PA4  =    PINCONFIG(PA4,  modeAnalog, afNone, 0x11),
    DAC1_OUT2_PA5  =    PINCONFIG(PA5,  modeAnalog, afNone, 0x12),
    DAC2_OUT1_PA6  =    PINCONFIG(PA6,  modeAnalog, afNone, 0x21),

    // ADC1
    DECL_ADC_PIN(1, 1, PA0),
    DECL_ADC_PIN(1, 2, PA1),
    DECL_ADC_PIN(1, 3, PA2),
    DECL_ADC_PIN(1, 4, PA3),
    DECL_ADC_PIN(1, 5, PB14),
    DECL_ADC_PIN(1, 6, PC0),
    DECL_ADC_PIN(1, 7, PC1),
    DECL_ADC_PIN(1, 8, PC2),
    DECL_ADC_PIN(1, 9, PC3),
    DECL_ADC_PIN(1, 10, PF0),
    DECL_ADC_PIN(1, 11, PB12),
    DECL_ADC_PIN(1, 12, PB1),
    DECL_ADC_PIN(1, 14, PB11),
    DECL_ADC_PIN(1, 15, PB0),
    // ADC2
    DECL_ADC_PIN(2, 1, PA0),
    DECL_ADC_PIN(2, 2, PA1),
    DECL_ADC_PIN(2, 3, PA6),
    DECL_ADC_PIN(2, 4, PA7),
    DECL_ADC_PIN(2, 5, PC4),
    DECL_ADC_PIN(2, 6, PC0),
    DECL_ADC_PIN(2, 7, PC1),
    DECL_ADC_PIN(2, 8, PC2),
    DECL_ADC_PIN(2, 9, PC3),
    DECL_ADC_PIN(2, 10, PF1),
    DECL_ADC_PIN(2, 11, PC5),
    DECL_ADC_PIN(2, 12, PB2),
    DECL_ADC_PIN(2, 13, PA5),
    DECL_ADC_PIN(2, 14, PB11),
    DECL_ADC_PIN(2, 15, PB15),
    DECL_ADC_PIN(2, 17, PA4),
    // ADC3
    DECL_ADC_PIN(3, 1, PB1),
    DECL_ADC_PIN(3, 2, PE9),
    DECL_ADC_PIN(3, 3, PE13),
    DECL_ADC_PIN(3, 4, PE7),
    DECL_ADC_PIN(3, 5, PB13),
    DECL_ADC_PIN(3, 6, PE8),
    DECL_ADC_PIN(3, 7, PD10),
    DECL_ADC_PIN(3, 8, PD11),
    DECL_ADC_PIN(3, 9, PD12),
    DECL_ADC_PIN(3, 10, PD13),
    DECL_ADC_PIN(3, 11, PD14),
    DECL_ADC_PIN(3, 12, PB0),
    DECL_ADC_PIN(3, 14, PE10),
    DECL_ADC_PIN(3, 15, PE11),
    DECL_ADC_PIN(3, 16, PE12),
    // ADC4
    DECL_ADC_PIN(4, 1, PE14),
    DECL_ADC_PIN(4, 2, PE15),
    DECL_ADC_PIN(4, 3, PB12),
    DECL_ADC_PIN(4, 4, PB14),
    DECL_ADC_PIN(4, 5, PB15),
    DECL_ADC_PIN(4, 6, PE8),
    DECL_ADC_PIN(4, 7, PD10),
    DECL_ADC_PIN(4, 8, PD11),
    DECL_ADC_PIN(4, 9, PD12),
    DECL_ADC_PIN(4, 10, PD13),
    DECL_ADC_PIN(4, 11, PD14),
    DECL_ADC_PIN(4, 12, PD8),
    DECL_ADC_PIN(4, 13, PD9),
    DECL_ADC_PIN(4, 14, PE10),
    DECL_ADC_PIN(4, 15, PE11),
    DECL_ADC_PIN(4, 16, PE12),
    // ADC5
    DECL_ADC_PIN(5, 1, PA8),
    DECL_ADC_PIN(5, 2, PA9),
    DECL_ADC_PIN(5, 6, PE8),
    DECL_ADC_PIN(5, 7, PD10),
    DECL_ADC_PIN(5, 8, PD11),
    DECL_ADC_PIN(5, 9, PD12),
    DECL_ADC_PIN(5, 10, PD13),
    DECL_ADC_PIN(5, 11, PD14),
    DECL_ADC_PIN(5, 12, PD8),
    DECL_ADC_PIN(5, 13, PD9),
    DECL_ADC_PIN(5, 14, PE10),
    DECL_ADC_PIN(5, 15, PE11),
    DECL_ADC_PIN(5, 16, PE12),
    
    //! @todo COMP, OPAMP & VREFBUF
};
