// Seed: 1848943083
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input supply0 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri0 id_5,
    output wand id_6,
    input supply0 id_7,
    input tri1 id_8,
    output wire id_9,
    input tri id_10,
    input wire id_11,
    input wand id_12,
    input wor id_13,
    input tri0 id_14,
    output supply1 id_15,
    output wire id_16,
    input wire id_17
);
  logic [-1 : 1] id_19;
  assign module_1.id_2 = 0;
  wire id_20;
  assign id_20 = id_1;
  wire id_21;
endmodule : SymbolIdentifier
module module_1 (
    output tri0 id_0,
    output supply0 id_1,
    input wor id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wor id_5,
    output uwire id_6
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_2,
      id_5,
      id_3,
      id_1,
      id_4,
      id_2,
      id_1,
      id_3,
      id_2,
      id_4,
      id_2,
      id_2,
      id_6,
      id_1,
      id_3
  );
  logic id_8;
  wire  id_9;
  ;
  logic id_10;
endmodule
