INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DSY_SOLUTIONS/Assignment_1/Assignment_1.srcs/sources_1/new/Half_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_Adder
