\hypertarget{struct_r_t_c___mem_map}{}\section{R\+T\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_r_t_c___mem_map}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a57e02b30db8442e215456ffebf82326a}{T\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_afbf8ee068cab47ab0b25805c5b7ef91c}{T\+P\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a17a2cd556a1ac35305398a9b615155bb}{T\+A\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a9a53e49441f15ba5815fbffc87f2819f}{T\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a1fc7b5e311820889eb21ee6a292c168e}{C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a081f4304e18753e5e8d0afd71ccca45e}{S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a3314de2ca1fccad1fe0411e61b2d282d}{L\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_ae1a888131095f231df40e9d29e2aff7b}{I\+E\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
R\+T\+C -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_r_t_c___mem_map_a1fc7b5e311820889eb21ee6a292c168e}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!C\+R@{C\+R}}
\index{C\+R@{C\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+R}\label{struct_r_t_c___mem_map_a1fc7b5e311820889eb21ee6a292c168e}
R\+T\+C Control Register, offset\+: 0x10 \hypertarget{struct_r_t_c___mem_map_ae1a888131095f231df40e9d29e2aff7b}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!I\+E\+R@{I\+E\+R}}
\index{I\+E\+R@{I\+E\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{I\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+E\+R}\label{struct_r_t_c___mem_map_ae1a888131095f231df40e9d29e2aff7b}
R\+T\+C Interrupt Enable Register, offset\+: 0x1\+C \hypertarget{struct_r_t_c___mem_map_a3314de2ca1fccad1fe0411e61b2d282d}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!L\+R@{L\+R}}
\index{L\+R@{L\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+R}\label{struct_r_t_c___mem_map_a3314de2ca1fccad1fe0411e61b2d282d}
R\+T\+C Lock Register, offset\+: 0x18 \hypertarget{struct_r_t_c___mem_map_a081f4304e18753e5e8d0afd71ccca45e}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!S\+R@{S\+R}}
\index{S\+R@{S\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+R}\label{struct_r_t_c___mem_map_a081f4304e18753e5e8d0afd71ccca45e}
R\+T\+C Status Register, offset\+: 0x14 \hypertarget{struct_r_t_c___mem_map_a17a2cd556a1ac35305398a9b615155bb}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!T\+A\+R@{T\+A\+R}}
\index{T\+A\+R@{T\+A\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{T\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+A\+R}\label{struct_r_t_c___mem_map_a17a2cd556a1ac35305398a9b615155bb}
R\+T\+C Time Alarm Register, offset\+: 0x8 \hypertarget{struct_r_t_c___mem_map_a9a53e49441f15ba5815fbffc87f2819f}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!T\+C\+R@{T\+C\+R}}
\index{T\+C\+R@{T\+C\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{T\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+C\+R}\label{struct_r_t_c___mem_map_a9a53e49441f15ba5815fbffc87f2819f}
R\+T\+C Time Compensation Register, offset\+: 0x\+C \hypertarget{struct_r_t_c___mem_map_afbf8ee068cab47ab0b25805c5b7ef91c}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!T\+P\+R@{T\+P\+R}}
\index{T\+P\+R@{T\+P\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{T\+P\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+R}\label{struct_r_t_c___mem_map_afbf8ee068cab47ab0b25805c5b7ef91c}
R\+T\+C Time Prescaler Register, offset\+: 0x4 \hypertarget{struct_r_t_c___mem_map_a57e02b30db8442e215456ffebf82326a}{}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!T\+S\+R@{T\+S\+R}}
\index{T\+S\+R@{T\+S\+R}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{T\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+S\+R}\label{struct_r_t_c___mem_map_a57e02b30db8442e215456ffebf82326a}
R\+T\+C Time Seconds Register, offset\+: 0x0 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+L\+U\+I\+S\+A\+L\+F\+O\+N\+S\+O/\+Documents/\+Git\+Hub/\+A\+L\+U\+T\+E\+C\+H/\+Ejecuci√≥n/\+A\+L\+U\+T\+E\+C\+H/\+Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
