Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design UART_ME.ngc ...
WARNING:NetListWriters:298 - No output is written to UART_ME.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus tm_reg<2 : 0> on block UART_ME is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file UART_ME.edif ...
ngc2edif: Total memory usage is 77944 kilobytes

