;redcode
;assert 1
	SPL 0, #-502
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP 0, -0
	SUB @127, 100
	SUB @127, 100
	SUB @127, 100
	SUB @127, 100
	SUB @127, 100
	ADD 370, -60
	SPL 0, #-702
	ADD 370, -60
	SPL 0, #-702
	SPL 0, #-702
	ADD 370, -60
	SUB @127, 100
	SUB @127, 100
	SUB @100, @-2
	SPL 0, #-502
	SUB -7, <-20
	SUB <-127, 100
	SPL 0, #-502
	SUB 0, 0
	SUB 0, 600
	SPL 0, #-502
	ADD 370, -60
	SPL 0, #-502
	SUB <-127, 100
	ADD 210, 30
	SUB <-127, 100
	DJN @270, @1
	SLT -110, 9
	ADD 210, 60
	SUB @100, @-2
	DJN @270, @1
	CMP -0, 900
	ADD 270, -60
	SUB @100, @-2
	MOV -7, <-20
	CMP -207, <-130
	SPL 0, #-502
	CMP -207, <-130
	SUB #0, -1
	MOV -7, <-20
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	ADD 270, -60
	CMP -207, <-130
	JMP @12, #200
	JMP @12, #200
	MOV -7, <-20
	SUB @100, @-2
	SUB 0, 600
	SPL 0, #-702
