#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat Dec 17 14:25:32 2016
# Process ID: 26788
# Current directory: /home/jaxc/FPGA/DJ-Jaxc/DJ/DJ.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/jaxc/FPGA/DJ-Jaxc/DJ/DJ.runs/impl_1/system_wrapper.vdi
# Journal file: /home/jaxc/FPGA/DJ-Jaxc/DJ/DJ.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0_board.xdc] for cell 'system_i/BTNs_4Bits/U0'
Finished Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0_board.xdc] for cell 'system_i/BTNs_4Bits/U0'
Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0.xdc] for cell 'system_i/BTNs_4Bits/U0'
Finished Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0.xdc] for cell 'system_i/BTNs_4Bits/U0'
Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2_board.xdc] for cell 'system_i/SWs_4Bits/U0'
Finished Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2_board.xdc] for cell 'system_i/SWs_4Bits/U0'
Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2.xdc] for cell 'system_i/SWs_4Bits/U0'
Finished Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2.xdc] for cell 'system_i/SWs_4Bits/U0'
Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.199980 which will be rounded to 0.200 to ensure it is an integer multiple of 1 picosecond [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc:21]
WARNING: [Vivado 12-2489] -input_jitter contains time 2.446140 which will be rounded to 2.446 to ensure it is an integer multiple of 1 picosecond [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/constrs_1/new/constraints.xdc] for cell 'system_i/CLK_test_0/U0'
Finished Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/constrs_1/new/constraints.xdc] for cell 'system_i/CLK_test_0/U0'
Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/jaxc/FPGA/DJ-Jaxc/DJ/DJ.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [/home/jaxc/FPGA/DJ-Jaxc/DJ/DJ.srcs/constrs_1/new/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1264.371 ; gain = 265.762 ; free physical = 250 ; free virtual = 3657
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1320.387 ; gain = 56.012 ; free physical = 223 ; free virtual = 3634
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 2736bc74d

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15d42454a

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1727.879 ; gain = 0.000 ; free physical = 139 ; free virtual = 3264

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 48 cells.
Phase 2 Constant propagation | Checksum: 1b4ba3ccd

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1727.879 ; gain = 0.000 ; free physical = 138 ; free virtual = 3263

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 162 unconnected nets.
INFO: [Opt 31-11] Eliminated 194 unconnected cells.
Phase 3 Sweep | Checksum: 147fcc106

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1727.879 ; gain = 0.000 ; free physical = 138 ; free virtual = 3263

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 17c2cb0a9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1727.879 ; gain = 0.000 ; free physical = 137 ; free virtual = 3262

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1727.879 ; gain = 0.000 ; free physical = 137 ; free virtual = 3262
Ending Logic Optimization Task | Checksum: 17c2cb0a9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1727.879 ; gain = 0.000 ; free physical = 136 ; free virtual = 3262

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17c2cb0a9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1727.879 ; gain = 0.000 ; free physical = 136 ; free virtual = 3262
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1727.879 ; gain = 463.504 ; free physical = 136 ; free virtual = 3262
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1751.887 ; gain = 0.000 ; free physical = 131 ; free virtual = 3260
INFO: [Common 17-1381] The checkpoint '/home/jaxc/FPGA/DJ-Jaxc/DJ/DJ.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jaxc/FPGA/DJ-Jaxc/DJ/DJ.runs/impl_1/system_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1759.895 ; gain = 0.000 ; free physical = 112 ; free virtual = 3252
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1759.895 ; gain = 0.000 ; free physical = 112 ; free virtual = 3252

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6dd39ed5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1786.895 ; gain = 27.000 ; free physical = 104 ; free virtual = 3250

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 15c6d63de

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1797.535 ; gain = 37.641 ; free physical = 138 ; free virtual = 3262

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 15c6d63de

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1797.535 ; gain = 37.641 ; free physical = 138 ; free virtual = 3262
Phase 1 Placer Initialization | Checksum: 15c6d63de

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1797.535 ; gain = 37.641 ; free physical = 138 ; free virtual = 3262

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 130314330

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1821.547 ; gain = 61.652 ; free physical = 150 ; free virtual = 3269

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 130314330

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1821.547 ; gain = 61.652 ; free physical = 150 ; free virtual = 3269

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 149c8a260

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1821.547 ; gain = 61.652 ; free physical = 134 ; free virtual = 3270

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14df6e60e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1821.547 ; gain = 61.652 ; free physical = 133 ; free virtual = 3270

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18eeefbba

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1821.547 ; gain = 61.652 ; free physical = 133 ; free virtual = 3270

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1fc1256b3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1821.547 ; gain = 61.652 ; free physical = 133 ; free virtual = 3270

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 21b31ec13

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1821.547 ; gain = 61.652 ; free physical = 146 ; free virtual = 3269

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1d0833b69

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1821.547 ; gain = 61.652 ; free physical = 146 ; free virtual = 3269

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d0833b69

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1821.547 ; gain = 61.652 ; free physical = 146 ; free virtual = 3269
Phase 3 Detail Placement | Checksum: 1d0833b69

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1821.547 ; gain = 61.652 ; free physical = 146 ; free virtual = 3269

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.561. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1735e0e7c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1821.547 ; gain = 61.652 ; free physical = 153 ; free virtual = 3273
Phase 4.1 Post Commit Optimization | Checksum: 1735e0e7c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1821.547 ; gain = 61.652 ; free physical = 153 ; free virtual = 3273

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1735e0e7c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1821.547 ; gain = 61.652 ; free physical = 152 ; free virtual = 3273

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1735e0e7c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1821.547 ; gain = 61.652 ; free physical = 152 ; free virtual = 3272

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 21ef25e59

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1821.547 ; gain = 61.652 ; free physical = 151 ; free virtual = 3272
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21ef25e59

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1821.547 ; gain = 61.652 ; free physical = 151 ; free virtual = 3272
Ending Placer Task | Checksum: 178ff9fb3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1821.547 ; gain = 61.652 ; free physical = 151 ; free virtual = 3272
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1821.547 ; gain = 61.652 ; free physical = 151 ; free virtual = 3272
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1821.547 ; gain = 0.000 ; free physical = 147 ; free virtual = 3272
INFO: [Common 17-1381] The checkpoint '/home/jaxc/FPGA/DJ-Jaxc/DJ/DJ.runs/impl_1/system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1821.547 ; gain = 0.000 ; free physical = 147 ; free virtual = 3266
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1821.547 ; gain = 0.000 ; free physical = 147 ; free virtual = 3266
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1821.547 ; gain = 0.000 ; free physical = 147 ; free virtual = 3265
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: aa70caf8 ConstDB: 0 ShapeSum: ce8ed4bb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 95c932f1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1839.539 ; gain = 17.992 ; free physical = 210 ; free virtual = 3302

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 95c932f1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1839.543 ; gain = 17.996 ; free physical = 209 ; free virtual = 3302

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 95c932f1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1839.543 ; gain = 17.996 ; free physical = 195 ; free virtual = 3289

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 95c932f1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1839.543 ; gain = 17.996 ; free physical = 195 ; free virtual = 3289
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18b5bba63

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1843.539 ; gain = 21.992 ; free physical = 186 ; free virtual = 3281
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.672  | TNS=0.000  | WHS=-0.206 | THS=-42.760|

Phase 2 Router Initialization | Checksum: f94be0f2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1843.539 ; gain = 21.992 ; free physical = 186 ; free virtual = 3281

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1793a7978

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1843.539 ; gain = 21.992 ; free physical = 187 ; free virtual = 3281

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 15fcf9596

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1843.539 ; gain = 21.992 ; free physical = 187 ; free virtual = 3281
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.297  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bdf98ddd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1843.539 ; gain = 21.992 ; free physical = 187 ; free virtual = 3281

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1f61500a1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1843.539 ; gain = 21.992 ; free physical = 187 ; free virtual = 3281
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.297  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b4ded549

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1843.539 ; gain = 21.992 ; free physical = 187 ; free virtual = 3281
Phase 4 Rip-up And Reroute | Checksum: 1b4ded549

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1843.539 ; gain = 21.992 ; free physical = 187 ; free virtual = 3281

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b4ded549

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1843.539 ; gain = 21.992 ; free physical = 187 ; free virtual = 3281

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b4ded549

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1843.539 ; gain = 21.992 ; free physical = 187 ; free virtual = 3281
Phase 5 Delay and Skew Optimization | Checksum: 1b4ded549

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1843.539 ; gain = 21.992 ; free physical = 187 ; free virtual = 3281

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1680c1e2c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1843.539 ; gain = 21.992 ; free physical = 186 ; free virtual = 3281
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.412  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14d32df2e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1843.539 ; gain = 21.992 ; free physical = 186 ; free virtual = 3282
Phase 6 Post Hold Fix | Checksum: 14d32df2e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1843.539 ; gain = 21.992 ; free physical = 185 ; free virtual = 3281

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.718328 %
  Global Horizontal Routing Utilization  = 1.01654 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14321bb65

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1843.539 ; gain = 21.992 ; free physical = 185 ; free virtual = 3281

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14321bb65

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1843.539 ; gain = 21.992 ; free physical = 185 ; free virtual = 3281

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11bc58c5e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1843.539 ; gain = 21.992 ; free physical = 184 ; free virtual = 3281

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.412  | TNS=0.000  | WHS=0.008  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11bc58c5e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1843.539 ; gain = 21.992 ; free physical = 184 ; free virtual = 3281
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1843.539 ; gain = 21.992 ; free physical = 184 ; free virtual = 3281

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1843.539 ; gain = 21.992 ; free physical = 184 ; free virtual = 3282
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1843.539 ; gain = 0.000 ; free physical = 176 ; free virtual = 3282
INFO: [Common 17-1381] The checkpoint '/home/jaxc/FPGA/DJ-Jaxc/DJ/DJ.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jaxc/FPGA/DJ-Jaxc/DJ/DJ.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jaxc/FPGA/DJ-Jaxc/DJ/DJ.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
CRITICAL WARNING: [Common 17-570] Unable to write the webtalk settings file.  Please check that the appropriate environment variable (APPDATA or HOME) is properly set.
CRITICAL WARNING: [Common 17-570] Unable to write the webtalk settings file.  Please check that the appropriate environment variable (APPDATA or HOME) is properly set.
INFO: [Common 17-186] '/home/jaxc/FPGA/DJ-Jaxc/DJ/DJ.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Dec 17 14:27:16 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2181.504 ; gain = 280.910 ; free physical = 140 ; free virtual = 2855
INFO: [Common 17-206] Exiting Vivado at Sat Dec 17 14:27:16 2016...
