Analysis & Elaboration report for processor
Thu Feb 29 11:04:34 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Failed - Thu Feb 29 11:04:34 2024           ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; processor                                   ;
; Top-level Entity Name         ; DataPath                                    ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F17C8        ;                    ;
; Top-level entity name                                                           ; DataPath           ; processor          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Feb 29 11:04:20 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/adder.v Line: 1
Warning (10229): Verilog HDL Expression warning at Bus.v(91): truncated literal to match 4 bits File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v Line: 91
Warning (10229): Verilog HDL Expression warning at Bus.v(92): truncated literal to match 4 bits File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v Line: 92
Warning (10229): Verilog HDL Expression warning at Bus.v(93): truncated literal to match 4 bits File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v Line: 93
Warning (10229): Verilog HDL Expression warning at Bus.v(94): truncated literal to match 4 bits File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v Line: 94
Warning (10229): Verilog HDL Expression warning at Bus.v(95): truncated literal to match 4 bits File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v Line: 95
Warning (10229): Verilog HDL Expression warning at Bus.v(96): truncated literal to match 4 bits File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v Line: 96
Warning (10229): Verilog HDL Expression warning at Bus.v(97): truncated literal to match 4 bits File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v Line: 97
Warning (10229): Verilog HDL Expression warning at Bus.v(98): truncated literal to match 4 bits File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v Line: 98
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: Bus File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: DataPath File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file subtract.v
    Info (12023): Found entity 1: subtractor File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/subtract.v Line: 1
Warning (10229): Verilog HDL Expression warning at alu.v(60): truncated literal to match 4 bits File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v Line: 60
Warning (10229): Verilog HDL Expression warning at alu.v(61): truncated literal to match 4 bits File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v Line: 61
Warning (10229): Verilog HDL Expression warning at alu.v(62): truncated literal to match 4 bits File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.v
    Info (12023): Found entity 1: alu_tb File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mdr.v
    Info (12023): Found entity 1: MDR File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/MDR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplication.v
    Info (12023): Found entity 1: multiplication File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/multiplication.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file multiplication1.v
    Info (12023): Found entity 1: BoothMultipilcation File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/multiplication1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file encoder.v
    Info (12023): Found entity 1: encoder5 File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/encoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb.v
    Info (12023): Found entity 1: datapath_tb File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/datapath_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pc_register.v
    Info (12023): Found entity 1: PC_Register File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/PC_Register.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Bus.v(70): created implicit net for "encode_output" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v Line: 70
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(62): created implicit net for "clock" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 62
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(62): created implicit net for "clear" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 62
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(63): created implicit net for "BusMuxout" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 63
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(68): created implicit net for "PC_out" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 68
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(106): created implicit net for "gp_enable0" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 106
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(106): created implicit net for "gp_out0" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 106
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(110): created implicit net for "gp_out1" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 110
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(114): created implicit net for "gp_out2" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 114
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(118): created implicit net for "gp_out3" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 118
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(122): created implicit net for "gp_enable4" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 122
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(122): created implicit net for "gp_out4" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 122
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(126): created implicit net for "gp_enable5" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 126
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(126): created implicit net for "gp_out5" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 126
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(130): created implicit net for "gp_enable6" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 130
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(130): created implicit net for "gp_out6" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 130
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(134): created implicit net for "gp_enable7" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 134
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(134): created implicit net for "gp_out7" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 134
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(138): created implicit net for "gp_enable8" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 138
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(138): created implicit net for "gp_out8" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 138
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(142): created implicit net for "gp_enable9" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 142
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(142): created implicit net for "gp_out9" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 142
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(146): created implicit net for "gp_enable10" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 146
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(146): created implicit net for "gp_out10" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 146
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(150): created implicit net for "gp_enable11" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 150
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(150): created implicit net for "gp_out11" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 150
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(154): created implicit net for "gp_enable12" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 154
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(154): created implicit net for "gp_out12" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 154
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(158): created implicit net for "gp_enable13" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 158
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(158): created implicit net for "gp_out13" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 158
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(162): created implicit net for "gp_enable14" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 162
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(162): created implicit net for "gp_out14" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 162
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(165): created implicit net for "gp_enable15" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 165
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(165): created implicit net for "gp_out15" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 165
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(196): created implicit net for "gp_enable1" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 196
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(213): created implicit net for "Zhiout" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 213
Info (12127): Elaborating entity "DataPath" for the top level hierarchy
Info (12128): Elaborating entity "MDR" for hierarchy "MDR:MDR" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v Line: 64
Info (12128): Elaborating entity "register" for hierarchy "MDR:MDR|register:MDR_register" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/MDR.v Line: 22
Error (10198): Verilog HDL error at register.v(21): part-select direction is opposite from prefix index direction File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/register.v Line: 21
Error (10784): HDL error at register.v(10): see declaration for object "q" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/register.v Line: 10
Error (12152): Can't elaborate user hierarchy "MDR:MDR|register:MDR_register" File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/MDR.v Line: 22
Info (144001): Generated suppressed messages file C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/processor.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 48 warnings
    Error: Peak virtual memory: 4770 megabytes
    Error: Processing ended: Thu Feb 29 11:04:34 2024
    Error: Elapsed time: 00:00:14
    Error: Total CPU time (on all processors): 00:00:11


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/processor.map.smsg.


