# Digital-Logic-Sprints
A 14-day sprint mastering Digital Logic and VLSI fundamentals based on the NPTEL curriculum
# Digital-Logic-Sprints (14-Day Challenge)

A collection of VLSI and Digital Logic designs built using Logisim-evolution, following the NPTEL curriculum.

## ðŸ“‚ Project Navigation
* [Day 01: Multi-Mode Comparators](./Day_01_Comparators)
* [Day 02:k-map optimization](./Day_02_KMaps)


---

## ðŸš€ Skills & Concepts Covered
### Phase 1: Logic Blocks
* **Day 01:** Hierarchical Design, 4-bit Magnitude Comparators, Signed vs. Unsigned binary arithmetic.
* Day 02: K-Map Minimization, Universal Gate (NAND) Implementation, and Combinational Analysis.
