0.7
2020.2
May 22 2024
19:03:11
C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1720136893,verilog,,,,blk_mem_gen_0,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sim_1/new/testbench_1.sv,1720759825,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sim_1/new/testslc3.sv,,testbench_1,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sim_1/new/testslc3.sv,1720035409,systemVerilog,,,,testlc3,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/ALU.sv,1720695911,systemVerilog,C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sim_1/new/testbench_1.sv;C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/Branch.sv;C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/PC_mux.sv;C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/REGFILE.sv;C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/SEXT.sv;C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/databus.sv;C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/mux2to1.sv;C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/mux4to1.sv;C:/Users/wht20/Desktop/ece385/lab4/srcs/control.sv;C:/Users/wht20/Desktop/ece385/lab4/srcs/cpu.sv;C:/Users/wht20/Desktop/ece385/lab4/srcs/cpu_to_io.sv;C:/Users/wht20/Desktop/ece385/lab4/srcs/hex_driver.sv;C:/Users/wht20/Desktop/ece385/lab4/srcs/instantiate_ram.sv;C:/Users/wht20/Desktop/ece385/lab4/srcs/load_reg.sv;C:/Users/wht20/Desktop/ece385/lab4/srcs/memory.sv;C:/Users/wht20/Desktop/ece385/lab4/srcs/processor_top.sv;C:/Users/wht20/Desktop/ece385/lab4/srcs/slc3.sv;C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv;C:/Users/wht20/Desktop/ece385/lab4/srcs/test_memory.sv,C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/Branch.sv,,$unit_ALU_sv_2257645154;ALU,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/Branch.sv,1720697043,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/PC_mux.sv,,branch,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/PC_mux.sv,1720691823,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/REGFILE.sv,,PC_mux,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/REGFILE.sv,1720695461,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/SEXT.sv,,regFile,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/Register_unit_16.sv,1719901325,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/SEXT.sv,,Register_unit_1;Register_unit_12;Register_unit_16,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/SEXT.sv,1720695445,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/srcs/control.sv,,sext,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/databus.sv,1720673140,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/srcs/hex_driver.sv,,databus,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/mux2to1.sv,1720692736,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/mux4to1.sv,,mux2to1,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/mux4to1.sv,1720692917,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/srcs/processor_top.sv,,mux4to1,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/processor_testtop.sv,1720034732,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sim_1/new/testbench_1.sv,,processor_testtop,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/srcs/control.sv,1720583613,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/srcs/cpu.sv,,control,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/srcs/cpu.sv,1720761992,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/srcs/cpu_to_io.sv,,cpu,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/srcs/cpu_to_io.sv,1707849538,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/databus.sv,,cpu_to_io,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/srcs/hex_driver.sv,1706613854,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/srcs/instantiate_ram.sv,,hex_driver,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/srcs/instantiate_ram.sv,1707849518,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/srcs/load_reg.sv,C:/Users/wht20/Desktop/ece385/lab4/srcs/types.sv,instantiate_ram,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/srcs/load_reg.sv,1707616724,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/srcs/memory.sv,,load_reg,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/srcs/memory.sv,1720137335,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/mux2to1.sv,,memory,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/srcs/processor_top.sv,1708131678,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/srcs/slc3.sv,,processor_top,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/srcs/slc3.sv,1720070406,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv,,slc3,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv,1706859330,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/srcs/test_memory.sv,,sync_debounce;sync_flop,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/srcs/test_memory.sv,1707846526,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sim_1/new/testbench_1.sv,C:/Users/wht20/Desktop/ece385/lab4/srcs/types.sv,test_memory,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/srcs/types.sv,1707868590,systemVerilog,C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/ALU.sv,C:/Users/wht20/Desktop/ece385/lab4/srcs/instantiate_ram.sv,,SLC3_TYPES,,uvm,,,,,,
