                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.6.0 #9615 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module stm8s_tim1
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _TIM1_DeInit
                                     12 	.globl _TIM1_TimeBaseInit
                                     13 	.globl _TIM1_OC1Init
                                     14 	.globl _TIM1_OC2Init
                                     15 	.globl _TIM1_OC3Init
                                     16 	.globl _TIM1_OC4Init
                                     17 	.globl _TIM1_BDTRConfig
                                     18 	.globl _TIM1_ICInit
                                     19 	.globl _TIM1_PWMIConfig
                                     20 	.globl _TIM1_Cmd
                                     21 	.globl _TIM1_CtrlPWMOutputs
                                     22 	.globl _TIM1_ITConfig
                                     23 	.globl _TIM1_InternalClockConfig
                                     24 	.globl _TIM1_ETRClockMode1Config
                                     25 	.globl _TIM1_ETRClockMode2Config
                                     26 	.globl _TIM1_ETRConfig
                                     27 	.globl _TIM1_TIxExternalClockConfig
                                     28 	.globl _TIM1_SelectInputTrigger
                                     29 	.globl _TIM1_UpdateDisableConfig
                                     30 	.globl _TIM1_UpdateRequestConfig
                                     31 	.globl _TIM1_SelectHallSensor
                                     32 	.globl _TIM1_SelectOnePulseMode
                                     33 	.globl _TIM1_SelectOutputTrigger
                                     34 	.globl _TIM1_SelectSlaveMode
                                     35 	.globl _TIM1_SelectMasterSlaveMode
                                     36 	.globl _TIM1_EncoderInterfaceConfig
                                     37 	.globl _TIM1_PrescalerConfig
                                     38 	.globl _TIM1_CounterModeConfig
                                     39 	.globl _TIM1_ForcedOC1Config
                                     40 	.globl _TIM1_ForcedOC2Config
                                     41 	.globl _TIM1_ForcedOC3Config
                                     42 	.globl _TIM1_ForcedOC4Config
                                     43 	.globl _TIM1_ARRPreloadConfig
                                     44 	.globl _TIM1_SelectCOM
                                     45 	.globl _TIM1_CCPreloadControl
                                     46 	.globl _TIM1_OC1PreloadConfig
                                     47 	.globl _TIM1_OC2PreloadConfig
                                     48 	.globl _TIM1_OC3PreloadConfig
                                     49 	.globl _TIM1_OC4PreloadConfig
                                     50 	.globl _TIM1_OC1FastConfig
                                     51 	.globl _TIM1_OC2FastConfig
                                     52 	.globl _TIM1_OC3FastConfig
                                     53 	.globl _TIM1_OC4FastConfig
                                     54 	.globl _TIM1_GenerateEvent
                                     55 	.globl _TIM1_OC1PolarityConfig
                                     56 	.globl _TIM1_OC1NPolarityConfig
                                     57 	.globl _TIM1_OC2PolarityConfig
                                     58 	.globl _TIM1_OC2NPolarityConfig
                                     59 	.globl _TIM1_OC3PolarityConfig
                                     60 	.globl _TIM1_OC3NPolarityConfig
                                     61 	.globl _TIM1_OC4PolarityConfig
                                     62 	.globl _TIM1_CCxCmd
                                     63 	.globl _TIM1_CCxNCmd
                                     64 	.globl _TIM1_SelectOCxM
                                     65 	.globl _TIM1_SetCounter
                                     66 	.globl _TIM1_SetAutoreload
                                     67 	.globl _TIM1_SetCompare1
                                     68 	.globl _TIM1_SetCompare2
                                     69 	.globl _TIM1_SetCompare3
                                     70 	.globl _TIM1_SetCompare4
                                     71 	.globl _TIM1_SetIC1Prescaler
                                     72 	.globl _TIM1_SetIC2Prescaler
                                     73 	.globl _TIM1_SetIC3Prescaler
                                     74 	.globl _TIM1_SetIC4Prescaler
                                     75 	.globl _TIM1_GetCapture1
                                     76 	.globl _TIM1_GetCapture2
                                     77 	.globl _TIM1_GetCapture3
                                     78 	.globl _TIM1_GetCapture4
                                     79 	.globl _TIM1_GetCounter
                                     80 	.globl _TIM1_GetPrescaler
                                     81 	.globl _TIM1_GetFlagStatus
                                     82 	.globl _TIM1_ClearFlag
                                     83 	.globl _TIM1_GetITStatus
                                     84 	.globl _TIM1_ClearITPendingBit
                                     85 ;--------------------------------------------------------
                                     86 ; ram data
                                     87 ;--------------------------------------------------------
                                     88 	.area DATA
                                     89 ;--------------------------------------------------------
                                     90 ; ram data
                                     91 ;--------------------------------------------------------
                                     92 	.area INITIALIZED
                                     93 ;--------------------------------------------------------
                                     94 ; absolute external ram data
                                     95 ;--------------------------------------------------------
                                     96 	.area DABS (ABS)
                                     97 ;--------------------------------------------------------
                                     98 ; global & static initialisations
                                     99 ;--------------------------------------------------------
                                    100 	.area HOME
                                    101 	.area GSINIT
                                    102 	.area GSFINAL
                                    103 	.area GSINIT
                                    104 ;--------------------------------------------------------
                                    105 ; Home
                                    106 ;--------------------------------------------------------
                                    107 	.area HOME
                                    108 	.area HOME
                                    109 ;--------------------------------------------------------
                                    110 ; code
                                    111 ;--------------------------------------------------------
                                    112 	.area CODE
                           000000   113 	Sstm8s_tim1$TIM1_DeInit$0 ==.
                                    114 ;	StdPeriphLib/src/stm8s_tim1.c: 58: void TIM1_DeInit(void)
                                    115 ;	-----------------------------------------
                                    116 ;	 function TIM1_DeInit
                                    117 ;	-----------------------------------------
      000000                        118 _TIM1_DeInit:
      000000 3Bu00u01         [ 1]  119 	push	_fp_+1
      000003 3Bu00u00         [ 1]  120 	push	_fp_
      000006 90 96            [ 1]  121 	ldw	y, sp
      000008 90 CFu00u00      [ 2]  122 	ldw	_fp_, y
                           00000C   123 	Sstm8s_tim1$TIM1_DeInit$1 ==.
                           00000C   124 	Sstm8s_tim1$TIM1_DeInit$2 ==.
                                    125 ;	StdPeriphLib/src/stm8s_tim1.c: 60: TIM1->CR1  = TIM1_CR1_RESET_VALUE;
      00000C 35 00 52 50      [ 1]  126 	mov	0x5250+0, #0x00
                           000010   127 	Sstm8s_tim1$TIM1_DeInit$3 ==.
                                    128 ;	StdPeriphLib/src/stm8s_tim1.c: 61: TIM1->CR2  = TIM1_CR2_RESET_VALUE;
      000010 35 00 52 51      [ 1]  129 	mov	0x5251+0, #0x00
                           000014   130 	Sstm8s_tim1$TIM1_DeInit$4 ==.
                                    131 ;	StdPeriphLib/src/stm8s_tim1.c: 62: TIM1->SMCR = TIM1_SMCR_RESET_VALUE;
      000014 35 00 52 52      [ 1]  132 	mov	0x5252+0, #0x00
                           000018   133 	Sstm8s_tim1$TIM1_DeInit$5 ==.
                                    134 ;	StdPeriphLib/src/stm8s_tim1.c: 63: TIM1->ETR  = TIM1_ETR_RESET_VALUE;
      000018 35 00 52 53      [ 1]  135 	mov	0x5253+0, #0x00
                           00001C   136 	Sstm8s_tim1$TIM1_DeInit$6 ==.
                                    137 ;	StdPeriphLib/src/stm8s_tim1.c: 64: TIM1->IER  = TIM1_IER_RESET_VALUE;
      00001C 35 00 52 54      [ 1]  138 	mov	0x5254+0, #0x00
                           000020   139 	Sstm8s_tim1$TIM1_DeInit$7 ==.
                                    140 ;	StdPeriphLib/src/stm8s_tim1.c: 65: TIM1->SR2  = TIM1_SR2_RESET_VALUE;
      000020 35 00 52 56      [ 1]  141 	mov	0x5256+0, #0x00
                           000024   142 	Sstm8s_tim1$TIM1_DeInit$8 ==.
                                    143 ;	StdPeriphLib/src/stm8s_tim1.c: 67: TIM1->CCER1 = TIM1_CCER1_RESET_VALUE;
      000024 35 00 52 5C      [ 1]  144 	mov	0x525c+0, #0x00
                           000028   145 	Sstm8s_tim1$TIM1_DeInit$9 ==.
                                    146 ;	StdPeriphLib/src/stm8s_tim1.c: 68: TIM1->CCER2 = TIM1_CCER2_RESET_VALUE;
      000028 35 00 52 5D      [ 1]  147 	mov	0x525d+0, #0x00
                           00002C   148 	Sstm8s_tim1$TIM1_DeInit$10 ==.
                                    149 ;	StdPeriphLib/src/stm8s_tim1.c: 70: TIM1->CCMR1 = 0x01;
      00002C 35 01 52 58      [ 1]  150 	mov	0x5258+0, #0x01
                           000030   151 	Sstm8s_tim1$TIM1_DeInit$11 ==.
                                    152 ;	StdPeriphLib/src/stm8s_tim1.c: 71: TIM1->CCMR2 = 0x01;
      000030 35 01 52 59      [ 1]  153 	mov	0x5259+0, #0x01
                           000034   154 	Sstm8s_tim1$TIM1_DeInit$12 ==.
                                    155 ;	StdPeriphLib/src/stm8s_tim1.c: 72: TIM1->CCMR3 = 0x01;
      000034 35 01 52 5A      [ 1]  156 	mov	0x525a+0, #0x01
                           000038   157 	Sstm8s_tim1$TIM1_DeInit$13 ==.
                                    158 ;	StdPeriphLib/src/stm8s_tim1.c: 73: TIM1->CCMR4 = 0x01;
      000038 35 01 52 5B      [ 1]  159 	mov	0x525b+0, #0x01
                           00003C   160 	Sstm8s_tim1$TIM1_DeInit$14 ==.
                                    161 ;	StdPeriphLib/src/stm8s_tim1.c: 75: TIM1->CCER1 = TIM1_CCER1_RESET_VALUE;
      00003C 35 00 52 5C      [ 1]  162 	mov	0x525c+0, #0x00
                           000040   163 	Sstm8s_tim1$TIM1_DeInit$15 ==.
                                    164 ;	StdPeriphLib/src/stm8s_tim1.c: 76: TIM1->CCER2 = TIM1_CCER2_RESET_VALUE;
      000040 35 00 52 5D      [ 1]  165 	mov	0x525d+0, #0x00
                           000044   166 	Sstm8s_tim1$TIM1_DeInit$16 ==.
                                    167 ;	StdPeriphLib/src/stm8s_tim1.c: 77: TIM1->CCMR1 = TIM1_CCMR1_RESET_VALUE;
      000044 35 00 52 58      [ 1]  168 	mov	0x5258+0, #0x00
                           000048   169 	Sstm8s_tim1$TIM1_DeInit$17 ==.
                                    170 ;	StdPeriphLib/src/stm8s_tim1.c: 78: TIM1->CCMR2 = TIM1_CCMR2_RESET_VALUE;
      000048 35 00 52 59      [ 1]  171 	mov	0x5259+0, #0x00
                           00004C   172 	Sstm8s_tim1$TIM1_DeInit$18 ==.
                                    173 ;	StdPeriphLib/src/stm8s_tim1.c: 79: TIM1->CCMR3 = TIM1_CCMR3_RESET_VALUE;
      00004C 35 00 52 5A      [ 1]  174 	mov	0x525a+0, #0x00
                           000050   175 	Sstm8s_tim1$TIM1_DeInit$19 ==.
                                    176 ;	StdPeriphLib/src/stm8s_tim1.c: 80: TIM1->CCMR4 = TIM1_CCMR4_RESET_VALUE;
      000050 35 00 52 5B      [ 1]  177 	mov	0x525b+0, #0x00
                           000054   178 	Sstm8s_tim1$TIM1_DeInit$20 ==.
                                    179 ;	StdPeriphLib/src/stm8s_tim1.c: 81: TIM1->CNTRH = TIM1_CNTRH_RESET_VALUE;
      000054 35 00 52 5E      [ 1]  180 	mov	0x525e+0, #0x00
                           000058   181 	Sstm8s_tim1$TIM1_DeInit$21 ==.
                                    182 ;	StdPeriphLib/src/stm8s_tim1.c: 82: TIM1->CNTRL = TIM1_CNTRL_RESET_VALUE;
      000058 35 00 52 5F      [ 1]  183 	mov	0x525f+0, #0x00
                           00005C   184 	Sstm8s_tim1$TIM1_DeInit$22 ==.
                                    185 ;	StdPeriphLib/src/stm8s_tim1.c: 83: TIM1->PSCRH = TIM1_PSCRH_RESET_VALUE;
      00005C 35 00 52 60      [ 1]  186 	mov	0x5260+0, #0x00
                           000060   187 	Sstm8s_tim1$TIM1_DeInit$23 ==.
                                    188 ;	StdPeriphLib/src/stm8s_tim1.c: 84: TIM1->PSCRL = TIM1_PSCRL_RESET_VALUE;
      000060 35 00 52 61      [ 1]  189 	mov	0x5261+0, #0x00
                           000064   190 	Sstm8s_tim1$TIM1_DeInit$24 ==.
                                    191 ;	StdPeriphLib/src/stm8s_tim1.c: 85: TIM1->ARRH  = TIM1_ARRH_RESET_VALUE;
      000064 35 FF 52 62      [ 1]  192 	mov	0x5262+0, #0xff
                           000068   193 	Sstm8s_tim1$TIM1_DeInit$25 ==.
                                    194 ;	StdPeriphLib/src/stm8s_tim1.c: 86: TIM1->ARRL  = TIM1_ARRL_RESET_VALUE;
      000068 35 FF 52 63      [ 1]  195 	mov	0x5263+0, #0xff
                           00006C   196 	Sstm8s_tim1$TIM1_DeInit$26 ==.
                                    197 ;	StdPeriphLib/src/stm8s_tim1.c: 87: TIM1->CCR1H = TIM1_CCR1H_RESET_VALUE;
      00006C 35 00 52 65      [ 1]  198 	mov	0x5265+0, #0x00
                           000070   199 	Sstm8s_tim1$TIM1_DeInit$27 ==.
                                    200 ;	StdPeriphLib/src/stm8s_tim1.c: 88: TIM1->CCR1L = TIM1_CCR1L_RESET_VALUE;
      000070 35 00 52 66      [ 1]  201 	mov	0x5266+0, #0x00
                           000074   202 	Sstm8s_tim1$TIM1_DeInit$28 ==.
                                    203 ;	StdPeriphLib/src/stm8s_tim1.c: 89: TIM1->CCR2H = TIM1_CCR2H_RESET_VALUE;
      000074 35 00 52 67      [ 1]  204 	mov	0x5267+0, #0x00
                           000078   205 	Sstm8s_tim1$TIM1_DeInit$29 ==.
                                    206 ;	StdPeriphLib/src/stm8s_tim1.c: 90: TIM1->CCR2L = TIM1_CCR2L_RESET_VALUE;
      000078 35 00 52 68      [ 1]  207 	mov	0x5268+0, #0x00
                           00007C   208 	Sstm8s_tim1$TIM1_DeInit$30 ==.
                                    209 ;	StdPeriphLib/src/stm8s_tim1.c: 91: TIM1->CCR3H = TIM1_CCR3H_RESET_VALUE;
      00007C 35 00 52 69      [ 1]  210 	mov	0x5269+0, #0x00
                           000080   211 	Sstm8s_tim1$TIM1_DeInit$31 ==.
                                    212 ;	StdPeriphLib/src/stm8s_tim1.c: 92: TIM1->CCR3L = TIM1_CCR3L_RESET_VALUE;
      000080 35 00 52 6A      [ 1]  213 	mov	0x526a+0, #0x00
                           000084   214 	Sstm8s_tim1$TIM1_DeInit$32 ==.
                                    215 ;	StdPeriphLib/src/stm8s_tim1.c: 93: TIM1->CCR4H = TIM1_CCR4H_RESET_VALUE;
      000084 35 00 52 6B      [ 1]  216 	mov	0x526b+0, #0x00
                           000088   217 	Sstm8s_tim1$TIM1_DeInit$33 ==.
                                    218 ;	StdPeriphLib/src/stm8s_tim1.c: 94: TIM1->CCR4L = TIM1_CCR4L_RESET_VALUE;
      000088 35 00 52 6C      [ 1]  219 	mov	0x526c+0, #0x00
                           00008C   220 	Sstm8s_tim1$TIM1_DeInit$34 ==.
                                    221 ;	StdPeriphLib/src/stm8s_tim1.c: 95: TIM1->OISR  = TIM1_OISR_RESET_VALUE;
      00008C 35 00 52 6F      [ 1]  222 	mov	0x526f+0, #0x00
                           000090   223 	Sstm8s_tim1$TIM1_DeInit$35 ==.
                                    224 ;	StdPeriphLib/src/stm8s_tim1.c: 96: TIM1->EGR   = 0x01; /* TIM1_EGR_UG */
      000090 35 01 52 57      [ 1]  225 	mov	0x5257+0, #0x01
                           000094   226 	Sstm8s_tim1$TIM1_DeInit$36 ==.
                                    227 ;	StdPeriphLib/src/stm8s_tim1.c: 97: TIM1->DTR   = TIM1_DTR_RESET_VALUE;
      000094 35 00 52 6E      [ 1]  228 	mov	0x526e+0, #0x00
                           000098   229 	Sstm8s_tim1$TIM1_DeInit$37 ==.
                                    230 ;	StdPeriphLib/src/stm8s_tim1.c: 98: TIM1->BKR   = TIM1_BKR_RESET_VALUE;
      000098 35 00 52 6D      [ 1]  231 	mov	0x526d+0, #0x00
                           00009C   232 	Sstm8s_tim1$TIM1_DeInit$38 ==.
                                    233 ;	StdPeriphLib/src/stm8s_tim1.c: 99: TIM1->RCR   = TIM1_RCR_RESET_VALUE;
      00009C 35 00 52 64      [ 1]  234 	mov	0x5264+0, #0x00
                           0000A0   235 	Sstm8s_tim1$TIM1_DeInit$39 ==.
                                    236 ;	StdPeriphLib/src/stm8s_tim1.c: 100: TIM1->SR1   = TIM1_SR1_RESET_VALUE;
      0000A0 35 00 52 55      [ 1]  237 	mov	0x5255+0, #0x00
                           0000A4   238 	Sstm8s_tim1$TIM1_DeInit$40 ==.
                                    239 ;	StdPeriphLib/src/stm8s_tim1.c: 101: }
                           0000A4   240 	Sstm8s_tim1$TIM1_DeInit$41 ==.
                           0000A4   241 	XG$TIM1_DeInit$0$0 ==.
      0000A4 32u00u00         [ 1]  242 	pop	_fp_
      0000A7 32u00u01         [ 1]  243 	pop	_fp_+1
      0000AA 81               [ 4]  244 	ret
                           0000AB   245 	Sstm8s_tim1$TIM1_DeInit$42 ==.
                           0000AB   246 	Sstm8s_tim1$TIM1_TimeBaseInit$43 ==.
                                    247 ;	StdPeriphLib/src/stm8s_tim1.c: 111: void TIM1_TimeBaseInit(uint16_t TIM1_Prescaler,
                                    248 ;	-----------------------------------------
                                    249 ;	 function TIM1_TimeBaseInit
                                    250 ;	-----------------------------------------
      0000AB                        251 _TIM1_TimeBaseInit:
      0000AB 3Bu00u01         [ 1]  252 	push	_fp_+1
      0000AE 3Bu00u00         [ 1]  253 	push	_fp_
      0000B1 90 96            [ 1]  254 	ldw	y, sp
      0000B3 90 CFu00u00      [ 2]  255 	ldw	_fp_, y
                           0000B7   256 	Sstm8s_tim1$TIM1_TimeBaseInit$44 ==.
      0000B7 52 04            [ 2]  257 	sub	sp, #4
                           0000B9   258 	Sstm8s_tim1$TIM1_TimeBaseInit$45 ==.
                                    259 ;	StdPeriphLib/src/stm8s_tim1.c: 120: TIM1->ARRH = (uint8_t)(TIM1_Period >> 8);
      0000B9 7B 0C            [ 1]  260 	ld	a, (0x0c, sp)
      0000BB 0F 03            [ 1]  261 	clr	(0x03, sp)
      0000BD AE 52 62         [ 2]  262 	ldw	x, #0x5262
      0000C0 F7               [ 1]  263 	ld	(x), a
                           0000C1   264 	Sstm8s_tim1$TIM1_TimeBaseInit$46 ==.
                                    265 ;	StdPeriphLib/src/stm8s_tim1.c: 121: TIM1->ARRL = (uint8_t)(TIM1_Period);
      0000C1 7B 0D            [ 1]  266 	ld	a, (0x0d, sp)
      0000C3 AE 52 63         [ 2]  267 	ldw	x, #0x5263
      0000C6 F7               [ 1]  268 	ld	(x), a
                           0000C7   269 	Sstm8s_tim1$TIM1_TimeBaseInit$47 ==.
                                    270 ;	StdPeriphLib/src/stm8s_tim1.c: 124: TIM1->PSCRH = (uint8_t)(TIM1_Prescaler >> 8);
      0000C7 7B 09            [ 1]  271 	ld	a, (0x09, sp)
      0000C9 0F 01            [ 1]  272 	clr	(0x01, sp)
      0000CB AE 52 60         [ 2]  273 	ldw	x, #0x5260
      0000CE F7               [ 1]  274 	ld	(x), a
                           0000CF   275 	Sstm8s_tim1$TIM1_TimeBaseInit$48 ==.
                                    276 ;	StdPeriphLib/src/stm8s_tim1.c: 125: TIM1->PSCRL = (uint8_t)(TIM1_Prescaler);
      0000CF 7B 0A            [ 1]  277 	ld	a, (0x0a, sp)
      0000D1 AE 52 61         [ 2]  278 	ldw	x, #0x5261
      0000D4 F7               [ 1]  279 	ld	(x), a
                           0000D5   280 	Sstm8s_tim1$TIM1_TimeBaseInit$49 ==.
                                    281 ;	StdPeriphLib/src/stm8s_tim1.c: 128: TIM1->CR1 = (uint8_t)((uint8_t)(TIM1->CR1 & (uint8_t)(~(TIM1_CR1_CMS | TIM1_CR1_DIR)))
      0000D5 AE 52 50         [ 2]  282 	ldw	x, #0x5250
      0000D8 F6               [ 1]  283 	ld	a, (x)
      0000D9 A4 8F            [ 1]  284 	and	a, #0x8f
                           0000DB   285 	Sstm8s_tim1$TIM1_TimeBaseInit$50 ==.
                                    286 ;	StdPeriphLib/src/stm8s_tim1.c: 129: | (uint8_t)(TIM1_CounterMode));
      0000DB 1A 0B            [ 1]  287 	or	a, (0x0b, sp)
      0000DD AE 52 50         [ 2]  288 	ldw	x, #0x5250
      0000E0 F7               [ 1]  289 	ld	(x), a
                           0000E1   290 	Sstm8s_tim1$TIM1_TimeBaseInit$51 ==.
                                    291 ;	StdPeriphLib/src/stm8s_tim1.c: 132: TIM1->RCR = TIM1_RepetitionCounter;
      0000E1 AE 52 64         [ 2]  292 	ldw	x, #0x5264
      0000E4 7B 0E            [ 1]  293 	ld	a, (0x0e, sp)
      0000E6 F7               [ 1]  294 	ld	(x), a
                           0000E7   295 	Sstm8s_tim1$TIM1_TimeBaseInit$52 ==.
                                    296 ;	StdPeriphLib/src/stm8s_tim1.c: 133: }
      0000E7 5B 04            [ 2]  297 	addw	sp, #4
                           0000E9   298 	Sstm8s_tim1$TIM1_TimeBaseInit$53 ==.
                           0000E9   299 	XG$TIM1_TimeBaseInit$0$0 ==.
      0000E9 32u00u00         [ 1]  300 	pop	_fp_
      0000EC 32u00u01         [ 1]  301 	pop	_fp_+1
      0000EF 81               [ 4]  302 	ret
                           0000F0   303 	Sstm8s_tim1$TIM1_TimeBaseInit$54 ==.
                           0000F0   304 	Sstm8s_tim1$TIM1_OC1Init$55 ==.
                                    305 ;	StdPeriphLib/src/stm8s_tim1.c: 154: void TIM1_OC1Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                    306 ;	-----------------------------------------
                                    307 ;	 function TIM1_OC1Init
                                    308 ;	-----------------------------------------
      0000F0                        309 _TIM1_OC1Init:
      0000F0 3Bu00u01         [ 1]  310 	push	_fp_+1
      0000F3 3Bu00u00         [ 1]  311 	push	_fp_
      0000F6 90 96            [ 1]  312 	ldw	y, sp
      0000F8 90 CFu00u00      [ 2]  313 	ldw	_fp_, y
                           0000FC   314 	Sstm8s_tim1$TIM1_OC1Init$56 ==.
      0000FC 52 08            [ 2]  315 	sub	sp, #8
                           0000FE   316 	Sstm8s_tim1$TIM1_OC1Init$57 ==.
                                    317 ;	StdPeriphLib/src/stm8s_tim1.c: 174: TIM1->CCER1 &= (uint8_t)(~( TIM1_CCER1_CC1E | TIM1_CCER1_CC1NE 
      0000FE AE 52 5C         [ 2]  318 	ldw	x, #0x525c
      000101 F6               [ 1]  319 	ld	a, (x)
      000102 A4 F0            [ 1]  320 	and	a, #0xf0
      000104 F7               [ 1]  321 	ld	(x), a
                           000105   322 	Sstm8s_tim1$TIM1_OC1Init$58 ==.
                                    323 ;	StdPeriphLib/src/stm8s_tim1.c: 178: TIM1->CCER1 |= (uint8_t)((uint8_t)((uint8_t)(TIM1_OutputState & TIM1_CCER1_CC1E)
      000105 AE 52 5C         [ 2]  324 	ldw	x, #0x525c
      000108 F6               [ 1]  325 	ld	a, (x)
      000109 6B 05            [ 1]  326 	ld	(0x05, sp), a
      00010B 7B 0E            [ 1]  327 	ld	a, (0x0e, sp)
      00010D A4 01            [ 1]  328 	and	a, #0x01
      00010F 6B 04            [ 1]  329 	ld	(0x04, sp), a
                           000111   330 	Sstm8s_tim1$TIM1_OC1Init$59 ==.
                                    331 ;	StdPeriphLib/src/stm8s_tim1.c: 179: | (uint8_t)(TIM1_OutputNState & TIM1_CCER1_CC1NE))
      000111 7B 0F            [ 1]  332 	ld	a, (0x0f, sp)
      000113 A4 04            [ 1]  333 	and	a, #0x04
      000115 1A 04            [ 1]  334 	or	a, (0x04, sp)
      000117 6B 01            [ 1]  335 	ld	(0x01, sp), a
                           000119   336 	Sstm8s_tim1$TIM1_OC1Init$60 ==.
                                    337 ;	StdPeriphLib/src/stm8s_tim1.c: 180: | (uint8_t)( (uint8_t)(TIM1_OCPolarity  & TIM1_CCER1_CC1P)
      000119 7B 12            [ 1]  338 	ld	a, (0x12, sp)
      00011B A4 02            [ 1]  339 	and	a, #0x02
      00011D 6B 03            [ 1]  340 	ld	(0x03, sp), a
                           00011F   341 	Sstm8s_tim1$TIM1_OC1Init$61 ==.
                                    342 ;	StdPeriphLib/src/stm8s_tim1.c: 181: | (uint8_t)(TIM1_OCNPolarity & TIM1_CCER1_CC1NP)));
      00011F 7B 13            [ 1]  343 	ld	a, (0x13, sp)
      000121 A4 08            [ 1]  344 	and	a, #0x08
      000123 1A 03            [ 1]  345 	or	a, (0x03, sp)
      000125 1A 01            [ 1]  346 	or	a, (0x01, sp)
      000127 1A 05            [ 1]  347 	or	a, (0x05, sp)
      000129 AE 52 5C         [ 2]  348 	ldw	x, #0x525c
      00012C F7               [ 1]  349 	ld	(x), a
                           00012D   350 	Sstm8s_tim1$TIM1_OC1Init$62 ==.
                                    351 ;	StdPeriphLib/src/stm8s_tim1.c: 184: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_OCM)) | 
      00012D AE 52 58         [ 2]  352 	ldw	x, #0x5258
      000130 F6               [ 1]  353 	ld	a, (x)
      000131 A4 8F            [ 1]  354 	and	a, #0x8f
                           000133   355 	Sstm8s_tim1$TIM1_OC1Init$63 ==.
                                    356 ;	StdPeriphLib/src/stm8s_tim1.c: 185: (uint8_t)TIM1_OCMode);
      000133 1A 0D            [ 1]  357 	or	a, (0x0d, sp)
      000135 AE 52 58         [ 2]  358 	ldw	x, #0x5258
      000138 F7               [ 1]  359 	ld	(x), a
                           000139   360 	Sstm8s_tim1$TIM1_OC1Init$64 ==.
                                    361 ;	StdPeriphLib/src/stm8s_tim1.c: 188: TIM1->OISR &= (uint8_t)(~(TIM1_OISR_OIS1 | TIM1_OISR_OIS1N));
      000139 AE 52 6F         [ 2]  362 	ldw	x, #0x526f
      00013C F6               [ 1]  363 	ld	a, (x)
      00013D A4 FC            [ 1]  364 	and	a, #0xfc
      00013F F7               [ 1]  365 	ld	(x), a
                           000140   366 	Sstm8s_tim1$TIM1_OC1Init$65 ==.
                                    367 ;	StdPeriphLib/src/stm8s_tim1.c: 190: TIM1->OISR |= (uint8_t)((uint8_t)( TIM1_OCIdleState & TIM1_OISR_OIS1 ) | 
      000140 AE 52 6F         [ 2]  368 	ldw	x, #0x526f
      000143 F6               [ 1]  369 	ld	a, (x)
      000144 6B 02            [ 1]  370 	ld	(0x02, sp), a
      000146 7B 14            [ 1]  371 	ld	a, (0x14, sp)
      000148 A4 01            [ 1]  372 	and	a, #0x01
      00014A 6B 08            [ 1]  373 	ld	(0x08, sp), a
                           00014C   374 	Sstm8s_tim1$TIM1_OC1Init$66 ==.
                                    375 ;	StdPeriphLib/src/stm8s_tim1.c: 191: (uint8_t)( TIM1_OCNIdleState & TIM1_OISR_OIS1N ));
      00014C 7B 15            [ 1]  376 	ld	a, (0x15, sp)
      00014E A4 02            [ 1]  377 	and	a, #0x02
      000150 1A 08            [ 1]  378 	or	a, (0x08, sp)
      000152 1A 02            [ 1]  379 	or	a, (0x02, sp)
      000154 AE 52 6F         [ 2]  380 	ldw	x, #0x526f
      000157 F7               [ 1]  381 	ld	(x), a
                           000158   382 	Sstm8s_tim1$TIM1_OC1Init$67 ==.
                                    383 ;	StdPeriphLib/src/stm8s_tim1.c: 194: TIM1->CCR1H = (uint8_t)(TIM1_Pulse >> 8);
      000158 7B 10            [ 1]  384 	ld	a, (0x10, sp)
      00015A 0F 06            [ 1]  385 	clr	(0x06, sp)
      00015C AE 52 65         [ 2]  386 	ldw	x, #0x5265
      00015F F7               [ 1]  387 	ld	(x), a
                           000160   388 	Sstm8s_tim1$TIM1_OC1Init$68 ==.
                                    389 ;	StdPeriphLib/src/stm8s_tim1.c: 195: TIM1->CCR1L = (uint8_t)(TIM1_Pulse);
      000160 7B 11            [ 1]  390 	ld	a, (0x11, sp)
      000162 AE 52 66         [ 2]  391 	ldw	x, #0x5266
      000165 F7               [ 1]  392 	ld	(x), a
                           000166   393 	Sstm8s_tim1$TIM1_OC1Init$69 ==.
                                    394 ;	StdPeriphLib/src/stm8s_tim1.c: 196: }
      000166 5B 08            [ 2]  395 	addw	sp, #8
                           000168   396 	Sstm8s_tim1$TIM1_OC1Init$70 ==.
                           000168   397 	XG$TIM1_OC1Init$0$0 ==.
      000168 32u00u00         [ 1]  398 	pop	_fp_
      00016B 32u00u01         [ 1]  399 	pop	_fp_+1
      00016E 81               [ 4]  400 	ret
                           00016F   401 	Sstm8s_tim1$TIM1_OC1Init$71 ==.
                           00016F   402 	Sstm8s_tim1$TIM1_OC2Init$72 ==.
                                    403 ;	StdPeriphLib/src/stm8s_tim1.c: 217: void TIM1_OC2Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                    404 ;	-----------------------------------------
                                    405 ;	 function TIM1_OC2Init
                                    406 ;	-----------------------------------------
      00016F                        407 _TIM1_OC2Init:
      00016F 3Bu00u01         [ 1]  408 	push	_fp_+1
      000172 3Bu00u00         [ 1]  409 	push	_fp_
      000175 90 96            [ 1]  410 	ldw	y, sp
      000177 90 CFu00u00      [ 2]  411 	ldw	_fp_, y
                           00017B   412 	Sstm8s_tim1$TIM1_OC2Init$73 ==.
      00017B 52 08            [ 2]  413 	sub	sp, #8
                           00017D   414 	Sstm8s_tim1$TIM1_OC2Init$74 ==.
                                    415 ;	StdPeriphLib/src/stm8s_tim1.c: 237: TIM1->CCER1 &= (uint8_t)(~( TIM1_CCER1_CC2E | TIM1_CCER1_CC2NE | 
      00017D AE 52 5C         [ 2]  416 	ldw	x, #0x525c
      000180 F6               [ 1]  417 	ld	a, (x)
      000181 A4 0F            [ 1]  418 	and	a, #0x0f
      000183 F7               [ 1]  419 	ld	(x), a
                           000184   420 	Sstm8s_tim1$TIM1_OC2Init$75 ==.
                                    421 ;	StdPeriphLib/src/stm8s_tim1.c: 242: TIM1->CCER1 |= (uint8_t)((uint8_t)((uint8_t)(TIM1_OutputState & TIM1_CCER1_CC2E  ) | 
      000184 AE 52 5C         [ 2]  422 	ldw	x, #0x525c
      000187 F6               [ 1]  423 	ld	a, (x)
      000188 6B 01            [ 1]  424 	ld	(0x01, sp), a
      00018A 7B 0E            [ 1]  425 	ld	a, (0x0e, sp)
      00018C A4 10            [ 1]  426 	and	a, #0x10
      00018E 6B 08            [ 1]  427 	ld	(0x08, sp), a
                           000190   428 	Sstm8s_tim1$TIM1_OC2Init$76 ==.
                                    429 ;	StdPeriphLib/src/stm8s_tim1.c: 243: (uint8_t)(TIM1_OutputNState & TIM1_CCER1_CC2NE )) | 
      000190 7B 0F            [ 1]  430 	ld	a, (0x0f, sp)
      000192 A4 40            [ 1]  431 	and	a, #0x40
      000194 1A 08            [ 1]  432 	or	a, (0x08, sp)
      000196 6B 02            [ 1]  433 	ld	(0x02, sp), a
                           000198   434 	Sstm8s_tim1$TIM1_OC2Init$77 ==.
                                    435 ;	StdPeriphLib/src/stm8s_tim1.c: 244: (uint8_t)((uint8_t)(TIM1_OCPolarity  & TIM1_CCER1_CC2P  ) | 
      000198 7B 12            [ 1]  436 	ld	a, (0x12, sp)
      00019A A4 20            [ 1]  437 	and	a, #0x20
      00019C 6B 07            [ 1]  438 	ld	(0x07, sp), a
                           00019E   439 	Sstm8s_tim1$TIM1_OC2Init$78 ==.
                                    440 ;	StdPeriphLib/src/stm8s_tim1.c: 245: (uint8_t)(TIM1_OCNPolarity & TIM1_CCER1_CC2NP )));
      00019E 7B 13            [ 1]  441 	ld	a, (0x13, sp)
      0001A0 A4 80            [ 1]  442 	and	a, #0x80
      0001A2 1A 07            [ 1]  443 	or	a, (0x07, sp)
      0001A4 1A 02            [ 1]  444 	or	a, (0x02, sp)
      0001A6 1A 01            [ 1]  445 	or	a, (0x01, sp)
      0001A8 AE 52 5C         [ 2]  446 	ldw	x, #0x525c
      0001AB F7               [ 1]  447 	ld	(x), a
                           0001AC   448 	Sstm8s_tim1$TIM1_OC2Init$79 ==.
                                    449 ;	StdPeriphLib/src/stm8s_tim1.c: 248: TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_OCM)) | 
      0001AC AE 52 59         [ 2]  450 	ldw	x, #0x5259
      0001AF F6               [ 1]  451 	ld	a, (x)
      0001B0 A4 8F            [ 1]  452 	and	a, #0x8f
                           0001B2   453 	Sstm8s_tim1$TIM1_OC2Init$80 ==.
                                    454 ;	StdPeriphLib/src/stm8s_tim1.c: 249: (uint8_t)TIM1_OCMode);
      0001B2 1A 0D            [ 1]  455 	or	a, (0x0d, sp)
      0001B4 AE 52 59         [ 2]  456 	ldw	x, #0x5259
      0001B7 F7               [ 1]  457 	ld	(x), a
                           0001B8   458 	Sstm8s_tim1$TIM1_OC2Init$81 ==.
                                    459 ;	StdPeriphLib/src/stm8s_tim1.c: 252: TIM1->OISR &= (uint8_t)(~(TIM1_OISR_OIS2 | TIM1_OISR_OIS2N));
      0001B8 AE 52 6F         [ 2]  460 	ldw	x, #0x526f
      0001BB F6               [ 1]  461 	ld	a, (x)
      0001BC A4 F3            [ 1]  462 	and	a, #0xf3
      0001BE F7               [ 1]  463 	ld	(x), a
                           0001BF   464 	Sstm8s_tim1$TIM1_OC2Init$82 ==.
                                    465 ;	StdPeriphLib/src/stm8s_tim1.c: 254: TIM1->OISR |= (uint8_t)((uint8_t)(TIM1_OISR_OIS2 & TIM1_OCIdleState) | 
      0001BF AE 52 6F         [ 2]  466 	ldw	x, #0x526f
      0001C2 F6               [ 1]  467 	ld	a, (x)
      0001C3 6B 06            [ 1]  468 	ld	(0x06, sp), a
      0001C5 7B 14            [ 1]  469 	ld	a, (0x14, sp)
      0001C7 A4 04            [ 1]  470 	and	a, #0x04
      0001C9 6B 05            [ 1]  471 	ld	(0x05, sp), a
                           0001CB   472 	Sstm8s_tim1$TIM1_OC2Init$83 ==.
                                    473 ;	StdPeriphLib/src/stm8s_tim1.c: 255: (uint8_t)(TIM1_OISR_OIS2N & TIM1_OCNIdleState));
      0001CB 7B 15            [ 1]  474 	ld	a, (0x15, sp)
      0001CD A4 08            [ 1]  475 	and	a, #0x08
      0001CF 1A 05            [ 1]  476 	or	a, (0x05, sp)
      0001D1 1A 06            [ 1]  477 	or	a, (0x06, sp)
      0001D3 AE 52 6F         [ 2]  478 	ldw	x, #0x526f
      0001D6 F7               [ 1]  479 	ld	(x), a
                           0001D7   480 	Sstm8s_tim1$TIM1_OC2Init$84 ==.
                                    481 ;	StdPeriphLib/src/stm8s_tim1.c: 258: TIM1->CCR2H = (uint8_t)(TIM1_Pulse >> 8);
      0001D7 7B 10            [ 1]  482 	ld	a, (0x10, sp)
      0001D9 0F 03            [ 1]  483 	clr	(0x03, sp)
      0001DB AE 52 67         [ 2]  484 	ldw	x, #0x5267
      0001DE F7               [ 1]  485 	ld	(x), a
                           0001DF   486 	Sstm8s_tim1$TIM1_OC2Init$85 ==.
                                    487 ;	StdPeriphLib/src/stm8s_tim1.c: 259: TIM1->CCR2L = (uint8_t)(TIM1_Pulse);
      0001DF 7B 11            [ 1]  488 	ld	a, (0x11, sp)
      0001E1 AE 52 68         [ 2]  489 	ldw	x, #0x5268
      0001E4 F7               [ 1]  490 	ld	(x), a
                           0001E5   491 	Sstm8s_tim1$TIM1_OC2Init$86 ==.
                                    492 ;	StdPeriphLib/src/stm8s_tim1.c: 260: }
      0001E5 5B 08            [ 2]  493 	addw	sp, #8
                           0001E7   494 	Sstm8s_tim1$TIM1_OC2Init$87 ==.
                           0001E7   495 	XG$TIM1_OC2Init$0$0 ==.
      0001E7 32u00u00         [ 1]  496 	pop	_fp_
      0001EA 32u00u01         [ 1]  497 	pop	_fp_+1
      0001ED 81               [ 4]  498 	ret
                           0001EE   499 	Sstm8s_tim1$TIM1_OC2Init$88 ==.
                           0001EE   500 	Sstm8s_tim1$TIM1_OC3Init$89 ==.
                                    501 ;	StdPeriphLib/src/stm8s_tim1.c: 281: void TIM1_OC3Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                    502 ;	-----------------------------------------
                                    503 ;	 function TIM1_OC3Init
                                    504 ;	-----------------------------------------
      0001EE                        505 _TIM1_OC3Init:
      0001EE 3Bu00u01         [ 1]  506 	push	_fp_+1
      0001F1 3Bu00u00         [ 1]  507 	push	_fp_
      0001F4 90 96            [ 1]  508 	ldw	y, sp
      0001F6 90 CFu00u00      [ 2]  509 	ldw	_fp_, y
                           0001FA   510 	Sstm8s_tim1$TIM1_OC3Init$90 ==.
      0001FA 52 08            [ 2]  511 	sub	sp, #8
                           0001FC   512 	Sstm8s_tim1$TIM1_OC3Init$91 ==.
                                    513 ;	StdPeriphLib/src/stm8s_tim1.c: 301: TIM1->CCER2 &= (uint8_t)(~( TIM1_CCER2_CC3E | TIM1_CCER2_CC3NE | 
      0001FC AE 52 5D         [ 2]  514 	ldw	x, #0x525d
      0001FF F6               [ 1]  515 	ld	a, (x)
      000200 A4 F0            [ 1]  516 	and	a, #0xf0
      000202 F7               [ 1]  517 	ld	(x), a
                           000203   518 	Sstm8s_tim1$TIM1_OC3Init$92 ==.
                                    519 ;	StdPeriphLib/src/stm8s_tim1.c: 305: TIM1->CCER2 |= (uint8_t)((uint8_t)((uint8_t)(TIM1_OutputState  & TIM1_CCER2_CC3E   ) |
      000203 AE 52 5D         [ 2]  520 	ldw	x, #0x525d
      000206 F6               [ 1]  521 	ld	a, (x)
      000207 6B 08            [ 1]  522 	ld	(0x08, sp), a
      000209 7B 0E            [ 1]  523 	ld	a, (0x0e, sp)
      00020B A4 01            [ 1]  524 	and	a, #0x01
      00020D 6B 07            [ 1]  525 	ld	(0x07, sp), a
                           00020F   526 	Sstm8s_tim1$TIM1_OC3Init$93 ==.
                                    527 ;	StdPeriphLib/src/stm8s_tim1.c: 306: (uint8_t)(TIM1_OutputNState & TIM1_CCER2_CC3NE  )) | 
      00020F 7B 0F            [ 1]  528 	ld	a, (0x0f, sp)
      000211 A4 04            [ 1]  529 	and	a, #0x04
      000213 1A 07            [ 1]  530 	or	a, (0x07, sp)
      000215 6B 06            [ 1]  531 	ld	(0x06, sp), a
                           000217   532 	Sstm8s_tim1$TIM1_OC3Init$94 ==.
                                    533 ;	StdPeriphLib/src/stm8s_tim1.c: 307: (uint8_t)((uint8_t)(TIM1_OCPolarity   & TIM1_CCER2_CC3P   ) | 
      000217 7B 12            [ 1]  534 	ld	a, (0x12, sp)
      000219 A4 02            [ 1]  535 	and	a, #0x02
      00021B 6B 05            [ 1]  536 	ld	(0x05, sp), a
                           00021D   537 	Sstm8s_tim1$TIM1_OC3Init$95 ==.
                                    538 ;	StdPeriphLib/src/stm8s_tim1.c: 308: (uint8_t)(TIM1_OCNPolarity  & TIM1_CCER2_CC3NP  )));
      00021D 7B 13            [ 1]  539 	ld	a, (0x13, sp)
      00021F A4 08            [ 1]  540 	and	a, #0x08
      000221 1A 05            [ 1]  541 	or	a, (0x05, sp)
      000223 1A 06            [ 1]  542 	or	a, (0x06, sp)
      000225 1A 08            [ 1]  543 	or	a, (0x08, sp)
      000227 AE 52 5D         [ 2]  544 	ldw	x, #0x525d
      00022A F7               [ 1]  545 	ld	(x), a
                           00022B   546 	Sstm8s_tim1$TIM1_OC3Init$96 ==.
                                    547 ;	StdPeriphLib/src/stm8s_tim1.c: 311: TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_OCM)) | 
      00022B AE 52 5A         [ 2]  548 	ldw	x, #0x525a
      00022E F6               [ 1]  549 	ld	a, (x)
      00022F A4 8F            [ 1]  550 	and	a, #0x8f
                           000231   551 	Sstm8s_tim1$TIM1_OC3Init$97 ==.
                                    552 ;	StdPeriphLib/src/stm8s_tim1.c: 312: (uint8_t)TIM1_OCMode);
      000231 1A 0D            [ 1]  553 	or	a, (0x0d, sp)
      000233 AE 52 5A         [ 2]  554 	ldw	x, #0x525a
      000236 F7               [ 1]  555 	ld	(x), a
                           000237   556 	Sstm8s_tim1$TIM1_OC3Init$98 ==.
                                    557 ;	StdPeriphLib/src/stm8s_tim1.c: 315: TIM1->OISR &= (uint8_t)(~(TIM1_OISR_OIS3 | TIM1_OISR_OIS3N));
      000237 AE 52 6F         [ 2]  558 	ldw	x, #0x526f
      00023A F6               [ 1]  559 	ld	a, (x)
      00023B A4 CF            [ 1]  560 	and	a, #0xcf
      00023D F7               [ 1]  561 	ld	(x), a
                           00023E   562 	Sstm8s_tim1$TIM1_OC3Init$99 ==.
                                    563 ;	StdPeriphLib/src/stm8s_tim1.c: 317: TIM1->OISR |= (uint8_t)((uint8_t)(TIM1_OISR_OIS3 & TIM1_OCIdleState) | 
      00023E AE 52 6F         [ 2]  564 	ldw	x, #0x526f
      000241 F6               [ 1]  565 	ld	a, (x)
      000242 6B 04            [ 1]  566 	ld	(0x04, sp), a
      000244 7B 14            [ 1]  567 	ld	a, (0x14, sp)
      000246 A4 10            [ 1]  568 	and	a, #0x10
      000248 6B 03            [ 1]  569 	ld	(0x03, sp), a
                           00024A   570 	Sstm8s_tim1$TIM1_OC3Init$100 ==.
                                    571 ;	StdPeriphLib/src/stm8s_tim1.c: 318: (uint8_t)(TIM1_OISR_OIS3N & TIM1_OCNIdleState));
      00024A 7B 15            [ 1]  572 	ld	a, (0x15, sp)
      00024C A4 20            [ 1]  573 	and	a, #0x20
      00024E 1A 03            [ 1]  574 	or	a, (0x03, sp)
      000250 1A 04            [ 1]  575 	or	a, (0x04, sp)
      000252 AE 52 6F         [ 2]  576 	ldw	x, #0x526f
      000255 F7               [ 1]  577 	ld	(x), a
                           000256   578 	Sstm8s_tim1$TIM1_OC3Init$101 ==.
                                    579 ;	StdPeriphLib/src/stm8s_tim1.c: 321: TIM1->CCR3H = (uint8_t)(TIM1_Pulse >> 8);
      000256 7B 10            [ 1]  580 	ld	a, (0x10, sp)
      000258 0F 01            [ 1]  581 	clr	(0x01, sp)
      00025A AE 52 69         [ 2]  582 	ldw	x, #0x5269
      00025D F7               [ 1]  583 	ld	(x), a
                           00025E   584 	Sstm8s_tim1$TIM1_OC3Init$102 ==.
                                    585 ;	StdPeriphLib/src/stm8s_tim1.c: 322: TIM1->CCR3L = (uint8_t)(TIM1_Pulse);
      00025E 7B 11            [ 1]  586 	ld	a, (0x11, sp)
      000260 AE 52 6A         [ 2]  587 	ldw	x, #0x526a
      000263 F7               [ 1]  588 	ld	(x), a
                           000264   589 	Sstm8s_tim1$TIM1_OC3Init$103 ==.
                                    590 ;	StdPeriphLib/src/stm8s_tim1.c: 323: }
      000264 5B 08            [ 2]  591 	addw	sp, #8
                           000266   592 	Sstm8s_tim1$TIM1_OC3Init$104 ==.
                           000266   593 	XG$TIM1_OC3Init$0$0 ==.
      000266 32u00u00         [ 1]  594 	pop	_fp_
      000269 32u00u01         [ 1]  595 	pop	_fp_+1
      00026C 81               [ 4]  596 	ret
                           00026D   597 	Sstm8s_tim1$TIM1_OC3Init$105 ==.
                           00026D   598 	Sstm8s_tim1$TIM1_OC4Init$106 ==.
                                    599 ;	StdPeriphLib/src/stm8s_tim1.c: 338: void TIM1_OC4Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                    600 ;	-----------------------------------------
                                    601 ;	 function TIM1_OC4Init
                                    602 ;	-----------------------------------------
      00026D                        603 _TIM1_OC4Init:
      00026D 3Bu00u01         [ 1]  604 	push	_fp_+1
      000270 3Bu00u00         [ 1]  605 	push	_fp_
      000273 90 96            [ 1]  606 	ldw	y, sp
      000275 90 CFu00u00      [ 2]  607 	ldw	_fp_, y
                           000279   608 	Sstm8s_tim1$TIM1_OC4Init$107 ==.
      000279 52 04            [ 2]  609 	sub	sp, #4
                           00027B   610 	Sstm8s_tim1$TIM1_OC4Init$108 ==.
                                    611 ;	StdPeriphLib/src/stm8s_tim1.c: 351: TIM1->CCER2 &= (uint8_t)(~(TIM1_CCER2_CC4E | TIM1_CCER2_CC4P));
      00027B AE 52 5D         [ 2]  612 	ldw	x, #0x525d
      00027E F6               [ 1]  613 	ld	a, (x)
      00027F A4 CF            [ 1]  614 	and	a, #0xcf
      000281 F7               [ 1]  615 	ld	(x), a
                           000282   616 	Sstm8s_tim1$TIM1_OC4Init$109 ==.
                                    617 ;	StdPeriphLib/src/stm8s_tim1.c: 353: TIM1->CCER2 |= (uint8_t)((uint8_t)(TIM1_OutputState & TIM1_CCER2_CC4E ) |  
      000282 AE 52 5D         [ 2]  618 	ldw	x, #0x525d
      000285 F6               [ 1]  619 	ld	a, (x)
      000286 6B 01            [ 1]  620 	ld	(0x01, sp), a
      000288 7B 0A            [ 1]  621 	ld	a, (0x0a, sp)
      00028A A4 10            [ 1]  622 	and	a, #0x10
      00028C 6B 04            [ 1]  623 	ld	(0x04, sp), a
                           00028E   624 	Sstm8s_tim1$TIM1_OC4Init$110 ==.
                                    625 ;	StdPeriphLib/src/stm8s_tim1.c: 354: (uint8_t)(TIM1_OCPolarity  & TIM1_CCER2_CC4P ));
      00028E 7B 0D            [ 1]  626 	ld	a, (0x0d, sp)
      000290 A4 20            [ 1]  627 	and	a, #0x20
      000292 1A 04            [ 1]  628 	or	a, (0x04, sp)
      000294 1A 01            [ 1]  629 	or	a, (0x01, sp)
      000296 AE 52 5D         [ 2]  630 	ldw	x, #0x525d
      000299 F7               [ 1]  631 	ld	(x), a
                           00029A   632 	Sstm8s_tim1$TIM1_OC4Init$111 ==.
                                    633 ;	StdPeriphLib/src/stm8s_tim1.c: 357: TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_OCM)) | 
      00029A AE 52 5B         [ 2]  634 	ldw	x, #0x525b
      00029D F6               [ 1]  635 	ld	a, (x)
      00029E A4 8F            [ 1]  636 	and	a, #0x8f
      0002A0 1A 09            [ 1]  637 	or	a, (0x09, sp)
      0002A2 AE 52 5B         [ 2]  638 	ldw	x, #0x525b
      0002A5 F7               [ 1]  639 	ld	(x), a
                           0002A6   640 	Sstm8s_tim1$TIM1_OC4Init$112 ==.
                                    641 ;	StdPeriphLib/src/stm8s_tim1.c: 361: if (TIM1_OCIdleState != TIM1_OCIDLESTATE_RESET)
      0002A6 0D 0E            [ 1]  642 	tnz	(0x0e, sp)
      0002A8 27 09            [ 1]  643 	jreq	00102$
                           0002AA   644 	Sstm8s_tim1$TIM1_OC4Init$113 ==.
                                    645 ;	StdPeriphLib/src/stm8s_tim1.c: 363: TIM1->OISR |= (uint8_t)(~TIM1_CCER2_CC4P);
      0002AA AE 52 6F         [ 2]  646 	ldw	x, #0x526f
      0002AD F6               [ 1]  647 	ld	a, (x)
      0002AE AA DF            [ 1]  648 	or	a, #0xdf
      0002B0 F7               [ 1]  649 	ld	(x), a
      0002B1 20 07            [ 2]  650 	jra	00103$
      0002B3                        651 00102$:
                           0002B3   652 	Sstm8s_tim1$TIM1_OC4Init$114 ==.
                                    653 ;	StdPeriphLib/src/stm8s_tim1.c: 367: TIM1->OISR &= (uint8_t)(~TIM1_OISR_OIS4);
      0002B3 AE 52 6F         [ 2]  654 	ldw	x, #0x526f
      0002B6 F6               [ 1]  655 	ld	a, (x)
      0002B7 A4 BF            [ 1]  656 	and	a, #0xbf
      0002B9 F7               [ 1]  657 	ld	(x), a
      0002BA                        658 00103$:
                           0002BA   659 	Sstm8s_tim1$TIM1_OC4Init$115 ==.
                                    660 ;	StdPeriphLib/src/stm8s_tim1.c: 371: TIM1->CCR4H = (uint8_t)(TIM1_Pulse >> 8);
      0002BA 7B 0B            [ 1]  661 	ld	a, (0x0b, sp)
      0002BC 0F 02            [ 1]  662 	clr	(0x02, sp)
      0002BE AE 52 6B         [ 2]  663 	ldw	x, #0x526b
      0002C1 F7               [ 1]  664 	ld	(x), a
                           0002C2   665 	Sstm8s_tim1$TIM1_OC4Init$116 ==.
                                    666 ;	StdPeriphLib/src/stm8s_tim1.c: 372: TIM1->CCR4L = (uint8_t)(TIM1_Pulse);
      0002C2 7B 0C            [ 1]  667 	ld	a, (0x0c, sp)
      0002C4 AE 52 6C         [ 2]  668 	ldw	x, #0x526c
      0002C7 F7               [ 1]  669 	ld	(x), a
                           0002C8   670 	Sstm8s_tim1$TIM1_OC4Init$117 ==.
                                    671 ;	StdPeriphLib/src/stm8s_tim1.c: 373: }
      0002C8 5B 04            [ 2]  672 	addw	sp, #4
                           0002CA   673 	Sstm8s_tim1$TIM1_OC4Init$118 ==.
                           0002CA   674 	XG$TIM1_OC4Init$0$0 ==.
      0002CA 32u00u00         [ 1]  675 	pop	_fp_
      0002CD 32u00u01         [ 1]  676 	pop	_fp_+1
      0002D0 81               [ 4]  677 	ret
                           0002D1   678 	Sstm8s_tim1$TIM1_OC4Init$119 ==.
                           0002D1   679 	Sstm8s_tim1$TIM1_BDTRConfig$120 ==.
                                    680 ;	StdPeriphLib/src/stm8s_tim1.c: 388: void TIM1_BDTRConfig(TIM1_OSSIState_TypeDef TIM1_OSSIState,
                                    681 ;	-----------------------------------------
                                    682 ;	 function TIM1_BDTRConfig
                                    683 ;	-----------------------------------------
      0002D1                        684 _TIM1_BDTRConfig:
      0002D1 3Bu00u01         [ 1]  685 	push	_fp_+1
      0002D4 3Bu00u00         [ 1]  686 	push	_fp_
      0002D7 90 96            [ 1]  687 	ldw	y, sp
      0002D9 90 CFu00u00      [ 2]  688 	ldw	_fp_, y
                           0002DD   689 	Sstm8s_tim1$TIM1_BDTRConfig$121 ==.
      0002DD 88               [ 1]  690 	push	a
                           0002DE   691 	Sstm8s_tim1$TIM1_BDTRConfig$122 ==.
                                    692 ;	StdPeriphLib/src/stm8s_tim1.c: 402: TIM1->DTR = (uint8_t)(TIM1_DeadTime);
      0002DE AE 52 6E         [ 2]  693 	ldw	x, #0x526e
      0002E1 7B 08            [ 1]  694 	ld	a, (0x08, sp)
      0002E3 F7               [ 1]  695 	ld	(x), a
                           0002E4   696 	Sstm8s_tim1$TIM1_BDTRConfig$123 ==.
                                    697 ;	StdPeriphLib/src/stm8s_tim1.c: 406: TIM1->BKR  =  (uint8_t)((uint8_t)(TIM1_OSSIState | (uint8_t)TIM1_LockLevel)  | 
      0002E4 7B 06            [ 1]  698 	ld	a, (0x06, sp)
      0002E6 1A 07            [ 1]  699 	or	a, (0x07, sp)
      0002E8 6B 01            [ 1]  700 	ld	(0x01, sp), a
                           0002EA   701 	Sstm8s_tim1$TIM1_BDTRConfig$124 ==.
                                    702 ;	StdPeriphLib/src/stm8s_tim1.c: 407: (uint8_t)((uint8_t)(TIM1_Break | (uint8_t)TIM1_BreakPolarity)  | 
      0002EA 7B 09            [ 1]  703 	ld	a, (0x09, sp)
      0002EC 1A 0A            [ 1]  704 	or	a, (0x0a, sp)
                           0002EE   705 	Sstm8s_tim1$TIM1_BDTRConfig$125 ==.
                                    706 ;	StdPeriphLib/src/stm8s_tim1.c: 408: (uint8_t)TIM1_AutomaticOutput));
      0002EE 1A 0B            [ 1]  707 	or	a, (0x0b, sp)
      0002F0 1A 01            [ 1]  708 	or	a, (0x01, sp)
      0002F2 AE 52 6D         [ 2]  709 	ldw	x, #0x526d
      0002F5 F7               [ 1]  710 	ld	(x), a
                           0002F6   711 	Sstm8s_tim1$TIM1_BDTRConfig$126 ==.
                                    712 ;	StdPeriphLib/src/stm8s_tim1.c: 409: }
      0002F6 84               [ 1]  713 	pop	a
                           0002F7   714 	Sstm8s_tim1$TIM1_BDTRConfig$127 ==.
                           0002F7   715 	XG$TIM1_BDTRConfig$0$0 ==.
      0002F7 32u00u00         [ 1]  716 	pop	_fp_
      0002FA 32u00u01         [ 1]  717 	pop	_fp_+1
      0002FD 81               [ 4]  718 	ret
                           0002FE   719 	Sstm8s_tim1$TIM1_BDTRConfig$128 ==.
                           0002FE   720 	Sstm8s_tim1$TIM1_ICInit$129 ==.
                                    721 ;	StdPeriphLib/src/stm8s_tim1.c: 423: void TIM1_ICInit(TIM1_Channel_TypeDef TIM1_Channel,
                                    722 ;	-----------------------------------------
                                    723 ;	 function TIM1_ICInit
                                    724 ;	-----------------------------------------
      0002FE                        725 _TIM1_ICInit:
      0002FE 3Bu00u01         [ 1]  726 	push	_fp_+1
      000301 3Bu00u00         [ 1]  727 	push	_fp_
      000304 90 96            [ 1]  728 	ldw	y, sp
      000306 90 CFu00u00      [ 2]  729 	ldw	_fp_, y
                           00030A   730 	Sstm8s_tim1$TIM1_ICInit$130 ==.
                           00030A   731 	Sstm8s_tim1$TIM1_ICInit$131 ==.
                                    732 ;	StdPeriphLib/src/stm8s_tim1.c: 436: if (TIM1_Channel == TIM1_CHANNEL_1)
      00030A 0D 05            [ 1]  733 	tnz	(0x05, sp)
      00030C 26 17            [ 1]  734 	jrne	00108$
                           00030E   735 	Sstm8s_tim1$TIM1_ICInit$132 ==.
                                    736 ;	StdPeriphLib/src/stm8s_tim1.c: 439: TI1_Config((uint8_t)TIM1_ICPolarity,
      00030E 7B 09            [ 1]  737 	ld	a, (0x09, sp)
      000310 88               [ 1]  738 	push	a
      000311 7B 08            [ 1]  739 	ld	a, (0x08, sp)
      000313 88               [ 1]  740 	push	a
      000314 7B 08            [ 1]  741 	ld	a, (0x08, sp)
      000316 88               [ 1]  742 	push	a
      000317 CDr0ErB5         [ 4]  743 	call	_TI1_Config
      00031A 5B 03            [ 2]  744 	addw	sp, #3
                           00031C   745 	Sstm8s_tim1$TIM1_ICInit$133 ==.
                                    746 ;	StdPeriphLib/src/stm8s_tim1.c: 443: TIM1_SetIC1Prescaler(TIM1_ICPrescaler);
      00031C 7B 08            [ 1]  747 	ld	a, (0x08, sp)
      00031E 88               [ 1]  748 	push	a
      00031F CDr0Cr71         [ 4]  749 	call	_TIM1_SetIC1Prescaler
      000322 84               [ 1]  750 	pop	a
      000323 20 4F            [ 2]  751 	jra	00110$
      000325                        752 00108$:
                           000325   753 	Sstm8s_tim1$TIM1_ICInit$134 ==.
                                    754 ;	StdPeriphLib/src/stm8s_tim1.c: 445: else if (TIM1_Channel == TIM1_CHANNEL_2)
      000325 7B 05            [ 1]  755 	ld	a, (0x05, sp)
      000327 A1 01            [ 1]  756 	cp	a, #0x01
      000329 26 17            [ 1]  757 	jrne	00105$
                           00032B   758 	Sstm8s_tim1$TIM1_ICInit$135 ==.
                                    759 ;	StdPeriphLib/src/stm8s_tim1.c: 448: TI2_Config((uint8_t)TIM1_ICPolarity,
      00032B 7B 09            [ 1]  760 	ld	a, (0x09, sp)
      00032D 88               [ 1]  761 	push	a
      00032E 7B 08            [ 1]  762 	ld	a, (0x08, sp)
      000330 88               [ 1]  763 	push	a
      000331 7B 08            [ 1]  764 	ld	a, (0x08, sp)
      000333 88               [ 1]  765 	push	a
      000334 CDr0ErFB         [ 4]  766 	call	_TI2_Config
      000337 5B 03            [ 2]  767 	addw	sp, #3
                           000339   768 	Sstm8s_tim1$TIM1_ICInit$136 ==.
                                    769 ;	StdPeriphLib/src/stm8s_tim1.c: 452: TIM1_SetIC2Prescaler(TIM1_ICPrescaler);
      000339 7B 08            [ 1]  770 	ld	a, (0x08, sp)
      00033B 88               [ 1]  771 	push	a
      00033C CDr0Cr90         [ 4]  772 	call	_TIM1_SetIC2Prescaler
      00033F 84               [ 1]  773 	pop	a
      000340 20 32            [ 2]  774 	jra	00110$
      000342                        775 00105$:
                           000342   776 	Sstm8s_tim1$TIM1_ICInit$137 ==.
                                    777 ;	StdPeriphLib/src/stm8s_tim1.c: 454: else if (TIM1_Channel == TIM1_CHANNEL_3)
      000342 7B 05            [ 1]  778 	ld	a, (0x05, sp)
      000344 A1 02            [ 1]  779 	cp	a, #0x02
      000346 26 17            [ 1]  780 	jrne	00102$
                           000348   781 	Sstm8s_tim1$TIM1_ICInit$138 ==.
                                    782 ;	StdPeriphLib/src/stm8s_tim1.c: 457: TI3_Config((uint8_t)TIM1_ICPolarity,
      000348 7B 09            [ 1]  783 	ld	a, (0x09, sp)
      00034A 88               [ 1]  784 	push	a
      00034B 7B 08            [ 1]  785 	ld	a, (0x08, sp)
      00034D 88               [ 1]  786 	push	a
      00034E 7B 08            [ 1]  787 	ld	a, (0x08, sp)
      000350 88               [ 1]  788 	push	a
      000351 CDr0Fr47         [ 4]  789 	call	_TI3_Config
      000354 5B 03            [ 2]  790 	addw	sp, #3
                           000356   791 	Sstm8s_tim1$TIM1_ICInit$139 ==.
                                    792 ;	StdPeriphLib/src/stm8s_tim1.c: 461: TIM1_SetIC3Prescaler(TIM1_ICPrescaler);
      000356 7B 08            [ 1]  793 	ld	a, (0x08, sp)
      000358 88               [ 1]  794 	push	a
      000359 CDr0CrAF         [ 4]  795 	call	_TIM1_SetIC3Prescaler
      00035C 84               [ 1]  796 	pop	a
      00035D 20 15            [ 2]  797 	jra	00110$
      00035F                        798 00102$:
                           00035F   799 	Sstm8s_tim1$TIM1_ICInit$140 ==.
                                    800 ;	StdPeriphLib/src/stm8s_tim1.c: 466: TI4_Config((uint8_t)TIM1_ICPolarity,
      00035F 7B 09            [ 1]  801 	ld	a, (0x09, sp)
      000361 88               [ 1]  802 	push	a
      000362 7B 08            [ 1]  803 	ld	a, (0x08, sp)
      000364 88               [ 1]  804 	push	a
      000365 7B 08            [ 1]  805 	ld	a, (0x08, sp)
      000367 88               [ 1]  806 	push	a
      000368 CDr0Fr8D         [ 4]  807 	call	_TI4_Config
      00036B 5B 03            [ 2]  808 	addw	sp, #3
                           00036D   809 	Sstm8s_tim1$TIM1_ICInit$141 ==.
                                    810 ;	StdPeriphLib/src/stm8s_tim1.c: 470: TIM1_SetIC4Prescaler(TIM1_ICPrescaler);
      00036D 7B 08            [ 1]  811 	ld	a, (0x08, sp)
      00036F 88               [ 1]  812 	push	a
      000370 CDr0CrCE         [ 4]  813 	call	_TIM1_SetIC4Prescaler
      000373 84               [ 1]  814 	pop	a
      000374                        815 00110$:
                           000374   816 	Sstm8s_tim1$TIM1_ICInit$142 ==.
                                    817 ;	StdPeriphLib/src/stm8s_tim1.c: 472: }
                           000374   818 	Sstm8s_tim1$TIM1_ICInit$143 ==.
                           000374   819 	XG$TIM1_ICInit$0$0 ==.
      000374 32u00u00         [ 1]  820 	pop	_fp_
      000377 32u00u01         [ 1]  821 	pop	_fp_+1
      00037A 81               [ 4]  822 	ret
                           00037B   823 	Sstm8s_tim1$TIM1_ICInit$144 ==.
                           00037B   824 	Sstm8s_tim1$TIM1_PWMIConfig$145 ==.
                                    825 ;	StdPeriphLib/src/stm8s_tim1.c: 488: void TIM1_PWMIConfig(TIM1_Channel_TypeDef TIM1_Channel,
                                    826 ;	-----------------------------------------
                                    827 ;	 function TIM1_PWMIConfig
                                    828 ;	-----------------------------------------
      00037B                        829 _TIM1_PWMIConfig:
      00037B 3Bu00u01         [ 1]  830 	push	_fp_+1
      00037E 3Bu00u00         [ 1]  831 	push	_fp_
      000381 90 96            [ 1]  832 	ldw	y, sp
      000383 90 CFu00u00      [ 2]  833 	ldw	_fp_, y
                           000387   834 	Sstm8s_tim1$TIM1_PWMIConfig$146 ==.
      000387 52 02            [ 2]  835 	sub	sp, #2
                           000389   836 	Sstm8s_tim1$TIM1_PWMIConfig$147 ==.
                                    837 ;	StdPeriphLib/src/stm8s_tim1.c: 504: if (TIM1_ICPolarity != TIM1_ICPOLARITY_FALLING)
      000389 7B 08            [ 1]  838 	ld	a, (0x08, sp)
      00038B A1 01            [ 1]  839 	cp	a, #0x01
      00038D 27 06            [ 1]  840 	jreq	00102$
                           00038F   841 	Sstm8s_tim1$TIM1_PWMIConfig$148 ==.
                                    842 ;	StdPeriphLib/src/stm8s_tim1.c: 506: icpolarity = TIM1_ICPOLARITY_FALLING;
      00038F A6 01            [ 1]  843 	ld	a, #0x01
      000391 6B 02            [ 1]  844 	ld	(0x02, sp), a
      000393 20 02            [ 2]  845 	jra	00103$
      000395                        846 00102$:
                           000395   847 	Sstm8s_tim1$TIM1_PWMIConfig$149 ==.
                                    848 ;	StdPeriphLib/src/stm8s_tim1.c: 510: icpolarity = TIM1_ICPOLARITY_RISING;
      000395 0F 02            [ 1]  849 	clr	(0x02, sp)
      000397                        850 00103$:
                           000397   851 	Sstm8s_tim1$TIM1_PWMIConfig$150 ==.
                                    852 ;	StdPeriphLib/src/stm8s_tim1.c: 514: if (TIM1_ICSelection == TIM1_ICSELECTION_DIRECTTI)
      000397 7B 09            [ 1]  853 	ld	a, (0x09, sp)
      000399 A1 01            [ 1]  854 	cp	a, #0x01
      00039B 26 06            [ 1]  855 	jrne	00105$
                           00039D   856 	Sstm8s_tim1$TIM1_PWMIConfig$151 ==.
                                    857 ;	StdPeriphLib/src/stm8s_tim1.c: 516: icselection = TIM1_ICSELECTION_INDIRECTTI;
      00039D A6 02            [ 1]  858 	ld	a, #0x02
      00039F 6B 01            [ 1]  859 	ld	(0x01, sp), a
      0003A1 20 04            [ 2]  860 	jra	00106$
      0003A3                        861 00105$:
                           0003A3   862 	Sstm8s_tim1$TIM1_PWMIConfig$152 ==.
                                    863 ;	StdPeriphLib/src/stm8s_tim1.c: 520: icselection = TIM1_ICSELECTION_DIRECTTI;
      0003A3 A6 01            [ 1]  864 	ld	a, #0x01
      0003A5 6B 01            [ 1]  865 	ld	(0x01, sp), a
      0003A7                        866 00106$:
                           0003A7   867 	Sstm8s_tim1$TIM1_PWMIConfig$153 ==.
                                    868 ;	StdPeriphLib/src/stm8s_tim1.c: 523: if (TIM1_Channel == TIM1_CHANNEL_1)
      0003A7 0D 07            [ 1]  869 	tnz	(0x07, sp)
      0003A9 26 2C            [ 1]  870 	jrne	00108$
                           0003AB   871 	Sstm8s_tim1$TIM1_PWMIConfig$154 ==.
                                    872 ;	StdPeriphLib/src/stm8s_tim1.c: 526: TI1_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSelection,
      0003AB 7B 0B            [ 1]  873 	ld	a, (0x0b, sp)
      0003AD 88               [ 1]  874 	push	a
      0003AE 7B 0A            [ 1]  875 	ld	a, (0x0a, sp)
      0003B0 88               [ 1]  876 	push	a
      0003B1 7B 0A            [ 1]  877 	ld	a, (0x0a, sp)
      0003B3 88               [ 1]  878 	push	a
      0003B4 CDr0ErB5         [ 4]  879 	call	_TI1_Config
      0003B7 5B 03            [ 2]  880 	addw	sp, #3
                           0003B9   881 	Sstm8s_tim1$TIM1_PWMIConfig$155 ==.
                                    882 ;	StdPeriphLib/src/stm8s_tim1.c: 530: TIM1_SetIC1Prescaler(TIM1_ICPrescaler);
      0003B9 7B 0A            [ 1]  883 	ld	a, (0x0a, sp)
      0003BB 88               [ 1]  884 	push	a
      0003BC CDr0Cr71         [ 4]  885 	call	_TIM1_SetIC1Prescaler
      0003BF 84               [ 1]  886 	pop	a
                           0003C0   887 	Sstm8s_tim1$TIM1_PWMIConfig$156 ==.
                                    888 ;	StdPeriphLib/src/stm8s_tim1.c: 533: TI2_Config(icpolarity, icselection, TIM1_ICFilter);
      0003C0 7B 0B            [ 1]  889 	ld	a, (0x0b, sp)
      0003C2 88               [ 1]  890 	push	a
      0003C3 7B 02            [ 1]  891 	ld	a, (0x02, sp)
      0003C5 88               [ 1]  892 	push	a
      0003C6 7B 04            [ 1]  893 	ld	a, (0x04, sp)
      0003C8 88               [ 1]  894 	push	a
      0003C9 CDr0ErFB         [ 4]  895 	call	_TI2_Config
      0003CC 5B 03            [ 2]  896 	addw	sp, #3
                           0003CE   897 	Sstm8s_tim1$TIM1_PWMIConfig$157 ==.
                                    898 ;	StdPeriphLib/src/stm8s_tim1.c: 536: TIM1_SetIC2Prescaler(TIM1_ICPrescaler);
      0003CE 7B 0A            [ 1]  899 	ld	a, (0x0a, sp)
      0003D0 88               [ 1]  900 	push	a
      0003D1 CDr0Cr90         [ 4]  901 	call	_TIM1_SetIC2Prescaler
      0003D4 84               [ 1]  902 	pop	a
      0003D5 20 2A            [ 2]  903 	jra	00110$
      0003D7                        904 00108$:
                           0003D7   905 	Sstm8s_tim1$TIM1_PWMIConfig$158 ==.
                                    906 ;	StdPeriphLib/src/stm8s_tim1.c: 541: TI2_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSelection,
      0003D7 7B 0B            [ 1]  907 	ld	a, (0x0b, sp)
      0003D9 88               [ 1]  908 	push	a
      0003DA 7B 0A            [ 1]  909 	ld	a, (0x0a, sp)
      0003DC 88               [ 1]  910 	push	a
      0003DD 7B 0A            [ 1]  911 	ld	a, (0x0a, sp)
      0003DF 88               [ 1]  912 	push	a
      0003E0 CDr0ErFB         [ 4]  913 	call	_TI2_Config
      0003E3 5B 03            [ 2]  914 	addw	sp, #3
                           0003E5   915 	Sstm8s_tim1$TIM1_PWMIConfig$159 ==.
                                    916 ;	StdPeriphLib/src/stm8s_tim1.c: 545: TIM1_SetIC2Prescaler(TIM1_ICPrescaler);
      0003E5 7B 0A            [ 1]  917 	ld	a, (0x0a, sp)
      0003E7 88               [ 1]  918 	push	a
      0003E8 CDr0Cr90         [ 4]  919 	call	_TIM1_SetIC2Prescaler
      0003EB 84               [ 1]  920 	pop	a
                           0003EC   921 	Sstm8s_tim1$TIM1_PWMIConfig$160 ==.
                                    922 ;	StdPeriphLib/src/stm8s_tim1.c: 548: TI1_Config(icpolarity, icselection, TIM1_ICFilter);
      0003EC 7B 0B            [ 1]  923 	ld	a, (0x0b, sp)
      0003EE 88               [ 1]  924 	push	a
      0003EF 7B 02            [ 1]  925 	ld	a, (0x02, sp)
      0003F1 88               [ 1]  926 	push	a
      0003F2 7B 04            [ 1]  927 	ld	a, (0x04, sp)
      0003F4 88               [ 1]  928 	push	a
      0003F5 CDr0ErB5         [ 4]  929 	call	_TI1_Config
      0003F8 5B 03            [ 2]  930 	addw	sp, #3
                           0003FA   931 	Sstm8s_tim1$TIM1_PWMIConfig$161 ==.
                                    932 ;	StdPeriphLib/src/stm8s_tim1.c: 551: TIM1_SetIC1Prescaler(TIM1_ICPrescaler);
      0003FA 7B 0A            [ 1]  933 	ld	a, (0x0a, sp)
      0003FC 88               [ 1]  934 	push	a
      0003FD CDr0Cr71         [ 4]  935 	call	_TIM1_SetIC1Prescaler
      000400 84               [ 1]  936 	pop	a
      000401                        937 00110$:
                           000401   938 	Sstm8s_tim1$TIM1_PWMIConfig$162 ==.
                                    939 ;	StdPeriphLib/src/stm8s_tim1.c: 553: }
      000401 5B 02            [ 2]  940 	addw	sp, #2
                           000403   941 	Sstm8s_tim1$TIM1_PWMIConfig$163 ==.
                           000403   942 	XG$TIM1_PWMIConfig$0$0 ==.
      000403 32u00u00         [ 1]  943 	pop	_fp_
      000406 32u00u01         [ 1]  944 	pop	_fp_+1
      000409 81               [ 4]  945 	ret
                           00040A   946 	Sstm8s_tim1$TIM1_PWMIConfig$164 ==.
                           00040A   947 	Sstm8s_tim1$TIM1_Cmd$165 ==.
                                    948 ;	StdPeriphLib/src/stm8s_tim1.c: 561: void TIM1_Cmd(FunctionalState NewState)
                                    949 ;	-----------------------------------------
                                    950 ;	 function TIM1_Cmd
                                    951 ;	-----------------------------------------
      00040A                        952 _TIM1_Cmd:
      00040A 3Bu00u01         [ 1]  953 	push	_fp_+1
      00040D 3Bu00u00         [ 1]  954 	push	_fp_
      000410 90 96            [ 1]  955 	ldw	y, sp
      000412 90 CFu00u00      [ 2]  956 	ldw	_fp_, y
                           000416   957 	Sstm8s_tim1$TIM1_Cmd$166 ==.
                           000416   958 	Sstm8s_tim1$TIM1_Cmd$167 ==.
                                    959 ;	StdPeriphLib/src/stm8s_tim1.c: 567: if (NewState != DISABLE)
      000416 0D 05            [ 1]  960 	tnz	(0x05, sp)
      000418 27 06            [ 1]  961 	jreq	00102$
                           00041A   962 	Sstm8s_tim1$TIM1_Cmd$168 ==.
                                    963 ;	StdPeriphLib/src/stm8s_tim1.c: 569: TIM1->CR1 |= TIM1_CR1_CEN;
      00041A 72 10 52 50      [ 1]  964 	bset	0x5250, #0
      00041E 20 04            [ 2]  965 	jra	00104$
      000420                        966 00102$:
                           000420   967 	Sstm8s_tim1$TIM1_Cmd$169 ==.
                                    968 ;	StdPeriphLib/src/stm8s_tim1.c: 573: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_CEN);
      000420 72 11 52 50      [ 1]  969 	bres	0x5250, #0
      000424                        970 00104$:
                           000424   971 	Sstm8s_tim1$TIM1_Cmd$170 ==.
                                    972 ;	StdPeriphLib/src/stm8s_tim1.c: 575: }
                           000424   973 	Sstm8s_tim1$TIM1_Cmd$171 ==.
                           000424   974 	XG$TIM1_Cmd$0$0 ==.
      000424 32u00u00         [ 1]  975 	pop	_fp_
      000427 32u00u01         [ 1]  976 	pop	_fp_+1
      00042A 81               [ 4]  977 	ret
                           00042B   978 	Sstm8s_tim1$TIM1_Cmd$172 ==.
                           00042B   979 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$173 ==.
                                    980 ;	StdPeriphLib/src/stm8s_tim1.c: 583: void TIM1_CtrlPWMOutputs(FunctionalState NewState)
                                    981 ;	-----------------------------------------
                                    982 ;	 function TIM1_CtrlPWMOutputs
                                    983 ;	-----------------------------------------
      00042B                        984 _TIM1_CtrlPWMOutputs:
      00042B 3Bu00u01         [ 1]  985 	push	_fp_+1
      00042E 3Bu00u00         [ 1]  986 	push	_fp_
      000431 90 96            [ 1]  987 	ldw	y, sp
      000433 90 CFu00u00      [ 2]  988 	ldw	_fp_, y
                           000437   989 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$174 ==.
                           000437   990 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$175 ==.
                                    991 ;	StdPeriphLib/src/stm8s_tim1.c: 590: if (NewState != DISABLE)
      000437 0D 05            [ 1]  992 	tnz	(0x05, sp)
      000439 27 06            [ 1]  993 	jreq	00102$
                           00043B   994 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$176 ==.
                                    995 ;	StdPeriphLib/src/stm8s_tim1.c: 592: TIM1->BKR |= TIM1_BKR_MOE;
      00043B 72 1E 52 6D      [ 1]  996 	bset	0x526d, #7
      00043F 20 04            [ 2]  997 	jra	00104$
      000441                        998 00102$:
                           000441   999 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$177 ==.
                                   1000 ;	StdPeriphLib/src/stm8s_tim1.c: 596: TIM1->BKR &= (uint8_t)(~TIM1_BKR_MOE);
      000441 72 1F 52 6D      [ 1] 1001 	bres	0x526d, #7
      000445                       1002 00104$:
                           000445  1003 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$178 ==.
                                   1004 ;	StdPeriphLib/src/stm8s_tim1.c: 598: }
                           000445  1005 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$179 ==.
                           000445  1006 	XG$TIM1_CtrlPWMOutputs$0$0 ==.
      000445 32u00u00         [ 1] 1007 	pop	_fp_
      000448 32u00u01         [ 1] 1008 	pop	_fp_+1
      00044B 81               [ 4] 1009 	ret
                           00044C  1010 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$180 ==.
                           00044C  1011 	Sstm8s_tim1$TIM1_ITConfig$181 ==.
                                   1012 ;	StdPeriphLib/src/stm8s_tim1.c: 617: void TIM1_ITConfig(TIM1_IT_TypeDef  TIM1_IT, FunctionalState NewState)
                                   1013 ;	-----------------------------------------
                                   1014 ;	 function TIM1_ITConfig
                                   1015 ;	-----------------------------------------
      00044C                       1016 _TIM1_ITConfig:
      00044C 3Bu00u01         [ 1] 1017 	push	_fp_+1
      00044F 3Bu00u00         [ 1] 1018 	push	_fp_
      000452 90 96            [ 1] 1019 	ldw	y, sp
      000454 90 CFu00u00      [ 2] 1020 	ldw	_fp_, y
                           000458  1021 	Sstm8s_tim1$TIM1_ITConfig$182 ==.
      000458 88               [ 1] 1022 	push	a
                           000459  1023 	Sstm8s_tim1$TIM1_ITConfig$183 ==.
                                   1024 ;	StdPeriphLib/src/stm8s_tim1.c: 623: if (NewState != DISABLE)
      000459 0D 07            [ 1] 1025 	tnz	(0x07, sp)
      00045B 27 0C            [ 1] 1026 	jreq	00102$
                           00045D  1027 	Sstm8s_tim1$TIM1_ITConfig$184 ==.
                                   1028 ;	StdPeriphLib/src/stm8s_tim1.c: 626: TIM1->IER |= (uint8_t)TIM1_IT;
      00045D AE 52 54         [ 2] 1029 	ldw	x, #0x5254
      000460 F6               [ 1] 1030 	ld	a, (x)
      000461 1A 06            [ 1] 1031 	or	a, (0x06, sp)
      000463 AE 52 54         [ 2] 1032 	ldw	x, #0x5254
      000466 F7               [ 1] 1033 	ld	(x), a
      000467 20 0F            [ 2] 1034 	jra	00104$
      000469                       1035 00102$:
                           000469  1036 	Sstm8s_tim1$TIM1_ITConfig$185 ==.
                                   1037 ;	StdPeriphLib/src/stm8s_tim1.c: 631: TIM1->IER &= (uint8_t)(~(uint8_t)TIM1_IT);
      000469 AE 52 54         [ 2] 1038 	ldw	x, #0x5254
      00046C F6               [ 1] 1039 	ld	a, (x)
      00046D 6B 01            [ 1] 1040 	ld	(0x01, sp), a
      00046F 7B 06            [ 1] 1041 	ld	a, (0x06, sp)
      000471 43               [ 1] 1042 	cpl	a
      000472 14 01            [ 1] 1043 	and	a, (0x01, sp)
      000474 AE 52 54         [ 2] 1044 	ldw	x, #0x5254
      000477 F7               [ 1] 1045 	ld	(x), a
      000478                       1046 00104$:
                           000478  1047 	Sstm8s_tim1$TIM1_ITConfig$186 ==.
                                   1048 ;	StdPeriphLib/src/stm8s_tim1.c: 633: }
      000478 84               [ 1] 1049 	pop	a
                           000479  1050 	Sstm8s_tim1$TIM1_ITConfig$187 ==.
                           000479  1051 	XG$TIM1_ITConfig$0$0 ==.
      000479 32u00u00         [ 1] 1052 	pop	_fp_
      00047C 32u00u01         [ 1] 1053 	pop	_fp_+1
      00047F 81               [ 4] 1054 	ret
                           000480  1055 	Sstm8s_tim1$TIM1_ITConfig$188 ==.
                           000480  1056 	Sstm8s_tim1$TIM1_InternalClockConfig$189 ==.
                                   1057 ;	StdPeriphLib/src/stm8s_tim1.c: 640: void TIM1_InternalClockConfig(void)
                                   1058 ;	-----------------------------------------
                                   1059 ;	 function TIM1_InternalClockConfig
                                   1060 ;	-----------------------------------------
      000480                       1061 _TIM1_InternalClockConfig:
      000480 3Bu00u01         [ 1] 1062 	push	_fp_+1
      000483 3Bu00u00         [ 1] 1063 	push	_fp_
      000486 90 96            [ 1] 1064 	ldw	y, sp
      000488 90 CFu00u00      [ 2] 1065 	ldw	_fp_, y
                           00048C  1066 	Sstm8s_tim1$TIM1_InternalClockConfig$190 ==.
                           00048C  1067 	Sstm8s_tim1$TIM1_InternalClockConfig$191 ==.
                                   1068 ;	StdPeriphLib/src/stm8s_tim1.c: 643: TIM1->SMCR &= (uint8_t)(~TIM1_SMCR_SMS);
      00048C AE 52 52         [ 2] 1069 	ldw	x, #0x5252
      00048F F6               [ 1] 1070 	ld	a, (x)
      000490 A4 F8            [ 1] 1071 	and	a, #0xf8
      000492 F7               [ 1] 1072 	ld	(x), a
                           000493  1073 	Sstm8s_tim1$TIM1_InternalClockConfig$192 ==.
                                   1074 ;	StdPeriphLib/src/stm8s_tim1.c: 644: }
                           000493  1075 	Sstm8s_tim1$TIM1_InternalClockConfig$193 ==.
                           000493  1076 	XG$TIM1_InternalClockConfig$0$0 ==.
      000493 32u00u00         [ 1] 1077 	pop	_fp_
      000496 32u00u01         [ 1] 1078 	pop	_fp_+1
      000499 81               [ 4] 1079 	ret
                           00049A  1080 	Sstm8s_tim1$TIM1_InternalClockConfig$194 ==.
                           00049A  1081 	Sstm8s_tim1$TIM1_ETRClockMode1Config$195 ==.
                                   1082 ;	StdPeriphLib/src/stm8s_tim1.c: 662: void TIM1_ETRClockMode1Config(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler,
                                   1083 ;	-----------------------------------------
                                   1084 ;	 function TIM1_ETRClockMode1Config
                                   1085 ;	-----------------------------------------
      00049A                       1086 _TIM1_ETRClockMode1Config:
      00049A 3Bu00u01         [ 1] 1087 	push	_fp_+1
      00049D 3Bu00u00         [ 1] 1088 	push	_fp_
      0004A0 90 96            [ 1] 1089 	ldw	y, sp
      0004A2 90 CFu00u00      [ 2] 1090 	ldw	_fp_, y
                           0004A6  1091 	Sstm8s_tim1$TIM1_ETRClockMode1Config$196 ==.
                           0004A6  1092 	Sstm8s_tim1$TIM1_ETRClockMode1Config$197 ==.
                                   1093 ;	StdPeriphLib/src/stm8s_tim1.c: 671: TIM1_ETRConfig(TIM1_ExtTRGPrescaler, TIM1_ExtTRGPolarity, ExtTRGFilter);
      0004A6 7B 07            [ 1] 1094 	ld	a, (0x07, sp)
      0004A8 88               [ 1] 1095 	push	a
      0004A9 7B 07            [ 1] 1096 	ld	a, (0x07, sp)
      0004AB 88               [ 1] 1097 	push	a
      0004AC 7B 07            [ 1] 1098 	ld	a, (0x07, sp)
      0004AE 88               [ 1] 1099 	push	a
      0004AF CDr04rEF         [ 4] 1100 	call	_TIM1_ETRConfig
      0004B2 5B 03            [ 2] 1101 	addw	sp, #3
                           0004B4  1102 	Sstm8s_tim1$TIM1_ETRClockMode1Config$198 ==.
                                   1103 ;	StdPeriphLib/src/stm8s_tim1.c: 674: TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(~(uint8_t)(TIM1_SMCR_SMS | TIM1_SMCR_TS )))
      0004B4 AE 52 52         [ 2] 1104 	ldw	x, #0x5252
      0004B7 F6               [ 1] 1105 	ld	a, (x)
      0004B8 A4 88            [ 1] 1106 	and	a, #0x88
      0004BA AA 77            [ 1] 1107 	or	a, #0x77
      0004BC AE 52 52         [ 2] 1108 	ldw	x, #0x5252
      0004BF F7               [ 1] 1109 	ld	(x), a
                           0004C0  1110 	Sstm8s_tim1$TIM1_ETRClockMode1Config$199 ==.
                                   1111 ;	StdPeriphLib/src/stm8s_tim1.c: 676: }
                           0004C0  1112 	Sstm8s_tim1$TIM1_ETRClockMode1Config$200 ==.
                           0004C0  1113 	XG$TIM1_ETRClockMode1Config$0$0 ==.
      0004C0 32u00u00         [ 1] 1114 	pop	_fp_
      0004C3 32u00u01         [ 1] 1115 	pop	_fp_+1
      0004C6 81               [ 4] 1116 	ret
                           0004C7  1117 	Sstm8s_tim1$TIM1_ETRClockMode1Config$201 ==.
                           0004C7  1118 	Sstm8s_tim1$TIM1_ETRClockMode2Config$202 ==.
                                   1119 ;	StdPeriphLib/src/stm8s_tim1.c: 694: void TIM1_ETRClockMode2Config(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler,
                                   1120 ;	-----------------------------------------
                                   1121 ;	 function TIM1_ETRClockMode2Config
                                   1122 ;	-----------------------------------------
      0004C7                       1123 _TIM1_ETRClockMode2Config:
      0004C7 3Bu00u01         [ 1] 1124 	push	_fp_+1
      0004CA 3Bu00u00         [ 1] 1125 	push	_fp_
      0004CD 90 96            [ 1] 1126 	ldw	y, sp
      0004CF 90 CFu00u00      [ 2] 1127 	ldw	_fp_, y
                           0004D3  1128 	Sstm8s_tim1$TIM1_ETRClockMode2Config$203 ==.
                           0004D3  1129 	Sstm8s_tim1$TIM1_ETRClockMode2Config$204 ==.
                                   1130 ;	StdPeriphLib/src/stm8s_tim1.c: 703: TIM1_ETRConfig(TIM1_ExtTRGPrescaler, TIM1_ExtTRGPolarity, ExtTRGFilter);
      0004D3 7B 07            [ 1] 1131 	ld	a, (0x07, sp)
      0004D5 88               [ 1] 1132 	push	a
      0004D6 7B 07            [ 1] 1133 	ld	a, (0x07, sp)
      0004D8 88               [ 1] 1134 	push	a
      0004D9 7B 07            [ 1] 1135 	ld	a, (0x07, sp)
      0004DB 88               [ 1] 1136 	push	a
      0004DC CDr04rEF         [ 4] 1137 	call	_TIM1_ETRConfig
      0004DF 5B 03            [ 2] 1138 	addw	sp, #3
                           0004E1  1139 	Sstm8s_tim1$TIM1_ETRClockMode2Config$205 ==.
                                   1140 ;	StdPeriphLib/src/stm8s_tim1.c: 706: TIM1->ETR |= TIM1_ETR_ECE;
      0004E1 AE 52 53         [ 2] 1141 	ldw	x, #0x5253
      0004E4 F6               [ 1] 1142 	ld	a, (x)
      0004E5 AA 40            [ 1] 1143 	or	a, #0x40
      0004E7 F7               [ 1] 1144 	ld	(x), a
                           0004E8  1145 	Sstm8s_tim1$TIM1_ETRClockMode2Config$206 ==.
                                   1146 ;	StdPeriphLib/src/stm8s_tim1.c: 707: }
                           0004E8  1147 	Sstm8s_tim1$TIM1_ETRClockMode2Config$207 ==.
                           0004E8  1148 	XG$TIM1_ETRClockMode2Config$0$0 ==.
      0004E8 32u00u00         [ 1] 1149 	pop	_fp_
      0004EB 32u00u01         [ 1] 1150 	pop	_fp_+1
      0004EE 81               [ 4] 1151 	ret
                           0004EF  1152 	Sstm8s_tim1$TIM1_ETRClockMode2Config$208 ==.
                           0004EF  1153 	Sstm8s_tim1$TIM1_ETRConfig$209 ==.
                                   1154 ;	StdPeriphLib/src/stm8s_tim1.c: 725: void TIM1_ETRConfig(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler,
                                   1155 ;	-----------------------------------------
                                   1156 ;	 function TIM1_ETRConfig
                                   1157 ;	-----------------------------------------
      0004EF                       1158 _TIM1_ETRConfig:
      0004EF 3Bu00u01         [ 1] 1159 	push	_fp_+1
      0004F2 3Bu00u00         [ 1] 1160 	push	_fp_
      0004F5 90 96            [ 1] 1161 	ldw	y, sp
      0004F7 90 CFu00u00      [ 2] 1162 	ldw	_fp_, y
                           0004FB  1163 	Sstm8s_tim1$TIM1_ETRConfig$210 ==.
      0004FB 88               [ 1] 1164 	push	a
                           0004FC  1165 	Sstm8s_tim1$TIM1_ETRConfig$211 ==.
                                   1166 ;	StdPeriphLib/src/stm8s_tim1.c: 732: TIM1->ETR |= (uint8_t)((uint8_t)(TIM1_ExtTRGPrescaler | (uint8_t)TIM1_ExtTRGPolarity )|
      0004FC AE 52 53         [ 2] 1167 	ldw	x, #0x5253
      0004FF F6               [ 1] 1168 	ld	a, (x)
      000500 6B 01            [ 1] 1169 	ld	(0x01, sp), a
      000502 7B 06            [ 1] 1170 	ld	a, (0x06, sp)
      000504 1A 07            [ 1] 1171 	or	a, (0x07, sp)
                           000506  1172 	Sstm8s_tim1$TIM1_ETRConfig$212 ==.
                                   1173 ;	StdPeriphLib/src/stm8s_tim1.c: 733: (uint8_t)ExtTRGFilter );
      000506 1A 08            [ 1] 1174 	or	a, (0x08, sp)
      000508 1A 01            [ 1] 1175 	or	a, (0x01, sp)
      00050A AE 52 53         [ 2] 1176 	ldw	x, #0x5253
      00050D F7               [ 1] 1177 	ld	(x), a
                           00050E  1178 	Sstm8s_tim1$TIM1_ETRConfig$213 ==.
                                   1179 ;	StdPeriphLib/src/stm8s_tim1.c: 734: }
      00050E 84               [ 1] 1180 	pop	a
                           00050F  1181 	Sstm8s_tim1$TIM1_ETRConfig$214 ==.
                           00050F  1182 	XG$TIM1_ETRConfig$0$0 ==.
      00050F 32u00u00         [ 1] 1183 	pop	_fp_
      000512 32u00u01         [ 1] 1184 	pop	_fp_+1
      000515 81               [ 4] 1185 	ret
                           000516  1186 	Sstm8s_tim1$TIM1_ETRConfig$215 ==.
                           000516  1187 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$216 ==.
                                   1188 ;	StdPeriphLib/src/stm8s_tim1.c: 751: void TIM1_TIxExternalClockConfig(TIM1_TIxExternalCLK1Source_TypeDef TIM1_TIxExternalCLKSource,
                                   1189 ;	-----------------------------------------
                                   1190 ;	 function TIM1_TIxExternalClockConfig
                                   1191 ;	-----------------------------------------
      000516                       1192 _TIM1_TIxExternalClockConfig:
      000516 3Bu00u01         [ 1] 1193 	push	_fp_+1
      000519 3Bu00u00         [ 1] 1194 	push	_fp_
      00051C 90 96            [ 1] 1195 	ldw	y, sp
      00051E 90 CFu00u00      [ 2] 1196 	ldw	_fp_, y
                           000522  1197 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$217 ==.
                           000522  1198 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$218 ==.
                                   1199 ;	StdPeriphLib/src/stm8s_tim1.c: 761: if (TIM1_TIxExternalCLKSource == TIM1_TIXEXTERNALCLK1SOURCE_TI2)
      000522 7B 05            [ 1] 1200 	ld	a, (0x05, sp)
      000524 A1 60            [ 1] 1201 	cp	a, #0x60
      000526 26 0F            [ 1] 1202 	jrne	00102$
                           000528  1203 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$219 ==.
                                   1204 ;	StdPeriphLib/src/stm8s_tim1.c: 763: TI2_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSELECTION_DIRECTTI, (uint8_t)ICFilter);
      000528 7B 07            [ 1] 1205 	ld	a, (0x07, sp)
      00052A 88               [ 1] 1206 	push	a
      00052B 4B 01            [ 1] 1207 	push	#0x01
      00052D 7B 08            [ 1] 1208 	ld	a, (0x08, sp)
      00052F 88               [ 1] 1209 	push	a
      000530 CDr0ErFB         [ 4] 1210 	call	_TI2_Config
      000533 5B 03            [ 2] 1211 	addw	sp, #3
      000535 20 0D            [ 2] 1212 	jra	00103$
      000537                       1213 00102$:
                           000537  1214 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$220 ==.
                                   1215 ;	StdPeriphLib/src/stm8s_tim1.c: 767: TI1_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSELECTION_DIRECTTI, (uint8_t)ICFilter);
      000537 7B 07            [ 1] 1216 	ld	a, (0x07, sp)
      000539 88               [ 1] 1217 	push	a
      00053A 4B 01            [ 1] 1218 	push	#0x01
      00053C 7B 08            [ 1] 1219 	ld	a, (0x08, sp)
      00053E 88               [ 1] 1220 	push	a
      00053F CDr0ErB5         [ 4] 1221 	call	_TI1_Config
      000542 5B 03            [ 2] 1222 	addw	sp, #3
      000544                       1223 00103$:
                           000544  1224 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$221 ==.
                                   1225 ;	StdPeriphLib/src/stm8s_tim1.c: 771: TIM1_SelectInputTrigger((TIM1_TS_TypeDef)TIM1_TIxExternalCLKSource);
      000544 7B 05            [ 1] 1226 	ld	a, (0x05, sp)
      000546 88               [ 1] 1227 	push	a
      000547 CDr05r59         [ 4] 1228 	call	_TIM1_SelectInputTrigger
      00054A 84               [ 1] 1229 	pop	a
                           00054B  1230 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$222 ==.
                                   1231 ;	StdPeriphLib/src/stm8s_tim1.c: 774: TIM1->SMCR |= (uint8_t)(TIM1_SLAVEMODE_EXTERNAL1);
      00054B AE 52 52         [ 2] 1232 	ldw	x, #0x5252
      00054E F6               [ 1] 1233 	ld	a, (x)
      00054F AA 07            [ 1] 1234 	or	a, #0x07
      000551 F7               [ 1] 1235 	ld	(x), a
                           000552  1236 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$223 ==.
                                   1237 ;	StdPeriphLib/src/stm8s_tim1.c: 775: }
                           000552  1238 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$224 ==.
                           000552  1239 	XG$TIM1_TIxExternalClockConfig$0$0 ==.
      000552 32u00u00         [ 1] 1240 	pop	_fp_
      000555 32u00u01         [ 1] 1241 	pop	_fp_+1
      000558 81               [ 4] 1242 	ret
                           000559  1243 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$225 ==.
                           000559  1244 	Sstm8s_tim1$TIM1_SelectInputTrigger$226 ==.
                                   1245 ;	StdPeriphLib/src/stm8s_tim1.c: 787: void TIM1_SelectInputTrigger(TIM1_TS_TypeDef TIM1_InputTriggerSource)
                                   1246 ;	-----------------------------------------
                                   1247 ;	 function TIM1_SelectInputTrigger
                                   1248 ;	-----------------------------------------
      000559                       1249 _TIM1_SelectInputTrigger:
      000559 3Bu00u01         [ 1] 1250 	push	_fp_+1
      00055C 3Bu00u00         [ 1] 1251 	push	_fp_
      00055F 90 96            [ 1] 1252 	ldw	y, sp
      000561 90 CFu00u00      [ 2] 1253 	ldw	_fp_, y
                           000565  1254 	Sstm8s_tim1$TIM1_SelectInputTrigger$227 ==.
                           000565  1255 	Sstm8s_tim1$TIM1_SelectInputTrigger$228 ==.
                                   1256 ;	StdPeriphLib/src/stm8s_tim1.c: 793: TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(~TIM1_SMCR_TS)) | (uint8_t)TIM1_InputTriggerSource);
      000565 AE 52 52         [ 2] 1257 	ldw	x, #0x5252
      000568 F6               [ 1] 1258 	ld	a, (x)
      000569 A4 8F            [ 1] 1259 	and	a, #0x8f
      00056B 1A 05            [ 1] 1260 	or	a, (0x05, sp)
      00056D AE 52 52         [ 2] 1261 	ldw	x, #0x5252
      000570 F7               [ 1] 1262 	ld	(x), a
                           000571  1263 	Sstm8s_tim1$TIM1_SelectInputTrigger$229 ==.
                                   1264 ;	StdPeriphLib/src/stm8s_tim1.c: 794: }
                           000571  1265 	Sstm8s_tim1$TIM1_SelectInputTrigger$230 ==.
                           000571  1266 	XG$TIM1_SelectInputTrigger$0$0 ==.
      000571 32u00u00         [ 1] 1267 	pop	_fp_
      000574 32u00u01         [ 1] 1268 	pop	_fp_+1
      000577 81               [ 4] 1269 	ret
                           000578  1270 	Sstm8s_tim1$TIM1_SelectInputTrigger$231 ==.
                           000578  1271 	Sstm8s_tim1$TIM1_UpdateDisableConfig$232 ==.
                                   1272 ;	StdPeriphLib/src/stm8s_tim1.c: 803: void TIM1_UpdateDisableConfig(FunctionalState NewState)
                                   1273 ;	-----------------------------------------
                                   1274 ;	 function TIM1_UpdateDisableConfig
                                   1275 ;	-----------------------------------------
      000578                       1276 _TIM1_UpdateDisableConfig:
      000578 3Bu00u01         [ 1] 1277 	push	_fp_+1
      00057B 3Bu00u00         [ 1] 1278 	push	_fp_
      00057E 90 96            [ 1] 1279 	ldw	y, sp
      000580 90 CFu00u00      [ 2] 1280 	ldw	_fp_, y
                           000584  1281 	Sstm8s_tim1$TIM1_UpdateDisableConfig$233 ==.
                           000584  1282 	Sstm8s_tim1$TIM1_UpdateDisableConfig$234 ==.
                                   1283 ;	StdPeriphLib/src/stm8s_tim1.c: 809: if (NewState != DISABLE)
      000584 0D 05            [ 1] 1284 	tnz	(0x05, sp)
      000586 27 09            [ 1] 1285 	jreq	00102$
                           000588  1286 	Sstm8s_tim1$TIM1_UpdateDisableConfig$235 ==.
                                   1287 ;	StdPeriphLib/src/stm8s_tim1.c: 811: TIM1->CR1 |= TIM1_CR1_UDIS;
      000588 AE 52 50         [ 2] 1288 	ldw	x, #0x5250
      00058B F6               [ 1] 1289 	ld	a, (x)
      00058C AA 02            [ 1] 1290 	or	a, #0x02
      00058E F7               [ 1] 1291 	ld	(x), a
      00058F 20 07            [ 2] 1292 	jra	00104$
      000591                       1293 00102$:
                           000591  1294 	Sstm8s_tim1$TIM1_UpdateDisableConfig$236 ==.
                                   1295 ;	StdPeriphLib/src/stm8s_tim1.c: 815: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_UDIS);
      000591 AE 52 50         [ 2] 1296 	ldw	x, #0x5250
      000594 F6               [ 1] 1297 	ld	a, (x)
      000595 A4 FD            [ 1] 1298 	and	a, #0xfd
      000597 F7               [ 1] 1299 	ld	(x), a
      000598                       1300 00104$:
                           000598  1301 	Sstm8s_tim1$TIM1_UpdateDisableConfig$237 ==.
                                   1302 ;	StdPeriphLib/src/stm8s_tim1.c: 817: }
                           000598  1303 	Sstm8s_tim1$TIM1_UpdateDisableConfig$238 ==.
                           000598  1304 	XG$TIM1_UpdateDisableConfig$0$0 ==.
      000598 32u00u00         [ 1] 1305 	pop	_fp_
      00059B 32u00u01         [ 1] 1306 	pop	_fp_+1
      00059E 81               [ 4] 1307 	ret
                           00059F  1308 	Sstm8s_tim1$TIM1_UpdateDisableConfig$239 ==.
                           00059F  1309 	Sstm8s_tim1$TIM1_UpdateRequestConfig$240 ==.
                                   1310 ;	StdPeriphLib/src/stm8s_tim1.c: 827: void TIM1_UpdateRequestConfig(TIM1_UpdateSource_TypeDef TIM1_UpdateSource)
                                   1311 ;	-----------------------------------------
                                   1312 ;	 function TIM1_UpdateRequestConfig
                                   1313 ;	-----------------------------------------
      00059F                       1314 _TIM1_UpdateRequestConfig:
      00059F 3Bu00u01         [ 1] 1315 	push	_fp_+1
      0005A2 3Bu00u00         [ 1] 1316 	push	_fp_
      0005A5 90 96            [ 1] 1317 	ldw	y, sp
      0005A7 90 CFu00u00      [ 2] 1318 	ldw	_fp_, y
                           0005AB  1319 	Sstm8s_tim1$TIM1_UpdateRequestConfig$241 ==.
                           0005AB  1320 	Sstm8s_tim1$TIM1_UpdateRequestConfig$242 ==.
                                   1321 ;	StdPeriphLib/src/stm8s_tim1.c: 833: if (TIM1_UpdateSource != TIM1_UPDATESOURCE_GLOBAL)
      0005AB 0D 05            [ 1] 1322 	tnz	(0x05, sp)
      0005AD 27 09            [ 1] 1323 	jreq	00102$
                           0005AF  1324 	Sstm8s_tim1$TIM1_UpdateRequestConfig$243 ==.
                                   1325 ;	StdPeriphLib/src/stm8s_tim1.c: 835: TIM1->CR1 |= TIM1_CR1_URS;
      0005AF AE 52 50         [ 2] 1326 	ldw	x, #0x5250
      0005B2 F6               [ 1] 1327 	ld	a, (x)
      0005B3 AA 04            [ 1] 1328 	or	a, #0x04
      0005B5 F7               [ 1] 1329 	ld	(x), a
      0005B6 20 07            [ 2] 1330 	jra	00104$
      0005B8                       1331 00102$:
                           0005B8  1332 	Sstm8s_tim1$TIM1_UpdateRequestConfig$244 ==.
                                   1333 ;	StdPeriphLib/src/stm8s_tim1.c: 839: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_URS);
      0005B8 AE 52 50         [ 2] 1334 	ldw	x, #0x5250
      0005BB F6               [ 1] 1335 	ld	a, (x)
      0005BC A4 FB            [ 1] 1336 	and	a, #0xfb
      0005BE F7               [ 1] 1337 	ld	(x), a
      0005BF                       1338 00104$:
                           0005BF  1339 	Sstm8s_tim1$TIM1_UpdateRequestConfig$245 ==.
                                   1340 ;	StdPeriphLib/src/stm8s_tim1.c: 841: }
                           0005BF  1341 	Sstm8s_tim1$TIM1_UpdateRequestConfig$246 ==.
                           0005BF  1342 	XG$TIM1_UpdateRequestConfig$0$0 ==.
      0005BF 32u00u00         [ 1] 1343 	pop	_fp_
      0005C2 32u00u01         [ 1] 1344 	pop	_fp_+1
      0005C5 81               [ 4] 1345 	ret
                           0005C6  1346 	Sstm8s_tim1$TIM1_UpdateRequestConfig$247 ==.
                           0005C6  1347 	Sstm8s_tim1$TIM1_SelectHallSensor$248 ==.
                                   1348 ;	StdPeriphLib/src/stm8s_tim1.c: 849: void TIM1_SelectHallSensor(FunctionalState NewState)
                                   1349 ;	-----------------------------------------
                                   1350 ;	 function TIM1_SelectHallSensor
                                   1351 ;	-----------------------------------------
      0005C6                       1352 _TIM1_SelectHallSensor:
      0005C6 3Bu00u01         [ 1] 1353 	push	_fp_+1
      0005C9 3Bu00u00         [ 1] 1354 	push	_fp_
      0005CC 90 96            [ 1] 1355 	ldw	y, sp
      0005CE 90 CFu00u00      [ 2] 1356 	ldw	_fp_, y
                           0005D2  1357 	Sstm8s_tim1$TIM1_SelectHallSensor$249 ==.
                           0005D2  1358 	Sstm8s_tim1$TIM1_SelectHallSensor$250 ==.
                                   1359 ;	StdPeriphLib/src/stm8s_tim1.c: 855: if (NewState != DISABLE)
      0005D2 0D 05            [ 1] 1360 	tnz	(0x05, sp)
      0005D4 27 06            [ 1] 1361 	jreq	00102$
                           0005D6  1362 	Sstm8s_tim1$TIM1_SelectHallSensor$251 ==.
                                   1363 ;	StdPeriphLib/src/stm8s_tim1.c: 857: TIM1->CR2 |= TIM1_CR2_TI1S;
      0005D6 72 1E 52 51      [ 1] 1364 	bset	0x5251, #7
      0005DA 20 04            [ 2] 1365 	jra	00104$
      0005DC                       1366 00102$:
                           0005DC  1367 	Sstm8s_tim1$TIM1_SelectHallSensor$252 ==.
                                   1368 ;	StdPeriphLib/src/stm8s_tim1.c: 861: TIM1->CR2 &= (uint8_t)(~TIM1_CR2_TI1S);
      0005DC 72 1F 52 51      [ 1] 1369 	bres	0x5251, #7
      0005E0                       1370 00104$:
                           0005E0  1371 	Sstm8s_tim1$TIM1_SelectHallSensor$253 ==.
                                   1372 ;	StdPeriphLib/src/stm8s_tim1.c: 863: }
                           0005E0  1373 	Sstm8s_tim1$TIM1_SelectHallSensor$254 ==.
                           0005E0  1374 	XG$TIM1_SelectHallSensor$0$0 ==.
      0005E0 32u00u00         [ 1] 1375 	pop	_fp_
      0005E3 32u00u01         [ 1] 1376 	pop	_fp_+1
      0005E6 81               [ 4] 1377 	ret
                           0005E7  1378 	Sstm8s_tim1$TIM1_SelectHallSensor$255 ==.
                           0005E7  1379 	Sstm8s_tim1$TIM1_SelectOnePulseMode$256 ==.
                                   1380 ;	StdPeriphLib/src/stm8s_tim1.c: 873: void TIM1_SelectOnePulseMode(TIM1_OPMode_TypeDef TIM1_OPMode)
                                   1381 ;	-----------------------------------------
                                   1382 ;	 function TIM1_SelectOnePulseMode
                                   1383 ;	-----------------------------------------
      0005E7                       1384 _TIM1_SelectOnePulseMode:
      0005E7 3Bu00u01         [ 1] 1385 	push	_fp_+1
      0005EA 3Bu00u00         [ 1] 1386 	push	_fp_
      0005ED 90 96            [ 1] 1387 	ldw	y, sp
      0005EF 90 CFu00u00      [ 2] 1388 	ldw	_fp_, y
                           0005F3  1389 	Sstm8s_tim1$TIM1_SelectOnePulseMode$257 ==.
                           0005F3  1390 	Sstm8s_tim1$TIM1_SelectOnePulseMode$258 ==.
                                   1391 ;	StdPeriphLib/src/stm8s_tim1.c: 879: if (TIM1_OPMode != TIM1_OPMODE_REPETITIVE)
      0005F3 0D 05            [ 1] 1392 	tnz	(0x05, sp)
      0005F5 27 09            [ 1] 1393 	jreq	00102$
                           0005F7  1394 	Sstm8s_tim1$TIM1_SelectOnePulseMode$259 ==.
                                   1395 ;	StdPeriphLib/src/stm8s_tim1.c: 881: TIM1->CR1 |= TIM1_CR1_OPM;
      0005F7 AE 52 50         [ 2] 1396 	ldw	x, #0x5250
      0005FA F6               [ 1] 1397 	ld	a, (x)
      0005FB AA 08            [ 1] 1398 	or	a, #0x08
      0005FD F7               [ 1] 1399 	ld	(x), a
      0005FE 20 07            [ 2] 1400 	jra	00104$
      000600                       1401 00102$:
                           000600  1402 	Sstm8s_tim1$TIM1_SelectOnePulseMode$260 ==.
                                   1403 ;	StdPeriphLib/src/stm8s_tim1.c: 885: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_OPM);
      000600 AE 52 50         [ 2] 1404 	ldw	x, #0x5250
      000603 F6               [ 1] 1405 	ld	a, (x)
      000604 A4 F7            [ 1] 1406 	and	a, #0xf7
      000606 F7               [ 1] 1407 	ld	(x), a
      000607                       1408 00104$:
                           000607  1409 	Sstm8s_tim1$TIM1_SelectOnePulseMode$261 ==.
                                   1410 ;	StdPeriphLib/src/stm8s_tim1.c: 888: }
                           000607  1411 	Sstm8s_tim1$TIM1_SelectOnePulseMode$262 ==.
                           000607  1412 	XG$TIM1_SelectOnePulseMode$0$0 ==.
      000607 32u00u00         [ 1] 1413 	pop	_fp_
      00060A 32u00u01         [ 1] 1414 	pop	_fp_+1
      00060D 81               [ 4] 1415 	ret
                           00060E  1416 	Sstm8s_tim1$TIM1_SelectOnePulseMode$263 ==.
                           00060E  1417 	Sstm8s_tim1$TIM1_SelectOutputTrigger$264 ==.
                                   1418 ;	StdPeriphLib/src/stm8s_tim1.c: 903: void TIM1_SelectOutputTrigger(TIM1_TRGOSource_TypeDef TIM1_TRGOSource)
                                   1419 ;	-----------------------------------------
                                   1420 ;	 function TIM1_SelectOutputTrigger
                                   1421 ;	-----------------------------------------
      00060E                       1422 _TIM1_SelectOutputTrigger:
      00060E 3Bu00u01         [ 1] 1423 	push	_fp_+1
      000611 3Bu00u00         [ 1] 1424 	push	_fp_
      000614 90 96            [ 1] 1425 	ldw	y, sp
      000616 90 CFu00u00      [ 2] 1426 	ldw	_fp_, y
                           00061A  1427 	Sstm8s_tim1$TIM1_SelectOutputTrigger$265 ==.
                           00061A  1428 	Sstm8s_tim1$TIM1_SelectOutputTrigger$266 ==.
                                   1429 ;	StdPeriphLib/src/stm8s_tim1.c: 909: TIM1->CR2 = (uint8_t)((uint8_t)(TIM1->CR2 & (uint8_t)(~TIM1_CR2_MMS)) | 
      00061A AE 52 51         [ 2] 1430 	ldw	x, #0x5251
      00061D F6               [ 1] 1431 	ld	a, (x)
      00061E A4 8F            [ 1] 1432 	and	a, #0x8f
                           000620  1433 	Sstm8s_tim1$TIM1_SelectOutputTrigger$267 ==.
                                   1434 ;	StdPeriphLib/src/stm8s_tim1.c: 910: (uint8_t) TIM1_TRGOSource);
      000620 1A 05            [ 1] 1435 	or	a, (0x05, sp)
      000622 AE 52 51         [ 2] 1436 	ldw	x, #0x5251
      000625 F7               [ 1] 1437 	ld	(x), a
                           000626  1438 	Sstm8s_tim1$TIM1_SelectOutputTrigger$268 ==.
                                   1439 ;	StdPeriphLib/src/stm8s_tim1.c: 911: }
                           000626  1440 	Sstm8s_tim1$TIM1_SelectOutputTrigger$269 ==.
                           000626  1441 	XG$TIM1_SelectOutputTrigger$0$0 ==.
      000626 32u00u00         [ 1] 1442 	pop	_fp_
      000629 32u00u01         [ 1] 1443 	pop	_fp_+1
      00062C 81               [ 4] 1444 	ret
                           00062D  1445 	Sstm8s_tim1$TIM1_SelectOutputTrigger$270 ==.
                           00062D  1446 	Sstm8s_tim1$TIM1_SelectSlaveMode$271 ==.
                                   1447 ;	StdPeriphLib/src/stm8s_tim1.c: 923: void TIM1_SelectSlaveMode(TIM1_SlaveMode_TypeDef TIM1_SlaveMode)
                                   1448 ;	-----------------------------------------
                                   1449 ;	 function TIM1_SelectSlaveMode
                                   1450 ;	-----------------------------------------
      00062D                       1451 _TIM1_SelectSlaveMode:
      00062D 3Bu00u01         [ 1] 1452 	push	_fp_+1
      000630 3Bu00u00         [ 1] 1453 	push	_fp_
      000633 90 96            [ 1] 1454 	ldw	y, sp
      000635 90 CFu00u00      [ 2] 1455 	ldw	_fp_, y
                           000639  1456 	Sstm8s_tim1$TIM1_SelectSlaveMode$272 ==.
                           000639  1457 	Sstm8s_tim1$TIM1_SelectSlaveMode$273 ==.
                                   1458 ;	StdPeriphLib/src/stm8s_tim1.c: 929: TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(~TIM1_SMCR_SMS)) |
      000639 AE 52 52         [ 2] 1459 	ldw	x, #0x5252
      00063C F6               [ 1] 1460 	ld	a, (x)
      00063D A4 F8            [ 1] 1461 	and	a, #0xf8
                           00063F  1462 	Sstm8s_tim1$TIM1_SelectSlaveMode$274 ==.
                                   1463 ;	StdPeriphLib/src/stm8s_tim1.c: 930: (uint8_t)TIM1_SlaveMode);
      00063F 1A 05            [ 1] 1464 	or	a, (0x05, sp)
      000641 AE 52 52         [ 2] 1465 	ldw	x, #0x5252
      000644 F7               [ 1] 1466 	ld	(x), a
                           000645  1467 	Sstm8s_tim1$TIM1_SelectSlaveMode$275 ==.
                                   1468 ;	StdPeriphLib/src/stm8s_tim1.c: 931: }
                           000645  1469 	Sstm8s_tim1$TIM1_SelectSlaveMode$276 ==.
                           000645  1470 	XG$TIM1_SelectSlaveMode$0$0 ==.
      000645 32u00u00         [ 1] 1471 	pop	_fp_
      000648 32u00u01         [ 1] 1472 	pop	_fp_+1
      00064B 81               [ 4] 1473 	ret
                           00064C  1474 	Sstm8s_tim1$TIM1_SelectSlaveMode$277 ==.
                           00064C  1475 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$278 ==.
                                   1476 ;	StdPeriphLib/src/stm8s_tim1.c: 939: void TIM1_SelectMasterSlaveMode(FunctionalState NewState)
                                   1477 ;	-----------------------------------------
                                   1478 ;	 function TIM1_SelectMasterSlaveMode
                                   1479 ;	-----------------------------------------
      00064C                       1480 _TIM1_SelectMasterSlaveMode:
      00064C 3Bu00u01         [ 1] 1481 	push	_fp_+1
      00064F 3Bu00u00         [ 1] 1482 	push	_fp_
      000652 90 96            [ 1] 1483 	ldw	y, sp
      000654 90 CFu00u00      [ 2] 1484 	ldw	_fp_, y
                           000658  1485 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$279 ==.
                           000658  1486 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$280 ==.
                                   1487 ;	StdPeriphLib/src/stm8s_tim1.c: 945: if (NewState != DISABLE)
      000658 0D 05            [ 1] 1488 	tnz	(0x05, sp)
      00065A 27 06            [ 1] 1489 	jreq	00102$
                           00065C  1490 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$281 ==.
                                   1491 ;	StdPeriphLib/src/stm8s_tim1.c: 947: TIM1->SMCR |= TIM1_SMCR_MSM;
      00065C 72 1E 52 52      [ 1] 1492 	bset	0x5252, #7
      000660 20 04            [ 2] 1493 	jra	00104$
      000662                       1494 00102$:
                           000662  1495 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$282 ==.
                                   1496 ;	StdPeriphLib/src/stm8s_tim1.c: 951: TIM1->SMCR &= (uint8_t)(~TIM1_SMCR_MSM);
      000662 72 1F 52 52      [ 1] 1497 	bres	0x5252, #7
      000666                       1498 00104$:
                           000666  1499 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$283 ==.
                                   1500 ;	StdPeriphLib/src/stm8s_tim1.c: 953: }
                           000666  1501 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$284 ==.
                           000666  1502 	XG$TIM1_SelectMasterSlaveMode$0$0 ==.
      000666 32u00u00         [ 1] 1503 	pop	_fp_
      000669 32u00u01         [ 1] 1504 	pop	_fp_+1
      00066C 81               [ 4] 1505 	ret
                           00066D  1506 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$285 ==.
                           00066D  1507 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$286 ==.
                                   1508 ;	StdPeriphLib/src/stm8s_tim1.c: 975: void TIM1_EncoderInterfaceConfig(TIM1_EncoderMode_TypeDef TIM1_EncoderMode,
                                   1509 ;	-----------------------------------------
                                   1510 ;	 function TIM1_EncoderInterfaceConfig
                                   1511 ;	-----------------------------------------
      00066D                       1512 _TIM1_EncoderInterfaceConfig:
      00066D 3Bu00u01         [ 1] 1513 	push	_fp_+1
      000670 3Bu00u00         [ 1] 1514 	push	_fp_
      000673 90 96            [ 1] 1515 	ldw	y, sp
      000675 90 CFu00u00      [ 2] 1516 	ldw	_fp_, y
                           000679  1517 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$287 ==.
                           000679  1518 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$288 ==.
                                   1519 ;	StdPeriphLib/src/stm8s_tim1.c: 985: if (TIM1_IC1Polarity != TIM1_ICPOLARITY_RISING)
      000679 0D 06            [ 1] 1520 	tnz	(0x06, sp)
      00067B 27 09            [ 1] 1521 	jreq	00102$
                           00067D  1522 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$289 ==.
                                   1523 ;	StdPeriphLib/src/stm8s_tim1.c: 987: TIM1->CCER1 |= TIM1_CCER1_CC1P;
      00067D AE 52 5C         [ 2] 1524 	ldw	x, #0x525c
      000680 F6               [ 1] 1525 	ld	a, (x)
      000681 AA 02            [ 1] 1526 	or	a, #0x02
      000683 F7               [ 1] 1527 	ld	(x), a
      000684 20 07            [ 2] 1528 	jra	00103$
      000686                       1529 00102$:
                           000686  1530 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$290 ==.
                                   1531 ;	StdPeriphLib/src/stm8s_tim1.c: 991: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1P);
      000686 AE 52 5C         [ 2] 1532 	ldw	x, #0x525c
      000689 F6               [ 1] 1533 	ld	a, (x)
      00068A A4 FD            [ 1] 1534 	and	a, #0xfd
      00068C F7               [ 1] 1535 	ld	(x), a
      00068D                       1536 00103$:
                           00068D  1537 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$291 ==.
                                   1538 ;	StdPeriphLib/src/stm8s_tim1.c: 994: if (TIM1_IC2Polarity != TIM1_ICPOLARITY_RISING)
      00068D 0D 07            [ 1] 1539 	tnz	(0x07, sp)
      00068F 27 09            [ 1] 1540 	jreq	00105$
                           000691  1541 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$292 ==.
                                   1542 ;	StdPeriphLib/src/stm8s_tim1.c: 996: TIM1->CCER1 |= TIM1_CCER1_CC2P;
      000691 AE 52 5C         [ 2] 1543 	ldw	x, #0x525c
      000694 F6               [ 1] 1544 	ld	a, (x)
      000695 AA 20            [ 1] 1545 	or	a, #0x20
      000697 F7               [ 1] 1546 	ld	(x), a
      000698 20 07            [ 2] 1547 	jra	00106$
      00069A                       1548 00105$:
                           00069A  1549 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$293 ==.
                                   1550 ;	StdPeriphLib/src/stm8s_tim1.c: 1000: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2P);
      00069A AE 52 5C         [ 2] 1551 	ldw	x, #0x525c
      00069D F6               [ 1] 1552 	ld	a, (x)
      00069E A4 DF            [ 1] 1553 	and	a, #0xdf
      0006A0 F7               [ 1] 1554 	ld	(x), a
      0006A1                       1555 00106$:
                           0006A1  1556 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$294 ==.
                                   1557 ;	StdPeriphLib/src/stm8s_tim1.c: 1003: TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(TIM1_SMCR_MSM | TIM1_SMCR_TS))
      0006A1 AE 52 52         [ 2] 1558 	ldw	x, #0x5252
      0006A4 F6               [ 1] 1559 	ld	a, (x)
      0006A5 A4 F0            [ 1] 1560 	and	a, #0xf0
                           0006A7  1561 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$295 ==.
                                   1562 ;	StdPeriphLib/src/stm8s_tim1.c: 1004: | (uint8_t) TIM1_EncoderMode);
      0006A7 1A 05            [ 1] 1563 	or	a, (0x05, sp)
      0006A9 AE 52 52         [ 2] 1564 	ldw	x, #0x5252
      0006AC F7               [ 1] 1565 	ld	(x), a
                           0006AD  1566 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$296 ==.
                                   1567 ;	StdPeriphLib/src/stm8s_tim1.c: 1007: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_CCxS)) 
      0006AD AE 52 58         [ 2] 1568 	ldw	x, #0x5258
      0006B0 F6               [ 1] 1569 	ld	a, (x)
      0006B1 A4 FC            [ 1] 1570 	and	a, #0xfc
      0006B3 AA 01            [ 1] 1571 	or	a, #0x01
      0006B5 AE 52 58         [ 2] 1572 	ldw	x, #0x5258
      0006B8 F7               [ 1] 1573 	ld	(x), a
                           0006B9  1574 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$297 ==.
                                   1575 ;	StdPeriphLib/src/stm8s_tim1.c: 1009: TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_CCxS))
      0006B9 AE 52 59         [ 2] 1576 	ldw	x, #0x5259
      0006BC F6               [ 1] 1577 	ld	a, (x)
      0006BD A4 FC            [ 1] 1578 	and	a, #0xfc
      0006BF AA 01            [ 1] 1579 	or	a, #0x01
      0006C1 AE 52 59         [ 2] 1580 	ldw	x, #0x5259
      0006C4 F7               [ 1] 1581 	ld	(x), a
                           0006C5  1582 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$298 ==.
                                   1583 ;	StdPeriphLib/src/stm8s_tim1.c: 1011: }
                           0006C5  1584 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$299 ==.
                           0006C5  1585 	XG$TIM1_EncoderInterfaceConfig$0$0 ==.
      0006C5 32u00u00         [ 1] 1586 	pop	_fp_
      0006C8 32u00u01         [ 1] 1587 	pop	_fp_+1
      0006CB 81               [ 4] 1588 	ret
                           0006CC  1589 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$300 ==.
                           0006CC  1590 	Sstm8s_tim1$TIM1_PrescalerConfig$301 ==.
                                   1591 ;	StdPeriphLib/src/stm8s_tim1.c: 1023: void TIM1_PrescalerConfig(uint16_t Prescaler,
                                   1592 ;	-----------------------------------------
                                   1593 ;	 function TIM1_PrescalerConfig
                                   1594 ;	-----------------------------------------
      0006CC                       1595 _TIM1_PrescalerConfig:
      0006CC 3Bu00u01         [ 1] 1596 	push	_fp_+1
      0006CF 3Bu00u00         [ 1] 1597 	push	_fp_
      0006D2 90 96            [ 1] 1598 	ldw	y, sp
      0006D4 90 CFu00u00      [ 2] 1599 	ldw	_fp_, y
                           0006D8  1600 	Sstm8s_tim1$TIM1_PrescalerConfig$302 ==.
      0006D8 52 02            [ 2] 1601 	sub	sp, #2
                           0006DA  1602 	Sstm8s_tim1$TIM1_PrescalerConfig$303 ==.
                                   1603 ;	StdPeriphLib/src/stm8s_tim1.c: 1030: TIM1->PSCRH = (uint8_t)(Prescaler >> 8);
      0006DA 7B 07            [ 1] 1604 	ld	a, (0x07, sp)
      0006DC 0F 01            [ 1] 1605 	clr	(0x01, sp)
      0006DE AE 52 60         [ 2] 1606 	ldw	x, #0x5260
      0006E1 F7               [ 1] 1607 	ld	(x), a
                           0006E2  1608 	Sstm8s_tim1$TIM1_PrescalerConfig$304 ==.
                                   1609 ;	StdPeriphLib/src/stm8s_tim1.c: 1031: TIM1->PSCRL = (uint8_t)(Prescaler);
      0006E2 7B 08            [ 1] 1610 	ld	a, (0x08, sp)
      0006E4 AE 52 61         [ 2] 1611 	ldw	x, #0x5261
      0006E7 F7               [ 1] 1612 	ld	(x), a
                           0006E8  1613 	Sstm8s_tim1$TIM1_PrescalerConfig$305 ==.
                                   1614 ;	StdPeriphLib/src/stm8s_tim1.c: 1034: TIM1->EGR = (uint8_t)TIM1_PSCReloadMode;
      0006E8 AE 52 57         [ 2] 1615 	ldw	x, #0x5257
      0006EB 7B 09            [ 1] 1616 	ld	a, (0x09, sp)
      0006ED F7               [ 1] 1617 	ld	(x), a
                           0006EE  1618 	Sstm8s_tim1$TIM1_PrescalerConfig$306 ==.
                                   1619 ;	StdPeriphLib/src/stm8s_tim1.c: 1035: }
      0006EE 5B 02            [ 2] 1620 	addw	sp, #2
                           0006F0  1621 	Sstm8s_tim1$TIM1_PrescalerConfig$307 ==.
                           0006F0  1622 	XG$TIM1_PrescalerConfig$0$0 ==.
      0006F0 32u00u00         [ 1] 1623 	pop	_fp_
      0006F3 32u00u01         [ 1] 1624 	pop	_fp_+1
      0006F6 81               [ 4] 1625 	ret
                           0006F7  1626 	Sstm8s_tim1$TIM1_PrescalerConfig$308 ==.
                           0006F7  1627 	Sstm8s_tim1$TIM1_CounterModeConfig$309 ==.
                                   1628 ;	StdPeriphLib/src/stm8s_tim1.c: 1048: void TIM1_CounterModeConfig(TIM1_CounterMode_TypeDef TIM1_CounterMode)
                                   1629 ;	-----------------------------------------
                                   1630 ;	 function TIM1_CounterModeConfig
                                   1631 ;	-----------------------------------------
      0006F7                       1632 _TIM1_CounterModeConfig:
      0006F7 3Bu00u01         [ 1] 1633 	push	_fp_+1
      0006FA 3Bu00u00         [ 1] 1634 	push	_fp_
      0006FD 90 96            [ 1] 1635 	ldw	y, sp
      0006FF 90 CFu00u00      [ 2] 1636 	ldw	_fp_, y
                           000703  1637 	Sstm8s_tim1$TIM1_CounterModeConfig$310 ==.
                           000703  1638 	Sstm8s_tim1$TIM1_CounterModeConfig$311 ==.
                                   1639 ;	StdPeriphLib/src/stm8s_tim1.c: 1055: TIM1->CR1 = (uint8_t)((uint8_t)(TIM1->CR1 & (uint8_t)((uint8_t)(~TIM1_CR1_CMS) & (uint8_t)(~TIM1_CR1_DIR)))
      000703 AE 52 50         [ 2] 1640 	ldw	x, #0x5250
      000706 F6               [ 1] 1641 	ld	a, (x)
      000707 A4 8F            [ 1] 1642 	and	a, #0x8f
                           000709  1643 	Sstm8s_tim1$TIM1_CounterModeConfig$312 ==.
                                   1644 ;	StdPeriphLib/src/stm8s_tim1.c: 1056: | (uint8_t)TIM1_CounterMode);
      000709 1A 05            [ 1] 1645 	or	a, (0x05, sp)
      00070B AE 52 50         [ 2] 1646 	ldw	x, #0x5250
      00070E F7               [ 1] 1647 	ld	(x), a
                           00070F  1648 	Sstm8s_tim1$TIM1_CounterModeConfig$313 ==.
                                   1649 ;	StdPeriphLib/src/stm8s_tim1.c: 1057: }
                           00070F  1650 	Sstm8s_tim1$TIM1_CounterModeConfig$314 ==.
                           00070F  1651 	XG$TIM1_CounterModeConfig$0$0 ==.
      00070F 32u00u00         [ 1] 1652 	pop	_fp_
      000712 32u00u01         [ 1] 1653 	pop	_fp_+1
      000715 81               [ 4] 1654 	ret
                           000716  1655 	Sstm8s_tim1$TIM1_CounterModeConfig$315 ==.
                           000716  1656 	Sstm8s_tim1$TIM1_ForcedOC1Config$316 ==.
                                   1657 ;	StdPeriphLib/src/stm8s_tim1.c: 1067: void TIM1_ForcedOC1Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
                                   1658 ;	-----------------------------------------
                                   1659 ;	 function TIM1_ForcedOC1Config
                                   1660 ;	-----------------------------------------
      000716                       1661 _TIM1_ForcedOC1Config:
      000716 3Bu00u01         [ 1] 1662 	push	_fp_+1
      000719 3Bu00u00         [ 1] 1663 	push	_fp_
      00071C 90 96            [ 1] 1664 	ldw	y, sp
      00071E 90 CFu00u00      [ 2] 1665 	ldw	_fp_, y
                           000722  1666 	Sstm8s_tim1$TIM1_ForcedOC1Config$317 ==.
                           000722  1667 	Sstm8s_tim1$TIM1_ForcedOC1Config$318 ==.
                                   1668 ;	StdPeriphLib/src/stm8s_tim1.c: 1073: TIM1->CCMR1 =  (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_OCM))|
      000722 AE 52 58         [ 2] 1669 	ldw	x, #0x5258
      000725 F6               [ 1] 1670 	ld	a, (x)
      000726 A4 8F            [ 1] 1671 	and	a, #0x8f
                           000728  1672 	Sstm8s_tim1$TIM1_ForcedOC1Config$319 ==.
                                   1673 ;	StdPeriphLib/src/stm8s_tim1.c: 1074: (uint8_t)TIM1_ForcedAction);
      000728 1A 05            [ 1] 1674 	or	a, (0x05, sp)
      00072A AE 52 58         [ 2] 1675 	ldw	x, #0x5258
      00072D F7               [ 1] 1676 	ld	(x), a
                           00072E  1677 	Sstm8s_tim1$TIM1_ForcedOC1Config$320 ==.
                                   1678 ;	StdPeriphLib/src/stm8s_tim1.c: 1075: }
                           00072E  1679 	Sstm8s_tim1$TIM1_ForcedOC1Config$321 ==.
                           00072E  1680 	XG$TIM1_ForcedOC1Config$0$0 ==.
      00072E 32u00u00         [ 1] 1681 	pop	_fp_
      000731 32u00u01         [ 1] 1682 	pop	_fp_+1
      000734 81               [ 4] 1683 	ret
                           000735  1684 	Sstm8s_tim1$TIM1_ForcedOC1Config$322 ==.
                           000735  1685 	Sstm8s_tim1$TIM1_ForcedOC2Config$323 ==.
                                   1686 ;	StdPeriphLib/src/stm8s_tim1.c: 1085: void TIM1_ForcedOC2Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
                                   1687 ;	-----------------------------------------
                                   1688 ;	 function TIM1_ForcedOC2Config
                                   1689 ;	-----------------------------------------
      000735                       1690 _TIM1_ForcedOC2Config:
      000735 3Bu00u01         [ 1] 1691 	push	_fp_+1
      000738 3Bu00u00         [ 1] 1692 	push	_fp_
      00073B 90 96            [ 1] 1693 	ldw	y, sp
      00073D 90 CFu00u00      [ 2] 1694 	ldw	_fp_, y
                           000741  1695 	Sstm8s_tim1$TIM1_ForcedOC2Config$324 ==.
                           000741  1696 	Sstm8s_tim1$TIM1_ForcedOC2Config$325 ==.
                                   1697 ;	StdPeriphLib/src/stm8s_tim1.c: 1091: TIM1->CCMR2  =  (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_OCM))
      000741 AE 52 59         [ 2] 1698 	ldw	x, #0x5259
      000744 F6               [ 1] 1699 	ld	a, (x)
      000745 A4 8F            [ 1] 1700 	and	a, #0x8f
                           000747  1701 	Sstm8s_tim1$TIM1_ForcedOC2Config$326 ==.
                                   1702 ;	StdPeriphLib/src/stm8s_tim1.c: 1092: | (uint8_t)TIM1_ForcedAction);
      000747 1A 05            [ 1] 1703 	or	a, (0x05, sp)
      000749 AE 52 59         [ 2] 1704 	ldw	x, #0x5259
      00074C F7               [ 1] 1705 	ld	(x), a
                           00074D  1706 	Sstm8s_tim1$TIM1_ForcedOC2Config$327 ==.
                                   1707 ;	StdPeriphLib/src/stm8s_tim1.c: 1093: }
                           00074D  1708 	Sstm8s_tim1$TIM1_ForcedOC2Config$328 ==.
                           00074D  1709 	XG$TIM1_ForcedOC2Config$0$0 ==.
      00074D 32u00u00         [ 1] 1710 	pop	_fp_
      000750 32u00u01         [ 1] 1711 	pop	_fp_+1
      000753 81               [ 4] 1712 	ret
                           000754  1713 	Sstm8s_tim1$TIM1_ForcedOC2Config$329 ==.
                           000754  1714 	Sstm8s_tim1$TIM1_ForcedOC3Config$330 ==.
                                   1715 ;	StdPeriphLib/src/stm8s_tim1.c: 1104: void TIM1_ForcedOC3Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
                                   1716 ;	-----------------------------------------
                                   1717 ;	 function TIM1_ForcedOC3Config
                                   1718 ;	-----------------------------------------
      000754                       1719 _TIM1_ForcedOC3Config:
      000754 3Bu00u01         [ 1] 1720 	push	_fp_+1
      000757 3Bu00u00         [ 1] 1721 	push	_fp_
      00075A 90 96            [ 1] 1722 	ldw	y, sp
      00075C 90 CFu00u00      [ 2] 1723 	ldw	_fp_, y
                           000760  1724 	Sstm8s_tim1$TIM1_ForcedOC3Config$331 ==.
                           000760  1725 	Sstm8s_tim1$TIM1_ForcedOC3Config$332 ==.
                                   1726 ;	StdPeriphLib/src/stm8s_tim1.c: 1110: TIM1->CCMR3  =  (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_OCM))  
      000760 AE 52 5A         [ 2] 1727 	ldw	x, #0x525a
      000763 F6               [ 1] 1728 	ld	a, (x)
      000764 A4 8F            [ 1] 1729 	and	a, #0x8f
                           000766  1730 	Sstm8s_tim1$TIM1_ForcedOC3Config$333 ==.
                                   1731 ;	StdPeriphLib/src/stm8s_tim1.c: 1111: | (uint8_t)TIM1_ForcedAction);
      000766 1A 05            [ 1] 1732 	or	a, (0x05, sp)
      000768 AE 52 5A         [ 2] 1733 	ldw	x, #0x525a
      00076B F7               [ 1] 1734 	ld	(x), a
                           00076C  1735 	Sstm8s_tim1$TIM1_ForcedOC3Config$334 ==.
                                   1736 ;	StdPeriphLib/src/stm8s_tim1.c: 1112: }
                           00076C  1737 	Sstm8s_tim1$TIM1_ForcedOC3Config$335 ==.
                           00076C  1738 	XG$TIM1_ForcedOC3Config$0$0 ==.
      00076C 32u00u00         [ 1] 1739 	pop	_fp_
      00076F 32u00u01         [ 1] 1740 	pop	_fp_+1
      000772 81               [ 4] 1741 	ret
                           000773  1742 	Sstm8s_tim1$TIM1_ForcedOC3Config$336 ==.
                           000773  1743 	Sstm8s_tim1$TIM1_ForcedOC4Config$337 ==.
                                   1744 ;	StdPeriphLib/src/stm8s_tim1.c: 1123: void TIM1_ForcedOC4Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
                                   1745 ;	-----------------------------------------
                                   1746 ;	 function TIM1_ForcedOC4Config
                                   1747 ;	-----------------------------------------
      000773                       1748 _TIM1_ForcedOC4Config:
      000773 3Bu00u01         [ 1] 1749 	push	_fp_+1
      000776 3Bu00u00         [ 1] 1750 	push	_fp_
      000779 90 96            [ 1] 1751 	ldw	y, sp
      00077B 90 CFu00u00      [ 2] 1752 	ldw	_fp_, y
                           00077F  1753 	Sstm8s_tim1$TIM1_ForcedOC4Config$338 ==.
                           00077F  1754 	Sstm8s_tim1$TIM1_ForcedOC4Config$339 ==.
                                   1755 ;	StdPeriphLib/src/stm8s_tim1.c: 1129: TIM1->CCMR4  =  (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_OCM)) 
      00077F AE 52 5B         [ 2] 1756 	ldw	x, #0x525b
      000782 F6               [ 1] 1757 	ld	a, (x)
      000783 A4 8F            [ 1] 1758 	and	a, #0x8f
                           000785  1759 	Sstm8s_tim1$TIM1_ForcedOC4Config$340 ==.
                                   1760 ;	StdPeriphLib/src/stm8s_tim1.c: 1130: | (uint8_t)TIM1_ForcedAction);
      000785 1A 05            [ 1] 1761 	or	a, (0x05, sp)
      000787 AE 52 5B         [ 2] 1762 	ldw	x, #0x525b
      00078A F7               [ 1] 1763 	ld	(x), a
                           00078B  1764 	Sstm8s_tim1$TIM1_ForcedOC4Config$341 ==.
                                   1765 ;	StdPeriphLib/src/stm8s_tim1.c: 1131: }
                           00078B  1766 	Sstm8s_tim1$TIM1_ForcedOC4Config$342 ==.
                           00078B  1767 	XG$TIM1_ForcedOC4Config$0$0 ==.
      00078B 32u00u00         [ 1] 1768 	pop	_fp_
      00078E 32u00u01         [ 1] 1769 	pop	_fp_+1
      000791 81               [ 4] 1770 	ret
                           000792  1771 	Sstm8s_tim1$TIM1_ForcedOC4Config$343 ==.
                           000792  1772 	Sstm8s_tim1$TIM1_ARRPreloadConfig$344 ==.
                                   1773 ;	StdPeriphLib/src/stm8s_tim1.c: 1139: void TIM1_ARRPreloadConfig(FunctionalState NewState)
                                   1774 ;	-----------------------------------------
                                   1775 ;	 function TIM1_ARRPreloadConfig
                                   1776 ;	-----------------------------------------
      000792                       1777 _TIM1_ARRPreloadConfig:
      000792 3Bu00u01         [ 1] 1778 	push	_fp_+1
      000795 3Bu00u00         [ 1] 1779 	push	_fp_
      000798 90 96            [ 1] 1780 	ldw	y, sp
      00079A 90 CFu00u00      [ 2] 1781 	ldw	_fp_, y
                           00079E  1782 	Sstm8s_tim1$TIM1_ARRPreloadConfig$345 ==.
                           00079E  1783 	Sstm8s_tim1$TIM1_ARRPreloadConfig$346 ==.
                                   1784 ;	StdPeriphLib/src/stm8s_tim1.c: 1145: if (NewState != DISABLE)
      00079E 0D 05            [ 1] 1785 	tnz	(0x05, sp)
      0007A0 27 06            [ 1] 1786 	jreq	00102$
                           0007A2  1787 	Sstm8s_tim1$TIM1_ARRPreloadConfig$347 ==.
                                   1788 ;	StdPeriphLib/src/stm8s_tim1.c: 1147: TIM1->CR1 |= TIM1_CR1_ARPE;
      0007A2 72 1E 52 50      [ 1] 1789 	bset	0x5250, #7
      0007A6 20 04            [ 2] 1790 	jra	00104$
      0007A8                       1791 00102$:
                           0007A8  1792 	Sstm8s_tim1$TIM1_ARRPreloadConfig$348 ==.
                                   1793 ;	StdPeriphLib/src/stm8s_tim1.c: 1151: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_ARPE);
      0007A8 72 1F 52 50      [ 1] 1794 	bres	0x5250, #7
      0007AC                       1795 00104$:
                           0007AC  1796 	Sstm8s_tim1$TIM1_ARRPreloadConfig$349 ==.
                                   1797 ;	StdPeriphLib/src/stm8s_tim1.c: 1153: }
                           0007AC  1798 	Sstm8s_tim1$TIM1_ARRPreloadConfig$350 ==.
                           0007AC  1799 	XG$TIM1_ARRPreloadConfig$0$0 ==.
      0007AC 32u00u00         [ 1] 1800 	pop	_fp_
      0007AF 32u00u01         [ 1] 1801 	pop	_fp_+1
      0007B2 81               [ 4] 1802 	ret
                           0007B3  1803 	Sstm8s_tim1$TIM1_ARRPreloadConfig$351 ==.
                           0007B3  1804 	Sstm8s_tim1$TIM1_SelectCOM$352 ==.
                                   1805 ;	StdPeriphLib/src/stm8s_tim1.c: 1161: void TIM1_SelectCOM(FunctionalState NewState)
                                   1806 ;	-----------------------------------------
                                   1807 ;	 function TIM1_SelectCOM
                                   1808 ;	-----------------------------------------
      0007B3                       1809 _TIM1_SelectCOM:
      0007B3 3Bu00u01         [ 1] 1810 	push	_fp_+1
      0007B6 3Bu00u00         [ 1] 1811 	push	_fp_
      0007B9 90 96            [ 1] 1812 	ldw	y, sp
      0007BB 90 CFu00u00      [ 2] 1813 	ldw	_fp_, y
                           0007BF  1814 	Sstm8s_tim1$TIM1_SelectCOM$353 ==.
                           0007BF  1815 	Sstm8s_tim1$TIM1_SelectCOM$354 ==.
                                   1816 ;	StdPeriphLib/src/stm8s_tim1.c: 1167: if (NewState != DISABLE)
      0007BF 0D 05            [ 1] 1817 	tnz	(0x05, sp)
      0007C1 27 09            [ 1] 1818 	jreq	00102$
                           0007C3  1819 	Sstm8s_tim1$TIM1_SelectCOM$355 ==.
                                   1820 ;	StdPeriphLib/src/stm8s_tim1.c: 1169: TIM1->CR2 |= TIM1_CR2_COMS;
      0007C3 AE 52 51         [ 2] 1821 	ldw	x, #0x5251
      0007C6 F6               [ 1] 1822 	ld	a, (x)
      0007C7 AA 04            [ 1] 1823 	or	a, #0x04
      0007C9 F7               [ 1] 1824 	ld	(x), a
      0007CA 20 07            [ 2] 1825 	jra	00104$
      0007CC                       1826 00102$:
                           0007CC  1827 	Sstm8s_tim1$TIM1_SelectCOM$356 ==.
                                   1828 ;	StdPeriphLib/src/stm8s_tim1.c: 1173: TIM1->CR2 &= (uint8_t)(~TIM1_CR2_COMS);
      0007CC AE 52 51         [ 2] 1829 	ldw	x, #0x5251
      0007CF F6               [ 1] 1830 	ld	a, (x)
      0007D0 A4 FB            [ 1] 1831 	and	a, #0xfb
      0007D2 F7               [ 1] 1832 	ld	(x), a
      0007D3                       1833 00104$:
                           0007D3  1834 	Sstm8s_tim1$TIM1_SelectCOM$357 ==.
                                   1835 ;	StdPeriphLib/src/stm8s_tim1.c: 1175: }
                           0007D3  1836 	Sstm8s_tim1$TIM1_SelectCOM$358 ==.
                           0007D3  1837 	XG$TIM1_SelectCOM$0$0 ==.
      0007D3 32u00u00         [ 1] 1838 	pop	_fp_
      0007D6 32u00u01         [ 1] 1839 	pop	_fp_+1
      0007D9 81               [ 4] 1840 	ret
                           0007DA  1841 	Sstm8s_tim1$TIM1_SelectCOM$359 ==.
                           0007DA  1842 	Sstm8s_tim1$TIM1_CCPreloadControl$360 ==.
                                   1843 ;	StdPeriphLib/src/stm8s_tim1.c: 1183: void TIM1_CCPreloadControl(FunctionalState NewState)
                                   1844 ;	-----------------------------------------
                                   1845 ;	 function TIM1_CCPreloadControl
                                   1846 ;	-----------------------------------------
      0007DA                       1847 _TIM1_CCPreloadControl:
      0007DA 3Bu00u01         [ 1] 1848 	push	_fp_+1
      0007DD 3Bu00u00         [ 1] 1849 	push	_fp_
      0007E0 90 96            [ 1] 1850 	ldw	y, sp
      0007E2 90 CFu00u00      [ 2] 1851 	ldw	_fp_, y
                           0007E6  1852 	Sstm8s_tim1$TIM1_CCPreloadControl$361 ==.
                           0007E6  1853 	Sstm8s_tim1$TIM1_CCPreloadControl$362 ==.
                                   1854 ;	StdPeriphLib/src/stm8s_tim1.c: 1189: if (NewState != DISABLE)
      0007E6 0D 05            [ 1] 1855 	tnz	(0x05, sp)
      0007E8 27 06            [ 1] 1856 	jreq	00102$
                           0007EA  1857 	Sstm8s_tim1$TIM1_CCPreloadControl$363 ==.
                                   1858 ;	StdPeriphLib/src/stm8s_tim1.c: 1191: TIM1->CR2 |= TIM1_CR2_CCPC;
      0007EA 72 10 52 51      [ 1] 1859 	bset	0x5251, #0
      0007EE 20 04            [ 2] 1860 	jra	00104$
      0007F0                       1861 00102$:
                           0007F0  1862 	Sstm8s_tim1$TIM1_CCPreloadControl$364 ==.
                                   1863 ;	StdPeriphLib/src/stm8s_tim1.c: 1195: TIM1->CR2 &= (uint8_t)(~TIM1_CR2_CCPC);
      0007F0 72 11 52 51      [ 1] 1864 	bres	0x5251, #0
      0007F4                       1865 00104$:
                           0007F4  1866 	Sstm8s_tim1$TIM1_CCPreloadControl$365 ==.
                                   1867 ;	StdPeriphLib/src/stm8s_tim1.c: 1197: }
                           0007F4  1868 	Sstm8s_tim1$TIM1_CCPreloadControl$366 ==.
                           0007F4  1869 	XG$TIM1_CCPreloadControl$0$0 ==.
      0007F4 32u00u00         [ 1] 1870 	pop	_fp_
      0007F7 32u00u01         [ 1] 1871 	pop	_fp_+1
      0007FA 81               [ 4] 1872 	ret
                           0007FB  1873 	Sstm8s_tim1$TIM1_CCPreloadControl$367 ==.
                           0007FB  1874 	Sstm8s_tim1$TIM1_OC1PreloadConfig$368 ==.
                                   1875 ;	StdPeriphLib/src/stm8s_tim1.c: 1205: void TIM1_OC1PreloadConfig(FunctionalState NewState)
                                   1876 ;	-----------------------------------------
                                   1877 ;	 function TIM1_OC1PreloadConfig
                                   1878 ;	-----------------------------------------
      0007FB                       1879 _TIM1_OC1PreloadConfig:
      0007FB 3Bu00u01         [ 1] 1880 	push	_fp_+1
      0007FE 3Bu00u00         [ 1] 1881 	push	_fp_
      000801 90 96            [ 1] 1882 	ldw	y, sp
      000803 90 CFu00u00      [ 2] 1883 	ldw	_fp_, y
                           000807  1884 	Sstm8s_tim1$TIM1_OC1PreloadConfig$369 ==.
                           000807  1885 	Sstm8s_tim1$TIM1_OC1PreloadConfig$370 ==.
                                   1886 ;	StdPeriphLib/src/stm8s_tim1.c: 1211: if (NewState != DISABLE)
      000807 0D 05            [ 1] 1887 	tnz	(0x05, sp)
      000809 27 09            [ 1] 1888 	jreq	00102$
                           00080B  1889 	Sstm8s_tim1$TIM1_OC1PreloadConfig$371 ==.
                                   1890 ;	StdPeriphLib/src/stm8s_tim1.c: 1213: TIM1->CCMR1 |= TIM1_CCMR_OCxPE;
      00080B AE 52 58         [ 2] 1891 	ldw	x, #0x5258
      00080E F6               [ 1] 1892 	ld	a, (x)
      00080F AA 08            [ 1] 1893 	or	a, #0x08
      000811 F7               [ 1] 1894 	ld	(x), a
      000812 20 07            [ 2] 1895 	jra	00104$
      000814                       1896 00102$:
                           000814  1897 	Sstm8s_tim1$TIM1_OC1PreloadConfig$372 ==.
                                   1898 ;	StdPeriphLib/src/stm8s_tim1.c: 1217: TIM1->CCMR1 &= (uint8_t)(~TIM1_CCMR_OCxPE);
      000814 AE 52 58         [ 2] 1899 	ldw	x, #0x5258
      000817 F6               [ 1] 1900 	ld	a, (x)
      000818 A4 F7            [ 1] 1901 	and	a, #0xf7
      00081A F7               [ 1] 1902 	ld	(x), a
      00081B                       1903 00104$:
                           00081B  1904 	Sstm8s_tim1$TIM1_OC1PreloadConfig$373 ==.
                                   1905 ;	StdPeriphLib/src/stm8s_tim1.c: 1219: }
                           00081B  1906 	Sstm8s_tim1$TIM1_OC1PreloadConfig$374 ==.
                           00081B  1907 	XG$TIM1_OC1PreloadConfig$0$0 ==.
      00081B 32u00u00         [ 1] 1908 	pop	_fp_
      00081E 32u00u01         [ 1] 1909 	pop	_fp_+1
      000821 81               [ 4] 1910 	ret
                           000822  1911 	Sstm8s_tim1$TIM1_OC1PreloadConfig$375 ==.
                           000822  1912 	Sstm8s_tim1$TIM1_OC2PreloadConfig$376 ==.
                                   1913 ;	StdPeriphLib/src/stm8s_tim1.c: 1227: void TIM1_OC2PreloadConfig(FunctionalState NewState)
                                   1914 ;	-----------------------------------------
                                   1915 ;	 function TIM1_OC2PreloadConfig
                                   1916 ;	-----------------------------------------
      000822                       1917 _TIM1_OC2PreloadConfig:
      000822 3Bu00u01         [ 1] 1918 	push	_fp_+1
      000825 3Bu00u00         [ 1] 1919 	push	_fp_
      000828 90 96            [ 1] 1920 	ldw	y, sp
      00082A 90 CFu00u00      [ 2] 1921 	ldw	_fp_, y
                           00082E  1922 	Sstm8s_tim1$TIM1_OC2PreloadConfig$377 ==.
                           00082E  1923 	Sstm8s_tim1$TIM1_OC2PreloadConfig$378 ==.
                                   1924 ;	StdPeriphLib/src/stm8s_tim1.c: 1233: if (NewState != DISABLE)
      00082E 0D 05            [ 1] 1925 	tnz	(0x05, sp)
      000830 27 09            [ 1] 1926 	jreq	00102$
                           000832  1927 	Sstm8s_tim1$TIM1_OC2PreloadConfig$379 ==.
                                   1928 ;	StdPeriphLib/src/stm8s_tim1.c: 1235: TIM1->CCMR2 |= TIM1_CCMR_OCxPE;
      000832 AE 52 59         [ 2] 1929 	ldw	x, #0x5259
      000835 F6               [ 1] 1930 	ld	a, (x)
      000836 AA 08            [ 1] 1931 	or	a, #0x08
      000838 F7               [ 1] 1932 	ld	(x), a
      000839 20 07            [ 2] 1933 	jra	00104$
      00083B                       1934 00102$:
                           00083B  1935 	Sstm8s_tim1$TIM1_OC2PreloadConfig$380 ==.
                                   1936 ;	StdPeriphLib/src/stm8s_tim1.c: 1239: TIM1->CCMR2 &= (uint8_t)(~TIM1_CCMR_OCxPE);
      00083B AE 52 59         [ 2] 1937 	ldw	x, #0x5259
      00083E F6               [ 1] 1938 	ld	a, (x)
      00083F A4 F7            [ 1] 1939 	and	a, #0xf7
      000841 F7               [ 1] 1940 	ld	(x), a
      000842                       1941 00104$:
                           000842  1942 	Sstm8s_tim1$TIM1_OC2PreloadConfig$381 ==.
                                   1943 ;	StdPeriphLib/src/stm8s_tim1.c: 1241: }
                           000842  1944 	Sstm8s_tim1$TIM1_OC2PreloadConfig$382 ==.
                           000842  1945 	XG$TIM1_OC2PreloadConfig$0$0 ==.
      000842 32u00u00         [ 1] 1946 	pop	_fp_
      000845 32u00u01         [ 1] 1947 	pop	_fp_+1
      000848 81               [ 4] 1948 	ret
                           000849  1949 	Sstm8s_tim1$TIM1_OC2PreloadConfig$383 ==.
                           000849  1950 	Sstm8s_tim1$TIM1_OC3PreloadConfig$384 ==.
                                   1951 ;	StdPeriphLib/src/stm8s_tim1.c: 1249: void TIM1_OC3PreloadConfig(FunctionalState NewState)
                                   1952 ;	-----------------------------------------
                                   1953 ;	 function TIM1_OC3PreloadConfig
                                   1954 ;	-----------------------------------------
      000849                       1955 _TIM1_OC3PreloadConfig:
      000849 3Bu00u01         [ 1] 1956 	push	_fp_+1
      00084C 3Bu00u00         [ 1] 1957 	push	_fp_
      00084F 90 96            [ 1] 1958 	ldw	y, sp
      000851 90 CFu00u00      [ 2] 1959 	ldw	_fp_, y
                           000855  1960 	Sstm8s_tim1$TIM1_OC3PreloadConfig$385 ==.
                           000855  1961 	Sstm8s_tim1$TIM1_OC3PreloadConfig$386 ==.
                                   1962 ;	StdPeriphLib/src/stm8s_tim1.c: 1255: if (NewState != DISABLE)
      000855 0D 05            [ 1] 1963 	tnz	(0x05, sp)
      000857 27 09            [ 1] 1964 	jreq	00102$
                           000859  1965 	Sstm8s_tim1$TIM1_OC3PreloadConfig$387 ==.
                                   1966 ;	StdPeriphLib/src/stm8s_tim1.c: 1257: TIM1->CCMR3 |= TIM1_CCMR_OCxPE;
      000859 AE 52 5A         [ 2] 1967 	ldw	x, #0x525a
      00085C F6               [ 1] 1968 	ld	a, (x)
      00085D AA 08            [ 1] 1969 	or	a, #0x08
      00085F F7               [ 1] 1970 	ld	(x), a
      000860 20 07            [ 2] 1971 	jra	00104$
      000862                       1972 00102$:
                           000862  1973 	Sstm8s_tim1$TIM1_OC3PreloadConfig$388 ==.
                                   1974 ;	StdPeriphLib/src/stm8s_tim1.c: 1261: TIM1->CCMR3 &= (uint8_t)(~TIM1_CCMR_OCxPE);
      000862 AE 52 5A         [ 2] 1975 	ldw	x, #0x525a
      000865 F6               [ 1] 1976 	ld	a, (x)
      000866 A4 F7            [ 1] 1977 	and	a, #0xf7
      000868 F7               [ 1] 1978 	ld	(x), a
      000869                       1979 00104$:
                           000869  1980 	Sstm8s_tim1$TIM1_OC3PreloadConfig$389 ==.
                                   1981 ;	StdPeriphLib/src/stm8s_tim1.c: 1263: }
                           000869  1982 	Sstm8s_tim1$TIM1_OC3PreloadConfig$390 ==.
                           000869  1983 	XG$TIM1_OC3PreloadConfig$0$0 ==.
      000869 32u00u00         [ 1] 1984 	pop	_fp_
      00086C 32u00u01         [ 1] 1985 	pop	_fp_+1
      00086F 81               [ 4] 1986 	ret
                           000870  1987 	Sstm8s_tim1$TIM1_OC3PreloadConfig$391 ==.
                           000870  1988 	Sstm8s_tim1$TIM1_OC4PreloadConfig$392 ==.
                                   1989 ;	StdPeriphLib/src/stm8s_tim1.c: 1271: void TIM1_OC4PreloadConfig(FunctionalState NewState)
                                   1990 ;	-----------------------------------------
                                   1991 ;	 function TIM1_OC4PreloadConfig
                                   1992 ;	-----------------------------------------
      000870                       1993 _TIM1_OC4PreloadConfig:
      000870 3Bu00u01         [ 1] 1994 	push	_fp_+1
      000873 3Bu00u00         [ 1] 1995 	push	_fp_
      000876 90 96            [ 1] 1996 	ldw	y, sp
      000878 90 CFu00u00      [ 2] 1997 	ldw	_fp_, y
                           00087C  1998 	Sstm8s_tim1$TIM1_OC4PreloadConfig$393 ==.
                           00087C  1999 	Sstm8s_tim1$TIM1_OC4PreloadConfig$394 ==.
                                   2000 ;	StdPeriphLib/src/stm8s_tim1.c: 1277: if (NewState != DISABLE)
      00087C 0D 05            [ 1] 2001 	tnz	(0x05, sp)
      00087E 27 09            [ 1] 2002 	jreq	00102$
                           000880  2003 	Sstm8s_tim1$TIM1_OC4PreloadConfig$395 ==.
                                   2004 ;	StdPeriphLib/src/stm8s_tim1.c: 1279: TIM1->CCMR4 |= TIM1_CCMR_OCxPE;
      000880 AE 52 5B         [ 2] 2005 	ldw	x, #0x525b
      000883 F6               [ 1] 2006 	ld	a, (x)
      000884 AA 08            [ 1] 2007 	or	a, #0x08
      000886 F7               [ 1] 2008 	ld	(x), a
      000887 20 07            [ 2] 2009 	jra	00104$
      000889                       2010 00102$:
                           000889  2011 	Sstm8s_tim1$TIM1_OC4PreloadConfig$396 ==.
                                   2012 ;	StdPeriphLib/src/stm8s_tim1.c: 1283: TIM1->CCMR4 &= (uint8_t)(~TIM1_CCMR_OCxPE);
      000889 AE 52 5B         [ 2] 2013 	ldw	x, #0x525b
      00088C F6               [ 1] 2014 	ld	a, (x)
      00088D A4 F7            [ 1] 2015 	and	a, #0xf7
      00088F F7               [ 1] 2016 	ld	(x), a
      000890                       2017 00104$:
                           000890  2018 	Sstm8s_tim1$TIM1_OC4PreloadConfig$397 ==.
                                   2019 ;	StdPeriphLib/src/stm8s_tim1.c: 1285: }
                           000890  2020 	Sstm8s_tim1$TIM1_OC4PreloadConfig$398 ==.
                           000890  2021 	XG$TIM1_OC4PreloadConfig$0$0 ==.
      000890 32u00u00         [ 1] 2022 	pop	_fp_
      000893 32u00u01         [ 1] 2023 	pop	_fp_+1
      000896 81               [ 4] 2024 	ret
                           000897  2025 	Sstm8s_tim1$TIM1_OC4PreloadConfig$399 ==.
                           000897  2026 	Sstm8s_tim1$TIM1_OC1FastConfig$400 ==.
                                   2027 ;	StdPeriphLib/src/stm8s_tim1.c: 1293: void TIM1_OC1FastConfig(FunctionalState NewState)
                                   2028 ;	-----------------------------------------
                                   2029 ;	 function TIM1_OC1FastConfig
                                   2030 ;	-----------------------------------------
      000897                       2031 _TIM1_OC1FastConfig:
      000897 3Bu00u01         [ 1] 2032 	push	_fp_+1
      00089A 3Bu00u00         [ 1] 2033 	push	_fp_
      00089D 90 96            [ 1] 2034 	ldw	y, sp
      00089F 90 CFu00u00      [ 2] 2035 	ldw	_fp_, y
                           0008A3  2036 	Sstm8s_tim1$TIM1_OC1FastConfig$401 ==.
                           0008A3  2037 	Sstm8s_tim1$TIM1_OC1FastConfig$402 ==.
                                   2038 ;	StdPeriphLib/src/stm8s_tim1.c: 1299: if (NewState != DISABLE)
      0008A3 0D 05            [ 1] 2039 	tnz	(0x05, sp)
      0008A5 27 09            [ 1] 2040 	jreq	00102$
                           0008A7  2041 	Sstm8s_tim1$TIM1_OC1FastConfig$403 ==.
                                   2042 ;	StdPeriphLib/src/stm8s_tim1.c: 1301: TIM1->CCMR1 |= TIM1_CCMR_OCxFE;
      0008A7 AE 52 58         [ 2] 2043 	ldw	x, #0x5258
      0008AA F6               [ 1] 2044 	ld	a, (x)
      0008AB AA 04            [ 1] 2045 	or	a, #0x04
      0008AD F7               [ 1] 2046 	ld	(x), a
      0008AE 20 07            [ 2] 2047 	jra	00104$
      0008B0                       2048 00102$:
                           0008B0  2049 	Sstm8s_tim1$TIM1_OC1FastConfig$404 ==.
                                   2050 ;	StdPeriphLib/src/stm8s_tim1.c: 1305: TIM1->CCMR1 &= (uint8_t)(~TIM1_CCMR_OCxFE);
      0008B0 AE 52 58         [ 2] 2051 	ldw	x, #0x5258
      0008B3 F6               [ 1] 2052 	ld	a, (x)
      0008B4 A4 FB            [ 1] 2053 	and	a, #0xfb
      0008B6 F7               [ 1] 2054 	ld	(x), a
      0008B7                       2055 00104$:
                           0008B7  2056 	Sstm8s_tim1$TIM1_OC1FastConfig$405 ==.
                                   2057 ;	StdPeriphLib/src/stm8s_tim1.c: 1307: }
                           0008B7  2058 	Sstm8s_tim1$TIM1_OC1FastConfig$406 ==.
                           0008B7  2059 	XG$TIM1_OC1FastConfig$0$0 ==.
      0008B7 32u00u00         [ 1] 2060 	pop	_fp_
      0008BA 32u00u01         [ 1] 2061 	pop	_fp_+1
      0008BD 81               [ 4] 2062 	ret
                           0008BE  2063 	Sstm8s_tim1$TIM1_OC1FastConfig$407 ==.
                           0008BE  2064 	Sstm8s_tim1$TIM1_OC2FastConfig$408 ==.
                                   2065 ;	StdPeriphLib/src/stm8s_tim1.c: 1315: void TIM1_OC2FastConfig(FunctionalState NewState)
                                   2066 ;	-----------------------------------------
                                   2067 ;	 function TIM1_OC2FastConfig
                                   2068 ;	-----------------------------------------
      0008BE                       2069 _TIM1_OC2FastConfig:
      0008BE 3Bu00u01         [ 1] 2070 	push	_fp_+1
      0008C1 3Bu00u00         [ 1] 2071 	push	_fp_
      0008C4 90 96            [ 1] 2072 	ldw	y, sp
      0008C6 90 CFu00u00      [ 2] 2073 	ldw	_fp_, y
                           0008CA  2074 	Sstm8s_tim1$TIM1_OC2FastConfig$409 ==.
                           0008CA  2075 	Sstm8s_tim1$TIM1_OC2FastConfig$410 ==.
                                   2076 ;	StdPeriphLib/src/stm8s_tim1.c: 1321: if (NewState != DISABLE)
      0008CA 0D 05            [ 1] 2077 	tnz	(0x05, sp)
      0008CC 27 09            [ 1] 2078 	jreq	00102$
                           0008CE  2079 	Sstm8s_tim1$TIM1_OC2FastConfig$411 ==.
                                   2080 ;	StdPeriphLib/src/stm8s_tim1.c: 1323: TIM1->CCMR2 |= TIM1_CCMR_OCxFE;
      0008CE AE 52 59         [ 2] 2081 	ldw	x, #0x5259
      0008D1 F6               [ 1] 2082 	ld	a, (x)
      0008D2 AA 04            [ 1] 2083 	or	a, #0x04
      0008D4 F7               [ 1] 2084 	ld	(x), a
      0008D5 20 07            [ 2] 2085 	jra	00104$
      0008D7                       2086 00102$:
                           0008D7  2087 	Sstm8s_tim1$TIM1_OC2FastConfig$412 ==.
                                   2088 ;	StdPeriphLib/src/stm8s_tim1.c: 1327: TIM1->CCMR2 &= (uint8_t)(~TIM1_CCMR_OCxFE);
      0008D7 AE 52 59         [ 2] 2089 	ldw	x, #0x5259
      0008DA F6               [ 1] 2090 	ld	a, (x)
      0008DB A4 FB            [ 1] 2091 	and	a, #0xfb
      0008DD F7               [ 1] 2092 	ld	(x), a
      0008DE                       2093 00104$:
                           0008DE  2094 	Sstm8s_tim1$TIM1_OC2FastConfig$413 ==.
                                   2095 ;	StdPeriphLib/src/stm8s_tim1.c: 1329: }
                           0008DE  2096 	Sstm8s_tim1$TIM1_OC2FastConfig$414 ==.
                           0008DE  2097 	XG$TIM1_OC2FastConfig$0$0 ==.
      0008DE 32u00u00         [ 1] 2098 	pop	_fp_
      0008E1 32u00u01         [ 1] 2099 	pop	_fp_+1
      0008E4 81               [ 4] 2100 	ret
                           0008E5  2101 	Sstm8s_tim1$TIM1_OC2FastConfig$415 ==.
                           0008E5  2102 	Sstm8s_tim1$TIM1_OC3FastConfig$416 ==.
                                   2103 ;	StdPeriphLib/src/stm8s_tim1.c: 1337: void TIM1_OC3FastConfig(FunctionalState NewState)
                                   2104 ;	-----------------------------------------
                                   2105 ;	 function TIM1_OC3FastConfig
                                   2106 ;	-----------------------------------------
      0008E5                       2107 _TIM1_OC3FastConfig:
      0008E5 3Bu00u01         [ 1] 2108 	push	_fp_+1
      0008E8 3Bu00u00         [ 1] 2109 	push	_fp_
      0008EB 90 96            [ 1] 2110 	ldw	y, sp
      0008ED 90 CFu00u00      [ 2] 2111 	ldw	_fp_, y
                           0008F1  2112 	Sstm8s_tim1$TIM1_OC3FastConfig$417 ==.
                           0008F1  2113 	Sstm8s_tim1$TIM1_OC3FastConfig$418 ==.
                                   2114 ;	StdPeriphLib/src/stm8s_tim1.c: 1343: if (NewState != DISABLE)
      0008F1 0D 05            [ 1] 2115 	tnz	(0x05, sp)
      0008F3 27 09            [ 1] 2116 	jreq	00102$
                           0008F5  2117 	Sstm8s_tim1$TIM1_OC3FastConfig$419 ==.
                                   2118 ;	StdPeriphLib/src/stm8s_tim1.c: 1345: TIM1->CCMR3 |= TIM1_CCMR_OCxFE;
      0008F5 AE 52 5A         [ 2] 2119 	ldw	x, #0x525a
      0008F8 F6               [ 1] 2120 	ld	a, (x)
      0008F9 AA 04            [ 1] 2121 	or	a, #0x04
      0008FB F7               [ 1] 2122 	ld	(x), a
      0008FC 20 07            [ 2] 2123 	jra	00104$
      0008FE                       2124 00102$:
                           0008FE  2125 	Sstm8s_tim1$TIM1_OC3FastConfig$420 ==.
                                   2126 ;	StdPeriphLib/src/stm8s_tim1.c: 1349: TIM1->CCMR3 &= (uint8_t)(~TIM1_CCMR_OCxFE);
      0008FE AE 52 5A         [ 2] 2127 	ldw	x, #0x525a
      000901 F6               [ 1] 2128 	ld	a, (x)
      000902 A4 FB            [ 1] 2129 	and	a, #0xfb
      000904 F7               [ 1] 2130 	ld	(x), a
      000905                       2131 00104$:
                           000905  2132 	Sstm8s_tim1$TIM1_OC3FastConfig$421 ==.
                                   2133 ;	StdPeriphLib/src/stm8s_tim1.c: 1351: }
                           000905  2134 	Sstm8s_tim1$TIM1_OC3FastConfig$422 ==.
                           000905  2135 	XG$TIM1_OC3FastConfig$0$0 ==.
      000905 32u00u00         [ 1] 2136 	pop	_fp_
      000908 32u00u01         [ 1] 2137 	pop	_fp_+1
      00090B 81               [ 4] 2138 	ret
                           00090C  2139 	Sstm8s_tim1$TIM1_OC3FastConfig$423 ==.
                           00090C  2140 	Sstm8s_tim1$TIM1_OC4FastConfig$424 ==.
                                   2141 ;	StdPeriphLib/src/stm8s_tim1.c: 1359: void TIM1_OC4FastConfig(FunctionalState NewState)
                                   2142 ;	-----------------------------------------
                                   2143 ;	 function TIM1_OC4FastConfig
                                   2144 ;	-----------------------------------------
      00090C                       2145 _TIM1_OC4FastConfig:
      00090C 3Bu00u01         [ 1] 2146 	push	_fp_+1
      00090F 3Bu00u00         [ 1] 2147 	push	_fp_
      000912 90 96            [ 1] 2148 	ldw	y, sp
      000914 90 CFu00u00      [ 2] 2149 	ldw	_fp_, y
                           000918  2150 	Sstm8s_tim1$TIM1_OC4FastConfig$425 ==.
                           000918  2151 	Sstm8s_tim1$TIM1_OC4FastConfig$426 ==.
                                   2152 ;	StdPeriphLib/src/stm8s_tim1.c: 1365: if (NewState != DISABLE)
      000918 0D 05            [ 1] 2153 	tnz	(0x05, sp)
      00091A 27 09            [ 1] 2154 	jreq	00102$
                           00091C  2155 	Sstm8s_tim1$TIM1_OC4FastConfig$427 ==.
                                   2156 ;	StdPeriphLib/src/stm8s_tim1.c: 1367: TIM1->CCMR4 |= TIM1_CCMR_OCxFE;
      00091C AE 52 5B         [ 2] 2157 	ldw	x, #0x525b
      00091F F6               [ 1] 2158 	ld	a, (x)
      000920 AA 04            [ 1] 2159 	or	a, #0x04
      000922 F7               [ 1] 2160 	ld	(x), a
      000923 20 07            [ 2] 2161 	jra	00104$
      000925                       2162 00102$:
                           000925  2163 	Sstm8s_tim1$TIM1_OC4FastConfig$428 ==.
                                   2164 ;	StdPeriphLib/src/stm8s_tim1.c: 1371: TIM1->CCMR4 &= (uint8_t)(~TIM1_CCMR_OCxFE);
      000925 AE 52 5B         [ 2] 2165 	ldw	x, #0x525b
      000928 F6               [ 1] 2166 	ld	a, (x)
      000929 A4 FB            [ 1] 2167 	and	a, #0xfb
      00092B F7               [ 1] 2168 	ld	(x), a
      00092C                       2169 00104$:
                           00092C  2170 	Sstm8s_tim1$TIM1_OC4FastConfig$429 ==.
                                   2171 ;	StdPeriphLib/src/stm8s_tim1.c: 1373: }
                           00092C  2172 	Sstm8s_tim1$TIM1_OC4FastConfig$430 ==.
                           00092C  2173 	XG$TIM1_OC4FastConfig$0$0 ==.
      00092C 32u00u00         [ 1] 2174 	pop	_fp_
      00092F 32u00u01         [ 1] 2175 	pop	_fp_+1
      000932 81               [ 4] 2176 	ret
                           000933  2177 	Sstm8s_tim1$TIM1_OC4FastConfig$431 ==.
                           000933  2178 	Sstm8s_tim1$TIM1_GenerateEvent$432 ==.
                                   2179 ;	StdPeriphLib/src/stm8s_tim1.c: 1389: void TIM1_GenerateEvent(TIM1_EventSource_TypeDef TIM1_EventSource)
                                   2180 ;	-----------------------------------------
                                   2181 ;	 function TIM1_GenerateEvent
                                   2182 ;	-----------------------------------------
      000933                       2183 _TIM1_GenerateEvent:
      000933 3Bu00u01         [ 1] 2184 	push	_fp_+1
      000936 3Bu00u00         [ 1] 2185 	push	_fp_
      000939 90 96            [ 1] 2186 	ldw	y, sp
      00093B 90 CFu00u00      [ 2] 2187 	ldw	_fp_, y
                           00093F  2188 	Sstm8s_tim1$TIM1_GenerateEvent$433 ==.
                           00093F  2189 	Sstm8s_tim1$TIM1_GenerateEvent$434 ==.
                                   2190 ;	StdPeriphLib/src/stm8s_tim1.c: 1395: TIM1->EGR = (uint8_t)TIM1_EventSource;
      00093F AE 52 57         [ 2] 2191 	ldw	x, #0x5257
      000942 7B 05            [ 1] 2192 	ld	a, (0x05, sp)
      000944 F7               [ 1] 2193 	ld	(x), a
                           000945  2194 	Sstm8s_tim1$TIM1_GenerateEvent$435 ==.
                                   2195 ;	StdPeriphLib/src/stm8s_tim1.c: 1396: }
                           000945  2196 	Sstm8s_tim1$TIM1_GenerateEvent$436 ==.
                           000945  2197 	XG$TIM1_GenerateEvent$0$0 ==.
      000945 32u00u00         [ 1] 2198 	pop	_fp_
      000948 32u00u01         [ 1] 2199 	pop	_fp_+1
      00094B 81               [ 4] 2200 	ret
                           00094C  2201 	Sstm8s_tim1$TIM1_GenerateEvent$437 ==.
                           00094C  2202 	Sstm8s_tim1$TIM1_OC1PolarityConfig$438 ==.
                                   2203 ;	StdPeriphLib/src/stm8s_tim1.c: 1406: void TIM1_OC1PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
                                   2204 ;	-----------------------------------------
                                   2205 ;	 function TIM1_OC1PolarityConfig
                                   2206 ;	-----------------------------------------
      00094C                       2207 _TIM1_OC1PolarityConfig:
      00094C 3Bu00u01         [ 1] 2208 	push	_fp_+1
      00094F 3Bu00u00         [ 1] 2209 	push	_fp_
      000952 90 96            [ 1] 2210 	ldw	y, sp
      000954 90 CFu00u00      [ 2] 2211 	ldw	_fp_, y
                           000958  2212 	Sstm8s_tim1$TIM1_OC1PolarityConfig$439 ==.
                           000958  2213 	Sstm8s_tim1$TIM1_OC1PolarityConfig$440 ==.
                                   2214 ;	StdPeriphLib/src/stm8s_tim1.c: 1412: if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
      000958 0D 05            [ 1] 2215 	tnz	(0x05, sp)
      00095A 27 09            [ 1] 2216 	jreq	00102$
                           00095C  2217 	Sstm8s_tim1$TIM1_OC1PolarityConfig$441 ==.
                                   2218 ;	StdPeriphLib/src/stm8s_tim1.c: 1414: TIM1->CCER1 |= TIM1_CCER1_CC1P;
      00095C AE 52 5C         [ 2] 2219 	ldw	x, #0x525c
      00095F F6               [ 1] 2220 	ld	a, (x)
      000960 AA 02            [ 1] 2221 	or	a, #0x02
      000962 F7               [ 1] 2222 	ld	(x), a
      000963 20 07            [ 2] 2223 	jra	00104$
      000965                       2224 00102$:
                           000965  2225 	Sstm8s_tim1$TIM1_OC1PolarityConfig$442 ==.
                                   2226 ;	StdPeriphLib/src/stm8s_tim1.c: 1418: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1P);
      000965 AE 52 5C         [ 2] 2227 	ldw	x, #0x525c
      000968 F6               [ 1] 2228 	ld	a, (x)
      000969 A4 FD            [ 1] 2229 	and	a, #0xfd
      00096B F7               [ 1] 2230 	ld	(x), a
      00096C                       2231 00104$:
                           00096C  2232 	Sstm8s_tim1$TIM1_OC1PolarityConfig$443 ==.
                                   2233 ;	StdPeriphLib/src/stm8s_tim1.c: 1420: }
                           00096C  2234 	Sstm8s_tim1$TIM1_OC1PolarityConfig$444 ==.
                           00096C  2235 	XG$TIM1_OC1PolarityConfig$0$0 ==.
      00096C 32u00u00         [ 1] 2236 	pop	_fp_
      00096F 32u00u01         [ 1] 2237 	pop	_fp_+1
      000972 81               [ 4] 2238 	ret
                           000973  2239 	Sstm8s_tim1$TIM1_OC1PolarityConfig$445 ==.
                           000973  2240 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$446 ==.
                                   2241 ;	StdPeriphLib/src/stm8s_tim1.c: 1430: void TIM1_OC1NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
                                   2242 ;	-----------------------------------------
                                   2243 ;	 function TIM1_OC1NPolarityConfig
                                   2244 ;	-----------------------------------------
      000973                       2245 _TIM1_OC1NPolarityConfig:
      000973 3Bu00u01         [ 1] 2246 	push	_fp_+1
      000976 3Bu00u00         [ 1] 2247 	push	_fp_
      000979 90 96            [ 1] 2248 	ldw	y, sp
      00097B 90 CFu00u00      [ 2] 2249 	ldw	_fp_, y
                           00097F  2250 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$447 ==.
                           00097F  2251 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$448 ==.
                                   2252 ;	StdPeriphLib/src/stm8s_tim1.c: 1436: if (TIM1_OCNPolarity != TIM1_OCNPOLARITY_HIGH)
      00097F 0D 05            [ 1] 2253 	tnz	(0x05, sp)
      000981 27 09            [ 1] 2254 	jreq	00102$
                           000983  2255 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$449 ==.
                                   2256 ;	StdPeriphLib/src/stm8s_tim1.c: 1438: TIM1->CCER1 |= TIM1_CCER1_CC1NP;
      000983 AE 52 5C         [ 2] 2257 	ldw	x, #0x525c
      000986 F6               [ 1] 2258 	ld	a, (x)
      000987 AA 08            [ 1] 2259 	or	a, #0x08
      000989 F7               [ 1] 2260 	ld	(x), a
      00098A 20 07            [ 2] 2261 	jra	00104$
      00098C                       2262 00102$:
                           00098C  2263 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$450 ==.
                                   2264 ;	StdPeriphLib/src/stm8s_tim1.c: 1442: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1NP);
      00098C AE 52 5C         [ 2] 2265 	ldw	x, #0x525c
      00098F F6               [ 1] 2266 	ld	a, (x)
      000990 A4 F7            [ 1] 2267 	and	a, #0xf7
      000992 F7               [ 1] 2268 	ld	(x), a
      000993                       2269 00104$:
                           000993  2270 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$451 ==.
                                   2271 ;	StdPeriphLib/src/stm8s_tim1.c: 1444: }
                           000993  2272 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$452 ==.
                           000993  2273 	XG$TIM1_OC1NPolarityConfig$0$0 ==.
      000993 32u00u00         [ 1] 2274 	pop	_fp_
      000996 32u00u01         [ 1] 2275 	pop	_fp_+1
      000999 81               [ 4] 2276 	ret
                           00099A  2277 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$453 ==.
                           00099A  2278 	Sstm8s_tim1$TIM1_OC2PolarityConfig$454 ==.
                                   2279 ;	StdPeriphLib/src/stm8s_tim1.c: 1454: void TIM1_OC2PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
                                   2280 ;	-----------------------------------------
                                   2281 ;	 function TIM1_OC2PolarityConfig
                                   2282 ;	-----------------------------------------
      00099A                       2283 _TIM1_OC2PolarityConfig:
      00099A 3Bu00u01         [ 1] 2284 	push	_fp_+1
      00099D 3Bu00u00         [ 1] 2285 	push	_fp_
      0009A0 90 96            [ 1] 2286 	ldw	y, sp
      0009A2 90 CFu00u00      [ 2] 2287 	ldw	_fp_, y
                           0009A6  2288 	Sstm8s_tim1$TIM1_OC2PolarityConfig$455 ==.
                           0009A6  2289 	Sstm8s_tim1$TIM1_OC2PolarityConfig$456 ==.
                                   2290 ;	StdPeriphLib/src/stm8s_tim1.c: 1460: if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
      0009A6 0D 05            [ 1] 2291 	tnz	(0x05, sp)
      0009A8 27 09            [ 1] 2292 	jreq	00102$
                           0009AA  2293 	Sstm8s_tim1$TIM1_OC2PolarityConfig$457 ==.
                                   2294 ;	StdPeriphLib/src/stm8s_tim1.c: 1462: TIM1->CCER1 |= TIM1_CCER1_CC2P;
      0009AA AE 52 5C         [ 2] 2295 	ldw	x, #0x525c
      0009AD F6               [ 1] 2296 	ld	a, (x)
      0009AE AA 20            [ 1] 2297 	or	a, #0x20
      0009B0 F7               [ 1] 2298 	ld	(x), a
      0009B1 20 07            [ 2] 2299 	jra	00104$
      0009B3                       2300 00102$:
                           0009B3  2301 	Sstm8s_tim1$TIM1_OC2PolarityConfig$458 ==.
                                   2302 ;	StdPeriphLib/src/stm8s_tim1.c: 1466: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2P);
      0009B3 AE 52 5C         [ 2] 2303 	ldw	x, #0x525c
      0009B6 F6               [ 1] 2304 	ld	a, (x)
      0009B7 A4 DF            [ 1] 2305 	and	a, #0xdf
      0009B9 F7               [ 1] 2306 	ld	(x), a
      0009BA                       2307 00104$:
                           0009BA  2308 	Sstm8s_tim1$TIM1_OC2PolarityConfig$459 ==.
                                   2309 ;	StdPeriphLib/src/stm8s_tim1.c: 1468: }
                           0009BA  2310 	Sstm8s_tim1$TIM1_OC2PolarityConfig$460 ==.
                           0009BA  2311 	XG$TIM1_OC2PolarityConfig$0$0 ==.
      0009BA 32u00u00         [ 1] 2312 	pop	_fp_
      0009BD 32u00u01         [ 1] 2313 	pop	_fp_+1
      0009C0 81               [ 4] 2314 	ret
                           0009C1  2315 	Sstm8s_tim1$TIM1_OC2PolarityConfig$461 ==.
                           0009C1  2316 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$462 ==.
                                   2317 ;	StdPeriphLib/src/stm8s_tim1.c: 1478: void TIM1_OC2NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
                                   2318 ;	-----------------------------------------
                                   2319 ;	 function TIM1_OC2NPolarityConfig
                                   2320 ;	-----------------------------------------
      0009C1                       2321 _TIM1_OC2NPolarityConfig:
      0009C1 3Bu00u01         [ 1] 2322 	push	_fp_+1
      0009C4 3Bu00u00         [ 1] 2323 	push	_fp_
      0009C7 90 96            [ 1] 2324 	ldw	y, sp
      0009C9 90 CFu00u00      [ 2] 2325 	ldw	_fp_, y
                           0009CD  2326 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$463 ==.
                           0009CD  2327 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$464 ==.
                                   2328 ;	StdPeriphLib/src/stm8s_tim1.c: 1484: if (TIM1_OCNPolarity != TIM1_OCNPOLARITY_HIGH)
      0009CD 0D 05            [ 1] 2329 	tnz	(0x05, sp)
      0009CF 27 06            [ 1] 2330 	jreq	00102$
                           0009D1  2331 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$465 ==.
                                   2332 ;	StdPeriphLib/src/stm8s_tim1.c: 1486: TIM1->CCER1 |= TIM1_CCER1_CC2NP;
      0009D1 72 1E 52 5C      [ 1] 2333 	bset	0x525c, #7
      0009D5 20 04            [ 2] 2334 	jra	00104$
      0009D7                       2335 00102$:
                           0009D7  2336 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$466 ==.
                                   2337 ;	StdPeriphLib/src/stm8s_tim1.c: 1490: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2NP);
      0009D7 72 1F 52 5C      [ 1] 2338 	bres	0x525c, #7
      0009DB                       2339 00104$:
                           0009DB  2340 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$467 ==.
                                   2341 ;	StdPeriphLib/src/stm8s_tim1.c: 1492: }
                           0009DB  2342 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$468 ==.
                           0009DB  2343 	XG$TIM1_OC2NPolarityConfig$0$0 ==.
      0009DB 32u00u00         [ 1] 2344 	pop	_fp_
      0009DE 32u00u01         [ 1] 2345 	pop	_fp_+1
      0009E1 81               [ 4] 2346 	ret
                           0009E2  2347 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$469 ==.
                           0009E2  2348 	Sstm8s_tim1$TIM1_OC3PolarityConfig$470 ==.
                                   2349 ;	StdPeriphLib/src/stm8s_tim1.c: 1502: void TIM1_OC3PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
                                   2350 ;	-----------------------------------------
                                   2351 ;	 function TIM1_OC3PolarityConfig
                                   2352 ;	-----------------------------------------
      0009E2                       2353 _TIM1_OC3PolarityConfig:
      0009E2 3Bu00u01         [ 1] 2354 	push	_fp_+1
      0009E5 3Bu00u00         [ 1] 2355 	push	_fp_
      0009E8 90 96            [ 1] 2356 	ldw	y, sp
      0009EA 90 CFu00u00      [ 2] 2357 	ldw	_fp_, y
                           0009EE  2358 	Sstm8s_tim1$TIM1_OC3PolarityConfig$471 ==.
                           0009EE  2359 	Sstm8s_tim1$TIM1_OC3PolarityConfig$472 ==.
                                   2360 ;	StdPeriphLib/src/stm8s_tim1.c: 1508: if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
      0009EE 0D 05            [ 1] 2361 	tnz	(0x05, sp)
      0009F0 27 09            [ 1] 2362 	jreq	00102$
                           0009F2  2363 	Sstm8s_tim1$TIM1_OC3PolarityConfig$473 ==.
                                   2364 ;	StdPeriphLib/src/stm8s_tim1.c: 1510: TIM1->CCER2 |= TIM1_CCER2_CC3P;
      0009F2 AE 52 5D         [ 2] 2365 	ldw	x, #0x525d
      0009F5 F6               [ 1] 2366 	ld	a, (x)
      0009F6 AA 02            [ 1] 2367 	or	a, #0x02
      0009F8 F7               [ 1] 2368 	ld	(x), a
      0009F9 20 07            [ 2] 2369 	jra	00104$
      0009FB                       2370 00102$:
                           0009FB  2371 	Sstm8s_tim1$TIM1_OC3PolarityConfig$474 ==.
                                   2372 ;	StdPeriphLib/src/stm8s_tim1.c: 1514: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3P);
      0009FB AE 52 5D         [ 2] 2373 	ldw	x, #0x525d
      0009FE F6               [ 1] 2374 	ld	a, (x)
      0009FF A4 FD            [ 1] 2375 	and	a, #0xfd
      000A01 F7               [ 1] 2376 	ld	(x), a
      000A02                       2377 00104$:
                           000A02  2378 	Sstm8s_tim1$TIM1_OC3PolarityConfig$475 ==.
                                   2379 ;	StdPeriphLib/src/stm8s_tim1.c: 1516: }
                           000A02  2380 	Sstm8s_tim1$TIM1_OC3PolarityConfig$476 ==.
                           000A02  2381 	XG$TIM1_OC3PolarityConfig$0$0 ==.
      000A02 32u00u00         [ 1] 2382 	pop	_fp_
      000A05 32u00u01         [ 1] 2383 	pop	_fp_+1
      000A08 81               [ 4] 2384 	ret
                           000A09  2385 	Sstm8s_tim1$TIM1_OC3PolarityConfig$477 ==.
                           000A09  2386 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$478 ==.
                                   2387 ;	StdPeriphLib/src/stm8s_tim1.c: 1527: void TIM1_OC3NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
                                   2388 ;	-----------------------------------------
                                   2389 ;	 function TIM1_OC3NPolarityConfig
                                   2390 ;	-----------------------------------------
      000A09                       2391 _TIM1_OC3NPolarityConfig:
      000A09 3Bu00u01         [ 1] 2392 	push	_fp_+1
      000A0C 3Bu00u00         [ 1] 2393 	push	_fp_
      000A0F 90 96            [ 1] 2394 	ldw	y, sp
      000A11 90 CFu00u00      [ 2] 2395 	ldw	_fp_, y
                           000A15  2396 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$479 ==.
                           000A15  2397 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$480 ==.
                                   2398 ;	StdPeriphLib/src/stm8s_tim1.c: 1533: if (TIM1_OCNPolarity != TIM1_OCNPOLARITY_HIGH)
      000A15 0D 05            [ 1] 2399 	tnz	(0x05, sp)
      000A17 27 09            [ 1] 2400 	jreq	00102$
                           000A19  2401 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$481 ==.
                                   2402 ;	StdPeriphLib/src/stm8s_tim1.c: 1535: TIM1->CCER2 |= TIM1_CCER2_CC3NP;
      000A19 AE 52 5D         [ 2] 2403 	ldw	x, #0x525d
      000A1C F6               [ 1] 2404 	ld	a, (x)
      000A1D AA 08            [ 1] 2405 	or	a, #0x08
      000A1F F7               [ 1] 2406 	ld	(x), a
      000A20 20 07            [ 2] 2407 	jra	00104$
      000A22                       2408 00102$:
                           000A22  2409 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$482 ==.
                                   2410 ;	StdPeriphLib/src/stm8s_tim1.c: 1539: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3NP);
      000A22 AE 52 5D         [ 2] 2411 	ldw	x, #0x525d
      000A25 F6               [ 1] 2412 	ld	a, (x)
      000A26 A4 F7            [ 1] 2413 	and	a, #0xf7
      000A28 F7               [ 1] 2414 	ld	(x), a
      000A29                       2415 00104$:
                           000A29  2416 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$483 ==.
                                   2417 ;	StdPeriphLib/src/stm8s_tim1.c: 1541: }
                           000A29  2418 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$484 ==.
                           000A29  2419 	XG$TIM1_OC3NPolarityConfig$0$0 ==.
      000A29 32u00u00         [ 1] 2420 	pop	_fp_
      000A2C 32u00u01         [ 1] 2421 	pop	_fp_+1
      000A2F 81               [ 4] 2422 	ret
                           000A30  2423 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$485 ==.
                           000A30  2424 	Sstm8s_tim1$TIM1_OC4PolarityConfig$486 ==.
                                   2425 ;	StdPeriphLib/src/stm8s_tim1.c: 1551: void TIM1_OC4PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
                                   2426 ;	-----------------------------------------
                                   2427 ;	 function TIM1_OC4PolarityConfig
                                   2428 ;	-----------------------------------------
      000A30                       2429 _TIM1_OC4PolarityConfig:
      000A30 3Bu00u01         [ 1] 2430 	push	_fp_+1
      000A33 3Bu00u00         [ 1] 2431 	push	_fp_
      000A36 90 96            [ 1] 2432 	ldw	y, sp
      000A38 90 CFu00u00      [ 2] 2433 	ldw	_fp_, y
                           000A3C  2434 	Sstm8s_tim1$TIM1_OC4PolarityConfig$487 ==.
                           000A3C  2435 	Sstm8s_tim1$TIM1_OC4PolarityConfig$488 ==.
                                   2436 ;	StdPeriphLib/src/stm8s_tim1.c: 1557: if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
      000A3C 0D 05            [ 1] 2437 	tnz	(0x05, sp)
      000A3E 27 09            [ 1] 2438 	jreq	00102$
                           000A40  2439 	Sstm8s_tim1$TIM1_OC4PolarityConfig$489 ==.
                                   2440 ;	StdPeriphLib/src/stm8s_tim1.c: 1559: TIM1->CCER2 |= TIM1_CCER2_CC4P;
      000A40 AE 52 5D         [ 2] 2441 	ldw	x, #0x525d
      000A43 F6               [ 1] 2442 	ld	a, (x)
      000A44 AA 20            [ 1] 2443 	or	a, #0x20
      000A46 F7               [ 1] 2444 	ld	(x), a
      000A47 20 07            [ 2] 2445 	jra	00104$
      000A49                       2446 00102$:
                           000A49  2447 	Sstm8s_tim1$TIM1_OC4PolarityConfig$490 ==.
                                   2448 ;	StdPeriphLib/src/stm8s_tim1.c: 1563: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4P);
      000A49 AE 52 5D         [ 2] 2449 	ldw	x, #0x525d
      000A4C F6               [ 1] 2450 	ld	a, (x)
      000A4D A4 DF            [ 1] 2451 	and	a, #0xdf
      000A4F F7               [ 1] 2452 	ld	(x), a
      000A50                       2453 00104$:
                           000A50  2454 	Sstm8s_tim1$TIM1_OC4PolarityConfig$491 ==.
                                   2455 ;	StdPeriphLib/src/stm8s_tim1.c: 1565: }
                           000A50  2456 	Sstm8s_tim1$TIM1_OC4PolarityConfig$492 ==.
                           000A50  2457 	XG$TIM1_OC4PolarityConfig$0$0 ==.
      000A50 32u00u00         [ 1] 2458 	pop	_fp_
      000A53 32u00u01         [ 1] 2459 	pop	_fp_+1
      000A56 81               [ 4] 2460 	ret
                           000A57  2461 	Sstm8s_tim1$TIM1_OC4PolarityConfig$493 ==.
                           000A57  2462 	Sstm8s_tim1$TIM1_CCxCmd$494 ==.
                                   2463 ;	StdPeriphLib/src/stm8s_tim1.c: 1579: void TIM1_CCxCmd(TIM1_Channel_TypeDef TIM1_Channel, FunctionalState NewState)
                                   2464 ;	-----------------------------------------
                                   2465 ;	 function TIM1_CCxCmd
                                   2466 ;	-----------------------------------------
      000A57                       2467 _TIM1_CCxCmd:
      000A57 3Bu00u01         [ 1] 2468 	push	_fp_+1
      000A5A 3Bu00u00         [ 1] 2469 	push	_fp_
      000A5D 90 96            [ 1] 2470 	ldw	y, sp
      000A5F 90 CFu00u00      [ 2] 2471 	ldw	_fp_, y
                           000A63  2472 	Sstm8s_tim1$TIM1_CCxCmd$495 ==.
                           000A63  2473 	Sstm8s_tim1$TIM1_CCxCmd$496 ==.
                                   2474 ;	StdPeriphLib/src/stm8s_tim1.c: 1585: if (TIM1_Channel == TIM1_CHANNEL_1)
      000A63 0D 05            [ 1] 2475 	tnz	(0x05, sp)
      000A65 26 12            [ 1] 2476 	jrne	00120$
                           000A67  2477 	Sstm8s_tim1$TIM1_CCxCmd$497 ==.
                                   2478 ;	StdPeriphLib/src/stm8s_tim1.c: 1588: if (NewState != DISABLE)
      000A67 0D 06            [ 1] 2479 	tnz	(0x06, sp)
      000A69 27 07            [ 1] 2480 	jreq	00102$
                           000A6B  2481 	Sstm8s_tim1$TIM1_CCxCmd$498 ==.
                                   2482 ;	StdPeriphLib/src/stm8s_tim1.c: 1590: TIM1->CCER1 |= TIM1_CCER1_CC1E;
      000A6B 72 10 52 5C      [ 1] 2483 	bset	0x525c, #0
      000A6F CCr0ArBF         [ 2] 2484 	jp	00122$
      000A72                       2485 00102$:
                           000A72  2486 	Sstm8s_tim1$TIM1_CCxCmd$499 ==.
                                   2487 ;	StdPeriphLib/src/stm8s_tim1.c: 1594: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E);
      000A72 72 11 52 5C      [ 1] 2488 	bres	0x525c, #0
      000A76 CCr0ArBF         [ 2] 2489 	jp	00122$
      000A79                       2490 00120$:
                           000A79  2491 	Sstm8s_tim1$TIM1_CCxCmd$500 ==.
                                   2492 ;	StdPeriphLib/src/stm8s_tim1.c: 1598: else if (TIM1_Channel == TIM1_CHANNEL_2)
      000A79 7B 05            [ 1] 2493 	ld	a, (0x05, sp)
      000A7B A1 01            [ 1] 2494 	cp	a, #0x01
      000A7D 26 16            [ 1] 2495 	jrne	00117$
                           000A7F  2496 	Sstm8s_tim1$TIM1_CCxCmd$501 ==.
                                   2497 ;	StdPeriphLib/src/stm8s_tim1.c: 1601: if (NewState != DISABLE)
      000A7F 0D 06            [ 1] 2498 	tnz	(0x06, sp)
      000A81 27 09            [ 1] 2499 	jreq	00105$
                           000A83  2500 	Sstm8s_tim1$TIM1_CCxCmd$502 ==.
                                   2501 ;	StdPeriphLib/src/stm8s_tim1.c: 1603: TIM1->CCER1 |= TIM1_CCER1_CC2E;
      000A83 AE 52 5C         [ 2] 2502 	ldw	x, #0x525c
      000A86 F6               [ 1] 2503 	ld	a, (x)
      000A87 AA 10            [ 1] 2504 	or	a, #0x10
      000A89 F7               [ 1] 2505 	ld	(x), a
      000A8A 20 33            [ 2] 2506 	jra	00122$
      000A8C                       2507 00105$:
                           000A8C  2508 	Sstm8s_tim1$TIM1_CCxCmd$503 ==.
                                   2509 ;	StdPeriphLib/src/stm8s_tim1.c: 1607: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2E);
      000A8C AE 52 5C         [ 2] 2510 	ldw	x, #0x525c
      000A8F F6               [ 1] 2511 	ld	a, (x)
      000A90 A4 EF            [ 1] 2512 	and	a, #0xef
      000A92 F7               [ 1] 2513 	ld	(x), a
      000A93 20 2A            [ 2] 2514 	jra	00122$
      000A95                       2515 00117$:
                           000A95  2516 	Sstm8s_tim1$TIM1_CCxCmd$504 ==.
                                   2517 ;	StdPeriphLib/src/stm8s_tim1.c: 1610: else if (TIM1_Channel == TIM1_CHANNEL_3)
      000A95 7B 05            [ 1] 2518 	ld	a, (0x05, sp)
      000A97 A1 02            [ 1] 2519 	cp	a, #0x02
      000A99 26 10            [ 1] 2520 	jrne	00114$
                           000A9B  2521 	Sstm8s_tim1$TIM1_CCxCmd$505 ==.
                                   2522 ;	StdPeriphLib/src/stm8s_tim1.c: 1613: if (NewState != DISABLE)
      000A9B 0D 06            [ 1] 2523 	tnz	(0x06, sp)
      000A9D 27 06            [ 1] 2524 	jreq	00108$
                           000A9F  2525 	Sstm8s_tim1$TIM1_CCxCmd$506 ==.
                                   2526 ;	StdPeriphLib/src/stm8s_tim1.c: 1615: TIM1->CCER2 |= TIM1_CCER2_CC3E;
      000A9F 72 10 52 5D      [ 1] 2527 	bset	0x525d, #0
      000AA3 20 1A            [ 2] 2528 	jra	00122$
      000AA5                       2529 00108$:
                           000AA5  2530 	Sstm8s_tim1$TIM1_CCxCmd$507 ==.
                                   2531 ;	StdPeriphLib/src/stm8s_tim1.c: 1619: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3E);
      000AA5 72 11 52 5D      [ 1] 2532 	bres	0x525d, #0
      000AA9 20 14            [ 2] 2533 	jra	00122$
      000AAB                       2534 00114$:
                           000AAB  2535 	Sstm8s_tim1$TIM1_CCxCmd$508 ==.
                                   2536 ;	StdPeriphLib/src/stm8s_tim1.c: 1625: if (NewState != DISABLE)
      000AAB 0D 06            [ 1] 2537 	tnz	(0x06, sp)
      000AAD 27 09            [ 1] 2538 	jreq	00111$
                           000AAF  2539 	Sstm8s_tim1$TIM1_CCxCmd$509 ==.
                                   2540 ;	StdPeriphLib/src/stm8s_tim1.c: 1627: TIM1->CCER2 |= TIM1_CCER2_CC4E;
      000AAF AE 52 5D         [ 2] 2541 	ldw	x, #0x525d
      000AB2 F6               [ 1] 2542 	ld	a, (x)
      000AB3 AA 10            [ 1] 2543 	or	a, #0x10
      000AB5 F7               [ 1] 2544 	ld	(x), a
      000AB6 20 07            [ 2] 2545 	jra	00122$
      000AB8                       2546 00111$:
                           000AB8  2547 	Sstm8s_tim1$TIM1_CCxCmd$510 ==.
                                   2548 ;	StdPeriphLib/src/stm8s_tim1.c: 1631: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4E);
      000AB8 AE 52 5D         [ 2] 2549 	ldw	x, #0x525d
      000ABB F6               [ 1] 2550 	ld	a, (x)
      000ABC A4 EF            [ 1] 2551 	and	a, #0xef
      000ABE F7               [ 1] 2552 	ld	(x), a
      000ABF                       2553 00122$:
                           000ABF  2554 	Sstm8s_tim1$TIM1_CCxCmd$511 ==.
                                   2555 ;	StdPeriphLib/src/stm8s_tim1.c: 1634: }
                           000ABF  2556 	Sstm8s_tim1$TIM1_CCxCmd$512 ==.
                           000ABF  2557 	XG$TIM1_CCxCmd$0$0 ==.
      000ABF 32u00u00         [ 1] 2558 	pop	_fp_
      000AC2 32u00u01         [ 1] 2559 	pop	_fp_+1
      000AC5 81               [ 4] 2560 	ret
                           000AC6  2561 	Sstm8s_tim1$TIM1_CCxCmd$513 ==.
                           000AC6  2562 	Sstm8s_tim1$TIM1_CCxNCmd$514 ==.
                                   2563 ;	StdPeriphLib/src/stm8s_tim1.c: 1647: void TIM1_CCxNCmd(TIM1_Channel_TypeDef TIM1_Channel, FunctionalState NewState)
                                   2564 ;	-----------------------------------------
                                   2565 ;	 function TIM1_CCxNCmd
                                   2566 ;	-----------------------------------------
      000AC6                       2567 _TIM1_CCxNCmd:
      000AC6 3Bu00u01         [ 1] 2568 	push	_fp_+1
      000AC9 3Bu00u00         [ 1] 2569 	push	_fp_
      000ACC 90 96            [ 1] 2570 	ldw	y, sp
      000ACE 90 CFu00u00      [ 2] 2571 	ldw	_fp_, y
                           000AD2  2572 	Sstm8s_tim1$TIM1_CCxNCmd$515 ==.
                           000AD2  2573 	Sstm8s_tim1$TIM1_CCxNCmd$516 ==.
                                   2574 ;	StdPeriphLib/src/stm8s_tim1.c: 1653: if (TIM1_Channel == TIM1_CHANNEL_1)
      000AD2 0D 05            [ 1] 2575 	tnz	(0x05, sp)
      000AD4 26 16            [ 1] 2576 	jrne	00114$
                           000AD6  2577 	Sstm8s_tim1$TIM1_CCxNCmd$517 ==.
                                   2578 ;	StdPeriphLib/src/stm8s_tim1.c: 1656: if (NewState != DISABLE)
      000AD6 0D 06            [ 1] 2579 	tnz	(0x06, sp)
      000AD8 27 09            [ 1] 2580 	jreq	00102$
                           000ADA  2581 	Sstm8s_tim1$TIM1_CCxNCmd$518 ==.
                                   2582 ;	StdPeriphLib/src/stm8s_tim1.c: 1658: TIM1->CCER1 |= TIM1_CCER1_CC1NE;
      000ADA AE 52 5C         [ 2] 2583 	ldw	x, #0x525c
      000ADD F6               [ 1] 2584 	ld	a, (x)
      000ADE AA 04            [ 1] 2585 	or	a, #0x04
      000AE0 F7               [ 1] 2586 	ld	(x), a
      000AE1 20 39            [ 2] 2587 	jra	00116$
      000AE3                       2588 00102$:
                           000AE3  2589 	Sstm8s_tim1$TIM1_CCxNCmd$519 ==.
                                   2590 ;	StdPeriphLib/src/stm8s_tim1.c: 1662: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1NE);
      000AE3 AE 52 5C         [ 2] 2591 	ldw	x, #0x525c
      000AE6 F6               [ 1] 2592 	ld	a, (x)
      000AE7 A4 FB            [ 1] 2593 	and	a, #0xfb
      000AE9 F7               [ 1] 2594 	ld	(x), a
      000AEA 20 30            [ 2] 2595 	jra	00116$
      000AEC                       2596 00114$:
                           000AEC  2597 	Sstm8s_tim1$TIM1_CCxNCmd$520 ==.
                                   2598 ;	StdPeriphLib/src/stm8s_tim1.c: 1665: else if (TIM1_Channel == TIM1_CHANNEL_2)
      000AEC 7B 05            [ 1] 2599 	ld	a, (0x05, sp)
      000AEE A1 01            [ 1] 2600 	cp	a, #0x01
      000AF0 26 16            [ 1] 2601 	jrne	00111$
                           000AF2  2602 	Sstm8s_tim1$TIM1_CCxNCmd$521 ==.
                                   2603 ;	StdPeriphLib/src/stm8s_tim1.c: 1668: if (NewState != DISABLE)
      000AF2 0D 06            [ 1] 2604 	tnz	(0x06, sp)
      000AF4 27 09            [ 1] 2605 	jreq	00105$
                           000AF6  2606 	Sstm8s_tim1$TIM1_CCxNCmd$522 ==.
                                   2607 ;	StdPeriphLib/src/stm8s_tim1.c: 1670: TIM1->CCER1 |= TIM1_CCER1_CC2NE;
      000AF6 AE 52 5C         [ 2] 2608 	ldw	x, #0x525c
      000AF9 F6               [ 1] 2609 	ld	a, (x)
      000AFA AA 40            [ 1] 2610 	or	a, #0x40
      000AFC F7               [ 1] 2611 	ld	(x), a
      000AFD 20 1D            [ 2] 2612 	jra	00116$
      000AFF                       2613 00105$:
                           000AFF  2614 	Sstm8s_tim1$TIM1_CCxNCmd$523 ==.
                                   2615 ;	StdPeriphLib/src/stm8s_tim1.c: 1674: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2NE);
      000AFF AE 52 5C         [ 2] 2616 	ldw	x, #0x525c
      000B02 F6               [ 1] 2617 	ld	a, (x)
      000B03 A4 BF            [ 1] 2618 	and	a, #0xbf
      000B05 F7               [ 1] 2619 	ld	(x), a
      000B06 20 14            [ 2] 2620 	jra	00116$
      000B08                       2621 00111$:
                           000B08  2622 	Sstm8s_tim1$TIM1_CCxNCmd$524 ==.
                                   2623 ;	StdPeriphLib/src/stm8s_tim1.c: 1680: if (NewState != DISABLE)
      000B08 0D 06            [ 1] 2624 	tnz	(0x06, sp)
      000B0A 27 09            [ 1] 2625 	jreq	00108$
                           000B0C  2626 	Sstm8s_tim1$TIM1_CCxNCmd$525 ==.
                                   2627 ;	StdPeriphLib/src/stm8s_tim1.c: 1682: TIM1->CCER2 |= TIM1_CCER2_CC3NE;
      000B0C AE 52 5D         [ 2] 2628 	ldw	x, #0x525d
      000B0F F6               [ 1] 2629 	ld	a, (x)
      000B10 AA 04            [ 1] 2630 	or	a, #0x04
      000B12 F7               [ 1] 2631 	ld	(x), a
      000B13 20 07            [ 2] 2632 	jra	00116$
      000B15                       2633 00108$:
                           000B15  2634 	Sstm8s_tim1$TIM1_CCxNCmd$526 ==.
                                   2635 ;	StdPeriphLib/src/stm8s_tim1.c: 1686: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3NE);
      000B15 AE 52 5D         [ 2] 2636 	ldw	x, #0x525d
      000B18 F6               [ 1] 2637 	ld	a, (x)
      000B19 A4 FB            [ 1] 2638 	and	a, #0xfb
      000B1B F7               [ 1] 2639 	ld	(x), a
      000B1C                       2640 00116$:
                           000B1C  2641 	Sstm8s_tim1$TIM1_CCxNCmd$527 ==.
                                   2642 ;	StdPeriphLib/src/stm8s_tim1.c: 1689: }
                           000B1C  2643 	Sstm8s_tim1$TIM1_CCxNCmd$528 ==.
                           000B1C  2644 	XG$TIM1_CCxNCmd$0$0 ==.
      000B1C 32u00u00         [ 1] 2645 	pop	_fp_
      000B1F 32u00u01         [ 1] 2646 	pop	_fp_+1
      000B22 81               [ 4] 2647 	ret
                           000B23  2648 	Sstm8s_tim1$TIM1_CCxNCmd$529 ==.
                           000B23  2649 	Sstm8s_tim1$TIM1_SelectOCxM$530 ==.
                                   2650 ;	StdPeriphLib/src/stm8s_tim1.c: 1712: void TIM1_SelectOCxM(TIM1_Channel_TypeDef TIM1_Channel, TIM1_OCMode_TypeDef TIM1_OCMode)
                                   2651 ;	-----------------------------------------
                                   2652 ;	 function TIM1_SelectOCxM
                                   2653 ;	-----------------------------------------
      000B23                       2654 _TIM1_SelectOCxM:
      000B23 3Bu00u01         [ 1] 2655 	push	_fp_+1
      000B26 3Bu00u00         [ 1] 2656 	push	_fp_
      000B29 90 96            [ 1] 2657 	ldw	y, sp
      000B2B 90 CFu00u00      [ 2] 2658 	ldw	_fp_, y
                           000B2F  2659 	Sstm8s_tim1$TIM1_SelectOCxM$531 ==.
                           000B2F  2660 	Sstm8s_tim1$TIM1_SelectOCxM$532 ==.
                                   2661 ;	StdPeriphLib/src/stm8s_tim1.c: 1718: if (TIM1_Channel == TIM1_CHANNEL_1)
      000B2F 0D 05            [ 1] 2662 	tnz	(0x05, sp)
      000B31 26 13            [ 1] 2663 	jrne	00108$
                           000B33  2664 	Sstm8s_tim1$TIM1_SelectOCxM$533 ==.
                                   2665 ;	StdPeriphLib/src/stm8s_tim1.c: 1721: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E);
      000B33 72 11 52 5C      [ 1] 2666 	bres	0x525c, #0
                           000B37  2667 	Sstm8s_tim1$TIM1_SelectOCxM$534 ==.
                                   2668 ;	StdPeriphLib/src/stm8s_tim1.c: 1724: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_OCM)) 
      000B37 AE 52 58         [ 2] 2669 	ldw	x, #0x5258
      000B3A F6               [ 1] 2670 	ld	a, (x)
      000B3B A4 8F            [ 1] 2671 	and	a, #0x8f
                           000B3D  2672 	Sstm8s_tim1$TIM1_SelectOCxM$535 ==.
                                   2673 ;	StdPeriphLib/src/stm8s_tim1.c: 1725: | (uint8_t)TIM1_OCMode);
      000B3D 1A 06            [ 1] 2674 	or	a, (0x06, sp)
      000B3F AE 52 58         [ 2] 2675 	ldw	x, #0x5258
      000B42 F7               [ 1] 2676 	ld	(x), a
      000B43 CCr0Br8C         [ 2] 2677 	jp	00110$
      000B46                       2678 00108$:
                           000B46  2679 	Sstm8s_tim1$TIM1_SelectOCxM$536 ==.
                                   2680 ;	StdPeriphLib/src/stm8s_tim1.c: 1727: else if (TIM1_Channel == TIM1_CHANNEL_2)
      000B46 7B 05            [ 1] 2681 	ld	a, (0x05, sp)
      000B48 A1 01            [ 1] 2682 	cp	a, #0x01
      000B4A 26 15            [ 1] 2683 	jrne	00105$
                           000B4C  2684 	Sstm8s_tim1$TIM1_SelectOCxM$537 ==.
                                   2685 ;	StdPeriphLib/src/stm8s_tim1.c: 1730: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2E);
      000B4C AE 52 5C         [ 2] 2686 	ldw	x, #0x525c
      000B4F F6               [ 1] 2687 	ld	a, (x)
      000B50 A4 EF            [ 1] 2688 	and	a, #0xef
      000B52 F7               [ 1] 2689 	ld	(x), a
                           000B53  2690 	Sstm8s_tim1$TIM1_SelectOCxM$538 ==.
                                   2691 ;	StdPeriphLib/src/stm8s_tim1.c: 1733: TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_OCM))
      000B53 AE 52 59         [ 2] 2692 	ldw	x, #0x5259
      000B56 F6               [ 1] 2693 	ld	a, (x)
      000B57 A4 8F            [ 1] 2694 	and	a, #0x8f
                           000B59  2695 	Sstm8s_tim1$TIM1_SelectOCxM$539 ==.
                                   2696 ;	StdPeriphLib/src/stm8s_tim1.c: 1734: | (uint8_t)TIM1_OCMode);
      000B59 1A 06            [ 1] 2697 	or	a, (0x06, sp)
      000B5B AE 52 59         [ 2] 2698 	ldw	x, #0x5259
      000B5E F7               [ 1] 2699 	ld	(x), a
      000B5F 20 2B            [ 2] 2700 	jra	00110$
      000B61                       2701 00105$:
                           000B61  2702 	Sstm8s_tim1$TIM1_SelectOCxM$540 ==.
                                   2703 ;	StdPeriphLib/src/stm8s_tim1.c: 1736: else if (TIM1_Channel == TIM1_CHANNEL_3)
      000B61 7B 05            [ 1] 2704 	ld	a, (0x05, sp)
      000B63 A1 02            [ 1] 2705 	cp	a, #0x02
      000B65 26 12            [ 1] 2706 	jrne	00102$
                           000B67  2707 	Sstm8s_tim1$TIM1_SelectOCxM$541 ==.
                                   2708 ;	StdPeriphLib/src/stm8s_tim1.c: 1739: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3E);
      000B67 72 11 52 5D      [ 1] 2709 	bres	0x525d, #0
                           000B6B  2710 	Sstm8s_tim1$TIM1_SelectOCxM$542 ==.
                                   2711 ;	StdPeriphLib/src/stm8s_tim1.c: 1742: TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_OCM)) 
      000B6B AE 52 5A         [ 2] 2712 	ldw	x, #0x525a
      000B6E F6               [ 1] 2713 	ld	a, (x)
      000B6F A4 8F            [ 1] 2714 	and	a, #0x8f
                           000B71  2715 	Sstm8s_tim1$TIM1_SelectOCxM$543 ==.
                                   2716 ;	StdPeriphLib/src/stm8s_tim1.c: 1743: | (uint8_t)TIM1_OCMode);
      000B71 1A 06            [ 1] 2717 	or	a, (0x06, sp)
      000B73 AE 52 5A         [ 2] 2718 	ldw	x, #0x525a
      000B76 F7               [ 1] 2719 	ld	(x), a
      000B77 20 13            [ 2] 2720 	jra	00110$
      000B79                       2721 00102$:
                           000B79  2722 	Sstm8s_tim1$TIM1_SelectOCxM$544 ==.
                                   2723 ;	StdPeriphLib/src/stm8s_tim1.c: 1748: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4E);
      000B79 AE 52 5D         [ 2] 2724 	ldw	x, #0x525d
      000B7C F6               [ 1] 2725 	ld	a, (x)
      000B7D A4 EF            [ 1] 2726 	and	a, #0xef
      000B7F F7               [ 1] 2727 	ld	(x), a
                           000B80  2728 	Sstm8s_tim1$TIM1_SelectOCxM$545 ==.
                                   2729 ;	StdPeriphLib/src/stm8s_tim1.c: 1751: TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_OCM)) 
      000B80 AE 52 5B         [ 2] 2730 	ldw	x, #0x525b
      000B83 F6               [ 1] 2731 	ld	a, (x)
      000B84 A4 8F            [ 1] 2732 	and	a, #0x8f
                           000B86  2733 	Sstm8s_tim1$TIM1_SelectOCxM$546 ==.
                                   2734 ;	StdPeriphLib/src/stm8s_tim1.c: 1752: | (uint8_t)TIM1_OCMode);
      000B86 1A 06            [ 1] 2735 	or	a, (0x06, sp)
      000B88 AE 52 5B         [ 2] 2736 	ldw	x, #0x525b
      000B8B F7               [ 1] 2737 	ld	(x), a
      000B8C                       2738 00110$:
                           000B8C  2739 	Sstm8s_tim1$TIM1_SelectOCxM$547 ==.
                                   2740 ;	StdPeriphLib/src/stm8s_tim1.c: 1754: }
                           000B8C  2741 	Sstm8s_tim1$TIM1_SelectOCxM$548 ==.
                           000B8C  2742 	XG$TIM1_SelectOCxM$0$0 ==.
      000B8C 32u00u00         [ 1] 2743 	pop	_fp_
      000B8F 32u00u01         [ 1] 2744 	pop	_fp_+1
      000B92 81               [ 4] 2745 	ret
                           000B93  2746 	Sstm8s_tim1$TIM1_SelectOCxM$549 ==.
                           000B93  2747 	Sstm8s_tim1$TIM1_SetCounter$550 ==.
                                   2748 ;	StdPeriphLib/src/stm8s_tim1.c: 1762: void TIM1_SetCounter(uint16_t Counter)
                                   2749 ;	-----------------------------------------
                                   2750 ;	 function TIM1_SetCounter
                                   2751 ;	-----------------------------------------
      000B93                       2752 _TIM1_SetCounter:
      000B93 3Bu00u01         [ 1] 2753 	push	_fp_+1
      000B96 3Bu00u00         [ 1] 2754 	push	_fp_
      000B99 90 96            [ 1] 2755 	ldw	y, sp
      000B9B 90 CFu00u00      [ 2] 2756 	ldw	_fp_, y
                           000B9F  2757 	Sstm8s_tim1$TIM1_SetCounter$551 ==.
      000B9F 52 02            [ 2] 2758 	sub	sp, #2
                           000BA1  2759 	Sstm8s_tim1$TIM1_SetCounter$552 ==.
                                   2760 ;	StdPeriphLib/src/stm8s_tim1.c: 1765: TIM1->CNTRH = (uint8_t)(Counter >> 8);
      000BA1 7B 07            [ 1] 2761 	ld	a, (0x07, sp)
      000BA3 0F 01            [ 1] 2762 	clr	(0x01, sp)
      000BA5 AE 52 5E         [ 2] 2763 	ldw	x, #0x525e
      000BA8 F7               [ 1] 2764 	ld	(x), a
                           000BA9  2765 	Sstm8s_tim1$TIM1_SetCounter$553 ==.
                                   2766 ;	StdPeriphLib/src/stm8s_tim1.c: 1766: TIM1->CNTRL = (uint8_t)(Counter);
      000BA9 7B 08            [ 1] 2767 	ld	a, (0x08, sp)
      000BAB AE 52 5F         [ 2] 2768 	ldw	x, #0x525f
      000BAE F7               [ 1] 2769 	ld	(x), a
                           000BAF  2770 	Sstm8s_tim1$TIM1_SetCounter$554 ==.
                                   2771 ;	StdPeriphLib/src/stm8s_tim1.c: 1767: }
      000BAF 5B 02            [ 2] 2772 	addw	sp, #2
                           000BB1  2773 	Sstm8s_tim1$TIM1_SetCounter$555 ==.
                           000BB1  2774 	XG$TIM1_SetCounter$0$0 ==.
      000BB1 32u00u00         [ 1] 2775 	pop	_fp_
      000BB4 32u00u01         [ 1] 2776 	pop	_fp_+1
      000BB7 81               [ 4] 2777 	ret
                           000BB8  2778 	Sstm8s_tim1$TIM1_SetCounter$556 ==.
                           000BB8  2779 	Sstm8s_tim1$TIM1_SetAutoreload$557 ==.
                                   2780 ;	StdPeriphLib/src/stm8s_tim1.c: 1775: void TIM1_SetAutoreload(uint16_t Autoreload)
                                   2781 ;	-----------------------------------------
                                   2782 ;	 function TIM1_SetAutoreload
                                   2783 ;	-----------------------------------------
      000BB8                       2784 _TIM1_SetAutoreload:
      000BB8 3Bu00u01         [ 1] 2785 	push	_fp_+1
      000BBB 3Bu00u00         [ 1] 2786 	push	_fp_
      000BBE 90 96            [ 1] 2787 	ldw	y, sp
      000BC0 90 CFu00u00      [ 2] 2788 	ldw	_fp_, y
                           000BC4  2789 	Sstm8s_tim1$TIM1_SetAutoreload$558 ==.
      000BC4 52 02            [ 2] 2790 	sub	sp, #2
                           000BC6  2791 	Sstm8s_tim1$TIM1_SetAutoreload$559 ==.
                                   2792 ;	StdPeriphLib/src/stm8s_tim1.c: 1778: TIM1->ARRH = (uint8_t)(Autoreload >> 8);
      000BC6 7B 07            [ 1] 2793 	ld	a, (0x07, sp)
      000BC8 0F 01            [ 1] 2794 	clr	(0x01, sp)
      000BCA AE 52 62         [ 2] 2795 	ldw	x, #0x5262
      000BCD F7               [ 1] 2796 	ld	(x), a
                           000BCE  2797 	Sstm8s_tim1$TIM1_SetAutoreload$560 ==.
                                   2798 ;	StdPeriphLib/src/stm8s_tim1.c: 1779: TIM1->ARRL = (uint8_t)(Autoreload);
      000BCE 7B 08            [ 1] 2799 	ld	a, (0x08, sp)
      000BD0 AE 52 63         [ 2] 2800 	ldw	x, #0x5263
      000BD3 F7               [ 1] 2801 	ld	(x), a
                           000BD4  2802 	Sstm8s_tim1$TIM1_SetAutoreload$561 ==.
                                   2803 ;	StdPeriphLib/src/stm8s_tim1.c: 1780: }
      000BD4 5B 02            [ 2] 2804 	addw	sp, #2
                           000BD6  2805 	Sstm8s_tim1$TIM1_SetAutoreload$562 ==.
                           000BD6  2806 	XG$TIM1_SetAutoreload$0$0 ==.
      000BD6 32u00u00         [ 1] 2807 	pop	_fp_
      000BD9 32u00u01         [ 1] 2808 	pop	_fp_+1
      000BDC 81               [ 4] 2809 	ret
                           000BDD  2810 	Sstm8s_tim1$TIM1_SetAutoreload$563 ==.
                           000BDD  2811 	Sstm8s_tim1$TIM1_SetCompare1$564 ==.
                                   2812 ;	StdPeriphLib/src/stm8s_tim1.c: 1788: void TIM1_SetCompare1(uint16_t Compare1)
                                   2813 ;	-----------------------------------------
                                   2814 ;	 function TIM1_SetCompare1
                                   2815 ;	-----------------------------------------
      000BDD                       2816 _TIM1_SetCompare1:
      000BDD 3Bu00u01         [ 1] 2817 	push	_fp_+1
      000BE0 3Bu00u00         [ 1] 2818 	push	_fp_
      000BE3 90 96            [ 1] 2819 	ldw	y, sp
      000BE5 90 CFu00u00      [ 2] 2820 	ldw	_fp_, y
                           000BE9  2821 	Sstm8s_tim1$TIM1_SetCompare1$565 ==.
      000BE9 52 02            [ 2] 2822 	sub	sp, #2
                           000BEB  2823 	Sstm8s_tim1$TIM1_SetCompare1$566 ==.
                                   2824 ;	StdPeriphLib/src/stm8s_tim1.c: 1791: TIM1->CCR1H = (uint8_t)(Compare1 >> 8);
      000BEB 7B 07            [ 1] 2825 	ld	a, (0x07, sp)
      000BED 0F 01            [ 1] 2826 	clr	(0x01, sp)
      000BEF AE 52 65         [ 2] 2827 	ldw	x, #0x5265
      000BF2 F7               [ 1] 2828 	ld	(x), a
                           000BF3  2829 	Sstm8s_tim1$TIM1_SetCompare1$567 ==.
                                   2830 ;	StdPeriphLib/src/stm8s_tim1.c: 1792: TIM1->CCR1L = (uint8_t)(Compare1);
      000BF3 7B 08            [ 1] 2831 	ld	a, (0x08, sp)
      000BF5 AE 52 66         [ 2] 2832 	ldw	x, #0x5266
      000BF8 F7               [ 1] 2833 	ld	(x), a
                           000BF9  2834 	Sstm8s_tim1$TIM1_SetCompare1$568 ==.
                                   2835 ;	StdPeriphLib/src/stm8s_tim1.c: 1793: }
      000BF9 5B 02            [ 2] 2836 	addw	sp, #2
                           000BFB  2837 	Sstm8s_tim1$TIM1_SetCompare1$569 ==.
                           000BFB  2838 	XG$TIM1_SetCompare1$0$0 ==.
      000BFB 32u00u00         [ 1] 2839 	pop	_fp_
      000BFE 32u00u01         [ 1] 2840 	pop	_fp_+1
      000C01 81               [ 4] 2841 	ret
                           000C02  2842 	Sstm8s_tim1$TIM1_SetCompare1$570 ==.
                           000C02  2843 	Sstm8s_tim1$TIM1_SetCompare2$571 ==.
                                   2844 ;	StdPeriphLib/src/stm8s_tim1.c: 1801: void TIM1_SetCompare2(uint16_t Compare2)
                                   2845 ;	-----------------------------------------
                                   2846 ;	 function TIM1_SetCompare2
                                   2847 ;	-----------------------------------------
      000C02                       2848 _TIM1_SetCompare2:
      000C02 3Bu00u01         [ 1] 2849 	push	_fp_+1
      000C05 3Bu00u00         [ 1] 2850 	push	_fp_
      000C08 90 96            [ 1] 2851 	ldw	y, sp
      000C0A 90 CFu00u00      [ 2] 2852 	ldw	_fp_, y
                           000C0E  2853 	Sstm8s_tim1$TIM1_SetCompare2$572 ==.
      000C0E 52 02            [ 2] 2854 	sub	sp, #2
                           000C10  2855 	Sstm8s_tim1$TIM1_SetCompare2$573 ==.
                                   2856 ;	StdPeriphLib/src/stm8s_tim1.c: 1804: TIM1->CCR2H = (uint8_t)(Compare2 >> 8);
      000C10 7B 07            [ 1] 2857 	ld	a, (0x07, sp)
      000C12 0F 01            [ 1] 2858 	clr	(0x01, sp)
      000C14 AE 52 67         [ 2] 2859 	ldw	x, #0x5267
      000C17 F7               [ 1] 2860 	ld	(x), a
                           000C18  2861 	Sstm8s_tim1$TIM1_SetCompare2$574 ==.
                                   2862 ;	StdPeriphLib/src/stm8s_tim1.c: 1805: TIM1->CCR2L = (uint8_t)(Compare2);
      000C18 7B 08            [ 1] 2863 	ld	a, (0x08, sp)
      000C1A AE 52 68         [ 2] 2864 	ldw	x, #0x5268
      000C1D F7               [ 1] 2865 	ld	(x), a
                           000C1E  2866 	Sstm8s_tim1$TIM1_SetCompare2$575 ==.
                                   2867 ;	StdPeriphLib/src/stm8s_tim1.c: 1806: }
      000C1E 5B 02            [ 2] 2868 	addw	sp, #2
                           000C20  2869 	Sstm8s_tim1$TIM1_SetCompare2$576 ==.
                           000C20  2870 	XG$TIM1_SetCompare2$0$0 ==.
      000C20 32u00u00         [ 1] 2871 	pop	_fp_
      000C23 32u00u01         [ 1] 2872 	pop	_fp_+1
      000C26 81               [ 4] 2873 	ret
                           000C27  2874 	Sstm8s_tim1$TIM1_SetCompare2$577 ==.
                           000C27  2875 	Sstm8s_tim1$TIM1_SetCompare3$578 ==.
                                   2876 ;	StdPeriphLib/src/stm8s_tim1.c: 1814: void TIM1_SetCompare3(uint16_t Compare3)
                                   2877 ;	-----------------------------------------
                                   2878 ;	 function TIM1_SetCompare3
                                   2879 ;	-----------------------------------------
      000C27                       2880 _TIM1_SetCompare3:
      000C27 3Bu00u01         [ 1] 2881 	push	_fp_+1
      000C2A 3Bu00u00         [ 1] 2882 	push	_fp_
      000C2D 90 96            [ 1] 2883 	ldw	y, sp
      000C2F 90 CFu00u00      [ 2] 2884 	ldw	_fp_, y
                           000C33  2885 	Sstm8s_tim1$TIM1_SetCompare3$579 ==.
      000C33 52 02            [ 2] 2886 	sub	sp, #2
                           000C35  2887 	Sstm8s_tim1$TIM1_SetCompare3$580 ==.
                                   2888 ;	StdPeriphLib/src/stm8s_tim1.c: 1817: TIM1->CCR3H = (uint8_t)(Compare3 >> 8);
      000C35 7B 07            [ 1] 2889 	ld	a, (0x07, sp)
      000C37 0F 01            [ 1] 2890 	clr	(0x01, sp)
      000C39 AE 52 69         [ 2] 2891 	ldw	x, #0x5269
      000C3C F7               [ 1] 2892 	ld	(x), a
                           000C3D  2893 	Sstm8s_tim1$TIM1_SetCompare3$581 ==.
                                   2894 ;	StdPeriphLib/src/stm8s_tim1.c: 1818: TIM1->CCR3L = (uint8_t)(Compare3);
      000C3D 7B 08            [ 1] 2895 	ld	a, (0x08, sp)
      000C3F AE 52 6A         [ 2] 2896 	ldw	x, #0x526a
      000C42 F7               [ 1] 2897 	ld	(x), a
                           000C43  2898 	Sstm8s_tim1$TIM1_SetCompare3$582 ==.
                                   2899 ;	StdPeriphLib/src/stm8s_tim1.c: 1819: }
      000C43 5B 02            [ 2] 2900 	addw	sp, #2
                           000C45  2901 	Sstm8s_tim1$TIM1_SetCompare3$583 ==.
                           000C45  2902 	XG$TIM1_SetCompare3$0$0 ==.
      000C45 32u00u00         [ 1] 2903 	pop	_fp_
      000C48 32u00u01         [ 1] 2904 	pop	_fp_+1
      000C4B 81               [ 4] 2905 	ret
                           000C4C  2906 	Sstm8s_tim1$TIM1_SetCompare3$584 ==.
                           000C4C  2907 	Sstm8s_tim1$TIM1_SetCompare4$585 ==.
                                   2908 ;	StdPeriphLib/src/stm8s_tim1.c: 1827: void TIM1_SetCompare4(uint16_t Compare4)
                                   2909 ;	-----------------------------------------
                                   2910 ;	 function TIM1_SetCompare4
                                   2911 ;	-----------------------------------------
      000C4C                       2912 _TIM1_SetCompare4:
      000C4C 3Bu00u01         [ 1] 2913 	push	_fp_+1
      000C4F 3Bu00u00         [ 1] 2914 	push	_fp_
      000C52 90 96            [ 1] 2915 	ldw	y, sp
      000C54 90 CFu00u00      [ 2] 2916 	ldw	_fp_, y
                           000C58  2917 	Sstm8s_tim1$TIM1_SetCompare4$586 ==.
      000C58 52 02            [ 2] 2918 	sub	sp, #2
                           000C5A  2919 	Sstm8s_tim1$TIM1_SetCompare4$587 ==.
                                   2920 ;	StdPeriphLib/src/stm8s_tim1.c: 1830: TIM1->CCR4H = (uint8_t)(Compare4 >> 8);
      000C5A 7B 07            [ 1] 2921 	ld	a, (0x07, sp)
      000C5C 0F 01            [ 1] 2922 	clr	(0x01, sp)
      000C5E AE 52 6B         [ 2] 2923 	ldw	x, #0x526b
      000C61 F7               [ 1] 2924 	ld	(x), a
                           000C62  2925 	Sstm8s_tim1$TIM1_SetCompare4$588 ==.
                                   2926 ;	StdPeriphLib/src/stm8s_tim1.c: 1831: TIM1->CCR4L = (uint8_t)(Compare4);
      000C62 7B 08            [ 1] 2927 	ld	a, (0x08, sp)
      000C64 AE 52 6C         [ 2] 2928 	ldw	x, #0x526c
      000C67 F7               [ 1] 2929 	ld	(x), a
                           000C68  2930 	Sstm8s_tim1$TIM1_SetCompare4$589 ==.
                                   2931 ;	StdPeriphLib/src/stm8s_tim1.c: 1832: }
      000C68 5B 02            [ 2] 2932 	addw	sp, #2
                           000C6A  2933 	Sstm8s_tim1$TIM1_SetCompare4$590 ==.
                           000C6A  2934 	XG$TIM1_SetCompare4$0$0 ==.
      000C6A 32u00u00         [ 1] 2935 	pop	_fp_
      000C6D 32u00u01         [ 1] 2936 	pop	_fp_+1
      000C70 81               [ 4] 2937 	ret
                           000C71  2938 	Sstm8s_tim1$TIM1_SetCompare4$591 ==.
                           000C71  2939 	Sstm8s_tim1$TIM1_SetIC1Prescaler$592 ==.
                                   2940 ;	StdPeriphLib/src/stm8s_tim1.c: 1844: void TIM1_SetIC1Prescaler(TIM1_ICPSC_TypeDef TIM1_IC1Prescaler)
                                   2941 ;	-----------------------------------------
                                   2942 ;	 function TIM1_SetIC1Prescaler
                                   2943 ;	-----------------------------------------
      000C71                       2944 _TIM1_SetIC1Prescaler:
      000C71 3Bu00u01         [ 1] 2945 	push	_fp_+1
      000C74 3Bu00u00         [ 1] 2946 	push	_fp_
      000C77 90 96            [ 1] 2947 	ldw	y, sp
      000C79 90 CFu00u00      [ 2] 2948 	ldw	_fp_, y
                           000C7D  2949 	Sstm8s_tim1$TIM1_SetIC1Prescaler$593 ==.
                           000C7D  2950 	Sstm8s_tim1$TIM1_SetIC1Prescaler$594 ==.
                                   2951 ;	StdPeriphLib/src/stm8s_tim1.c: 1850: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_ICxPSC)) 
      000C7D AE 52 58         [ 2] 2952 	ldw	x, #0x5258
      000C80 F6               [ 1] 2953 	ld	a, (x)
      000C81 A4 F3            [ 1] 2954 	and	a, #0xf3
                           000C83  2955 	Sstm8s_tim1$TIM1_SetIC1Prescaler$595 ==.
                                   2956 ;	StdPeriphLib/src/stm8s_tim1.c: 1851: | (uint8_t)TIM1_IC1Prescaler);
      000C83 1A 05            [ 1] 2957 	or	a, (0x05, sp)
      000C85 AE 52 58         [ 2] 2958 	ldw	x, #0x5258
      000C88 F7               [ 1] 2959 	ld	(x), a
                           000C89  2960 	Sstm8s_tim1$TIM1_SetIC1Prescaler$596 ==.
                                   2961 ;	StdPeriphLib/src/stm8s_tim1.c: 1852: }
                           000C89  2962 	Sstm8s_tim1$TIM1_SetIC1Prescaler$597 ==.
                           000C89  2963 	XG$TIM1_SetIC1Prescaler$0$0 ==.
      000C89 32u00u00         [ 1] 2964 	pop	_fp_
      000C8C 32u00u01         [ 1] 2965 	pop	_fp_+1
      000C8F 81               [ 4] 2966 	ret
                           000C90  2967 	Sstm8s_tim1$TIM1_SetIC1Prescaler$598 ==.
                           000C90  2968 	Sstm8s_tim1$TIM1_SetIC2Prescaler$599 ==.
                                   2969 ;	StdPeriphLib/src/stm8s_tim1.c: 1864: void TIM1_SetIC2Prescaler(TIM1_ICPSC_TypeDef TIM1_IC2Prescaler)
                                   2970 ;	-----------------------------------------
                                   2971 ;	 function TIM1_SetIC2Prescaler
                                   2972 ;	-----------------------------------------
      000C90                       2973 _TIM1_SetIC2Prescaler:
      000C90 3Bu00u01         [ 1] 2974 	push	_fp_+1
      000C93 3Bu00u00         [ 1] 2975 	push	_fp_
      000C96 90 96            [ 1] 2976 	ldw	y, sp
      000C98 90 CFu00u00      [ 2] 2977 	ldw	_fp_, y
                           000C9C  2978 	Sstm8s_tim1$TIM1_SetIC2Prescaler$600 ==.
                           000C9C  2979 	Sstm8s_tim1$TIM1_SetIC2Prescaler$601 ==.
                                   2980 ;	StdPeriphLib/src/stm8s_tim1.c: 1871: TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_ICxPSC))
      000C9C AE 52 59         [ 2] 2981 	ldw	x, #0x5259
      000C9F F6               [ 1] 2982 	ld	a, (x)
      000CA0 A4 F3            [ 1] 2983 	and	a, #0xf3
                           000CA2  2984 	Sstm8s_tim1$TIM1_SetIC2Prescaler$602 ==.
                                   2985 ;	StdPeriphLib/src/stm8s_tim1.c: 1872: | (uint8_t)TIM1_IC2Prescaler);
      000CA2 1A 05            [ 1] 2986 	or	a, (0x05, sp)
      000CA4 AE 52 59         [ 2] 2987 	ldw	x, #0x5259
      000CA7 F7               [ 1] 2988 	ld	(x), a
                           000CA8  2989 	Sstm8s_tim1$TIM1_SetIC2Prescaler$603 ==.
                                   2990 ;	StdPeriphLib/src/stm8s_tim1.c: 1873: }
                           000CA8  2991 	Sstm8s_tim1$TIM1_SetIC2Prescaler$604 ==.
                           000CA8  2992 	XG$TIM1_SetIC2Prescaler$0$0 ==.
      000CA8 32u00u00         [ 1] 2993 	pop	_fp_
      000CAB 32u00u01         [ 1] 2994 	pop	_fp_+1
      000CAE 81               [ 4] 2995 	ret
                           000CAF  2996 	Sstm8s_tim1$TIM1_SetIC2Prescaler$605 ==.
                           000CAF  2997 	Sstm8s_tim1$TIM1_SetIC3Prescaler$606 ==.
                                   2998 ;	StdPeriphLib/src/stm8s_tim1.c: 1885: void TIM1_SetIC3Prescaler(TIM1_ICPSC_TypeDef TIM1_IC3Prescaler)
                                   2999 ;	-----------------------------------------
                                   3000 ;	 function TIM1_SetIC3Prescaler
                                   3001 ;	-----------------------------------------
      000CAF                       3002 _TIM1_SetIC3Prescaler:
      000CAF 3Bu00u01         [ 1] 3003 	push	_fp_+1
      000CB2 3Bu00u00         [ 1] 3004 	push	_fp_
      000CB5 90 96            [ 1] 3005 	ldw	y, sp
      000CB7 90 CFu00u00      [ 2] 3006 	ldw	_fp_, y
                           000CBB  3007 	Sstm8s_tim1$TIM1_SetIC3Prescaler$607 ==.
                           000CBB  3008 	Sstm8s_tim1$TIM1_SetIC3Prescaler$608 ==.
                                   3009 ;	StdPeriphLib/src/stm8s_tim1.c: 1892: TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_ICxPSC)) | 
      000CBB AE 52 5A         [ 2] 3010 	ldw	x, #0x525a
      000CBE F6               [ 1] 3011 	ld	a, (x)
      000CBF A4 F3            [ 1] 3012 	and	a, #0xf3
                           000CC1  3013 	Sstm8s_tim1$TIM1_SetIC3Prescaler$609 ==.
                                   3014 ;	StdPeriphLib/src/stm8s_tim1.c: 1893: (uint8_t)TIM1_IC3Prescaler);
      000CC1 1A 05            [ 1] 3015 	or	a, (0x05, sp)
      000CC3 AE 52 5A         [ 2] 3016 	ldw	x, #0x525a
      000CC6 F7               [ 1] 3017 	ld	(x), a
                           000CC7  3018 	Sstm8s_tim1$TIM1_SetIC3Prescaler$610 ==.
                                   3019 ;	StdPeriphLib/src/stm8s_tim1.c: 1894: }
                           000CC7  3020 	Sstm8s_tim1$TIM1_SetIC3Prescaler$611 ==.
                           000CC7  3021 	XG$TIM1_SetIC3Prescaler$0$0 ==.
      000CC7 32u00u00         [ 1] 3022 	pop	_fp_
      000CCA 32u00u01         [ 1] 3023 	pop	_fp_+1
      000CCD 81               [ 4] 3024 	ret
                           000CCE  3025 	Sstm8s_tim1$TIM1_SetIC3Prescaler$612 ==.
                           000CCE  3026 	Sstm8s_tim1$TIM1_SetIC4Prescaler$613 ==.
                                   3027 ;	StdPeriphLib/src/stm8s_tim1.c: 1906: void TIM1_SetIC4Prescaler(TIM1_ICPSC_TypeDef TIM1_IC4Prescaler)
                                   3028 ;	-----------------------------------------
                                   3029 ;	 function TIM1_SetIC4Prescaler
                                   3030 ;	-----------------------------------------
      000CCE                       3031 _TIM1_SetIC4Prescaler:
      000CCE 3Bu00u01         [ 1] 3032 	push	_fp_+1
      000CD1 3Bu00u00         [ 1] 3033 	push	_fp_
      000CD4 90 96            [ 1] 3034 	ldw	y, sp
      000CD6 90 CFu00u00      [ 2] 3035 	ldw	_fp_, y
                           000CDA  3036 	Sstm8s_tim1$TIM1_SetIC4Prescaler$614 ==.
                           000CDA  3037 	Sstm8s_tim1$TIM1_SetIC4Prescaler$615 ==.
                                   3038 ;	StdPeriphLib/src/stm8s_tim1.c: 1913: TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_ICxPSC)) |
      000CDA AE 52 5B         [ 2] 3039 	ldw	x, #0x525b
      000CDD F6               [ 1] 3040 	ld	a, (x)
      000CDE A4 F3            [ 1] 3041 	and	a, #0xf3
                           000CE0  3042 	Sstm8s_tim1$TIM1_SetIC4Prescaler$616 ==.
                                   3043 ;	StdPeriphLib/src/stm8s_tim1.c: 1914: (uint8_t)TIM1_IC4Prescaler);
      000CE0 1A 05            [ 1] 3044 	or	a, (0x05, sp)
      000CE2 AE 52 5B         [ 2] 3045 	ldw	x, #0x525b
      000CE5 F7               [ 1] 3046 	ld	(x), a
                           000CE6  3047 	Sstm8s_tim1$TIM1_SetIC4Prescaler$617 ==.
                                   3048 ;	StdPeriphLib/src/stm8s_tim1.c: 1915: }
                           000CE6  3049 	Sstm8s_tim1$TIM1_SetIC4Prescaler$618 ==.
                           000CE6  3050 	XG$TIM1_SetIC4Prescaler$0$0 ==.
      000CE6 32u00u00         [ 1] 3051 	pop	_fp_
      000CE9 32u00u01         [ 1] 3052 	pop	_fp_+1
      000CEC 81               [ 4] 3053 	ret
                           000CED  3054 	Sstm8s_tim1$TIM1_SetIC4Prescaler$619 ==.
                           000CED  3055 	Sstm8s_tim1$TIM1_GetCapture1$620 ==.
                                   3056 ;	StdPeriphLib/src/stm8s_tim1.c: 1922: uint16_t TIM1_GetCapture1(void)
                                   3057 ;	-----------------------------------------
                                   3058 ;	 function TIM1_GetCapture1
                                   3059 ;	-----------------------------------------
      000CED                       3060 _TIM1_GetCapture1:
      000CED 3Bu00u01         [ 1] 3061 	push	_fp_+1
      000CF0 3Bu00u00         [ 1] 3062 	push	_fp_
      000CF3 90 96            [ 1] 3063 	ldw	y, sp
      000CF5 90 CFu00u00      [ 2] 3064 	ldw	_fp_, y
                           000CF9  3065 	Sstm8s_tim1$TIM1_GetCapture1$621 ==.
      000CF9 52 02            [ 2] 3066 	sub	sp, #2
                           000CFB  3067 	Sstm8s_tim1$TIM1_GetCapture1$622 ==.
                                   3068 ;	StdPeriphLib/src/stm8s_tim1.c: 1929: tmpccr1h = TIM1->CCR1H;
      000CFB AE 52 65         [ 2] 3069 	ldw	x, #0x5265
      000CFE F6               [ 1] 3070 	ld	a, (x)
      000CFF 90 97            [ 1] 3071 	ld	yl, a
                           000D01  3072 	Sstm8s_tim1$TIM1_GetCapture1$623 ==.
                                   3073 ;	StdPeriphLib/src/stm8s_tim1.c: 1930: tmpccr1l = TIM1->CCR1L;
      000D01 AE 52 66         [ 2] 3074 	ldw	x, #0x5266
      000D04 F6               [ 1] 3075 	ld	a, (x)
                           000D05  3076 	Sstm8s_tim1$TIM1_GetCapture1$624 ==.
                                   3077 ;	StdPeriphLib/src/stm8s_tim1.c: 1932: tmpccr1 = (uint16_t)(tmpccr1l);
      000D05 5F               [ 1] 3078 	clrw	x
      000D06 97               [ 1] 3079 	ld	xl, a
                           000D07  3080 	Sstm8s_tim1$TIM1_GetCapture1$625 ==.
                                   3081 ;	StdPeriphLib/src/stm8s_tim1.c: 1933: tmpccr1 |= (uint16_t)((uint16_t)tmpccr1h << 8);
      000D07 4F               [ 1] 3082 	clr	a
      000D08 90 9F            [ 1] 3083 	ld	a, yl
      000D0A 0F 02            [ 1] 3084 	clr	(0x02, sp)
      000D0C 89               [ 2] 3085 	pushw	x
      000D0D 1A 01            [ 1] 3086 	or	a, (1, sp)
      000D0F 85               [ 2] 3087 	popw	x
      000D10 01               [ 1] 3088 	rrwa	x
      000D11 1A 02            [ 1] 3089 	or	a, (0x02, sp)
      000D13 97               [ 1] 3090 	ld	xl, a
                           000D14  3091 	Sstm8s_tim1$TIM1_GetCapture1$626 ==.
                                   3092 ;	StdPeriphLib/src/stm8s_tim1.c: 1935: return (uint16_t)tmpccr1;
                           000D14  3093 	Sstm8s_tim1$TIM1_GetCapture1$627 ==.
                                   3094 ;	StdPeriphLib/src/stm8s_tim1.c: 1936: }
      000D14 5B 02            [ 2] 3095 	addw	sp, #2
                           000D16  3096 	Sstm8s_tim1$TIM1_GetCapture1$628 ==.
                           000D16  3097 	XG$TIM1_GetCapture1$0$0 ==.
      000D16 32u00u00         [ 1] 3098 	pop	_fp_
      000D19 32u00u01         [ 1] 3099 	pop	_fp_+1
      000D1C 81               [ 4] 3100 	ret
                           000D1D  3101 	Sstm8s_tim1$TIM1_GetCapture1$629 ==.
                           000D1D  3102 	Sstm8s_tim1$TIM1_GetCapture2$630 ==.
                                   3103 ;	StdPeriphLib/src/stm8s_tim1.c: 1943: uint16_t TIM1_GetCapture2(void)
                                   3104 ;	-----------------------------------------
                                   3105 ;	 function TIM1_GetCapture2
                                   3106 ;	-----------------------------------------
      000D1D                       3107 _TIM1_GetCapture2:
      000D1D 3Bu00u01         [ 1] 3108 	push	_fp_+1
      000D20 3Bu00u00         [ 1] 3109 	push	_fp_
      000D23 90 96            [ 1] 3110 	ldw	y, sp
      000D25 90 CFu00u00      [ 2] 3111 	ldw	_fp_, y
                           000D29  3112 	Sstm8s_tim1$TIM1_GetCapture2$631 ==.
      000D29 52 02            [ 2] 3113 	sub	sp, #2
                           000D2B  3114 	Sstm8s_tim1$TIM1_GetCapture2$632 ==.
                                   3115 ;	StdPeriphLib/src/stm8s_tim1.c: 1950: tmpccr2h = TIM1->CCR2H;
      000D2B AE 52 67         [ 2] 3116 	ldw	x, #0x5267
      000D2E F6               [ 1] 3117 	ld	a, (x)
      000D2F 90 97            [ 1] 3118 	ld	yl, a
                           000D31  3119 	Sstm8s_tim1$TIM1_GetCapture2$633 ==.
                                   3120 ;	StdPeriphLib/src/stm8s_tim1.c: 1951: tmpccr2l = TIM1->CCR2L;
      000D31 AE 52 68         [ 2] 3121 	ldw	x, #0x5268
      000D34 F6               [ 1] 3122 	ld	a, (x)
                           000D35  3123 	Sstm8s_tim1$TIM1_GetCapture2$634 ==.
                                   3124 ;	StdPeriphLib/src/stm8s_tim1.c: 1953: tmpccr2 = (uint16_t)(tmpccr2l);
      000D35 5F               [ 1] 3125 	clrw	x
      000D36 97               [ 1] 3126 	ld	xl, a
                           000D37  3127 	Sstm8s_tim1$TIM1_GetCapture2$635 ==.
                                   3128 ;	StdPeriphLib/src/stm8s_tim1.c: 1954: tmpccr2 |= (uint16_t)((uint16_t)tmpccr2h << 8);
      000D37 4F               [ 1] 3129 	clr	a
      000D38 90 9F            [ 1] 3130 	ld	a, yl
      000D3A 0F 02            [ 1] 3131 	clr	(0x02, sp)
      000D3C 89               [ 2] 3132 	pushw	x
      000D3D 1A 01            [ 1] 3133 	or	a, (1, sp)
      000D3F 85               [ 2] 3134 	popw	x
      000D40 01               [ 1] 3135 	rrwa	x
      000D41 1A 02            [ 1] 3136 	or	a, (0x02, sp)
      000D43 97               [ 1] 3137 	ld	xl, a
                           000D44  3138 	Sstm8s_tim1$TIM1_GetCapture2$636 ==.
                                   3139 ;	StdPeriphLib/src/stm8s_tim1.c: 1956: return (uint16_t)tmpccr2;
                           000D44  3140 	Sstm8s_tim1$TIM1_GetCapture2$637 ==.
                                   3141 ;	StdPeriphLib/src/stm8s_tim1.c: 1957: }
      000D44 5B 02            [ 2] 3142 	addw	sp, #2
                           000D46  3143 	Sstm8s_tim1$TIM1_GetCapture2$638 ==.
                           000D46  3144 	XG$TIM1_GetCapture2$0$0 ==.
      000D46 32u00u00         [ 1] 3145 	pop	_fp_
      000D49 32u00u01         [ 1] 3146 	pop	_fp_+1
      000D4C 81               [ 4] 3147 	ret
                           000D4D  3148 	Sstm8s_tim1$TIM1_GetCapture2$639 ==.
                           000D4D  3149 	Sstm8s_tim1$TIM1_GetCapture3$640 ==.
                                   3150 ;	StdPeriphLib/src/stm8s_tim1.c: 1964: uint16_t TIM1_GetCapture3(void)
                                   3151 ;	-----------------------------------------
                                   3152 ;	 function TIM1_GetCapture3
                                   3153 ;	-----------------------------------------
      000D4D                       3154 _TIM1_GetCapture3:
      000D4D 3Bu00u01         [ 1] 3155 	push	_fp_+1
      000D50 3Bu00u00         [ 1] 3156 	push	_fp_
      000D53 90 96            [ 1] 3157 	ldw	y, sp
      000D55 90 CFu00u00      [ 2] 3158 	ldw	_fp_, y
                           000D59  3159 	Sstm8s_tim1$TIM1_GetCapture3$641 ==.
      000D59 52 02            [ 2] 3160 	sub	sp, #2
                           000D5B  3161 	Sstm8s_tim1$TIM1_GetCapture3$642 ==.
                                   3162 ;	StdPeriphLib/src/stm8s_tim1.c: 1970: tmpccr3h = TIM1->CCR3H;
      000D5B AE 52 69         [ 2] 3163 	ldw	x, #0x5269
      000D5E F6               [ 1] 3164 	ld	a, (x)
      000D5F 90 97            [ 1] 3165 	ld	yl, a
                           000D61  3166 	Sstm8s_tim1$TIM1_GetCapture3$643 ==.
                                   3167 ;	StdPeriphLib/src/stm8s_tim1.c: 1971: tmpccr3l = TIM1->CCR3L;
      000D61 AE 52 6A         [ 2] 3168 	ldw	x, #0x526a
      000D64 F6               [ 1] 3169 	ld	a, (x)
                           000D65  3170 	Sstm8s_tim1$TIM1_GetCapture3$644 ==.
                                   3171 ;	StdPeriphLib/src/stm8s_tim1.c: 1973: tmpccr3 = (uint16_t)(tmpccr3l);
      000D65 5F               [ 1] 3172 	clrw	x
      000D66 97               [ 1] 3173 	ld	xl, a
                           000D67  3174 	Sstm8s_tim1$TIM1_GetCapture3$645 ==.
                                   3175 ;	StdPeriphLib/src/stm8s_tim1.c: 1974: tmpccr3 |= (uint16_t)((uint16_t)tmpccr3h << 8);
      000D67 4F               [ 1] 3176 	clr	a
      000D68 90 9F            [ 1] 3177 	ld	a, yl
      000D6A 0F 02            [ 1] 3178 	clr	(0x02, sp)
      000D6C 89               [ 2] 3179 	pushw	x
      000D6D 1A 01            [ 1] 3180 	or	a, (1, sp)
      000D6F 85               [ 2] 3181 	popw	x
      000D70 01               [ 1] 3182 	rrwa	x
      000D71 1A 02            [ 1] 3183 	or	a, (0x02, sp)
      000D73 97               [ 1] 3184 	ld	xl, a
                           000D74  3185 	Sstm8s_tim1$TIM1_GetCapture3$646 ==.
                                   3186 ;	StdPeriphLib/src/stm8s_tim1.c: 1976: return (uint16_t)tmpccr3;
                           000D74  3187 	Sstm8s_tim1$TIM1_GetCapture3$647 ==.
                                   3188 ;	StdPeriphLib/src/stm8s_tim1.c: 1977: }
      000D74 5B 02            [ 2] 3189 	addw	sp, #2
                           000D76  3190 	Sstm8s_tim1$TIM1_GetCapture3$648 ==.
                           000D76  3191 	XG$TIM1_GetCapture3$0$0 ==.
      000D76 32u00u00         [ 1] 3192 	pop	_fp_
      000D79 32u00u01         [ 1] 3193 	pop	_fp_+1
      000D7C 81               [ 4] 3194 	ret
                           000D7D  3195 	Sstm8s_tim1$TIM1_GetCapture3$649 ==.
                           000D7D  3196 	Sstm8s_tim1$TIM1_GetCapture4$650 ==.
                                   3197 ;	StdPeriphLib/src/stm8s_tim1.c: 1984: uint16_t TIM1_GetCapture4(void)
                                   3198 ;	-----------------------------------------
                                   3199 ;	 function TIM1_GetCapture4
                                   3200 ;	-----------------------------------------
      000D7D                       3201 _TIM1_GetCapture4:
      000D7D 3Bu00u01         [ 1] 3202 	push	_fp_+1
      000D80 3Bu00u00         [ 1] 3203 	push	_fp_
      000D83 90 96            [ 1] 3204 	ldw	y, sp
      000D85 90 CFu00u00      [ 2] 3205 	ldw	_fp_, y
                           000D89  3206 	Sstm8s_tim1$TIM1_GetCapture4$651 ==.
      000D89 52 02            [ 2] 3207 	sub	sp, #2
                           000D8B  3208 	Sstm8s_tim1$TIM1_GetCapture4$652 ==.
                                   3209 ;	StdPeriphLib/src/stm8s_tim1.c: 1990: tmpccr4h = TIM1->CCR4H;
      000D8B AE 52 6B         [ 2] 3210 	ldw	x, #0x526b
      000D8E F6               [ 1] 3211 	ld	a, (x)
      000D8F 90 97            [ 1] 3212 	ld	yl, a
                           000D91  3213 	Sstm8s_tim1$TIM1_GetCapture4$653 ==.
                                   3214 ;	StdPeriphLib/src/stm8s_tim1.c: 1991: tmpccr4l = TIM1->CCR4L;
      000D91 AE 52 6C         [ 2] 3215 	ldw	x, #0x526c
      000D94 F6               [ 1] 3216 	ld	a, (x)
                           000D95  3217 	Sstm8s_tim1$TIM1_GetCapture4$654 ==.
                                   3218 ;	StdPeriphLib/src/stm8s_tim1.c: 1993: tmpccr4 = (uint16_t)(tmpccr4l);
      000D95 5F               [ 1] 3219 	clrw	x
      000D96 97               [ 1] 3220 	ld	xl, a
                           000D97  3221 	Sstm8s_tim1$TIM1_GetCapture4$655 ==.
                                   3222 ;	StdPeriphLib/src/stm8s_tim1.c: 1994: tmpccr4 |= (uint16_t)((uint16_t)tmpccr4h << 8);
      000D97 4F               [ 1] 3223 	clr	a
      000D98 90 9F            [ 1] 3224 	ld	a, yl
      000D9A 0F 02            [ 1] 3225 	clr	(0x02, sp)
      000D9C 89               [ 2] 3226 	pushw	x
      000D9D 1A 01            [ 1] 3227 	or	a, (1, sp)
      000D9F 85               [ 2] 3228 	popw	x
      000DA0 01               [ 1] 3229 	rrwa	x
      000DA1 1A 02            [ 1] 3230 	or	a, (0x02, sp)
      000DA3 97               [ 1] 3231 	ld	xl, a
                           000DA4  3232 	Sstm8s_tim1$TIM1_GetCapture4$656 ==.
                                   3233 ;	StdPeriphLib/src/stm8s_tim1.c: 1996: return (uint16_t)tmpccr4;
                           000DA4  3234 	Sstm8s_tim1$TIM1_GetCapture4$657 ==.
                                   3235 ;	StdPeriphLib/src/stm8s_tim1.c: 1997: }
      000DA4 5B 02            [ 2] 3236 	addw	sp, #2
                           000DA6  3237 	Sstm8s_tim1$TIM1_GetCapture4$658 ==.
                           000DA6  3238 	XG$TIM1_GetCapture4$0$0 ==.
      000DA6 32u00u00         [ 1] 3239 	pop	_fp_
      000DA9 32u00u01         [ 1] 3240 	pop	_fp_+1
      000DAC 81               [ 4] 3241 	ret
                           000DAD  3242 	Sstm8s_tim1$TIM1_GetCapture4$659 ==.
                           000DAD  3243 	Sstm8s_tim1$TIM1_GetCounter$660 ==.
                                   3244 ;	StdPeriphLib/src/stm8s_tim1.c: 2004: uint16_t TIM1_GetCounter(void)
                                   3245 ;	-----------------------------------------
                                   3246 ;	 function TIM1_GetCounter
                                   3247 ;	-----------------------------------------
      000DAD                       3248 _TIM1_GetCounter:
      000DAD 3Bu00u01         [ 1] 3249 	push	_fp_+1
      000DB0 3Bu00u00         [ 1] 3250 	push	_fp_
      000DB3 90 96            [ 1] 3251 	ldw	y, sp
      000DB5 90 CFu00u00      [ 2] 3252 	ldw	_fp_, y
                           000DB9  3253 	Sstm8s_tim1$TIM1_GetCounter$661 ==.
      000DB9 52 04            [ 2] 3254 	sub	sp, #4
                           000DBB  3255 	Sstm8s_tim1$TIM1_GetCounter$662 ==.
                                   3256 ;	StdPeriphLib/src/stm8s_tim1.c: 2008: tmpcntr = ((uint16_t)TIM1->CNTRH << 8);
      000DBB AE 52 5E         [ 2] 3257 	ldw	x, #0x525e
      000DBE F6               [ 1] 3258 	ld	a, (x)
      000DBF 95               [ 1] 3259 	ld	xh, a
      000DC0 4F               [ 1] 3260 	clr	a
      000DC1 4F               [ 1] 3261 	clr	a
      000DC2 6B 02            [ 1] 3262 	ld	(0x02, sp), a
                           000DC4  3263 	Sstm8s_tim1$TIM1_GetCounter$663 ==.
                                   3264 ;	StdPeriphLib/src/stm8s_tim1.c: 2011: return (uint16_t)(tmpcntr | (uint16_t)(TIM1->CNTRL));
      000DC4 90 AE 52 5F      [ 2] 3265 	ldw	y, #0x525f
      000DC8 90 F6            [ 1] 3266 	ld	a, (y)
      000DCA 0F 03            [ 1] 3267 	clr	(0x03, sp)
      000DCC 1A 02            [ 1] 3268 	or	a, (0x02, sp)
      000DCE 02               [ 1] 3269 	rlwa	x
      000DCF 1A 03            [ 1] 3270 	or	a, (0x03, sp)
      000DD1 95               [ 1] 3271 	ld	xh, a
                           000DD2  3272 	Sstm8s_tim1$TIM1_GetCounter$664 ==.
                                   3273 ;	StdPeriphLib/src/stm8s_tim1.c: 2012: }
      000DD2 5B 04            [ 2] 3274 	addw	sp, #4
                           000DD4  3275 	Sstm8s_tim1$TIM1_GetCounter$665 ==.
                           000DD4  3276 	XG$TIM1_GetCounter$0$0 ==.
      000DD4 32u00u00         [ 1] 3277 	pop	_fp_
      000DD7 32u00u01         [ 1] 3278 	pop	_fp_+1
      000DDA 81               [ 4] 3279 	ret
                           000DDB  3280 	Sstm8s_tim1$TIM1_GetCounter$666 ==.
                           000DDB  3281 	Sstm8s_tim1$TIM1_GetPrescaler$667 ==.
                                   3282 ;	StdPeriphLib/src/stm8s_tim1.c: 2019: uint16_t TIM1_GetPrescaler(void)
                                   3283 ;	-----------------------------------------
                                   3284 ;	 function TIM1_GetPrescaler
                                   3285 ;	-----------------------------------------
      000DDB                       3286 _TIM1_GetPrescaler:
      000DDB 3Bu00u01         [ 1] 3287 	push	_fp_+1
      000DDE 3Bu00u00         [ 1] 3288 	push	_fp_
      000DE1 90 96            [ 1] 3289 	ldw	y, sp
      000DE3 90 CFu00u00      [ 2] 3290 	ldw	_fp_, y
                           000DE7  3291 	Sstm8s_tim1$TIM1_GetPrescaler$668 ==.
      000DE7 52 04            [ 2] 3292 	sub	sp, #4
                           000DE9  3293 	Sstm8s_tim1$TIM1_GetPrescaler$669 ==.
                                   3294 ;	StdPeriphLib/src/stm8s_tim1.c: 2023: temp = ((uint16_t)TIM1->PSCRH << 8);
      000DE9 AE 52 60         [ 2] 3295 	ldw	x, #0x5260
      000DEC F6               [ 1] 3296 	ld	a, (x)
      000DED 95               [ 1] 3297 	ld	xh, a
      000DEE 4F               [ 1] 3298 	clr	a
      000DEF 4F               [ 1] 3299 	clr	a
      000DF0 6B 02            [ 1] 3300 	ld	(0x02, sp), a
                           000DF2  3301 	Sstm8s_tim1$TIM1_GetPrescaler$670 ==.
                                   3302 ;	StdPeriphLib/src/stm8s_tim1.c: 2026: return (uint16_t)( temp | (uint16_t)(TIM1->PSCRL));
      000DF2 90 AE 52 61      [ 2] 3303 	ldw	y, #0x5261
      000DF6 90 F6            [ 1] 3304 	ld	a, (y)
      000DF8 0F 03            [ 1] 3305 	clr	(0x03, sp)
      000DFA 1A 02            [ 1] 3306 	or	a, (0x02, sp)
      000DFC 02               [ 1] 3307 	rlwa	x
      000DFD 1A 03            [ 1] 3308 	or	a, (0x03, sp)
      000DFF 95               [ 1] 3309 	ld	xh, a
                           000E00  3310 	Sstm8s_tim1$TIM1_GetPrescaler$671 ==.
                                   3311 ;	StdPeriphLib/src/stm8s_tim1.c: 2027: }
      000E00 5B 04            [ 2] 3312 	addw	sp, #4
                           000E02  3313 	Sstm8s_tim1$TIM1_GetPrescaler$672 ==.
                           000E02  3314 	XG$TIM1_GetPrescaler$0$0 ==.
      000E02 32u00u00         [ 1] 3315 	pop	_fp_
      000E05 32u00u01         [ 1] 3316 	pop	_fp_+1
      000E08 81               [ 4] 3317 	ret
                           000E09  3318 	Sstm8s_tim1$TIM1_GetPrescaler$673 ==.
                           000E09  3319 	Sstm8s_tim1$TIM1_GetFlagStatus$674 ==.
                                   3320 ;	StdPeriphLib/src/stm8s_tim1.c: 2047: FlagStatus TIM1_GetFlagStatus(TIM1_FLAG_TypeDef TIM1_FLAG)
                                   3321 ;	-----------------------------------------
                                   3322 ;	 function TIM1_GetFlagStatus
                                   3323 ;	-----------------------------------------
      000E09                       3324 _TIM1_GetFlagStatus:
      000E09 3Bu00u01         [ 1] 3325 	push	_fp_+1
      000E0C 3Bu00u00         [ 1] 3326 	push	_fp_
      000E0F 90 96            [ 1] 3327 	ldw	y, sp
      000E11 90 CFu00u00      [ 2] 3328 	ldw	_fp_, y
                           000E15  3329 	Sstm8s_tim1$TIM1_GetFlagStatus$675 ==.
      000E15 52 05            [ 2] 3330 	sub	sp, #5
                           000E17  3331 	Sstm8s_tim1$TIM1_GetFlagStatus$676 ==.
                                   3332 ;	StdPeriphLib/src/stm8s_tim1.c: 2055: tim1_flag_l = (uint8_t)(TIM1->SR1 & (uint8_t)TIM1_FLAG);
      000E17 AE 52 55         [ 2] 3333 	ldw	x, #0x5255
      000E1A F6               [ 1] 3334 	ld	a, (x)
      000E1B 6B 05            [ 1] 3335 	ld	(0x05, sp), a
      000E1D 7B 0B            [ 1] 3336 	ld	a, (0x0b, sp)
      000E1F 14 05            [ 1] 3337 	and	a, (0x05, sp)
      000E21 6B 01            [ 1] 3338 	ld	(0x01, sp), a
                           000E23  3339 	Sstm8s_tim1$TIM1_GetFlagStatus$677 ==.
                                   3340 ;	StdPeriphLib/src/stm8s_tim1.c: 2056: tim1_flag_h = (uint8_t)((uint16_t)TIM1_FLAG >> 8);
      000E23 7B 0A            [ 1] 3341 	ld	a, (0x0a, sp)
      000E25 0F 03            [ 1] 3342 	clr	(0x03, sp)
      000E27 6B 02            [ 1] 3343 	ld	(0x02, sp), a
                           000E29  3344 	Sstm8s_tim1$TIM1_GetFlagStatus$678 ==.
                                   3345 ;	StdPeriphLib/src/stm8s_tim1.c: 2058: if ((tim1_flag_l | (uint8_t)(TIM1->SR2 & tim1_flag_h)) != 0)
      000E29 AE 52 56         [ 2] 3346 	ldw	x, #0x5256
      000E2C F6               [ 1] 3347 	ld	a, (x)
      000E2D 14 02            [ 1] 3348 	and	a, (0x02, sp)
      000E2F 1A 01            [ 1] 3349 	or	a, (0x01, sp)
      000E31 4D               [ 1] 3350 	tnz	a
      000E32 27 04            [ 1] 3351 	jreq	00102$
                           000E34  3352 	Sstm8s_tim1$TIM1_GetFlagStatus$679 ==.
                                   3353 ;	StdPeriphLib/src/stm8s_tim1.c: 2060: bitstatus = SET;
      000E34 A6 01            [ 1] 3354 	ld	a, #0x01
      000E36 20 01            [ 2] 3355 	jra	00103$
      000E38                       3356 00102$:
                           000E38  3357 	Sstm8s_tim1$TIM1_GetFlagStatus$680 ==.
                                   3358 ;	StdPeriphLib/src/stm8s_tim1.c: 2064: bitstatus = RESET;
      000E38 4F               [ 1] 3359 	clr	a
      000E39                       3360 00103$:
                           000E39  3361 	Sstm8s_tim1$TIM1_GetFlagStatus$681 ==.
                                   3362 ;	StdPeriphLib/src/stm8s_tim1.c: 2066: return (FlagStatus)(bitstatus);
                           000E39  3363 	Sstm8s_tim1$TIM1_GetFlagStatus$682 ==.
                                   3364 ;	StdPeriphLib/src/stm8s_tim1.c: 2067: }
      000E39 5B 05            [ 2] 3365 	addw	sp, #5
                           000E3B  3366 	Sstm8s_tim1$TIM1_GetFlagStatus$683 ==.
                           000E3B  3367 	XG$TIM1_GetFlagStatus$0$0 ==.
      000E3B 32u00u00         [ 1] 3368 	pop	_fp_
      000E3E 32u00u01         [ 1] 3369 	pop	_fp_+1
      000E41 81               [ 4] 3370 	ret
                           000E42  3371 	Sstm8s_tim1$TIM1_GetFlagStatus$684 ==.
                           000E42  3372 	Sstm8s_tim1$TIM1_ClearFlag$685 ==.
                                   3373 ;	StdPeriphLib/src/stm8s_tim1.c: 2087: void TIM1_ClearFlag(TIM1_FLAG_TypeDef TIM1_FLAG)
                                   3374 ;	-----------------------------------------
                                   3375 ;	 function TIM1_ClearFlag
                                   3376 ;	-----------------------------------------
      000E42                       3377 _TIM1_ClearFlag:
      000E42 3Bu00u01         [ 1] 3378 	push	_fp_+1
      000E45 3Bu00u00         [ 1] 3379 	push	_fp_
      000E48 90 96            [ 1] 3380 	ldw	y, sp
      000E4A 90 CFu00u00      [ 2] 3381 	ldw	_fp_, y
                           000E4E  3382 	Sstm8s_tim1$TIM1_ClearFlag$686 ==.
      000E4E 52 02            [ 2] 3383 	sub	sp, #2
                           000E50  3384 	Sstm8s_tim1$TIM1_ClearFlag$687 ==.
                                   3385 ;	StdPeriphLib/src/stm8s_tim1.c: 2093: TIM1->SR1 = (uint8_t)(~(uint8_t)(TIM1_FLAG));
      000E50 7B 08            [ 1] 3386 	ld	a, (0x08, sp)
      000E52 43               [ 1] 3387 	cpl	a
      000E53 AE 52 55         [ 2] 3388 	ldw	x, #0x5255
      000E56 F7               [ 1] 3389 	ld	(x), a
                           000E57  3390 	Sstm8s_tim1$TIM1_ClearFlag$688 ==.
                                   3391 ;	StdPeriphLib/src/stm8s_tim1.c: 2094: TIM1->SR2 = (uint8_t)((uint8_t)(~((uint8_t)((uint16_t)TIM1_FLAG >> 8))) & 
      000E57 7B 07            [ 1] 3392 	ld	a, (0x07, sp)
      000E59 0F 01            [ 1] 3393 	clr	(0x01, sp)
      000E5B 43               [ 1] 3394 	cpl	a
      000E5C A4 1E            [ 1] 3395 	and	a, #0x1e
      000E5E AE 52 56         [ 2] 3396 	ldw	x, #0x5256
      000E61 F7               [ 1] 3397 	ld	(x), a
                           000E62  3398 	Sstm8s_tim1$TIM1_ClearFlag$689 ==.
                                   3399 ;	StdPeriphLib/src/stm8s_tim1.c: 2096: }
      000E62 5B 02            [ 2] 3400 	addw	sp, #2
                           000E64  3401 	Sstm8s_tim1$TIM1_ClearFlag$690 ==.
                           000E64  3402 	XG$TIM1_ClearFlag$0$0 ==.
      000E64 32u00u00         [ 1] 3403 	pop	_fp_
      000E67 32u00u01         [ 1] 3404 	pop	_fp_+1
      000E6A 81               [ 4] 3405 	ret
                           000E6B  3406 	Sstm8s_tim1$TIM1_ClearFlag$691 ==.
                           000E6B  3407 	Sstm8s_tim1$TIM1_GetITStatus$692 ==.
                                   3408 ;	StdPeriphLib/src/stm8s_tim1.c: 2112: ITStatus TIM1_GetITStatus(TIM1_IT_TypeDef TIM1_IT)
                                   3409 ;	-----------------------------------------
                                   3410 ;	 function TIM1_GetITStatus
                                   3411 ;	-----------------------------------------
      000E6B                       3412 _TIM1_GetITStatus:
      000E6B 3Bu00u01         [ 1] 3413 	push	_fp_+1
      000E6E 3Bu00u00         [ 1] 3414 	push	_fp_
      000E71 90 96            [ 1] 3415 	ldw	y, sp
      000E73 90 CFu00u00      [ 2] 3416 	ldw	_fp_, y
                           000E77  3417 	Sstm8s_tim1$TIM1_GetITStatus$693 ==.
      000E77 88               [ 1] 3418 	push	a
                           000E78  3419 	Sstm8s_tim1$TIM1_GetITStatus$694 ==.
                                   3420 ;	StdPeriphLib/src/stm8s_tim1.c: 2120: TIM1_itStatus = (uint8_t)(TIM1->SR1 & (uint8_t)TIM1_IT);
      000E78 AE 52 55         [ 2] 3421 	ldw	x, #0x5255
      000E7B F6               [ 1] 3422 	ld	a, (x)
      000E7C 14 06            [ 1] 3423 	and	a, (0x06, sp)
      000E7E 6B 01            [ 1] 3424 	ld	(0x01, sp), a
                           000E80  3425 	Sstm8s_tim1$TIM1_GetITStatus$695 ==.
                                   3426 ;	StdPeriphLib/src/stm8s_tim1.c: 2122: TIM1_itEnable = (uint8_t)(TIM1->IER & (uint8_t)TIM1_IT);
      000E80 AE 52 54         [ 2] 3427 	ldw	x, #0x5254
      000E83 F6               [ 1] 3428 	ld	a, (x)
      000E84 14 06            [ 1] 3429 	and	a, (0x06, sp)
                           000E86  3430 	Sstm8s_tim1$TIM1_GetITStatus$696 ==.
                                   3431 ;	StdPeriphLib/src/stm8s_tim1.c: 2124: if ((TIM1_itStatus != (uint8_t)RESET ) && (TIM1_itEnable != (uint8_t)RESET ))
      000E86 0D 01            [ 1] 3432 	tnz	(0x01, sp)
      000E88 27 07            [ 1] 3433 	jreq	00102$
      000E8A 4D               [ 1] 3434 	tnz	a
      000E8B 27 04            [ 1] 3435 	jreq	00102$
                           000E8D  3436 	Sstm8s_tim1$TIM1_GetITStatus$697 ==.
                                   3437 ;	StdPeriphLib/src/stm8s_tim1.c: 2126: bitstatus = SET;
      000E8D A6 01            [ 1] 3438 	ld	a, #0x01
      000E8F 20 01            [ 2] 3439 	jra	00103$
      000E91                       3440 00102$:
                           000E91  3441 	Sstm8s_tim1$TIM1_GetITStatus$698 ==.
                                   3442 ;	StdPeriphLib/src/stm8s_tim1.c: 2130: bitstatus = RESET;
      000E91 4F               [ 1] 3443 	clr	a
      000E92                       3444 00103$:
                           000E92  3445 	Sstm8s_tim1$TIM1_GetITStatus$699 ==.
                                   3446 ;	StdPeriphLib/src/stm8s_tim1.c: 2132: return (ITStatus)(bitstatus);
                           000E92  3447 	Sstm8s_tim1$TIM1_GetITStatus$700 ==.
                                   3448 ;	StdPeriphLib/src/stm8s_tim1.c: 2133: }
      000E92 5B 01            [ 2] 3449 	addw	sp, #1
                           000E94  3450 	Sstm8s_tim1$TIM1_GetITStatus$701 ==.
                           000E94  3451 	XG$TIM1_GetITStatus$0$0 ==.
      000E94 32u00u00         [ 1] 3452 	pop	_fp_
      000E97 32u00u01         [ 1] 3453 	pop	_fp_+1
      000E9A 81               [ 4] 3454 	ret
                           000E9B  3455 	Sstm8s_tim1$TIM1_GetITStatus$702 ==.
                           000E9B  3456 	Sstm8s_tim1$TIM1_ClearITPendingBit$703 ==.
                                   3457 ;	StdPeriphLib/src/stm8s_tim1.c: 2149: void TIM1_ClearITPendingBit(TIM1_IT_TypeDef TIM1_IT)
                                   3458 ;	-----------------------------------------
                                   3459 ;	 function TIM1_ClearITPendingBit
                                   3460 ;	-----------------------------------------
      000E9B                       3461 _TIM1_ClearITPendingBit:
      000E9B 3Bu00u01         [ 1] 3462 	push	_fp_+1
      000E9E 3Bu00u00         [ 1] 3463 	push	_fp_
      000EA1 90 96            [ 1] 3464 	ldw	y, sp
      000EA3 90 CFu00u00      [ 2] 3465 	ldw	_fp_, y
                           000EA7  3466 	Sstm8s_tim1$TIM1_ClearITPendingBit$704 ==.
                           000EA7  3467 	Sstm8s_tim1$TIM1_ClearITPendingBit$705 ==.
                                   3468 ;	StdPeriphLib/src/stm8s_tim1.c: 2155: TIM1->SR1 = (uint8_t)(~(uint8_t)TIM1_IT);
      000EA7 7B 05            [ 1] 3469 	ld	a, (0x05, sp)
      000EA9 43               [ 1] 3470 	cpl	a
      000EAA AE 52 55         [ 2] 3471 	ldw	x, #0x5255
      000EAD F7               [ 1] 3472 	ld	(x), a
                           000EAE  3473 	Sstm8s_tim1$TIM1_ClearITPendingBit$706 ==.
                                   3474 ;	StdPeriphLib/src/stm8s_tim1.c: 2156: }
                           000EAE  3475 	Sstm8s_tim1$TIM1_ClearITPendingBit$707 ==.
                           000EAE  3476 	XG$TIM1_ClearITPendingBit$0$0 ==.
      000EAE 32u00u00         [ 1] 3477 	pop	_fp_
      000EB1 32u00u01         [ 1] 3478 	pop	_fp_+1
      000EB4 81               [ 4] 3479 	ret
                           000EB5  3480 	Sstm8s_tim1$TIM1_ClearITPendingBit$708 ==.
                           000EB5  3481 	Sstm8s_tim1$TI1_Config$709 ==.
                                   3482 ;	StdPeriphLib/src/stm8s_tim1.c: 2174: static void TI1_Config(uint8_t TIM1_ICPolarity,
                                   3483 ;	-----------------------------------------
                                   3484 ;	 function TI1_Config
                                   3485 ;	-----------------------------------------
      000EB5                       3486 _TI1_Config:
      000EB5 3Bu00u01         [ 1] 3487 	push	_fp_+1
      000EB8 3Bu00u00         [ 1] 3488 	push	_fp_
      000EBB 90 96            [ 1] 3489 	ldw	y, sp
      000EBD 90 CFu00u00      [ 2] 3490 	ldw	_fp_, y
                           000EC1  3491 	Sstm8s_tim1$TI1_Config$710 ==.
      000EC1 88               [ 1] 3492 	push	a
                           000EC2  3493 	Sstm8s_tim1$TI1_Config$711 ==.
                                   3494 ;	StdPeriphLib/src/stm8s_tim1.c: 2179: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E);
      000EC2 72 11 52 5C      [ 1] 3495 	bres	0x525c, #0
                           000EC6  3496 	Sstm8s_tim1$TI1_Config$712 ==.
                                   3497 ;	StdPeriphLib/src/stm8s_tim1.c: 2182: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF ))) | 
      000EC6 AE 52 58         [ 2] 3498 	ldw	x, #0x5258
      000EC9 F6               [ 1] 3499 	ld	a, (x)
      000ECA A4 0C            [ 1] 3500 	and	a, #0x0c
      000ECC 6B 01            [ 1] 3501 	ld	(0x01, sp), a
                           000ECE  3502 	Sstm8s_tim1$TI1_Config$713 ==.
                                   3503 ;	StdPeriphLib/src/stm8s_tim1.c: 2183: (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4))));
      000ECE 7B 08            [ 1] 3504 	ld	a, (0x08, sp)
      000ED0 4E               [ 1] 3505 	swap	a
      000ED1 A4 F0            [ 1] 3506 	and	a, #0xf0
      000ED3 1A 07            [ 1] 3507 	or	a, (0x07, sp)
      000ED5 1A 01            [ 1] 3508 	or	a, (0x01, sp)
      000ED7 AE 52 58         [ 2] 3509 	ldw	x, #0x5258
      000EDA F7               [ 1] 3510 	ld	(x), a
                           000EDB  3511 	Sstm8s_tim1$TI1_Config$714 ==.
                                   3512 ;	StdPeriphLib/src/stm8s_tim1.c: 2186: if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
      000EDB 0D 06            [ 1] 3513 	tnz	(0x06, sp)
      000EDD 27 09            [ 1] 3514 	jreq	00102$
                           000EDF  3515 	Sstm8s_tim1$TI1_Config$715 ==.
                                   3516 ;	StdPeriphLib/src/stm8s_tim1.c: 2188: TIM1->CCER1 |= TIM1_CCER1_CC1P;
      000EDF AE 52 5C         [ 2] 3517 	ldw	x, #0x525c
      000EE2 F6               [ 1] 3518 	ld	a, (x)
      000EE3 AA 02            [ 1] 3519 	or	a, #0x02
      000EE5 F7               [ 1] 3520 	ld	(x), a
      000EE6 20 07            [ 2] 3521 	jra	00103$
      000EE8                       3522 00102$:
                           000EE8  3523 	Sstm8s_tim1$TI1_Config$716 ==.
                                   3524 ;	StdPeriphLib/src/stm8s_tim1.c: 2192: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1P);
      000EE8 AE 52 5C         [ 2] 3525 	ldw	x, #0x525c
      000EEB F6               [ 1] 3526 	ld	a, (x)
      000EEC A4 FD            [ 1] 3527 	and	a, #0xfd
      000EEE F7               [ 1] 3528 	ld	(x), a
      000EEF                       3529 00103$:
                           000EEF  3530 	Sstm8s_tim1$TI1_Config$717 ==.
                                   3531 ;	StdPeriphLib/src/stm8s_tim1.c: 2196: TIM1->CCER1 |=  TIM1_CCER1_CC1E;
      000EEF 72 10 52 5C      [ 1] 3532 	bset	0x525c, #0
                           000EF3  3533 	Sstm8s_tim1$TI1_Config$718 ==.
                                   3534 ;	StdPeriphLib/src/stm8s_tim1.c: 2197: }
      000EF3 84               [ 1] 3535 	pop	a
                           000EF4  3536 	Sstm8s_tim1$TI1_Config$719 ==.
                           000EF4  3537 	XFstm8s_tim1$TI1_Config$0$0 ==.
      000EF4 32u00u00         [ 1] 3538 	pop	_fp_
      000EF7 32u00u01         [ 1] 3539 	pop	_fp_+1
      000EFA 81               [ 4] 3540 	ret
                           000EFB  3541 	Sstm8s_tim1$TI1_Config$720 ==.
                           000EFB  3542 	Sstm8s_tim1$TI2_Config$721 ==.
                                   3543 ;	StdPeriphLib/src/stm8s_tim1.c: 2215: static void TI2_Config(uint8_t TIM1_ICPolarity,
                                   3544 ;	-----------------------------------------
                                   3545 ;	 function TI2_Config
                                   3546 ;	-----------------------------------------
      000EFB                       3547 _TI2_Config:
      000EFB 3Bu00u01         [ 1] 3548 	push	_fp_+1
      000EFE 3Bu00u00         [ 1] 3549 	push	_fp_
      000F01 90 96            [ 1] 3550 	ldw	y, sp
      000F03 90 CFu00u00      [ 2] 3551 	ldw	_fp_, y
                           000F07  3552 	Sstm8s_tim1$TI2_Config$722 ==.
      000F07 88               [ 1] 3553 	push	a
                           000F08  3554 	Sstm8s_tim1$TI2_Config$723 ==.
                                   3555 ;	StdPeriphLib/src/stm8s_tim1.c: 2220: TIM1->CCER1 &=  (uint8_t)(~TIM1_CCER1_CC2E);
      000F08 AE 52 5C         [ 2] 3556 	ldw	x, #0x525c
      000F0B F6               [ 1] 3557 	ld	a, (x)
      000F0C A4 EF            [ 1] 3558 	and	a, #0xef
      000F0E F7               [ 1] 3559 	ld	(x), a
                           000F0F  3560 	Sstm8s_tim1$TI2_Config$724 ==.
                                   3561 ;	StdPeriphLib/src/stm8s_tim1.c: 2223: TIM1->CCMR2  = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF ))) 
      000F0F AE 52 59         [ 2] 3562 	ldw	x, #0x5259
      000F12 F6               [ 1] 3563 	ld	a, (x)
      000F13 A4 0C            [ 1] 3564 	and	a, #0x0c
      000F15 6B 01            [ 1] 3565 	ld	(0x01, sp), a
                           000F17  3566 	Sstm8s_tim1$TI2_Config$725 ==.
                                   3567 ;	StdPeriphLib/src/stm8s_tim1.c: 2224: | (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4))));
      000F17 7B 08            [ 1] 3568 	ld	a, (0x08, sp)
      000F19 4E               [ 1] 3569 	swap	a
      000F1A A4 F0            [ 1] 3570 	and	a, #0xf0
      000F1C 1A 07            [ 1] 3571 	or	a, (0x07, sp)
      000F1E 1A 01            [ 1] 3572 	or	a, (0x01, sp)
      000F20 AE 52 59         [ 2] 3573 	ldw	x, #0x5259
      000F23 F7               [ 1] 3574 	ld	(x), a
                           000F24  3575 	Sstm8s_tim1$TI2_Config$726 ==.
                                   3576 ;	StdPeriphLib/src/stm8s_tim1.c: 2226: if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
      000F24 0D 06            [ 1] 3577 	tnz	(0x06, sp)
      000F26 27 09            [ 1] 3578 	jreq	00102$
                           000F28  3579 	Sstm8s_tim1$TI2_Config$727 ==.
                                   3580 ;	StdPeriphLib/src/stm8s_tim1.c: 2228: TIM1->CCER1 |= TIM1_CCER1_CC2P;
      000F28 AE 52 5C         [ 2] 3581 	ldw	x, #0x525c
      000F2B F6               [ 1] 3582 	ld	a, (x)
      000F2C AA 20            [ 1] 3583 	or	a, #0x20
      000F2E F7               [ 1] 3584 	ld	(x), a
      000F2F 20 07            [ 2] 3585 	jra	00103$
      000F31                       3586 00102$:
                           000F31  3587 	Sstm8s_tim1$TI2_Config$728 ==.
                                   3588 ;	StdPeriphLib/src/stm8s_tim1.c: 2232: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2P);
      000F31 AE 52 5C         [ 2] 3589 	ldw	x, #0x525c
      000F34 F6               [ 1] 3590 	ld	a, (x)
      000F35 A4 DF            [ 1] 3591 	and	a, #0xdf
      000F37 F7               [ 1] 3592 	ld	(x), a
      000F38                       3593 00103$:
                           000F38  3594 	Sstm8s_tim1$TI2_Config$729 ==.
                                   3595 ;	StdPeriphLib/src/stm8s_tim1.c: 2235: TIM1->CCER1 |=  TIM1_CCER1_CC2E;
      000F38 AE 52 5C         [ 2] 3596 	ldw	x, #0x525c
      000F3B F6               [ 1] 3597 	ld	a, (x)
      000F3C AA 10            [ 1] 3598 	or	a, #0x10
      000F3E F7               [ 1] 3599 	ld	(x), a
                           000F3F  3600 	Sstm8s_tim1$TI2_Config$730 ==.
                                   3601 ;	StdPeriphLib/src/stm8s_tim1.c: 2236: }
      000F3F 84               [ 1] 3602 	pop	a
                           000F40  3603 	Sstm8s_tim1$TI2_Config$731 ==.
                           000F40  3604 	XFstm8s_tim1$TI2_Config$0$0 ==.
      000F40 32u00u00         [ 1] 3605 	pop	_fp_
      000F43 32u00u01         [ 1] 3606 	pop	_fp_+1
      000F46 81               [ 4] 3607 	ret
                           000F47  3608 	Sstm8s_tim1$TI2_Config$732 ==.
                           000F47  3609 	Sstm8s_tim1$TI3_Config$733 ==.
                                   3610 ;	StdPeriphLib/src/stm8s_tim1.c: 2254: static void TI3_Config(uint8_t TIM1_ICPolarity,
                                   3611 ;	-----------------------------------------
                                   3612 ;	 function TI3_Config
                                   3613 ;	-----------------------------------------
      000F47                       3614 _TI3_Config:
      000F47 3Bu00u01         [ 1] 3615 	push	_fp_+1
      000F4A 3Bu00u00         [ 1] 3616 	push	_fp_
      000F4D 90 96            [ 1] 3617 	ldw	y, sp
      000F4F 90 CFu00u00      [ 2] 3618 	ldw	_fp_, y
                           000F53  3619 	Sstm8s_tim1$TI3_Config$734 ==.
      000F53 88               [ 1] 3620 	push	a
                           000F54  3621 	Sstm8s_tim1$TI3_Config$735 ==.
                                   3622 ;	StdPeriphLib/src/stm8s_tim1.c: 2259: TIM1->CCER2 &=  (uint8_t)(~TIM1_CCER2_CC3E);
      000F54 72 11 52 5D      [ 1] 3623 	bres	0x525d, #0
                           000F58  3624 	Sstm8s_tim1$TI3_Config$736 ==.
                                   3625 ;	StdPeriphLib/src/stm8s_tim1.c: 2262: TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF))) 
      000F58 AE 52 5A         [ 2] 3626 	ldw	x, #0x525a
      000F5B F6               [ 1] 3627 	ld	a, (x)
      000F5C A4 0C            [ 1] 3628 	and	a, #0x0c
      000F5E 6B 01            [ 1] 3629 	ld	(0x01, sp), a
                           000F60  3630 	Sstm8s_tim1$TI3_Config$737 ==.
                                   3631 ;	StdPeriphLib/src/stm8s_tim1.c: 2263: | (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4))));
      000F60 7B 08            [ 1] 3632 	ld	a, (0x08, sp)
      000F62 4E               [ 1] 3633 	swap	a
      000F63 A4 F0            [ 1] 3634 	and	a, #0xf0
      000F65 1A 07            [ 1] 3635 	or	a, (0x07, sp)
      000F67 1A 01            [ 1] 3636 	or	a, (0x01, sp)
      000F69 AE 52 5A         [ 2] 3637 	ldw	x, #0x525a
      000F6C F7               [ 1] 3638 	ld	(x), a
                           000F6D  3639 	Sstm8s_tim1$TI3_Config$738 ==.
                                   3640 ;	StdPeriphLib/src/stm8s_tim1.c: 2266: if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
      000F6D 0D 06            [ 1] 3641 	tnz	(0x06, sp)
      000F6F 27 09            [ 1] 3642 	jreq	00102$
                           000F71  3643 	Sstm8s_tim1$TI3_Config$739 ==.
                                   3644 ;	StdPeriphLib/src/stm8s_tim1.c: 2268: TIM1->CCER2 |= TIM1_CCER2_CC3P;
      000F71 AE 52 5D         [ 2] 3645 	ldw	x, #0x525d
      000F74 F6               [ 1] 3646 	ld	a, (x)
      000F75 AA 02            [ 1] 3647 	or	a, #0x02
      000F77 F7               [ 1] 3648 	ld	(x), a
      000F78 20 07            [ 2] 3649 	jra	00103$
      000F7A                       3650 00102$:
                           000F7A  3651 	Sstm8s_tim1$TI3_Config$740 ==.
                                   3652 ;	StdPeriphLib/src/stm8s_tim1.c: 2272: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3P);
      000F7A AE 52 5D         [ 2] 3653 	ldw	x, #0x525d
      000F7D F6               [ 1] 3654 	ld	a, (x)
      000F7E A4 FD            [ 1] 3655 	and	a, #0xfd
      000F80 F7               [ 1] 3656 	ld	(x), a
      000F81                       3657 00103$:
                           000F81  3658 	Sstm8s_tim1$TI3_Config$741 ==.
                                   3659 ;	StdPeriphLib/src/stm8s_tim1.c: 2275: TIM1->CCER2 |=  TIM1_CCER2_CC3E;
      000F81 72 10 52 5D      [ 1] 3660 	bset	0x525d, #0
                           000F85  3661 	Sstm8s_tim1$TI3_Config$742 ==.
                                   3662 ;	StdPeriphLib/src/stm8s_tim1.c: 2276: }
      000F85 84               [ 1] 3663 	pop	a
                           000F86  3664 	Sstm8s_tim1$TI3_Config$743 ==.
                           000F86  3665 	XFstm8s_tim1$TI3_Config$0$0 ==.
      000F86 32u00u00         [ 1] 3666 	pop	_fp_
      000F89 32u00u01         [ 1] 3667 	pop	_fp_+1
      000F8C 81               [ 4] 3668 	ret
                           000F8D  3669 	Sstm8s_tim1$TI3_Config$744 ==.
                           000F8D  3670 	Sstm8s_tim1$TI4_Config$745 ==.
                                   3671 ;	StdPeriphLib/src/stm8s_tim1.c: 2294: static void TI4_Config(uint8_t TIM1_ICPolarity,
                                   3672 ;	-----------------------------------------
                                   3673 ;	 function TI4_Config
                                   3674 ;	-----------------------------------------
      000F8D                       3675 _TI4_Config:
      000F8D 3Bu00u01         [ 1] 3676 	push	_fp_+1
      000F90 3Bu00u00         [ 1] 3677 	push	_fp_
      000F93 90 96            [ 1] 3678 	ldw	y, sp
      000F95 90 CFu00u00      [ 2] 3679 	ldw	_fp_, y
                           000F99  3680 	Sstm8s_tim1$TI4_Config$746 ==.
      000F99 88               [ 1] 3681 	push	a
                           000F9A  3682 	Sstm8s_tim1$TI4_Config$747 ==.
                                   3683 ;	StdPeriphLib/src/stm8s_tim1.c: 2299: TIM1->CCER2 &=  (uint8_t)(~TIM1_CCER2_CC4E);
      000F9A AE 52 5D         [ 2] 3684 	ldw	x, #0x525d
      000F9D F6               [ 1] 3685 	ld	a, (x)
      000F9E A4 EF            [ 1] 3686 	and	a, #0xef
      000FA0 F7               [ 1] 3687 	ld	(x), a
                           000FA1  3688 	Sstm8s_tim1$TI4_Config$748 ==.
                                   3689 ;	StdPeriphLib/src/stm8s_tim1.c: 2302: TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF )))
      000FA1 AE 52 5B         [ 2] 3690 	ldw	x, #0x525b
      000FA4 F6               [ 1] 3691 	ld	a, (x)
      000FA5 A4 0C            [ 1] 3692 	and	a, #0x0c
      000FA7 6B 01            [ 1] 3693 	ld	(0x01, sp), a
                           000FA9  3694 	Sstm8s_tim1$TI4_Config$749 ==.
                                   3695 ;	StdPeriphLib/src/stm8s_tim1.c: 2303: | (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4))));
      000FA9 7B 08            [ 1] 3696 	ld	a, (0x08, sp)
      000FAB 4E               [ 1] 3697 	swap	a
      000FAC A4 F0            [ 1] 3698 	and	a, #0xf0
      000FAE 1A 07            [ 1] 3699 	or	a, (0x07, sp)
      000FB0 1A 01            [ 1] 3700 	or	a, (0x01, sp)
      000FB2 AE 52 5B         [ 2] 3701 	ldw	x, #0x525b
      000FB5 F7               [ 1] 3702 	ld	(x), a
                           000FB6  3703 	Sstm8s_tim1$TI4_Config$750 ==.
                                   3704 ;	StdPeriphLib/src/stm8s_tim1.c: 2306: if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
      000FB6 0D 06            [ 1] 3705 	tnz	(0x06, sp)
      000FB8 27 09            [ 1] 3706 	jreq	00102$
                           000FBA  3707 	Sstm8s_tim1$TI4_Config$751 ==.
                                   3708 ;	StdPeriphLib/src/stm8s_tim1.c: 2308: TIM1->CCER2 |= TIM1_CCER2_CC4P;
      000FBA AE 52 5D         [ 2] 3709 	ldw	x, #0x525d
      000FBD F6               [ 1] 3710 	ld	a, (x)
      000FBE AA 20            [ 1] 3711 	or	a, #0x20
      000FC0 F7               [ 1] 3712 	ld	(x), a
      000FC1 20 07            [ 2] 3713 	jra	00103$
      000FC3                       3714 00102$:
                           000FC3  3715 	Sstm8s_tim1$TI4_Config$752 ==.
                                   3716 ;	StdPeriphLib/src/stm8s_tim1.c: 2312: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4P);
      000FC3 AE 52 5D         [ 2] 3717 	ldw	x, #0x525d
      000FC6 F6               [ 1] 3718 	ld	a, (x)
      000FC7 A4 DF            [ 1] 3719 	and	a, #0xdf
      000FC9 F7               [ 1] 3720 	ld	(x), a
      000FCA                       3721 00103$:
                           000FCA  3722 	Sstm8s_tim1$TI4_Config$753 ==.
                                   3723 ;	StdPeriphLib/src/stm8s_tim1.c: 2316: TIM1->CCER2 |=  TIM1_CCER2_CC4E;
      000FCA AE 52 5D         [ 2] 3724 	ldw	x, #0x525d
      000FCD F6               [ 1] 3725 	ld	a, (x)
      000FCE AA 10            [ 1] 3726 	or	a, #0x10
      000FD0 F7               [ 1] 3727 	ld	(x), a
                           000FD1  3728 	Sstm8s_tim1$TI4_Config$754 ==.
                                   3729 ;	StdPeriphLib/src/stm8s_tim1.c: 2317: }
      000FD1 84               [ 1] 3730 	pop	a
                           000FD2  3731 	Sstm8s_tim1$TI4_Config$755 ==.
                           000FD2  3732 	XFstm8s_tim1$TI4_Config$0$0 ==.
      000FD2 32u00u00         [ 1] 3733 	pop	_fp_
      000FD5 32u00u01         [ 1] 3734 	pop	_fp_+1
      000FD8 81               [ 4] 3735 	ret
                           000FD9  3736 	Sstm8s_tim1$TI4_Config$756 ==.
                                   3737 	.area CODE
                                   3738 	.area INITIALIZER
                                   3739 	.area CABS (ABS)
                                   3740 
                                   3741 	.area .debug_line (NOLOAD)
      000000 00 00 10 BA           3742 	.dw	0,Ldebug_line_end-Ldebug_line_start
      000004                       3743 Ldebug_line_start:
      000004 00 02                 3744 	.dw	2
      000006 00 00 01 19           3745 	.dw	0,Ldebug_line_stmt-6-Ldebug_line_start
      00000A 01                    3746 	.db	1
      00000B 01                    3747 	.db	1
      00000C FB                    3748 	.db	-5
      00000D 0F                    3749 	.db	15
      00000E 0A                    3750 	.db	10
      00000F 00                    3751 	.db	0
      000010 01                    3752 	.db	1
      000011 01                    3753 	.db	1
      000012 01                    3754 	.db	1
      000013 01                    3755 	.db	1
      000014 00                    3756 	.db	0
      000015 00                    3757 	.db	0
      000016 00                    3758 	.db	0
      000017 01                    3759 	.db	1
      000018 2F 68 6F 6D 65 2F 63  3760 	.ascii "/home/cas/software/stm8-binutils/bin/../share/sdcc/include/stm8"
             61 73 2F 73 6F 66 74
             77 61 72 65 2F 73 74
             6D 38 2D 62 69 6E 75
             74 69 6C 73 2F 62 69
             6E 2F 2E 2E 2F 73 68
             61 72 65 2F 73 64 63
             63 2F 69 6E 63 6C 75
             64 65 2F 73 74 6D 38
      000057 00                    3761 	.db	0
      000058 2F 68 6F 6D 65 2F 63  3762 	.ascii "/home/cas/software/stm8-binutils/share/sdcc/include/stm8"
             61 73 2F 73 6F 66 74
             77 61 72 65 2F 73 74
             6D 38 2D 62 69 6E 75
             74 69 6C 73 2F 73 68
             61 72 65 2F 73 64 63
             63 2F 69 6E 63 6C 75
             64 65 2F 73 74 6D 38
      000090 00                    3763 	.db	0
      000091 2F 68 6F 6D 65 2F 63  3764 	.ascii "/home/cas/software/stm8-binutils/bin/../share/sdcc/include"
             61 73 2F 73 6F 66 74
             77 61 72 65 2F 73 74
             6D 38 2D 62 69 6E 75
             74 69 6C 73 2F 62 69
             6E 2F 2E 2E 2F 73 68
             61 72 65 2F 73 64 63
             63 2F 69 6E 63 6C 75
             64 65
      0000CB 00                    3765 	.db	0
      0000CC 2F 68 6F 6D 65 2F 63  3766 	.ascii "/home/cas/software/stm8-binutils/share/sdcc/include"
             61 73 2F 73 6F 66 74
             77 61 72 65 2F 73 74
             6D 38 2D 62 69 6E 75
             74 69 6C 73 2F 73 68
             61 72 65 2F 73 64 63
             63 2F 69 6E 63 6C 75
             64 65
      0000FF 00                    3767 	.db	0
      000100 00                    3768 	.db	0
      000101 53 74 64 50 65 72 69  3769 	.ascii "StdPeriphLib/src/stm8s_tim1.c"
             70 68 4C 69 62 2F 73
             72 63 2F 73 74 6D 38
             73 5F 74 69 6D 31 2E
             63
      00011E 00                    3770 	.db	0
      00011F 00                    3771 	.uleb128	0
      000120 00                    3772 	.uleb128	0
      000121 00                    3773 	.uleb128	0
      000122 00                    3774 	.db	0
      000123                       3775 Ldebug_line_stmt:
      000123 00                    3776 	.db	0
      000124 05                    3777 	.uleb128	5
      000125 02                    3778 	.db	2
      000126 00 00r00r00           3779 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$0)
      00012A 03                    3780 	.db	3
      00012B 39                    3781 	.sleb128	57
      00012C 01                    3782 	.db	1
      00012D 09                    3783 	.db	9
      00012E 00 0C                 3784 	.dw	Sstm8s_tim1$TIM1_DeInit$2-Sstm8s_tim1$TIM1_DeInit$0
      000130 03                    3785 	.db	3
      000131 02                    3786 	.sleb128	2
      000132 01                    3787 	.db	1
      000133 09                    3788 	.db	9
      000134 00 04                 3789 	.dw	Sstm8s_tim1$TIM1_DeInit$3-Sstm8s_tim1$TIM1_DeInit$2
      000136 03                    3790 	.db	3
      000137 01                    3791 	.sleb128	1
      000138 01                    3792 	.db	1
      000139 09                    3793 	.db	9
      00013A 00 04                 3794 	.dw	Sstm8s_tim1$TIM1_DeInit$4-Sstm8s_tim1$TIM1_DeInit$3
      00013C 03                    3795 	.db	3
      00013D 01                    3796 	.sleb128	1
      00013E 01                    3797 	.db	1
      00013F 09                    3798 	.db	9
      000140 00 04                 3799 	.dw	Sstm8s_tim1$TIM1_DeInit$5-Sstm8s_tim1$TIM1_DeInit$4
      000142 03                    3800 	.db	3
      000143 01                    3801 	.sleb128	1
      000144 01                    3802 	.db	1
      000145 09                    3803 	.db	9
      000146 00 04                 3804 	.dw	Sstm8s_tim1$TIM1_DeInit$6-Sstm8s_tim1$TIM1_DeInit$5
      000148 03                    3805 	.db	3
      000149 01                    3806 	.sleb128	1
      00014A 01                    3807 	.db	1
      00014B 09                    3808 	.db	9
      00014C 00 04                 3809 	.dw	Sstm8s_tim1$TIM1_DeInit$7-Sstm8s_tim1$TIM1_DeInit$6
      00014E 03                    3810 	.db	3
      00014F 01                    3811 	.sleb128	1
      000150 01                    3812 	.db	1
      000151 09                    3813 	.db	9
      000152 00 04                 3814 	.dw	Sstm8s_tim1$TIM1_DeInit$8-Sstm8s_tim1$TIM1_DeInit$7
      000154 03                    3815 	.db	3
      000155 02                    3816 	.sleb128	2
      000156 01                    3817 	.db	1
      000157 09                    3818 	.db	9
      000158 00 04                 3819 	.dw	Sstm8s_tim1$TIM1_DeInit$9-Sstm8s_tim1$TIM1_DeInit$8
      00015A 03                    3820 	.db	3
      00015B 01                    3821 	.sleb128	1
      00015C 01                    3822 	.db	1
      00015D 09                    3823 	.db	9
      00015E 00 04                 3824 	.dw	Sstm8s_tim1$TIM1_DeInit$10-Sstm8s_tim1$TIM1_DeInit$9
      000160 03                    3825 	.db	3
      000161 02                    3826 	.sleb128	2
      000162 01                    3827 	.db	1
      000163 09                    3828 	.db	9
      000164 00 04                 3829 	.dw	Sstm8s_tim1$TIM1_DeInit$11-Sstm8s_tim1$TIM1_DeInit$10
      000166 03                    3830 	.db	3
      000167 01                    3831 	.sleb128	1
      000168 01                    3832 	.db	1
      000169 09                    3833 	.db	9
      00016A 00 04                 3834 	.dw	Sstm8s_tim1$TIM1_DeInit$12-Sstm8s_tim1$TIM1_DeInit$11
      00016C 03                    3835 	.db	3
      00016D 01                    3836 	.sleb128	1
      00016E 01                    3837 	.db	1
      00016F 09                    3838 	.db	9
      000170 00 04                 3839 	.dw	Sstm8s_tim1$TIM1_DeInit$13-Sstm8s_tim1$TIM1_DeInit$12
      000172 03                    3840 	.db	3
      000173 01                    3841 	.sleb128	1
      000174 01                    3842 	.db	1
      000175 09                    3843 	.db	9
      000176 00 04                 3844 	.dw	Sstm8s_tim1$TIM1_DeInit$14-Sstm8s_tim1$TIM1_DeInit$13
      000178 03                    3845 	.db	3
      000179 02                    3846 	.sleb128	2
      00017A 01                    3847 	.db	1
      00017B 09                    3848 	.db	9
      00017C 00 04                 3849 	.dw	Sstm8s_tim1$TIM1_DeInit$15-Sstm8s_tim1$TIM1_DeInit$14
      00017E 03                    3850 	.db	3
      00017F 01                    3851 	.sleb128	1
      000180 01                    3852 	.db	1
      000181 09                    3853 	.db	9
      000182 00 04                 3854 	.dw	Sstm8s_tim1$TIM1_DeInit$16-Sstm8s_tim1$TIM1_DeInit$15
      000184 03                    3855 	.db	3
      000185 01                    3856 	.sleb128	1
      000186 01                    3857 	.db	1
      000187 09                    3858 	.db	9
      000188 00 04                 3859 	.dw	Sstm8s_tim1$TIM1_DeInit$17-Sstm8s_tim1$TIM1_DeInit$16
      00018A 03                    3860 	.db	3
      00018B 01                    3861 	.sleb128	1
      00018C 01                    3862 	.db	1
      00018D 09                    3863 	.db	9
      00018E 00 04                 3864 	.dw	Sstm8s_tim1$TIM1_DeInit$18-Sstm8s_tim1$TIM1_DeInit$17
      000190 03                    3865 	.db	3
      000191 01                    3866 	.sleb128	1
      000192 01                    3867 	.db	1
      000193 09                    3868 	.db	9
      000194 00 04                 3869 	.dw	Sstm8s_tim1$TIM1_DeInit$19-Sstm8s_tim1$TIM1_DeInit$18
      000196 03                    3870 	.db	3
      000197 01                    3871 	.sleb128	1
      000198 01                    3872 	.db	1
      000199 09                    3873 	.db	9
      00019A 00 04                 3874 	.dw	Sstm8s_tim1$TIM1_DeInit$20-Sstm8s_tim1$TIM1_DeInit$19
      00019C 03                    3875 	.db	3
      00019D 01                    3876 	.sleb128	1
      00019E 01                    3877 	.db	1
      00019F 09                    3878 	.db	9
      0001A0 00 04                 3879 	.dw	Sstm8s_tim1$TIM1_DeInit$21-Sstm8s_tim1$TIM1_DeInit$20
      0001A2 03                    3880 	.db	3
      0001A3 01                    3881 	.sleb128	1
      0001A4 01                    3882 	.db	1
      0001A5 09                    3883 	.db	9
      0001A6 00 04                 3884 	.dw	Sstm8s_tim1$TIM1_DeInit$22-Sstm8s_tim1$TIM1_DeInit$21
      0001A8 03                    3885 	.db	3
      0001A9 01                    3886 	.sleb128	1
      0001AA 01                    3887 	.db	1
      0001AB 09                    3888 	.db	9
      0001AC 00 04                 3889 	.dw	Sstm8s_tim1$TIM1_DeInit$23-Sstm8s_tim1$TIM1_DeInit$22
      0001AE 03                    3890 	.db	3
      0001AF 01                    3891 	.sleb128	1
      0001B0 01                    3892 	.db	1
      0001B1 09                    3893 	.db	9
      0001B2 00 04                 3894 	.dw	Sstm8s_tim1$TIM1_DeInit$24-Sstm8s_tim1$TIM1_DeInit$23
      0001B4 03                    3895 	.db	3
      0001B5 01                    3896 	.sleb128	1
      0001B6 01                    3897 	.db	1
      0001B7 09                    3898 	.db	9
      0001B8 00 04                 3899 	.dw	Sstm8s_tim1$TIM1_DeInit$25-Sstm8s_tim1$TIM1_DeInit$24
      0001BA 03                    3900 	.db	3
      0001BB 01                    3901 	.sleb128	1
      0001BC 01                    3902 	.db	1
      0001BD 09                    3903 	.db	9
      0001BE 00 04                 3904 	.dw	Sstm8s_tim1$TIM1_DeInit$26-Sstm8s_tim1$TIM1_DeInit$25
      0001C0 03                    3905 	.db	3
      0001C1 01                    3906 	.sleb128	1
      0001C2 01                    3907 	.db	1
      0001C3 09                    3908 	.db	9
      0001C4 00 04                 3909 	.dw	Sstm8s_tim1$TIM1_DeInit$27-Sstm8s_tim1$TIM1_DeInit$26
      0001C6 03                    3910 	.db	3
      0001C7 01                    3911 	.sleb128	1
      0001C8 01                    3912 	.db	1
      0001C9 09                    3913 	.db	9
      0001CA 00 04                 3914 	.dw	Sstm8s_tim1$TIM1_DeInit$28-Sstm8s_tim1$TIM1_DeInit$27
      0001CC 03                    3915 	.db	3
      0001CD 01                    3916 	.sleb128	1
      0001CE 01                    3917 	.db	1
      0001CF 09                    3918 	.db	9
      0001D0 00 04                 3919 	.dw	Sstm8s_tim1$TIM1_DeInit$29-Sstm8s_tim1$TIM1_DeInit$28
      0001D2 03                    3920 	.db	3
      0001D3 01                    3921 	.sleb128	1
      0001D4 01                    3922 	.db	1
      0001D5 09                    3923 	.db	9
      0001D6 00 04                 3924 	.dw	Sstm8s_tim1$TIM1_DeInit$30-Sstm8s_tim1$TIM1_DeInit$29
      0001D8 03                    3925 	.db	3
      0001D9 01                    3926 	.sleb128	1
      0001DA 01                    3927 	.db	1
      0001DB 09                    3928 	.db	9
      0001DC 00 04                 3929 	.dw	Sstm8s_tim1$TIM1_DeInit$31-Sstm8s_tim1$TIM1_DeInit$30
      0001DE 03                    3930 	.db	3
      0001DF 01                    3931 	.sleb128	1
      0001E0 01                    3932 	.db	1
      0001E1 09                    3933 	.db	9
      0001E2 00 04                 3934 	.dw	Sstm8s_tim1$TIM1_DeInit$32-Sstm8s_tim1$TIM1_DeInit$31
      0001E4 03                    3935 	.db	3
      0001E5 01                    3936 	.sleb128	1
      0001E6 01                    3937 	.db	1
      0001E7 09                    3938 	.db	9
      0001E8 00 04                 3939 	.dw	Sstm8s_tim1$TIM1_DeInit$33-Sstm8s_tim1$TIM1_DeInit$32
      0001EA 03                    3940 	.db	3
      0001EB 01                    3941 	.sleb128	1
      0001EC 01                    3942 	.db	1
      0001ED 09                    3943 	.db	9
      0001EE 00 04                 3944 	.dw	Sstm8s_tim1$TIM1_DeInit$34-Sstm8s_tim1$TIM1_DeInit$33
      0001F0 03                    3945 	.db	3
      0001F1 01                    3946 	.sleb128	1
      0001F2 01                    3947 	.db	1
      0001F3 09                    3948 	.db	9
      0001F4 00 04                 3949 	.dw	Sstm8s_tim1$TIM1_DeInit$35-Sstm8s_tim1$TIM1_DeInit$34
      0001F6 03                    3950 	.db	3
      0001F7 01                    3951 	.sleb128	1
      0001F8 01                    3952 	.db	1
      0001F9 09                    3953 	.db	9
      0001FA 00 04                 3954 	.dw	Sstm8s_tim1$TIM1_DeInit$36-Sstm8s_tim1$TIM1_DeInit$35
      0001FC 03                    3955 	.db	3
      0001FD 01                    3956 	.sleb128	1
      0001FE 01                    3957 	.db	1
      0001FF 09                    3958 	.db	9
      000200 00 04                 3959 	.dw	Sstm8s_tim1$TIM1_DeInit$37-Sstm8s_tim1$TIM1_DeInit$36
      000202 03                    3960 	.db	3
      000203 01                    3961 	.sleb128	1
      000204 01                    3962 	.db	1
      000205 09                    3963 	.db	9
      000206 00 04                 3964 	.dw	Sstm8s_tim1$TIM1_DeInit$38-Sstm8s_tim1$TIM1_DeInit$37
      000208 03                    3965 	.db	3
      000209 01                    3966 	.sleb128	1
      00020A 01                    3967 	.db	1
      00020B 09                    3968 	.db	9
      00020C 00 04                 3969 	.dw	Sstm8s_tim1$TIM1_DeInit$39-Sstm8s_tim1$TIM1_DeInit$38
      00020E 03                    3970 	.db	3
      00020F 01                    3971 	.sleb128	1
      000210 01                    3972 	.db	1
      000211 09                    3973 	.db	9
      000212 00 04                 3974 	.dw	Sstm8s_tim1$TIM1_DeInit$40-Sstm8s_tim1$TIM1_DeInit$39
      000214 03                    3975 	.db	3
      000215 01                    3976 	.sleb128	1
      000216 01                    3977 	.db	1
      000217 09                    3978 	.db	9
      000218 00 07                 3979 	.dw	7+Sstm8s_tim1$TIM1_DeInit$41-Sstm8s_tim1$TIM1_DeInit$40
      00021A 00                    3980 	.db	0
      00021B 01                    3981 	.uleb128	1
      00021C 01                    3982 	.db	1
      00021D 00                    3983 	.db	0
      00021E 05                    3984 	.uleb128	5
      00021F 02                    3985 	.db	2
      000220 00 00r00rAB           3986 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$43)
      000224 03                    3987 	.db	3
      000225 EE 00                 3988 	.sleb128	110
      000227 01                    3989 	.db	1
      000228 09                    3990 	.db	9
      000229 00 0E                 3991 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$45-Sstm8s_tim1$TIM1_TimeBaseInit$43
      00022B 03                    3992 	.db	3
      00022C 09                    3993 	.sleb128	9
      00022D 01                    3994 	.db	1
      00022E 09                    3995 	.db	9
      00022F 00 08                 3996 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$46-Sstm8s_tim1$TIM1_TimeBaseInit$45
      000231 03                    3997 	.db	3
      000232 01                    3998 	.sleb128	1
      000233 01                    3999 	.db	1
      000234 09                    4000 	.db	9
      000235 00 06                 4001 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$47-Sstm8s_tim1$TIM1_TimeBaseInit$46
      000237 03                    4002 	.db	3
      000238 03                    4003 	.sleb128	3
      000239 01                    4004 	.db	1
      00023A 09                    4005 	.db	9
      00023B 00 08                 4006 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$48-Sstm8s_tim1$TIM1_TimeBaseInit$47
      00023D 03                    4007 	.db	3
      00023E 01                    4008 	.sleb128	1
      00023F 01                    4009 	.db	1
      000240 09                    4010 	.db	9
      000241 00 06                 4011 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$49-Sstm8s_tim1$TIM1_TimeBaseInit$48
      000243 03                    4012 	.db	3
      000244 03                    4013 	.sleb128	3
      000245 01                    4014 	.db	1
      000246 09                    4015 	.db	9
      000247 00 06                 4016 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$50-Sstm8s_tim1$TIM1_TimeBaseInit$49
      000249 03                    4017 	.db	3
      00024A 01                    4018 	.sleb128	1
      00024B 01                    4019 	.db	1
      00024C 09                    4020 	.db	9
      00024D 00 06                 4021 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$51-Sstm8s_tim1$TIM1_TimeBaseInit$50
      00024F 03                    4022 	.db	3
      000250 03                    4023 	.sleb128	3
      000251 01                    4024 	.db	1
      000252 09                    4025 	.db	9
      000253 00 06                 4026 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$52-Sstm8s_tim1$TIM1_TimeBaseInit$51
      000255 03                    4027 	.db	3
      000256 01                    4028 	.sleb128	1
      000257 01                    4029 	.db	1
      000258 09                    4030 	.db	9
      000259 00 09                 4031 	.dw	7+Sstm8s_tim1$TIM1_TimeBaseInit$53-Sstm8s_tim1$TIM1_TimeBaseInit$52
      00025B 00                    4032 	.db	0
      00025C 01                    4033 	.uleb128	1
      00025D 01                    4034 	.db	1
      00025E 00                    4035 	.db	0
      00025F 05                    4036 	.uleb128	5
      000260 02                    4037 	.db	2
      000261 00 00r00rF0           4038 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$55)
      000265 03                    4039 	.db	3
      000266 99 01                 4040 	.sleb128	153
      000268 01                    4041 	.db	1
      000269 09                    4042 	.db	9
      00026A 00 0E                 4043 	.dw	Sstm8s_tim1$TIM1_OC1Init$57-Sstm8s_tim1$TIM1_OC1Init$55
      00026C 03                    4044 	.db	3
      00026D 14                    4045 	.sleb128	20
      00026E 01                    4046 	.db	1
      00026F 09                    4047 	.db	9
      000270 00 07                 4048 	.dw	Sstm8s_tim1$TIM1_OC1Init$58-Sstm8s_tim1$TIM1_OC1Init$57
      000272 03                    4049 	.db	3
      000273 04                    4050 	.sleb128	4
      000274 01                    4051 	.db	1
      000275 09                    4052 	.db	9
      000276 00 0C                 4053 	.dw	Sstm8s_tim1$TIM1_OC1Init$59-Sstm8s_tim1$TIM1_OC1Init$58
      000278 03                    4054 	.db	3
      000279 01                    4055 	.sleb128	1
      00027A 01                    4056 	.db	1
      00027B 09                    4057 	.db	9
      00027C 00 08                 4058 	.dw	Sstm8s_tim1$TIM1_OC1Init$60-Sstm8s_tim1$TIM1_OC1Init$59
      00027E 03                    4059 	.db	3
      00027F 01                    4060 	.sleb128	1
      000280 01                    4061 	.db	1
      000281 09                    4062 	.db	9
      000282 00 06                 4063 	.dw	Sstm8s_tim1$TIM1_OC1Init$61-Sstm8s_tim1$TIM1_OC1Init$60
      000284 03                    4064 	.db	3
      000285 01                    4065 	.sleb128	1
      000286 01                    4066 	.db	1
      000287 09                    4067 	.db	9
      000288 00 0E                 4068 	.dw	Sstm8s_tim1$TIM1_OC1Init$62-Sstm8s_tim1$TIM1_OC1Init$61
      00028A 03                    4069 	.db	3
      00028B 03                    4070 	.sleb128	3
      00028C 01                    4071 	.db	1
      00028D 09                    4072 	.db	9
      00028E 00 06                 4073 	.dw	Sstm8s_tim1$TIM1_OC1Init$63-Sstm8s_tim1$TIM1_OC1Init$62
      000290 03                    4074 	.db	3
      000291 01                    4075 	.sleb128	1
      000292 01                    4076 	.db	1
      000293 09                    4077 	.db	9
      000294 00 06                 4078 	.dw	Sstm8s_tim1$TIM1_OC1Init$64-Sstm8s_tim1$TIM1_OC1Init$63
      000296 03                    4079 	.db	3
      000297 03                    4080 	.sleb128	3
      000298 01                    4081 	.db	1
      000299 09                    4082 	.db	9
      00029A 00 07                 4083 	.dw	Sstm8s_tim1$TIM1_OC1Init$65-Sstm8s_tim1$TIM1_OC1Init$64
      00029C 03                    4084 	.db	3
      00029D 02                    4085 	.sleb128	2
      00029E 01                    4086 	.db	1
      00029F 09                    4087 	.db	9
      0002A0 00 0C                 4088 	.dw	Sstm8s_tim1$TIM1_OC1Init$66-Sstm8s_tim1$TIM1_OC1Init$65
      0002A2 03                    4089 	.db	3
      0002A3 01                    4090 	.sleb128	1
      0002A4 01                    4091 	.db	1
      0002A5 09                    4092 	.db	9
      0002A6 00 0C                 4093 	.dw	Sstm8s_tim1$TIM1_OC1Init$67-Sstm8s_tim1$TIM1_OC1Init$66
      0002A8 03                    4094 	.db	3
      0002A9 03                    4095 	.sleb128	3
      0002AA 01                    4096 	.db	1
      0002AB 09                    4097 	.db	9
      0002AC 00 08                 4098 	.dw	Sstm8s_tim1$TIM1_OC1Init$68-Sstm8s_tim1$TIM1_OC1Init$67
      0002AE 03                    4099 	.db	3
      0002AF 01                    4100 	.sleb128	1
      0002B0 01                    4101 	.db	1
      0002B1 09                    4102 	.db	9
      0002B2 00 06                 4103 	.dw	Sstm8s_tim1$TIM1_OC1Init$69-Sstm8s_tim1$TIM1_OC1Init$68
      0002B4 03                    4104 	.db	3
      0002B5 01                    4105 	.sleb128	1
      0002B6 01                    4106 	.db	1
      0002B7 09                    4107 	.db	9
      0002B8 00 09                 4108 	.dw	7+Sstm8s_tim1$TIM1_OC1Init$70-Sstm8s_tim1$TIM1_OC1Init$69
      0002BA 00                    4109 	.db	0
      0002BB 01                    4110 	.uleb128	1
      0002BC 01                    4111 	.db	1
      0002BD 00                    4112 	.db	0
      0002BE 05                    4113 	.uleb128	5
      0002BF 02                    4114 	.db	2
      0002C0 00 00r01r6F           4115 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$72)
      0002C4 03                    4116 	.db	3
      0002C5 D8 01                 4117 	.sleb128	216
      0002C7 01                    4118 	.db	1
      0002C8 09                    4119 	.db	9
      0002C9 00 0E                 4120 	.dw	Sstm8s_tim1$TIM1_OC2Init$74-Sstm8s_tim1$TIM1_OC2Init$72
      0002CB 03                    4121 	.db	3
      0002CC 14                    4122 	.sleb128	20
      0002CD 01                    4123 	.db	1
      0002CE 09                    4124 	.db	9
      0002CF 00 07                 4125 	.dw	Sstm8s_tim1$TIM1_OC2Init$75-Sstm8s_tim1$TIM1_OC2Init$74
      0002D1 03                    4126 	.db	3
      0002D2 05                    4127 	.sleb128	5
      0002D3 01                    4128 	.db	1
      0002D4 09                    4129 	.db	9
      0002D5 00 0C                 4130 	.dw	Sstm8s_tim1$TIM1_OC2Init$76-Sstm8s_tim1$TIM1_OC2Init$75
      0002D7 03                    4131 	.db	3
      0002D8 01                    4132 	.sleb128	1
      0002D9 01                    4133 	.db	1
      0002DA 09                    4134 	.db	9
      0002DB 00 08                 4135 	.dw	Sstm8s_tim1$TIM1_OC2Init$77-Sstm8s_tim1$TIM1_OC2Init$76
      0002DD 03                    4136 	.db	3
      0002DE 01                    4137 	.sleb128	1
      0002DF 01                    4138 	.db	1
      0002E0 09                    4139 	.db	9
      0002E1 00 06                 4140 	.dw	Sstm8s_tim1$TIM1_OC2Init$78-Sstm8s_tim1$TIM1_OC2Init$77
      0002E3 03                    4141 	.db	3
      0002E4 01                    4142 	.sleb128	1
      0002E5 01                    4143 	.db	1
      0002E6 09                    4144 	.db	9
      0002E7 00 0E                 4145 	.dw	Sstm8s_tim1$TIM1_OC2Init$79-Sstm8s_tim1$TIM1_OC2Init$78
      0002E9 03                    4146 	.db	3
      0002EA 03                    4147 	.sleb128	3
      0002EB 01                    4148 	.db	1
      0002EC 09                    4149 	.db	9
      0002ED 00 06                 4150 	.dw	Sstm8s_tim1$TIM1_OC2Init$80-Sstm8s_tim1$TIM1_OC2Init$79
      0002EF 03                    4151 	.db	3
      0002F0 01                    4152 	.sleb128	1
      0002F1 01                    4153 	.db	1
      0002F2 09                    4154 	.db	9
      0002F3 00 06                 4155 	.dw	Sstm8s_tim1$TIM1_OC2Init$81-Sstm8s_tim1$TIM1_OC2Init$80
      0002F5 03                    4156 	.db	3
      0002F6 03                    4157 	.sleb128	3
      0002F7 01                    4158 	.db	1
      0002F8 09                    4159 	.db	9
      0002F9 00 07                 4160 	.dw	Sstm8s_tim1$TIM1_OC2Init$82-Sstm8s_tim1$TIM1_OC2Init$81
      0002FB 03                    4161 	.db	3
      0002FC 02                    4162 	.sleb128	2
      0002FD 01                    4163 	.db	1
      0002FE 09                    4164 	.db	9
      0002FF 00 0C                 4165 	.dw	Sstm8s_tim1$TIM1_OC2Init$83-Sstm8s_tim1$TIM1_OC2Init$82
      000301 03                    4166 	.db	3
      000302 01                    4167 	.sleb128	1
      000303 01                    4168 	.db	1
      000304 09                    4169 	.db	9
      000305 00 0C                 4170 	.dw	Sstm8s_tim1$TIM1_OC2Init$84-Sstm8s_tim1$TIM1_OC2Init$83
      000307 03                    4171 	.db	3
      000308 03                    4172 	.sleb128	3
      000309 01                    4173 	.db	1
      00030A 09                    4174 	.db	9
      00030B 00 08                 4175 	.dw	Sstm8s_tim1$TIM1_OC2Init$85-Sstm8s_tim1$TIM1_OC2Init$84
      00030D 03                    4176 	.db	3
      00030E 01                    4177 	.sleb128	1
      00030F 01                    4178 	.db	1
      000310 09                    4179 	.db	9
      000311 00 06                 4180 	.dw	Sstm8s_tim1$TIM1_OC2Init$86-Sstm8s_tim1$TIM1_OC2Init$85
      000313 03                    4181 	.db	3
      000314 01                    4182 	.sleb128	1
      000315 01                    4183 	.db	1
      000316 09                    4184 	.db	9
      000317 00 09                 4185 	.dw	7+Sstm8s_tim1$TIM1_OC2Init$87-Sstm8s_tim1$TIM1_OC2Init$86
      000319 00                    4186 	.db	0
      00031A 01                    4187 	.uleb128	1
      00031B 01                    4188 	.db	1
      00031C 00                    4189 	.db	0
      00031D 05                    4190 	.uleb128	5
      00031E 02                    4191 	.db	2
      00031F 00 00r01rEE           4192 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$89)
      000323 03                    4193 	.db	3
      000324 98 02                 4194 	.sleb128	280
      000326 01                    4195 	.db	1
      000327 09                    4196 	.db	9
      000328 00 0E                 4197 	.dw	Sstm8s_tim1$TIM1_OC3Init$91-Sstm8s_tim1$TIM1_OC3Init$89
      00032A 03                    4198 	.db	3
      00032B 14                    4199 	.sleb128	20
      00032C 01                    4200 	.db	1
      00032D 09                    4201 	.db	9
      00032E 00 07                 4202 	.dw	Sstm8s_tim1$TIM1_OC3Init$92-Sstm8s_tim1$TIM1_OC3Init$91
      000330 03                    4203 	.db	3
      000331 04                    4204 	.sleb128	4
      000332 01                    4205 	.db	1
      000333 09                    4206 	.db	9
      000334 00 0C                 4207 	.dw	Sstm8s_tim1$TIM1_OC3Init$93-Sstm8s_tim1$TIM1_OC3Init$92
      000336 03                    4208 	.db	3
      000337 01                    4209 	.sleb128	1
      000338 01                    4210 	.db	1
      000339 09                    4211 	.db	9
      00033A 00 08                 4212 	.dw	Sstm8s_tim1$TIM1_OC3Init$94-Sstm8s_tim1$TIM1_OC3Init$93
      00033C 03                    4213 	.db	3
      00033D 01                    4214 	.sleb128	1
      00033E 01                    4215 	.db	1
      00033F 09                    4216 	.db	9
      000340 00 06                 4217 	.dw	Sstm8s_tim1$TIM1_OC3Init$95-Sstm8s_tim1$TIM1_OC3Init$94
      000342 03                    4218 	.db	3
      000343 01                    4219 	.sleb128	1
      000344 01                    4220 	.db	1
      000345 09                    4221 	.db	9
      000346 00 0E                 4222 	.dw	Sstm8s_tim1$TIM1_OC3Init$96-Sstm8s_tim1$TIM1_OC3Init$95
      000348 03                    4223 	.db	3
      000349 03                    4224 	.sleb128	3
      00034A 01                    4225 	.db	1
      00034B 09                    4226 	.db	9
      00034C 00 06                 4227 	.dw	Sstm8s_tim1$TIM1_OC3Init$97-Sstm8s_tim1$TIM1_OC3Init$96
      00034E 03                    4228 	.db	3
      00034F 01                    4229 	.sleb128	1
      000350 01                    4230 	.db	1
      000351 09                    4231 	.db	9
      000352 00 06                 4232 	.dw	Sstm8s_tim1$TIM1_OC3Init$98-Sstm8s_tim1$TIM1_OC3Init$97
      000354 03                    4233 	.db	3
      000355 03                    4234 	.sleb128	3
      000356 01                    4235 	.db	1
      000357 09                    4236 	.db	9
      000358 00 07                 4237 	.dw	Sstm8s_tim1$TIM1_OC3Init$99-Sstm8s_tim1$TIM1_OC3Init$98
      00035A 03                    4238 	.db	3
      00035B 02                    4239 	.sleb128	2
      00035C 01                    4240 	.db	1
      00035D 09                    4241 	.db	9
      00035E 00 0C                 4242 	.dw	Sstm8s_tim1$TIM1_OC3Init$100-Sstm8s_tim1$TIM1_OC3Init$99
      000360 03                    4243 	.db	3
      000361 01                    4244 	.sleb128	1
      000362 01                    4245 	.db	1
      000363 09                    4246 	.db	9
      000364 00 0C                 4247 	.dw	Sstm8s_tim1$TIM1_OC3Init$101-Sstm8s_tim1$TIM1_OC3Init$100
      000366 03                    4248 	.db	3
      000367 03                    4249 	.sleb128	3
      000368 01                    4250 	.db	1
      000369 09                    4251 	.db	9
      00036A 00 08                 4252 	.dw	Sstm8s_tim1$TIM1_OC3Init$102-Sstm8s_tim1$TIM1_OC3Init$101
      00036C 03                    4253 	.db	3
      00036D 01                    4254 	.sleb128	1
      00036E 01                    4255 	.db	1
      00036F 09                    4256 	.db	9
      000370 00 06                 4257 	.dw	Sstm8s_tim1$TIM1_OC3Init$103-Sstm8s_tim1$TIM1_OC3Init$102
      000372 03                    4258 	.db	3
      000373 01                    4259 	.sleb128	1
      000374 01                    4260 	.db	1
      000375 09                    4261 	.db	9
      000376 00 09                 4262 	.dw	7+Sstm8s_tim1$TIM1_OC3Init$104-Sstm8s_tim1$TIM1_OC3Init$103
      000378 00                    4263 	.db	0
      000379 01                    4264 	.uleb128	1
      00037A 01                    4265 	.db	1
      00037B 00                    4266 	.db	0
      00037C 05                    4267 	.uleb128	5
      00037D 02                    4268 	.db	2
      00037E 00 00r02r6D           4269 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$106)
      000382 03                    4270 	.db	3
      000383 D1 02                 4271 	.sleb128	337
      000385 01                    4272 	.db	1
      000386 09                    4273 	.db	9
      000387 00 0E                 4274 	.dw	Sstm8s_tim1$TIM1_OC4Init$108-Sstm8s_tim1$TIM1_OC4Init$106
      000389 03                    4275 	.db	3
      00038A 0D                    4276 	.sleb128	13
      00038B 01                    4277 	.db	1
      00038C 09                    4278 	.db	9
      00038D 00 07                 4279 	.dw	Sstm8s_tim1$TIM1_OC4Init$109-Sstm8s_tim1$TIM1_OC4Init$108
      00038F 03                    4280 	.db	3
      000390 02                    4281 	.sleb128	2
      000391 01                    4282 	.db	1
      000392 09                    4283 	.db	9
      000393 00 0C                 4284 	.dw	Sstm8s_tim1$TIM1_OC4Init$110-Sstm8s_tim1$TIM1_OC4Init$109
      000395 03                    4285 	.db	3
      000396 01                    4286 	.sleb128	1
      000397 01                    4287 	.db	1
      000398 09                    4288 	.db	9
      000399 00 0C                 4289 	.dw	Sstm8s_tim1$TIM1_OC4Init$111-Sstm8s_tim1$TIM1_OC4Init$110
      00039B 03                    4290 	.db	3
      00039C 03                    4291 	.sleb128	3
      00039D 01                    4292 	.db	1
      00039E 09                    4293 	.db	9
      00039F 00 0C                 4294 	.dw	Sstm8s_tim1$TIM1_OC4Init$112-Sstm8s_tim1$TIM1_OC4Init$111
      0003A1 03                    4295 	.db	3
      0003A2 04                    4296 	.sleb128	4
      0003A3 01                    4297 	.db	1
      0003A4 09                    4298 	.db	9
      0003A5 00 04                 4299 	.dw	Sstm8s_tim1$TIM1_OC4Init$113-Sstm8s_tim1$TIM1_OC4Init$112
      0003A7 03                    4300 	.db	3
      0003A8 02                    4301 	.sleb128	2
      0003A9 01                    4302 	.db	1
      0003AA 09                    4303 	.db	9
      0003AB 00 09                 4304 	.dw	Sstm8s_tim1$TIM1_OC4Init$114-Sstm8s_tim1$TIM1_OC4Init$113
      0003AD 03                    4305 	.db	3
      0003AE 04                    4306 	.sleb128	4
      0003AF 01                    4307 	.db	1
      0003B0 09                    4308 	.db	9
      0003B1 00 07                 4309 	.dw	Sstm8s_tim1$TIM1_OC4Init$115-Sstm8s_tim1$TIM1_OC4Init$114
      0003B3 03                    4310 	.db	3
      0003B4 04                    4311 	.sleb128	4
      0003B5 01                    4312 	.db	1
      0003B6 09                    4313 	.db	9
      0003B7 00 08                 4314 	.dw	Sstm8s_tim1$TIM1_OC4Init$116-Sstm8s_tim1$TIM1_OC4Init$115
      0003B9 03                    4315 	.db	3
      0003BA 01                    4316 	.sleb128	1
      0003BB 01                    4317 	.db	1
      0003BC 09                    4318 	.db	9
      0003BD 00 06                 4319 	.dw	Sstm8s_tim1$TIM1_OC4Init$117-Sstm8s_tim1$TIM1_OC4Init$116
      0003BF 03                    4320 	.db	3
      0003C0 01                    4321 	.sleb128	1
      0003C1 01                    4322 	.db	1
      0003C2 09                    4323 	.db	9
      0003C3 00 09                 4324 	.dw	7+Sstm8s_tim1$TIM1_OC4Init$118-Sstm8s_tim1$TIM1_OC4Init$117
      0003C5 00                    4325 	.db	0
      0003C6 01                    4326 	.uleb128	1
      0003C7 01                    4327 	.db	1
      0003C8 00                    4328 	.db	0
      0003C9 05                    4329 	.uleb128	5
      0003CA 02                    4330 	.db	2
      0003CB 00 00r02rD1           4331 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$120)
      0003CF 03                    4332 	.db	3
      0003D0 83 03                 4333 	.sleb128	387
      0003D2 01                    4334 	.db	1
      0003D3 09                    4335 	.db	9
      0003D4 00 0D                 4336 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$122-Sstm8s_tim1$TIM1_BDTRConfig$120
      0003D6 03                    4337 	.db	3
      0003D7 0E                    4338 	.sleb128	14
      0003D8 01                    4339 	.db	1
      0003D9 09                    4340 	.db	9
      0003DA 00 06                 4341 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$123-Sstm8s_tim1$TIM1_BDTRConfig$122
      0003DC 03                    4342 	.db	3
      0003DD 04                    4343 	.sleb128	4
      0003DE 01                    4344 	.db	1
      0003DF 09                    4345 	.db	9
      0003E0 00 06                 4346 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$124-Sstm8s_tim1$TIM1_BDTRConfig$123
      0003E2 03                    4347 	.db	3
      0003E3 01                    4348 	.sleb128	1
      0003E4 01                    4349 	.db	1
      0003E5 09                    4350 	.db	9
      0003E6 00 04                 4351 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$125-Sstm8s_tim1$TIM1_BDTRConfig$124
      0003E8 03                    4352 	.db	3
      0003E9 01                    4353 	.sleb128	1
      0003EA 01                    4354 	.db	1
      0003EB 09                    4355 	.db	9
      0003EC 00 08                 4356 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$126-Sstm8s_tim1$TIM1_BDTRConfig$125
      0003EE 03                    4357 	.db	3
      0003EF 01                    4358 	.sleb128	1
      0003F0 01                    4359 	.db	1
      0003F1 09                    4360 	.db	9
      0003F2 00 08                 4361 	.dw	7+Sstm8s_tim1$TIM1_BDTRConfig$127-Sstm8s_tim1$TIM1_BDTRConfig$126
      0003F4 00                    4362 	.db	0
      0003F5 01                    4363 	.uleb128	1
      0003F6 01                    4364 	.db	1
      0003F7 00                    4365 	.db	0
      0003F8 05                    4366 	.uleb128	5
      0003F9 02                    4367 	.db	2
      0003FA 00 00r02rFE           4368 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$129)
      0003FE 03                    4369 	.db	3
      0003FF A6 03                 4370 	.sleb128	422
      000401 01                    4371 	.db	1
      000402 09                    4372 	.db	9
      000403 00 0C                 4373 	.dw	Sstm8s_tim1$TIM1_ICInit$131-Sstm8s_tim1$TIM1_ICInit$129
      000405 03                    4374 	.db	3
      000406 0D                    4375 	.sleb128	13
      000407 01                    4376 	.db	1
      000408 09                    4377 	.db	9
      000409 00 04                 4378 	.dw	Sstm8s_tim1$TIM1_ICInit$132-Sstm8s_tim1$TIM1_ICInit$131
      00040B 03                    4379 	.db	3
      00040C 03                    4380 	.sleb128	3
      00040D 01                    4381 	.db	1
      00040E 09                    4382 	.db	9
      00040F 00 0E                 4383 	.dw	Sstm8s_tim1$TIM1_ICInit$133-Sstm8s_tim1$TIM1_ICInit$132
      000411 03                    4384 	.db	3
      000412 04                    4385 	.sleb128	4
      000413 01                    4386 	.db	1
      000414 09                    4387 	.db	9
      000415 00 09                 4388 	.dw	Sstm8s_tim1$TIM1_ICInit$134-Sstm8s_tim1$TIM1_ICInit$133
      000417 03                    4389 	.db	3
      000418 02                    4390 	.sleb128	2
      000419 01                    4391 	.db	1
      00041A 09                    4392 	.db	9
      00041B 00 06                 4393 	.dw	Sstm8s_tim1$TIM1_ICInit$135-Sstm8s_tim1$TIM1_ICInit$134
      00041D 03                    4394 	.db	3
      00041E 03                    4395 	.sleb128	3
      00041F 01                    4396 	.db	1
      000420 09                    4397 	.db	9
      000421 00 0E                 4398 	.dw	Sstm8s_tim1$TIM1_ICInit$136-Sstm8s_tim1$TIM1_ICInit$135
      000423 03                    4399 	.db	3
      000424 04                    4400 	.sleb128	4
      000425 01                    4401 	.db	1
      000426 09                    4402 	.db	9
      000427 00 09                 4403 	.dw	Sstm8s_tim1$TIM1_ICInit$137-Sstm8s_tim1$TIM1_ICInit$136
      000429 03                    4404 	.db	3
      00042A 02                    4405 	.sleb128	2
      00042B 01                    4406 	.db	1
      00042C 09                    4407 	.db	9
      00042D 00 06                 4408 	.dw	Sstm8s_tim1$TIM1_ICInit$138-Sstm8s_tim1$TIM1_ICInit$137
      00042F 03                    4409 	.db	3
      000430 03                    4410 	.sleb128	3
      000431 01                    4411 	.db	1
      000432 09                    4412 	.db	9
      000433 00 0E                 4413 	.dw	Sstm8s_tim1$TIM1_ICInit$139-Sstm8s_tim1$TIM1_ICInit$138
      000435 03                    4414 	.db	3
      000436 04                    4415 	.sleb128	4
      000437 01                    4416 	.db	1
      000438 09                    4417 	.db	9
      000439 00 09                 4418 	.dw	Sstm8s_tim1$TIM1_ICInit$140-Sstm8s_tim1$TIM1_ICInit$139
      00043B 03                    4419 	.db	3
      00043C 05                    4420 	.sleb128	5
      00043D 01                    4421 	.db	1
      00043E 09                    4422 	.db	9
      00043F 00 0E                 4423 	.dw	Sstm8s_tim1$TIM1_ICInit$141-Sstm8s_tim1$TIM1_ICInit$140
      000441 03                    4424 	.db	3
      000442 04                    4425 	.sleb128	4
      000443 01                    4426 	.db	1
      000444 09                    4427 	.db	9
      000445 00 07                 4428 	.dw	Sstm8s_tim1$TIM1_ICInit$142-Sstm8s_tim1$TIM1_ICInit$141
      000447 03                    4429 	.db	3
      000448 02                    4430 	.sleb128	2
      000449 01                    4431 	.db	1
      00044A 09                    4432 	.db	9
      00044B 00 07                 4433 	.dw	7+Sstm8s_tim1$TIM1_ICInit$143-Sstm8s_tim1$TIM1_ICInit$142
      00044D 00                    4434 	.db	0
      00044E 01                    4435 	.uleb128	1
      00044F 01                    4436 	.db	1
      000450 00                    4437 	.db	0
      000451 05                    4438 	.uleb128	5
      000452 02                    4439 	.db	2
      000453 00 00r03r7B           4440 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$145)
      000457 03                    4441 	.db	3
      000458 E7 03                 4442 	.sleb128	487
      00045A 01                    4443 	.db	1
      00045B 09                    4444 	.db	9
      00045C 00 0E                 4445 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$147-Sstm8s_tim1$TIM1_PWMIConfig$145
      00045E 03                    4446 	.db	3
      00045F 10                    4447 	.sleb128	16
      000460 01                    4448 	.db	1
      000461 09                    4449 	.db	9
      000462 00 06                 4450 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$148-Sstm8s_tim1$TIM1_PWMIConfig$147
      000464 03                    4451 	.db	3
      000465 02                    4452 	.sleb128	2
      000466 01                    4453 	.db	1
      000467 09                    4454 	.db	9
      000468 00 06                 4455 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$149-Sstm8s_tim1$TIM1_PWMIConfig$148
      00046A 03                    4456 	.db	3
      00046B 04                    4457 	.sleb128	4
      00046C 01                    4458 	.db	1
      00046D 09                    4459 	.db	9
      00046E 00 02                 4460 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$150-Sstm8s_tim1$TIM1_PWMIConfig$149
      000470 03                    4461 	.db	3
      000471 04                    4462 	.sleb128	4
      000472 01                    4463 	.db	1
      000473 09                    4464 	.db	9
      000474 00 06                 4465 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$151-Sstm8s_tim1$TIM1_PWMIConfig$150
      000476 03                    4466 	.db	3
      000477 02                    4467 	.sleb128	2
      000478 01                    4468 	.db	1
      000479 09                    4469 	.db	9
      00047A 00 06                 4470 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$152-Sstm8s_tim1$TIM1_PWMIConfig$151
      00047C 03                    4471 	.db	3
      00047D 04                    4472 	.sleb128	4
      00047E 01                    4473 	.db	1
      00047F 09                    4474 	.db	9
      000480 00 04                 4475 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$153-Sstm8s_tim1$TIM1_PWMIConfig$152
      000482 03                    4476 	.db	3
      000483 03                    4477 	.sleb128	3
      000484 01                    4478 	.db	1
      000485 09                    4479 	.db	9
      000486 00 04                 4480 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$154-Sstm8s_tim1$TIM1_PWMIConfig$153
      000488 03                    4481 	.db	3
      000489 03                    4482 	.sleb128	3
      00048A 01                    4483 	.db	1
      00048B 09                    4484 	.db	9
      00048C 00 0E                 4485 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$155-Sstm8s_tim1$TIM1_PWMIConfig$154
      00048E 03                    4486 	.db	3
      00048F 04                    4487 	.sleb128	4
      000490 01                    4488 	.db	1
      000491 09                    4489 	.db	9
      000492 00 07                 4490 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$156-Sstm8s_tim1$TIM1_PWMIConfig$155
      000494 03                    4491 	.db	3
      000495 03                    4492 	.sleb128	3
      000496 01                    4493 	.db	1
      000497 09                    4494 	.db	9
      000498 00 0E                 4495 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$157-Sstm8s_tim1$TIM1_PWMIConfig$156
      00049A 03                    4496 	.db	3
      00049B 03                    4497 	.sleb128	3
      00049C 01                    4498 	.db	1
      00049D 09                    4499 	.db	9
      00049E 00 09                 4500 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$158-Sstm8s_tim1$TIM1_PWMIConfig$157
      0004A0 03                    4501 	.db	3
      0004A1 05                    4502 	.sleb128	5
      0004A2 01                    4503 	.db	1
      0004A3 09                    4504 	.db	9
      0004A4 00 0E                 4505 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$159-Sstm8s_tim1$TIM1_PWMIConfig$158
      0004A6 03                    4506 	.db	3
      0004A7 04                    4507 	.sleb128	4
      0004A8 01                    4508 	.db	1
      0004A9 09                    4509 	.db	9
      0004AA 00 07                 4510 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$160-Sstm8s_tim1$TIM1_PWMIConfig$159
      0004AC 03                    4511 	.db	3
      0004AD 03                    4512 	.sleb128	3
      0004AE 01                    4513 	.db	1
      0004AF 09                    4514 	.db	9
      0004B0 00 0E                 4515 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$161-Sstm8s_tim1$TIM1_PWMIConfig$160
      0004B2 03                    4516 	.db	3
      0004B3 03                    4517 	.sleb128	3
      0004B4 01                    4518 	.db	1
      0004B5 09                    4519 	.db	9
      0004B6 00 07                 4520 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$162-Sstm8s_tim1$TIM1_PWMIConfig$161
      0004B8 03                    4521 	.db	3
      0004B9 02                    4522 	.sleb128	2
      0004BA 01                    4523 	.db	1
      0004BB 09                    4524 	.db	9
      0004BC 00 09                 4525 	.dw	7+Sstm8s_tim1$TIM1_PWMIConfig$163-Sstm8s_tim1$TIM1_PWMIConfig$162
      0004BE 00                    4526 	.db	0
      0004BF 01                    4527 	.uleb128	1
      0004C0 01                    4528 	.db	1
      0004C1 00                    4529 	.db	0
      0004C2 05                    4530 	.uleb128	5
      0004C3 02                    4531 	.db	2
      0004C4 00 00r04r0A           4532 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$165)
      0004C8 03                    4533 	.db	3
      0004C9 B0 04                 4534 	.sleb128	560
      0004CB 01                    4535 	.db	1
      0004CC 09                    4536 	.db	9
      0004CD 00 0C                 4537 	.dw	Sstm8s_tim1$TIM1_Cmd$167-Sstm8s_tim1$TIM1_Cmd$165
      0004CF 03                    4538 	.db	3
      0004D0 06                    4539 	.sleb128	6
      0004D1 01                    4540 	.db	1
      0004D2 09                    4541 	.db	9
      0004D3 00 04                 4542 	.dw	Sstm8s_tim1$TIM1_Cmd$168-Sstm8s_tim1$TIM1_Cmd$167
      0004D5 03                    4543 	.db	3
      0004D6 02                    4544 	.sleb128	2
      0004D7 01                    4545 	.db	1
      0004D8 09                    4546 	.db	9
      0004D9 00 06                 4547 	.dw	Sstm8s_tim1$TIM1_Cmd$169-Sstm8s_tim1$TIM1_Cmd$168
      0004DB 03                    4548 	.db	3
      0004DC 04                    4549 	.sleb128	4
      0004DD 01                    4550 	.db	1
      0004DE 09                    4551 	.db	9
      0004DF 00 04                 4552 	.dw	Sstm8s_tim1$TIM1_Cmd$170-Sstm8s_tim1$TIM1_Cmd$169
      0004E1 03                    4553 	.db	3
      0004E2 02                    4554 	.sleb128	2
      0004E3 01                    4555 	.db	1
      0004E4 09                    4556 	.db	9
      0004E5 00 07                 4557 	.dw	7+Sstm8s_tim1$TIM1_Cmd$171-Sstm8s_tim1$TIM1_Cmd$170
      0004E7 00                    4558 	.db	0
      0004E8 01                    4559 	.uleb128	1
      0004E9 01                    4560 	.db	1
      0004EA 00                    4561 	.db	0
      0004EB 05                    4562 	.uleb128	5
      0004EC 02                    4563 	.db	2
      0004ED 00 00r04r2B           4564 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$173)
      0004F1 03                    4565 	.db	3
      0004F2 C6 04                 4566 	.sleb128	582
      0004F4 01                    4567 	.db	1
      0004F5 09                    4568 	.db	9
      0004F6 00 0C                 4569 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$175-Sstm8s_tim1$TIM1_CtrlPWMOutputs$173
      0004F8 03                    4570 	.db	3
      0004F9 07                    4571 	.sleb128	7
      0004FA 01                    4572 	.db	1
      0004FB 09                    4573 	.db	9
      0004FC 00 04                 4574 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$176-Sstm8s_tim1$TIM1_CtrlPWMOutputs$175
      0004FE 03                    4575 	.db	3
      0004FF 02                    4576 	.sleb128	2
      000500 01                    4577 	.db	1
      000501 09                    4578 	.db	9
      000502 00 06                 4579 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$177-Sstm8s_tim1$TIM1_CtrlPWMOutputs$176
      000504 03                    4580 	.db	3
      000505 04                    4581 	.sleb128	4
      000506 01                    4582 	.db	1
      000507 09                    4583 	.db	9
      000508 00 04                 4584 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$178-Sstm8s_tim1$TIM1_CtrlPWMOutputs$177
      00050A 03                    4585 	.db	3
      00050B 02                    4586 	.sleb128	2
      00050C 01                    4587 	.db	1
      00050D 09                    4588 	.db	9
      00050E 00 07                 4589 	.dw	7+Sstm8s_tim1$TIM1_CtrlPWMOutputs$179-Sstm8s_tim1$TIM1_CtrlPWMOutputs$178
      000510 00                    4590 	.db	0
      000511 01                    4591 	.uleb128	1
      000512 01                    4592 	.db	1
      000513 00                    4593 	.db	0
      000514 05                    4594 	.uleb128	5
      000515 02                    4595 	.db	2
      000516 00 00r04r4C           4596 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$181)
      00051A 03                    4597 	.db	3
      00051B E8 04                 4598 	.sleb128	616
      00051D 01                    4599 	.db	1
      00051E 09                    4600 	.db	9
      00051F 00 0D                 4601 	.dw	Sstm8s_tim1$TIM1_ITConfig$183-Sstm8s_tim1$TIM1_ITConfig$181
      000521 03                    4602 	.db	3
      000522 06                    4603 	.sleb128	6
      000523 01                    4604 	.db	1
      000524 09                    4605 	.db	9
      000525 00 04                 4606 	.dw	Sstm8s_tim1$TIM1_ITConfig$184-Sstm8s_tim1$TIM1_ITConfig$183
      000527 03                    4607 	.db	3
      000528 03                    4608 	.sleb128	3
      000529 01                    4609 	.db	1
      00052A 09                    4610 	.db	9
      00052B 00 0C                 4611 	.dw	Sstm8s_tim1$TIM1_ITConfig$185-Sstm8s_tim1$TIM1_ITConfig$184
      00052D 03                    4612 	.db	3
      00052E 05                    4613 	.sleb128	5
      00052F 01                    4614 	.db	1
      000530 09                    4615 	.db	9
      000531 00 0F                 4616 	.dw	Sstm8s_tim1$TIM1_ITConfig$186-Sstm8s_tim1$TIM1_ITConfig$185
      000533 03                    4617 	.db	3
      000534 02                    4618 	.sleb128	2
      000535 01                    4619 	.db	1
      000536 09                    4620 	.db	9
      000537 00 08                 4621 	.dw	7+Sstm8s_tim1$TIM1_ITConfig$187-Sstm8s_tim1$TIM1_ITConfig$186
      000539 00                    4622 	.db	0
      00053A 01                    4623 	.uleb128	1
      00053B 01                    4624 	.db	1
      00053C 00                    4625 	.db	0
      00053D 05                    4626 	.uleb128	5
      00053E 02                    4627 	.db	2
      00053F 00 00r04r80           4628 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$189)
      000543 03                    4629 	.db	3
      000544 FF 04                 4630 	.sleb128	639
      000546 01                    4631 	.db	1
      000547 09                    4632 	.db	9
      000548 00 0C                 4633 	.dw	Sstm8s_tim1$TIM1_InternalClockConfig$191-Sstm8s_tim1$TIM1_InternalClockConfig$189
      00054A 03                    4634 	.db	3
      00054B 03                    4635 	.sleb128	3
      00054C 01                    4636 	.db	1
      00054D 09                    4637 	.db	9
      00054E 00 07                 4638 	.dw	Sstm8s_tim1$TIM1_InternalClockConfig$192-Sstm8s_tim1$TIM1_InternalClockConfig$191
      000550 03                    4639 	.db	3
      000551 01                    4640 	.sleb128	1
      000552 01                    4641 	.db	1
      000553 09                    4642 	.db	9
      000554 00 07                 4643 	.dw	7+Sstm8s_tim1$TIM1_InternalClockConfig$193-Sstm8s_tim1$TIM1_InternalClockConfig$192
      000556 00                    4644 	.db	0
      000557 01                    4645 	.uleb128	1
      000558 01                    4646 	.db	1
      000559 00                    4647 	.db	0
      00055A 05                    4648 	.uleb128	5
      00055B 02                    4649 	.db	2
      00055C 00 00r04r9A           4650 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$195)
      000560 03                    4651 	.db	3
      000561 95 05                 4652 	.sleb128	661
      000563 01                    4653 	.db	1
      000564 09                    4654 	.db	9
      000565 00 0C                 4655 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$197-Sstm8s_tim1$TIM1_ETRClockMode1Config$195
      000567 03                    4656 	.db	3
      000568 09                    4657 	.sleb128	9
      000569 01                    4658 	.db	1
      00056A 09                    4659 	.db	9
      00056B 00 0E                 4660 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$198-Sstm8s_tim1$TIM1_ETRClockMode1Config$197
      00056D 03                    4661 	.db	3
      00056E 03                    4662 	.sleb128	3
      00056F 01                    4663 	.db	1
      000570 09                    4664 	.db	9
      000571 00 0C                 4665 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$199-Sstm8s_tim1$TIM1_ETRClockMode1Config$198
      000573 03                    4666 	.db	3
      000574 02                    4667 	.sleb128	2
      000575 01                    4668 	.db	1
      000576 09                    4669 	.db	9
      000577 00 07                 4670 	.dw	7+Sstm8s_tim1$TIM1_ETRClockMode1Config$200-Sstm8s_tim1$TIM1_ETRClockMode1Config$199
      000579 00                    4671 	.db	0
      00057A 01                    4672 	.uleb128	1
      00057B 01                    4673 	.db	1
      00057C 00                    4674 	.db	0
      00057D 05                    4675 	.uleb128	5
      00057E 02                    4676 	.db	2
      00057F 00 00r04rC7           4677 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$202)
      000583 03                    4678 	.db	3
      000584 B5 05                 4679 	.sleb128	693
      000586 01                    4680 	.db	1
      000587 09                    4681 	.db	9
      000588 00 0C                 4682 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$204-Sstm8s_tim1$TIM1_ETRClockMode2Config$202
      00058A 03                    4683 	.db	3
      00058B 09                    4684 	.sleb128	9
      00058C 01                    4685 	.db	1
      00058D 09                    4686 	.db	9
      00058E 00 0E                 4687 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$205-Sstm8s_tim1$TIM1_ETRClockMode2Config$204
      000590 03                    4688 	.db	3
      000591 03                    4689 	.sleb128	3
      000592 01                    4690 	.db	1
      000593 09                    4691 	.db	9
      000594 00 07                 4692 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$206-Sstm8s_tim1$TIM1_ETRClockMode2Config$205
      000596 03                    4693 	.db	3
      000597 01                    4694 	.sleb128	1
      000598 01                    4695 	.db	1
      000599 09                    4696 	.db	9
      00059A 00 07                 4697 	.dw	7+Sstm8s_tim1$TIM1_ETRClockMode2Config$207-Sstm8s_tim1$TIM1_ETRClockMode2Config$206
      00059C 00                    4698 	.db	0
      00059D 01                    4699 	.uleb128	1
      00059E 01                    4700 	.db	1
      00059F 00                    4701 	.db	0
      0005A0 05                    4702 	.uleb128	5
      0005A1 02                    4703 	.db	2
      0005A2 00 00r04rEF           4704 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$209)
      0005A6 03                    4705 	.db	3
      0005A7 D4 05                 4706 	.sleb128	724
      0005A9 01                    4707 	.db	1
      0005AA 09                    4708 	.db	9
      0005AB 00 0D                 4709 	.dw	Sstm8s_tim1$TIM1_ETRConfig$211-Sstm8s_tim1$TIM1_ETRConfig$209
      0005AD 03                    4710 	.db	3
      0005AE 07                    4711 	.sleb128	7
      0005AF 01                    4712 	.db	1
      0005B0 09                    4713 	.db	9
      0005B1 00 0A                 4714 	.dw	Sstm8s_tim1$TIM1_ETRConfig$212-Sstm8s_tim1$TIM1_ETRConfig$211
      0005B3 03                    4715 	.db	3
      0005B4 01                    4716 	.sleb128	1
      0005B5 01                    4717 	.db	1
      0005B6 09                    4718 	.db	9
      0005B7 00 08                 4719 	.dw	Sstm8s_tim1$TIM1_ETRConfig$213-Sstm8s_tim1$TIM1_ETRConfig$212
      0005B9 03                    4720 	.db	3
      0005BA 01                    4721 	.sleb128	1
      0005BB 01                    4722 	.db	1
      0005BC 09                    4723 	.db	9
      0005BD 00 08                 4724 	.dw	7+Sstm8s_tim1$TIM1_ETRConfig$214-Sstm8s_tim1$TIM1_ETRConfig$213
      0005BF 00                    4725 	.db	0
      0005C0 01                    4726 	.uleb128	1
      0005C1 01                    4727 	.db	1
      0005C2 00                    4728 	.db	0
      0005C3 05                    4729 	.uleb128	5
      0005C4 02                    4730 	.db	2
      0005C5 00 00r05r16           4731 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$216)
      0005C9 03                    4732 	.db	3
      0005CA EE 05                 4733 	.sleb128	750
      0005CC 01                    4734 	.db	1
      0005CD 09                    4735 	.db	9
      0005CE 00 0C                 4736 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$218-Sstm8s_tim1$TIM1_TIxExternalClockConfig$216
      0005D0 03                    4737 	.db	3
      0005D1 0A                    4738 	.sleb128	10
      0005D2 01                    4739 	.db	1
      0005D3 09                    4740 	.db	9
      0005D4 00 06                 4741 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$219-Sstm8s_tim1$TIM1_TIxExternalClockConfig$218
      0005D6 03                    4742 	.db	3
      0005D7 02                    4743 	.sleb128	2
      0005D8 01                    4744 	.db	1
      0005D9 09                    4745 	.db	9
      0005DA 00 0F                 4746 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$220-Sstm8s_tim1$TIM1_TIxExternalClockConfig$219
      0005DC 03                    4747 	.db	3
      0005DD 04                    4748 	.sleb128	4
      0005DE 01                    4749 	.db	1
      0005DF 09                    4750 	.db	9
      0005E0 00 0D                 4751 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$221-Sstm8s_tim1$TIM1_TIxExternalClockConfig$220
      0005E2 03                    4752 	.db	3
      0005E3 04                    4753 	.sleb128	4
      0005E4 01                    4754 	.db	1
      0005E5 09                    4755 	.db	9
      0005E6 00 07                 4756 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$222-Sstm8s_tim1$TIM1_TIxExternalClockConfig$221
      0005E8 03                    4757 	.db	3
      0005E9 03                    4758 	.sleb128	3
      0005EA 01                    4759 	.db	1
      0005EB 09                    4760 	.db	9
      0005EC 00 07                 4761 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$223-Sstm8s_tim1$TIM1_TIxExternalClockConfig$222
      0005EE 03                    4762 	.db	3
      0005EF 01                    4763 	.sleb128	1
      0005F0 01                    4764 	.db	1
      0005F1 09                    4765 	.db	9
      0005F2 00 07                 4766 	.dw	7+Sstm8s_tim1$TIM1_TIxExternalClockConfig$224-Sstm8s_tim1$TIM1_TIxExternalClockConfig$223
      0005F4 00                    4767 	.db	0
      0005F5 01                    4768 	.uleb128	1
      0005F6 01                    4769 	.db	1
      0005F7 00                    4770 	.db	0
      0005F8 05                    4771 	.uleb128	5
      0005F9 02                    4772 	.db	2
      0005FA 00 00r05r59           4773 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$226)
      0005FE 03                    4774 	.db	3
      0005FF 92 06                 4775 	.sleb128	786
      000601 01                    4776 	.db	1
      000602 09                    4777 	.db	9
      000603 00 0C                 4778 	.dw	Sstm8s_tim1$TIM1_SelectInputTrigger$228-Sstm8s_tim1$TIM1_SelectInputTrigger$226
      000605 03                    4779 	.db	3
      000606 06                    4780 	.sleb128	6
      000607 01                    4781 	.db	1
      000608 09                    4782 	.db	9
      000609 00 0C                 4783 	.dw	Sstm8s_tim1$TIM1_SelectInputTrigger$229-Sstm8s_tim1$TIM1_SelectInputTrigger$228
      00060B 03                    4784 	.db	3
      00060C 01                    4785 	.sleb128	1
      00060D 01                    4786 	.db	1
      00060E 09                    4787 	.db	9
      00060F 00 07                 4788 	.dw	7+Sstm8s_tim1$TIM1_SelectInputTrigger$230-Sstm8s_tim1$TIM1_SelectInputTrigger$229
      000611 00                    4789 	.db	0
      000612 01                    4790 	.uleb128	1
      000613 01                    4791 	.db	1
      000614 00                    4792 	.db	0
      000615 05                    4793 	.uleb128	5
      000616 02                    4794 	.db	2
      000617 00 00r05r78           4795 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$232)
      00061B 03                    4796 	.db	3
      00061C A2 06                 4797 	.sleb128	802
      00061E 01                    4798 	.db	1
      00061F 09                    4799 	.db	9
      000620 00 0C                 4800 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$234-Sstm8s_tim1$TIM1_UpdateDisableConfig$232
      000622 03                    4801 	.db	3
      000623 06                    4802 	.sleb128	6
      000624 01                    4803 	.db	1
      000625 09                    4804 	.db	9
      000626 00 04                 4805 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$235-Sstm8s_tim1$TIM1_UpdateDisableConfig$234
      000628 03                    4806 	.db	3
      000629 02                    4807 	.sleb128	2
      00062A 01                    4808 	.db	1
      00062B 09                    4809 	.db	9
      00062C 00 09                 4810 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$236-Sstm8s_tim1$TIM1_UpdateDisableConfig$235
      00062E 03                    4811 	.db	3
      00062F 04                    4812 	.sleb128	4
      000630 01                    4813 	.db	1
      000631 09                    4814 	.db	9
      000632 00 07                 4815 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$237-Sstm8s_tim1$TIM1_UpdateDisableConfig$236
      000634 03                    4816 	.db	3
      000635 02                    4817 	.sleb128	2
      000636 01                    4818 	.db	1
      000637 09                    4819 	.db	9
      000638 00 07                 4820 	.dw	7+Sstm8s_tim1$TIM1_UpdateDisableConfig$238-Sstm8s_tim1$TIM1_UpdateDisableConfig$237
      00063A 00                    4821 	.db	0
      00063B 01                    4822 	.uleb128	1
      00063C 01                    4823 	.db	1
      00063D 00                    4824 	.db	0
      00063E 05                    4825 	.uleb128	5
      00063F 02                    4826 	.db	2
      000640 00 00r05r9F           4827 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$240)
      000644 03                    4828 	.db	3
      000645 BA 06                 4829 	.sleb128	826
      000647 01                    4830 	.db	1
      000648 09                    4831 	.db	9
      000649 00 0C                 4832 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$242-Sstm8s_tim1$TIM1_UpdateRequestConfig$240
      00064B 03                    4833 	.db	3
      00064C 06                    4834 	.sleb128	6
      00064D 01                    4835 	.db	1
      00064E 09                    4836 	.db	9
      00064F 00 04                 4837 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$243-Sstm8s_tim1$TIM1_UpdateRequestConfig$242
      000651 03                    4838 	.db	3
      000652 02                    4839 	.sleb128	2
      000653 01                    4840 	.db	1
      000654 09                    4841 	.db	9
      000655 00 09                 4842 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$244-Sstm8s_tim1$TIM1_UpdateRequestConfig$243
      000657 03                    4843 	.db	3
      000658 04                    4844 	.sleb128	4
      000659 01                    4845 	.db	1
      00065A 09                    4846 	.db	9
      00065B 00 07                 4847 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$245-Sstm8s_tim1$TIM1_UpdateRequestConfig$244
      00065D 03                    4848 	.db	3
      00065E 02                    4849 	.sleb128	2
      00065F 01                    4850 	.db	1
      000660 09                    4851 	.db	9
      000661 00 07                 4852 	.dw	7+Sstm8s_tim1$TIM1_UpdateRequestConfig$246-Sstm8s_tim1$TIM1_UpdateRequestConfig$245
      000663 00                    4853 	.db	0
      000664 01                    4854 	.uleb128	1
      000665 01                    4855 	.db	1
      000666 00                    4856 	.db	0
      000667 05                    4857 	.uleb128	5
      000668 02                    4858 	.db	2
      000669 00 00r05rC6           4859 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$248)
      00066D 03                    4860 	.db	3
      00066E D0 06                 4861 	.sleb128	848
      000670 01                    4862 	.db	1
      000671 09                    4863 	.db	9
      000672 00 0C                 4864 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$250-Sstm8s_tim1$TIM1_SelectHallSensor$248
      000674 03                    4865 	.db	3
      000675 06                    4866 	.sleb128	6
      000676 01                    4867 	.db	1
      000677 09                    4868 	.db	9
      000678 00 04                 4869 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$251-Sstm8s_tim1$TIM1_SelectHallSensor$250
      00067A 03                    4870 	.db	3
      00067B 02                    4871 	.sleb128	2
      00067C 01                    4872 	.db	1
      00067D 09                    4873 	.db	9
      00067E 00 06                 4874 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$252-Sstm8s_tim1$TIM1_SelectHallSensor$251
      000680 03                    4875 	.db	3
      000681 04                    4876 	.sleb128	4
      000682 01                    4877 	.db	1
      000683 09                    4878 	.db	9
      000684 00 04                 4879 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$253-Sstm8s_tim1$TIM1_SelectHallSensor$252
      000686 03                    4880 	.db	3
      000687 02                    4881 	.sleb128	2
      000688 01                    4882 	.db	1
      000689 09                    4883 	.db	9
      00068A 00 07                 4884 	.dw	7+Sstm8s_tim1$TIM1_SelectHallSensor$254-Sstm8s_tim1$TIM1_SelectHallSensor$253
      00068C 00                    4885 	.db	0
      00068D 01                    4886 	.uleb128	1
      00068E 01                    4887 	.db	1
      00068F 00                    4888 	.db	0
      000690 05                    4889 	.uleb128	5
      000691 02                    4890 	.db	2
      000692 00 00r05rE7           4891 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$256)
      000696 03                    4892 	.db	3
      000697 E8 06                 4893 	.sleb128	872
      000699 01                    4894 	.db	1
      00069A 09                    4895 	.db	9
      00069B 00 0C                 4896 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$258-Sstm8s_tim1$TIM1_SelectOnePulseMode$256
      00069D 03                    4897 	.db	3
      00069E 06                    4898 	.sleb128	6
      00069F 01                    4899 	.db	1
      0006A0 09                    4900 	.db	9
      0006A1 00 04                 4901 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$259-Sstm8s_tim1$TIM1_SelectOnePulseMode$258
      0006A3 03                    4902 	.db	3
      0006A4 02                    4903 	.sleb128	2
      0006A5 01                    4904 	.db	1
      0006A6 09                    4905 	.db	9
      0006A7 00 09                 4906 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$260-Sstm8s_tim1$TIM1_SelectOnePulseMode$259
      0006A9 03                    4907 	.db	3
      0006AA 04                    4908 	.sleb128	4
      0006AB 01                    4909 	.db	1
      0006AC 09                    4910 	.db	9
      0006AD 00 07                 4911 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$261-Sstm8s_tim1$TIM1_SelectOnePulseMode$260
      0006AF 03                    4912 	.db	3
      0006B0 03                    4913 	.sleb128	3
      0006B1 01                    4914 	.db	1
      0006B2 09                    4915 	.db	9
      0006B3 00 07                 4916 	.dw	7+Sstm8s_tim1$TIM1_SelectOnePulseMode$262-Sstm8s_tim1$TIM1_SelectOnePulseMode$261
      0006B5 00                    4917 	.db	0
      0006B6 01                    4918 	.uleb128	1
      0006B7 01                    4919 	.db	1
      0006B8 00                    4920 	.db	0
      0006B9 05                    4921 	.uleb128	5
      0006BA 02                    4922 	.db	2
      0006BB 00 00r06r0E           4923 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$264)
      0006BF 03                    4924 	.db	3
      0006C0 86 07                 4925 	.sleb128	902
      0006C2 01                    4926 	.db	1
      0006C3 09                    4927 	.db	9
      0006C4 00 0C                 4928 	.dw	Sstm8s_tim1$TIM1_SelectOutputTrigger$266-Sstm8s_tim1$TIM1_SelectOutputTrigger$264
      0006C6 03                    4929 	.db	3
      0006C7 06                    4930 	.sleb128	6
      0006C8 01                    4931 	.db	1
      0006C9 09                    4932 	.db	9
      0006CA 00 06                 4933 	.dw	Sstm8s_tim1$TIM1_SelectOutputTrigger$267-Sstm8s_tim1$TIM1_SelectOutputTrigger$266
      0006CC 03                    4934 	.db	3
      0006CD 01                    4935 	.sleb128	1
      0006CE 01                    4936 	.db	1
      0006CF 09                    4937 	.db	9
      0006D0 00 06                 4938 	.dw	Sstm8s_tim1$TIM1_SelectOutputTrigger$268-Sstm8s_tim1$TIM1_SelectOutputTrigger$267
      0006D2 03                    4939 	.db	3
      0006D3 01                    4940 	.sleb128	1
      0006D4 01                    4941 	.db	1
      0006D5 09                    4942 	.db	9
      0006D6 00 07                 4943 	.dw	7+Sstm8s_tim1$TIM1_SelectOutputTrigger$269-Sstm8s_tim1$TIM1_SelectOutputTrigger$268
      0006D8 00                    4944 	.db	0
      0006D9 01                    4945 	.uleb128	1
      0006DA 01                    4946 	.db	1
      0006DB 00                    4947 	.db	0
      0006DC 05                    4948 	.uleb128	5
      0006DD 02                    4949 	.db	2
      0006DE 00 00r06r2D           4950 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$271)
      0006E2 03                    4951 	.db	3
      0006E3 9A 07                 4952 	.sleb128	922
      0006E5 01                    4953 	.db	1
      0006E6 09                    4954 	.db	9
      0006E7 00 0C                 4955 	.dw	Sstm8s_tim1$TIM1_SelectSlaveMode$273-Sstm8s_tim1$TIM1_SelectSlaveMode$271
      0006E9 03                    4956 	.db	3
      0006EA 06                    4957 	.sleb128	6
      0006EB 01                    4958 	.db	1
      0006EC 09                    4959 	.db	9
      0006ED 00 06                 4960 	.dw	Sstm8s_tim1$TIM1_SelectSlaveMode$274-Sstm8s_tim1$TIM1_SelectSlaveMode$273
      0006EF 03                    4961 	.db	3
      0006F0 01                    4962 	.sleb128	1
      0006F1 01                    4963 	.db	1
      0006F2 09                    4964 	.db	9
      0006F3 00 06                 4965 	.dw	Sstm8s_tim1$TIM1_SelectSlaveMode$275-Sstm8s_tim1$TIM1_SelectSlaveMode$274
      0006F5 03                    4966 	.db	3
      0006F6 01                    4967 	.sleb128	1
      0006F7 01                    4968 	.db	1
      0006F8 09                    4969 	.db	9
      0006F9 00 07                 4970 	.dw	7+Sstm8s_tim1$TIM1_SelectSlaveMode$276-Sstm8s_tim1$TIM1_SelectSlaveMode$275
      0006FB 00                    4971 	.db	0
      0006FC 01                    4972 	.uleb128	1
      0006FD 01                    4973 	.db	1
      0006FE 00                    4974 	.db	0
      0006FF 05                    4975 	.uleb128	5
      000700 02                    4976 	.db	2
      000701 00 00r06r4C           4977 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$278)
      000705 03                    4978 	.db	3
      000706 AA 07                 4979 	.sleb128	938
      000708 01                    4980 	.db	1
      000709 09                    4981 	.db	9
      00070A 00 0C                 4982 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$280-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$278
      00070C 03                    4983 	.db	3
      00070D 06                    4984 	.sleb128	6
      00070E 01                    4985 	.db	1
      00070F 09                    4986 	.db	9
      000710 00 04                 4987 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$281-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$280
      000712 03                    4988 	.db	3
      000713 02                    4989 	.sleb128	2
      000714 01                    4990 	.db	1
      000715 09                    4991 	.db	9
      000716 00 06                 4992 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$282-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$281
      000718 03                    4993 	.db	3
      000719 04                    4994 	.sleb128	4
      00071A 01                    4995 	.db	1
      00071B 09                    4996 	.db	9
      00071C 00 04                 4997 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$283-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$282
      00071E 03                    4998 	.db	3
      00071F 02                    4999 	.sleb128	2
      000720 01                    5000 	.db	1
      000721 09                    5001 	.db	9
      000722 00 07                 5002 	.dw	7+Sstm8s_tim1$TIM1_SelectMasterSlaveMode$284-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$283
      000724 00                    5003 	.db	0
      000725 01                    5004 	.uleb128	1
      000726 01                    5005 	.db	1
      000727 00                    5006 	.db	0
      000728 05                    5007 	.uleb128	5
      000729 02                    5008 	.db	2
      00072A 00 00r06r6D           5009 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$286)
      00072E 03                    5010 	.db	3
      00072F CE 07                 5011 	.sleb128	974
      000731 01                    5012 	.db	1
      000732 09                    5013 	.db	9
      000733 00 0C                 5014 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$288-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$286
      000735 03                    5015 	.db	3
      000736 0A                    5016 	.sleb128	10
      000737 01                    5017 	.db	1
      000738 09                    5018 	.db	9
      000739 00 04                 5019 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$289-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$288
      00073B 03                    5020 	.db	3
      00073C 02                    5021 	.sleb128	2
      00073D 01                    5022 	.db	1
      00073E 09                    5023 	.db	9
      00073F 00 09                 5024 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$290-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$289
      000741 03                    5025 	.db	3
      000742 04                    5026 	.sleb128	4
      000743 01                    5027 	.db	1
      000744 09                    5028 	.db	9
      000745 00 07                 5029 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$291-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$290
      000747 03                    5030 	.db	3
      000748 03                    5031 	.sleb128	3
      000749 01                    5032 	.db	1
      00074A 09                    5033 	.db	9
      00074B 00 04                 5034 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$292-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$291
      00074D 03                    5035 	.db	3
      00074E 02                    5036 	.sleb128	2
      00074F 01                    5037 	.db	1
      000750 09                    5038 	.db	9
      000751 00 09                 5039 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$293-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$292
      000753 03                    5040 	.db	3
      000754 04                    5041 	.sleb128	4
      000755 01                    5042 	.db	1
      000756 09                    5043 	.db	9
      000757 00 07                 5044 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$294-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$293
      000759 03                    5045 	.db	3
      00075A 03                    5046 	.sleb128	3
      00075B 01                    5047 	.db	1
      00075C 09                    5048 	.db	9
      00075D 00 06                 5049 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$295-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$294
      00075F 03                    5050 	.db	3
      000760 01                    5051 	.sleb128	1
      000761 01                    5052 	.db	1
      000762 09                    5053 	.db	9
      000763 00 06                 5054 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$296-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$295
      000765 03                    5055 	.db	3
      000766 03                    5056 	.sleb128	3
      000767 01                    5057 	.db	1
      000768 09                    5058 	.db	9
      000769 00 0C                 5059 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$297-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$296
      00076B 03                    5060 	.db	3
      00076C 02                    5061 	.sleb128	2
      00076D 01                    5062 	.db	1
      00076E 09                    5063 	.db	9
      00076F 00 0C                 5064 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$298-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$297
      000771 03                    5065 	.db	3
      000772 02                    5066 	.sleb128	2
      000773 01                    5067 	.db	1
      000774 09                    5068 	.db	9
      000775 00 07                 5069 	.dw	7+Sstm8s_tim1$TIM1_EncoderInterfaceConfig$299-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$298
      000777 00                    5070 	.db	0
      000778 01                    5071 	.uleb128	1
      000779 01                    5072 	.db	1
      00077A 00                    5073 	.db	0
      00077B 05                    5074 	.uleb128	5
      00077C 02                    5075 	.db	2
      00077D 00 00r06rCC           5076 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$301)
      000781 03                    5077 	.db	3
      000782 FE 07                 5078 	.sleb128	1022
      000784 01                    5079 	.db	1
      000785 09                    5080 	.db	9
      000786 00 0E                 5081 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$303-Sstm8s_tim1$TIM1_PrescalerConfig$301
      000788 03                    5082 	.db	3
      000789 07                    5083 	.sleb128	7
      00078A 01                    5084 	.db	1
      00078B 09                    5085 	.db	9
      00078C 00 08                 5086 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$304-Sstm8s_tim1$TIM1_PrescalerConfig$303
      00078E 03                    5087 	.db	3
      00078F 01                    5088 	.sleb128	1
      000790 01                    5089 	.db	1
      000791 09                    5090 	.db	9
      000792 00 06                 5091 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$305-Sstm8s_tim1$TIM1_PrescalerConfig$304
      000794 03                    5092 	.db	3
      000795 03                    5093 	.sleb128	3
      000796 01                    5094 	.db	1
      000797 09                    5095 	.db	9
      000798 00 06                 5096 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$306-Sstm8s_tim1$TIM1_PrescalerConfig$305
      00079A 03                    5097 	.db	3
      00079B 01                    5098 	.sleb128	1
      00079C 01                    5099 	.db	1
      00079D 09                    5100 	.db	9
      00079E 00 09                 5101 	.dw	7+Sstm8s_tim1$TIM1_PrescalerConfig$307-Sstm8s_tim1$TIM1_PrescalerConfig$306
      0007A0 00                    5102 	.db	0
      0007A1 01                    5103 	.uleb128	1
      0007A2 01                    5104 	.db	1
      0007A3 00                    5105 	.db	0
      0007A4 05                    5106 	.uleb128	5
      0007A5 02                    5107 	.db	2
      0007A6 00 00r06rF7           5108 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$309)
      0007AA 03                    5109 	.db	3
      0007AB 97 08                 5110 	.sleb128	1047
      0007AD 01                    5111 	.db	1
      0007AE 09                    5112 	.db	9
      0007AF 00 0C                 5113 	.dw	Sstm8s_tim1$TIM1_CounterModeConfig$311-Sstm8s_tim1$TIM1_CounterModeConfig$309
      0007B1 03                    5114 	.db	3
      0007B2 07                    5115 	.sleb128	7
      0007B3 01                    5116 	.db	1
      0007B4 09                    5117 	.db	9
      0007B5 00 06                 5118 	.dw	Sstm8s_tim1$TIM1_CounterModeConfig$312-Sstm8s_tim1$TIM1_CounterModeConfig$311
      0007B7 03                    5119 	.db	3
      0007B8 01                    5120 	.sleb128	1
      0007B9 01                    5121 	.db	1
      0007BA 09                    5122 	.db	9
      0007BB 00 06                 5123 	.dw	Sstm8s_tim1$TIM1_CounterModeConfig$313-Sstm8s_tim1$TIM1_CounterModeConfig$312
      0007BD 03                    5124 	.db	3
      0007BE 01                    5125 	.sleb128	1
      0007BF 01                    5126 	.db	1
      0007C0 09                    5127 	.db	9
      0007C1 00 07                 5128 	.dw	7+Sstm8s_tim1$TIM1_CounterModeConfig$314-Sstm8s_tim1$TIM1_CounterModeConfig$313
      0007C3 00                    5129 	.db	0
      0007C4 01                    5130 	.uleb128	1
      0007C5 01                    5131 	.db	1
      0007C6 00                    5132 	.db	0
      0007C7 05                    5133 	.uleb128	5
      0007C8 02                    5134 	.db	2
      0007C9 00 00r07r16           5135 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$316)
      0007CD 03                    5136 	.db	3
      0007CE AA 08                 5137 	.sleb128	1066
      0007D0 01                    5138 	.db	1
      0007D1 09                    5139 	.db	9
      0007D2 00 0C                 5140 	.dw	Sstm8s_tim1$TIM1_ForcedOC1Config$318-Sstm8s_tim1$TIM1_ForcedOC1Config$316
      0007D4 03                    5141 	.db	3
      0007D5 06                    5142 	.sleb128	6
      0007D6 01                    5143 	.db	1
      0007D7 09                    5144 	.db	9
      0007D8 00 06                 5145 	.dw	Sstm8s_tim1$TIM1_ForcedOC1Config$319-Sstm8s_tim1$TIM1_ForcedOC1Config$318
      0007DA 03                    5146 	.db	3
      0007DB 01                    5147 	.sleb128	1
      0007DC 01                    5148 	.db	1
      0007DD 09                    5149 	.db	9
      0007DE 00 06                 5150 	.dw	Sstm8s_tim1$TIM1_ForcedOC1Config$320-Sstm8s_tim1$TIM1_ForcedOC1Config$319
      0007E0 03                    5151 	.db	3
      0007E1 01                    5152 	.sleb128	1
      0007E2 01                    5153 	.db	1
      0007E3 09                    5154 	.db	9
      0007E4 00 07                 5155 	.dw	7+Sstm8s_tim1$TIM1_ForcedOC1Config$321-Sstm8s_tim1$TIM1_ForcedOC1Config$320
      0007E6 00                    5156 	.db	0
      0007E7 01                    5157 	.uleb128	1
      0007E8 01                    5158 	.db	1
      0007E9 00                    5159 	.db	0
      0007EA 05                    5160 	.uleb128	5
      0007EB 02                    5161 	.db	2
      0007EC 00 00r07r35           5162 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$323)
      0007F0 03                    5163 	.db	3
      0007F1 BC 08                 5164 	.sleb128	1084
      0007F3 01                    5165 	.db	1
      0007F4 09                    5166 	.db	9
      0007F5 00 0C                 5167 	.dw	Sstm8s_tim1$TIM1_ForcedOC2Config$325-Sstm8s_tim1$TIM1_ForcedOC2Config$323
      0007F7 03                    5168 	.db	3
      0007F8 06                    5169 	.sleb128	6
      0007F9 01                    5170 	.db	1
      0007FA 09                    5171 	.db	9
      0007FB 00 06                 5172 	.dw	Sstm8s_tim1$TIM1_ForcedOC2Config$326-Sstm8s_tim1$TIM1_ForcedOC2Config$325
      0007FD 03                    5173 	.db	3
      0007FE 01                    5174 	.sleb128	1
      0007FF 01                    5175 	.db	1
      000800 09                    5176 	.db	9
      000801 00 06                 5177 	.dw	Sstm8s_tim1$TIM1_ForcedOC2Config$327-Sstm8s_tim1$TIM1_ForcedOC2Config$326
      000803 03                    5178 	.db	3
      000804 01                    5179 	.sleb128	1
      000805 01                    5180 	.db	1
      000806 09                    5181 	.db	9
      000807 00 07                 5182 	.dw	7+Sstm8s_tim1$TIM1_ForcedOC2Config$328-Sstm8s_tim1$TIM1_ForcedOC2Config$327
      000809 00                    5183 	.db	0
      00080A 01                    5184 	.uleb128	1
      00080B 01                    5185 	.db	1
      00080C 00                    5186 	.db	0
      00080D 05                    5187 	.uleb128	5
      00080E 02                    5188 	.db	2
      00080F 00 00r07r54           5189 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$330)
      000813 03                    5190 	.db	3
      000814 CF 08                 5191 	.sleb128	1103
      000816 01                    5192 	.db	1
      000817 09                    5193 	.db	9
      000818 00 0C                 5194 	.dw	Sstm8s_tim1$TIM1_ForcedOC3Config$332-Sstm8s_tim1$TIM1_ForcedOC3Config$330
      00081A 03                    5195 	.db	3
      00081B 06                    5196 	.sleb128	6
      00081C 01                    5197 	.db	1
      00081D 09                    5198 	.db	9
      00081E 00 06                 5199 	.dw	Sstm8s_tim1$TIM1_ForcedOC3Config$333-Sstm8s_tim1$TIM1_ForcedOC3Config$332
      000820 03                    5200 	.db	3
      000821 01                    5201 	.sleb128	1
      000822 01                    5202 	.db	1
      000823 09                    5203 	.db	9
      000824 00 06                 5204 	.dw	Sstm8s_tim1$TIM1_ForcedOC3Config$334-Sstm8s_tim1$TIM1_ForcedOC3Config$333
      000826 03                    5205 	.db	3
      000827 01                    5206 	.sleb128	1
      000828 01                    5207 	.db	1
      000829 09                    5208 	.db	9
      00082A 00 07                 5209 	.dw	7+Sstm8s_tim1$TIM1_ForcedOC3Config$335-Sstm8s_tim1$TIM1_ForcedOC3Config$334
      00082C 00                    5210 	.db	0
      00082D 01                    5211 	.uleb128	1
      00082E 01                    5212 	.db	1
      00082F 00                    5213 	.db	0
      000830 05                    5214 	.uleb128	5
      000831 02                    5215 	.db	2
      000832 00 00r07r73           5216 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$337)
      000836 03                    5217 	.db	3
      000837 E2 08                 5218 	.sleb128	1122
      000839 01                    5219 	.db	1
      00083A 09                    5220 	.db	9
      00083B 00 0C                 5221 	.dw	Sstm8s_tim1$TIM1_ForcedOC4Config$339-Sstm8s_tim1$TIM1_ForcedOC4Config$337
      00083D 03                    5222 	.db	3
      00083E 06                    5223 	.sleb128	6
      00083F 01                    5224 	.db	1
      000840 09                    5225 	.db	9
      000841 00 06                 5226 	.dw	Sstm8s_tim1$TIM1_ForcedOC4Config$340-Sstm8s_tim1$TIM1_ForcedOC4Config$339
      000843 03                    5227 	.db	3
      000844 01                    5228 	.sleb128	1
      000845 01                    5229 	.db	1
      000846 09                    5230 	.db	9
      000847 00 06                 5231 	.dw	Sstm8s_tim1$TIM1_ForcedOC4Config$341-Sstm8s_tim1$TIM1_ForcedOC4Config$340
      000849 03                    5232 	.db	3
      00084A 01                    5233 	.sleb128	1
      00084B 01                    5234 	.db	1
      00084C 09                    5235 	.db	9
      00084D 00 07                 5236 	.dw	7+Sstm8s_tim1$TIM1_ForcedOC4Config$342-Sstm8s_tim1$TIM1_ForcedOC4Config$341
      00084F 00                    5237 	.db	0
      000850 01                    5238 	.uleb128	1
      000851 01                    5239 	.db	1
      000852 00                    5240 	.db	0
      000853 05                    5241 	.uleb128	5
      000854 02                    5242 	.db	2
      000855 00 00r07r92           5243 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$344)
      000859 03                    5244 	.db	3
      00085A F2 08                 5245 	.sleb128	1138
      00085C 01                    5246 	.db	1
      00085D 09                    5247 	.db	9
      00085E 00 0C                 5248 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$346-Sstm8s_tim1$TIM1_ARRPreloadConfig$344
      000860 03                    5249 	.db	3
      000861 06                    5250 	.sleb128	6
      000862 01                    5251 	.db	1
      000863 09                    5252 	.db	9
      000864 00 04                 5253 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$347-Sstm8s_tim1$TIM1_ARRPreloadConfig$346
      000866 03                    5254 	.db	3
      000867 02                    5255 	.sleb128	2
      000868 01                    5256 	.db	1
      000869 09                    5257 	.db	9
      00086A 00 06                 5258 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$348-Sstm8s_tim1$TIM1_ARRPreloadConfig$347
      00086C 03                    5259 	.db	3
      00086D 04                    5260 	.sleb128	4
      00086E 01                    5261 	.db	1
      00086F 09                    5262 	.db	9
      000870 00 04                 5263 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$349-Sstm8s_tim1$TIM1_ARRPreloadConfig$348
      000872 03                    5264 	.db	3
      000873 02                    5265 	.sleb128	2
      000874 01                    5266 	.db	1
      000875 09                    5267 	.db	9
      000876 00 07                 5268 	.dw	7+Sstm8s_tim1$TIM1_ARRPreloadConfig$350-Sstm8s_tim1$TIM1_ARRPreloadConfig$349
      000878 00                    5269 	.db	0
      000879 01                    5270 	.uleb128	1
      00087A 01                    5271 	.db	1
      00087B 00                    5272 	.db	0
      00087C 05                    5273 	.uleb128	5
      00087D 02                    5274 	.db	2
      00087E 00 00r07rB3           5275 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$352)
      000882 03                    5276 	.db	3
      000883 88 09                 5277 	.sleb128	1160
      000885 01                    5278 	.db	1
      000886 09                    5279 	.db	9
      000887 00 0C                 5280 	.dw	Sstm8s_tim1$TIM1_SelectCOM$354-Sstm8s_tim1$TIM1_SelectCOM$352
      000889 03                    5281 	.db	3
      00088A 06                    5282 	.sleb128	6
      00088B 01                    5283 	.db	1
      00088C 09                    5284 	.db	9
      00088D 00 04                 5285 	.dw	Sstm8s_tim1$TIM1_SelectCOM$355-Sstm8s_tim1$TIM1_SelectCOM$354
      00088F 03                    5286 	.db	3
      000890 02                    5287 	.sleb128	2
      000891 01                    5288 	.db	1
      000892 09                    5289 	.db	9
      000893 00 09                 5290 	.dw	Sstm8s_tim1$TIM1_SelectCOM$356-Sstm8s_tim1$TIM1_SelectCOM$355
      000895 03                    5291 	.db	3
      000896 04                    5292 	.sleb128	4
      000897 01                    5293 	.db	1
      000898 09                    5294 	.db	9
      000899 00 07                 5295 	.dw	Sstm8s_tim1$TIM1_SelectCOM$357-Sstm8s_tim1$TIM1_SelectCOM$356
      00089B 03                    5296 	.db	3
      00089C 02                    5297 	.sleb128	2
      00089D 01                    5298 	.db	1
      00089E 09                    5299 	.db	9
      00089F 00 07                 5300 	.dw	7+Sstm8s_tim1$TIM1_SelectCOM$358-Sstm8s_tim1$TIM1_SelectCOM$357
      0008A1 00                    5301 	.db	0
      0008A2 01                    5302 	.uleb128	1
      0008A3 01                    5303 	.db	1
      0008A4 00                    5304 	.db	0
      0008A5 05                    5305 	.uleb128	5
      0008A6 02                    5306 	.db	2
      0008A7 00 00r07rDA           5307 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$360)
      0008AB 03                    5308 	.db	3
      0008AC 9E 09                 5309 	.sleb128	1182
      0008AE 01                    5310 	.db	1
      0008AF 09                    5311 	.db	9
      0008B0 00 0C                 5312 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$362-Sstm8s_tim1$TIM1_CCPreloadControl$360
      0008B2 03                    5313 	.db	3
      0008B3 06                    5314 	.sleb128	6
      0008B4 01                    5315 	.db	1
      0008B5 09                    5316 	.db	9
      0008B6 00 04                 5317 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$363-Sstm8s_tim1$TIM1_CCPreloadControl$362
      0008B8 03                    5318 	.db	3
      0008B9 02                    5319 	.sleb128	2
      0008BA 01                    5320 	.db	1
      0008BB 09                    5321 	.db	9
      0008BC 00 06                 5322 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$364-Sstm8s_tim1$TIM1_CCPreloadControl$363
      0008BE 03                    5323 	.db	3
      0008BF 04                    5324 	.sleb128	4
      0008C0 01                    5325 	.db	1
      0008C1 09                    5326 	.db	9
      0008C2 00 04                 5327 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$365-Sstm8s_tim1$TIM1_CCPreloadControl$364
      0008C4 03                    5328 	.db	3
      0008C5 02                    5329 	.sleb128	2
      0008C6 01                    5330 	.db	1
      0008C7 09                    5331 	.db	9
      0008C8 00 07                 5332 	.dw	7+Sstm8s_tim1$TIM1_CCPreloadControl$366-Sstm8s_tim1$TIM1_CCPreloadControl$365
      0008CA 00                    5333 	.db	0
      0008CB 01                    5334 	.uleb128	1
      0008CC 01                    5335 	.db	1
      0008CD 00                    5336 	.db	0
      0008CE 05                    5337 	.uleb128	5
      0008CF 02                    5338 	.db	2
      0008D0 00 00r07rFB           5339 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$368)
      0008D4 03                    5340 	.db	3
      0008D5 B4 09                 5341 	.sleb128	1204
      0008D7 01                    5342 	.db	1
      0008D8 09                    5343 	.db	9
      0008D9 00 0C                 5344 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$370-Sstm8s_tim1$TIM1_OC1PreloadConfig$368
      0008DB 03                    5345 	.db	3
      0008DC 06                    5346 	.sleb128	6
      0008DD 01                    5347 	.db	1
      0008DE 09                    5348 	.db	9
      0008DF 00 04                 5349 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$371-Sstm8s_tim1$TIM1_OC1PreloadConfig$370
      0008E1 03                    5350 	.db	3
      0008E2 02                    5351 	.sleb128	2
      0008E3 01                    5352 	.db	1
      0008E4 09                    5353 	.db	9
      0008E5 00 09                 5354 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$372-Sstm8s_tim1$TIM1_OC1PreloadConfig$371
      0008E7 03                    5355 	.db	3
      0008E8 04                    5356 	.sleb128	4
      0008E9 01                    5357 	.db	1
      0008EA 09                    5358 	.db	9
      0008EB 00 07                 5359 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$373-Sstm8s_tim1$TIM1_OC1PreloadConfig$372
      0008ED 03                    5360 	.db	3
      0008EE 02                    5361 	.sleb128	2
      0008EF 01                    5362 	.db	1
      0008F0 09                    5363 	.db	9
      0008F1 00 07                 5364 	.dw	7+Sstm8s_tim1$TIM1_OC1PreloadConfig$374-Sstm8s_tim1$TIM1_OC1PreloadConfig$373
      0008F3 00                    5365 	.db	0
      0008F4 01                    5366 	.uleb128	1
      0008F5 01                    5367 	.db	1
      0008F6 00                    5368 	.db	0
      0008F7 05                    5369 	.uleb128	5
      0008F8 02                    5370 	.db	2
      0008F9 00 00r08r22           5371 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$376)
      0008FD 03                    5372 	.db	3
      0008FE CA 09                 5373 	.sleb128	1226
      000900 01                    5374 	.db	1
      000901 09                    5375 	.db	9
      000902 00 0C                 5376 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$378-Sstm8s_tim1$TIM1_OC2PreloadConfig$376
      000904 03                    5377 	.db	3
      000905 06                    5378 	.sleb128	6
      000906 01                    5379 	.db	1
      000907 09                    5380 	.db	9
      000908 00 04                 5381 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$379-Sstm8s_tim1$TIM1_OC2PreloadConfig$378
      00090A 03                    5382 	.db	3
      00090B 02                    5383 	.sleb128	2
      00090C 01                    5384 	.db	1
      00090D 09                    5385 	.db	9
      00090E 00 09                 5386 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$380-Sstm8s_tim1$TIM1_OC2PreloadConfig$379
      000910 03                    5387 	.db	3
      000911 04                    5388 	.sleb128	4
      000912 01                    5389 	.db	1
      000913 09                    5390 	.db	9
      000914 00 07                 5391 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$381-Sstm8s_tim1$TIM1_OC2PreloadConfig$380
      000916 03                    5392 	.db	3
      000917 02                    5393 	.sleb128	2
      000918 01                    5394 	.db	1
      000919 09                    5395 	.db	9
      00091A 00 07                 5396 	.dw	7+Sstm8s_tim1$TIM1_OC2PreloadConfig$382-Sstm8s_tim1$TIM1_OC2PreloadConfig$381
      00091C 00                    5397 	.db	0
      00091D 01                    5398 	.uleb128	1
      00091E 01                    5399 	.db	1
      00091F 00                    5400 	.db	0
      000920 05                    5401 	.uleb128	5
      000921 02                    5402 	.db	2
      000922 00 00r08r49           5403 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$384)
      000926 03                    5404 	.db	3
      000927 E0 09                 5405 	.sleb128	1248
      000929 01                    5406 	.db	1
      00092A 09                    5407 	.db	9
      00092B 00 0C                 5408 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$386-Sstm8s_tim1$TIM1_OC3PreloadConfig$384
      00092D 03                    5409 	.db	3
      00092E 06                    5410 	.sleb128	6
      00092F 01                    5411 	.db	1
      000930 09                    5412 	.db	9
      000931 00 04                 5413 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$387-Sstm8s_tim1$TIM1_OC3PreloadConfig$386
      000933 03                    5414 	.db	3
      000934 02                    5415 	.sleb128	2
      000935 01                    5416 	.db	1
      000936 09                    5417 	.db	9
      000937 00 09                 5418 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$388-Sstm8s_tim1$TIM1_OC3PreloadConfig$387
      000939 03                    5419 	.db	3
      00093A 04                    5420 	.sleb128	4
      00093B 01                    5421 	.db	1
      00093C 09                    5422 	.db	9
      00093D 00 07                 5423 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$389-Sstm8s_tim1$TIM1_OC3PreloadConfig$388
      00093F 03                    5424 	.db	3
      000940 02                    5425 	.sleb128	2
      000941 01                    5426 	.db	1
      000942 09                    5427 	.db	9
      000943 00 07                 5428 	.dw	7+Sstm8s_tim1$TIM1_OC3PreloadConfig$390-Sstm8s_tim1$TIM1_OC3PreloadConfig$389
      000945 00                    5429 	.db	0
      000946 01                    5430 	.uleb128	1
      000947 01                    5431 	.db	1
      000948 00                    5432 	.db	0
      000949 05                    5433 	.uleb128	5
      00094A 02                    5434 	.db	2
      00094B 00 00r08r70           5435 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$392)
      00094F 03                    5436 	.db	3
      000950 F6 09                 5437 	.sleb128	1270
      000952 01                    5438 	.db	1
      000953 09                    5439 	.db	9
      000954 00 0C                 5440 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$394-Sstm8s_tim1$TIM1_OC4PreloadConfig$392
      000956 03                    5441 	.db	3
      000957 06                    5442 	.sleb128	6
      000958 01                    5443 	.db	1
      000959 09                    5444 	.db	9
      00095A 00 04                 5445 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$395-Sstm8s_tim1$TIM1_OC4PreloadConfig$394
      00095C 03                    5446 	.db	3
      00095D 02                    5447 	.sleb128	2
      00095E 01                    5448 	.db	1
      00095F 09                    5449 	.db	9
      000960 00 09                 5450 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$396-Sstm8s_tim1$TIM1_OC4PreloadConfig$395
      000962 03                    5451 	.db	3
      000963 04                    5452 	.sleb128	4
      000964 01                    5453 	.db	1
      000965 09                    5454 	.db	9
      000966 00 07                 5455 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$397-Sstm8s_tim1$TIM1_OC4PreloadConfig$396
      000968 03                    5456 	.db	3
      000969 02                    5457 	.sleb128	2
      00096A 01                    5458 	.db	1
      00096B 09                    5459 	.db	9
      00096C 00 07                 5460 	.dw	7+Sstm8s_tim1$TIM1_OC4PreloadConfig$398-Sstm8s_tim1$TIM1_OC4PreloadConfig$397
      00096E 00                    5461 	.db	0
      00096F 01                    5462 	.uleb128	1
      000970 01                    5463 	.db	1
      000971 00                    5464 	.db	0
      000972 05                    5465 	.uleb128	5
      000973 02                    5466 	.db	2
      000974 00 00r08r97           5467 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$400)
      000978 03                    5468 	.db	3
      000979 8C 0A                 5469 	.sleb128	1292
      00097B 01                    5470 	.db	1
      00097C 09                    5471 	.db	9
      00097D 00 0C                 5472 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$402-Sstm8s_tim1$TIM1_OC1FastConfig$400
      00097F 03                    5473 	.db	3
      000980 06                    5474 	.sleb128	6
      000981 01                    5475 	.db	1
      000982 09                    5476 	.db	9
      000983 00 04                 5477 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$403-Sstm8s_tim1$TIM1_OC1FastConfig$402
      000985 03                    5478 	.db	3
      000986 02                    5479 	.sleb128	2
      000987 01                    5480 	.db	1
      000988 09                    5481 	.db	9
      000989 00 09                 5482 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$404-Sstm8s_tim1$TIM1_OC1FastConfig$403
      00098B 03                    5483 	.db	3
      00098C 04                    5484 	.sleb128	4
      00098D 01                    5485 	.db	1
      00098E 09                    5486 	.db	9
      00098F 00 07                 5487 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$405-Sstm8s_tim1$TIM1_OC1FastConfig$404
      000991 03                    5488 	.db	3
      000992 02                    5489 	.sleb128	2
      000993 01                    5490 	.db	1
      000994 09                    5491 	.db	9
      000995 00 07                 5492 	.dw	7+Sstm8s_tim1$TIM1_OC1FastConfig$406-Sstm8s_tim1$TIM1_OC1FastConfig$405
      000997 00                    5493 	.db	0
      000998 01                    5494 	.uleb128	1
      000999 01                    5495 	.db	1
      00099A 00                    5496 	.db	0
      00099B 05                    5497 	.uleb128	5
      00099C 02                    5498 	.db	2
      00099D 00 00r08rBE           5499 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$408)
      0009A1 03                    5500 	.db	3
      0009A2 A2 0A                 5501 	.sleb128	1314
      0009A4 01                    5502 	.db	1
      0009A5 09                    5503 	.db	9
      0009A6 00 0C                 5504 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$410-Sstm8s_tim1$TIM1_OC2FastConfig$408
      0009A8 03                    5505 	.db	3
      0009A9 06                    5506 	.sleb128	6
      0009AA 01                    5507 	.db	1
      0009AB 09                    5508 	.db	9
      0009AC 00 04                 5509 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$411-Sstm8s_tim1$TIM1_OC2FastConfig$410
      0009AE 03                    5510 	.db	3
      0009AF 02                    5511 	.sleb128	2
      0009B0 01                    5512 	.db	1
      0009B1 09                    5513 	.db	9
      0009B2 00 09                 5514 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$412-Sstm8s_tim1$TIM1_OC2FastConfig$411
      0009B4 03                    5515 	.db	3
      0009B5 04                    5516 	.sleb128	4
      0009B6 01                    5517 	.db	1
      0009B7 09                    5518 	.db	9
      0009B8 00 07                 5519 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$413-Sstm8s_tim1$TIM1_OC2FastConfig$412
      0009BA 03                    5520 	.db	3
      0009BB 02                    5521 	.sleb128	2
      0009BC 01                    5522 	.db	1
      0009BD 09                    5523 	.db	9
      0009BE 00 07                 5524 	.dw	7+Sstm8s_tim1$TIM1_OC2FastConfig$414-Sstm8s_tim1$TIM1_OC2FastConfig$413
      0009C0 00                    5525 	.db	0
      0009C1 01                    5526 	.uleb128	1
      0009C2 01                    5527 	.db	1
      0009C3 00                    5528 	.db	0
      0009C4 05                    5529 	.uleb128	5
      0009C5 02                    5530 	.db	2
      0009C6 00 00r08rE5           5531 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$416)
      0009CA 03                    5532 	.db	3
      0009CB B8 0A                 5533 	.sleb128	1336
      0009CD 01                    5534 	.db	1
      0009CE 09                    5535 	.db	9
      0009CF 00 0C                 5536 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$418-Sstm8s_tim1$TIM1_OC3FastConfig$416
      0009D1 03                    5537 	.db	3
      0009D2 06                    5538 	.sleb128	6
      0009D3 01                    5539 	.db	1
      0009D4 09                    5540 	.db	9
      0009D5 00 04                 5541 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$419-Sstm8s_tim1$TIM1_OC3FastConfig$418
      0009D7 03                    5542 	.db	3
      0009D8 02                    5543 	.sleb128	2
      0009D9 01                    5544 	.db	1
      0009DA 09                    5545 	.db	9
      0009DB 00 09                 5546 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$420-Sstm8s_tim1$TIM1_OC3FastConfig$419
      0009DD 03                    5547 	.db	3
      0009DE 04                    5548 	.sleb128	4
      0009DF 01                    5549 	.db	1
      0009E0 09                    5550 	.db	9
      0009E1 00 07                 5551 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$421-Sstm8s_tim1$TIM1_OC3FastConfig$420
      0009E3 03                    5552 	.db	3
      0009E4 02                    5553 	.sleb128	2
      0009E5 01                    5554 	.db	1
      0009E6 09                    5555 	.db	9
      0009E7 00 07                 5556 	.dw	7+Sstm8s_tim1$TIM1_OC3FastConfig$422-Sstm8s_tim1$TIM1_OC3FastConfig$421
      0009E9 00                    5557 	.db	0
      0009EA 01                    5558 	.uleb128	1
      0009EB 01                    5559 	.db	1
      0009EC 00                    5560 	.db	0
      0009ED 05                    5561 	.uleb128	5
      0009EE 02                    5562 	.db	2
      0009EF 00 00r09r0C           5563 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$424)
      0009F3 03                    5564 	.db	3
      0009F4 CE 0A                 5565 	.sleb128	1358
      0009F6 01                    5566 	.db	1
      0009F7 09                    5567 	.db	9
      0009F8 00 0C                 5568 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$426-Sstm8s_tim1$TIM1_OC4FastConfig$424
      0009FA 03                    5569 	.db	3
      0009FB 06                    5570 	.sleb128	6
      0009FC 01                    5571 	.db	1
      0009FD 09                    5572 	.db	9
      0009FE 00 04                 5573 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$427-Sstm8s_tim1$TIM1_OC4FastConfig$426
      000A00 03                    5574 	.db	3
      000A01 02                    5575 	.sleb128	2
      000A02 01                    5576 	.db	1
      000A03 09                    5577 	.db	9
      000A04 00 09                 5578 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$428-Sstm8s_tim1$TIM1_OC4FastConfig$427
      000A06 03                    5579 	.db	3
      000A07 04                    5580 	.sleb128	4
      000A08 01                    5581 	.db	1
      000A09 09                    5582 	.db	9
      000A0A 00 07                 5583 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$429-Sstm8s_tim1$TIM1_OC4FastConfig$428
      000A0C 03                    5584 	.db	3
      000A0D 02                    5585 	.sleb128	2
      000A0E 01                    5586 	.db	1
      000A0F 09                    5587 	.db	9
      000A10 00 07                 5588 	.dw	7+Sstm8s_tim1$TIM1_OC4FastConfig$430-Sstm8s_tim1$TIM1_OC4FastConfig$429
      000A12 00                    5589 	.db	0
      000A13 01                    5590 	.uleb128	1
      000A14 01                    5591 	.db	1
      000A15 00                    5592 	.db	0
      000A16 05                    5593 	.uleb128	5
      000A17 02                    5594 	.db	2
      000A18 00 00r09r33           5595 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$432)
      000A1C 03                    5596 	.db	3
      000A1D EC 0A                 5597 	.sleb128	1388
      000A1F 01                    5598 	.db	1
      000A20 09                    5599 	.db	9
      000A21 00 0C                 5600 	.dw	Sstm8s_tim1$TIM1_GenerateEvent$434-Sstm8s_tim1$TIM1_GenerateEvent$432
      000A23 03                    5601 	.db	3
      000A24 06                    5602 	.sleb128	6
      000A25 01                    5603 	.db	1
      000A26 09                    5604 	.db	9
      000A27 00 06                 5605 	.dw	Sstm8s_tim1$TIM1_GenerateEvent$435-Sstm8s_tim1$TIM1_GenerateEvent$434
      000A29 03                    5606 	.db	3
      000A2A 01                    5607 	.sleb128	1
      000A2B 01                    5608 	.db	1
      000A2C 09                    5609 	.db	9
      000A2D 00 07                 5610 	.dw	7+Sstm8s_tim1$TIM1_GenerateEvent$436-Sstm8s_tim1$TIM1_GenerateEvent$435
      000A2F 00                    5611 	.db	0
      000A30 01                    5612 	.uleb128	1
      000A31 01                    5613 	.db	1
      000A32 00                    5614 	.db	0
      000A33 05                    5615 	.uleb128	5
      000A34 02                    5616 	.db	2
      000A35 00 00r09r4C           5617 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$438)
      000A39 03                    5618 	.db	3
      000A3A FD 0A                 5619 	.sleb128	1405
      000A3C 01                    5620 	.db	1
      000A3D 09                    5621 	.db	9
      000A3E 00 0C                 5622 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$440-Sstm8s_tim1$TIM1_OC1PolarityConfig$438
      000A40 03                    5623 	.db	3
      000A41 06                    5624 	.sleb128	6
      000A42 01                    5625 	.db	1
      000A43 09                    5626 	.db	9
      000A44 00 04                 5627 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$441-Sstm8s_tim1$TIM1_OC1PolarityConfig$440
      000A46 03                    5628 	.db	3
      000A47 02                    5629 	.sleb128	2
      000A48 01                    5630 	.db	1
      000A49 09                    5631 	.db	9
      000A4A 00 09                 5632 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$442-Sstm8s_tim1$TIM1_OC1PolarityConfig$441
      000A4C 03                    5633 	.db	3
      000A4D 04                    5634 	.sleb128	4
      000A4E 01                    5635 	.db	1
      000A4F 09                    5636 	.db	9
      000A50 00 07                 5637 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$443-Sstm8s_tim1$TIM1_OC1PolarityConfig$442
      000A52 03                    5638 	.db	3
      000A53 02                    5639 	.sleb128	2
      000A54 01                    5640 	.db	1
      000A55 09                    5641 	.db	9
      000A56 00 07                 5642 	.dw	7+Sstm8s_tim1$TIM1_OC1PolarityConfig$444-Sstm8s_tim1$TIM1_OC1PolarityConfig$443
      000A58 00                    5643 	.db	0
      000A59 01                    5644 	.uleb128	1
      000A5A 01                    5645 	.db	1
      000A5B 00                    5646 	.db	0
      000A5C 05                    5647 	.uleb128	5
      000A5D 02                    5648 	.db	2
      000A5E 00 00r09r73           5649 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$446)
      000A62 03                    5650 	.db	3
      000A63 95 0B                 5651 	.sleb128	1429
      000A65 01                    5652 	.db	1
      000A66 09                    5653 	.db	9
      000A67 00 0C                 5654 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$448-Sstm8s_tim1$TIM1_OC1NPolarityConfig$446
      000A69 03                    5655 	.db	3
      000A6A 06                    5656 	.sleb128	6
      000A6B 01                    5657 	.db	1
      000A6C 09                    5658 	.db	9
      000A6D 00 04                 5659 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$449-Sstm8s_tim1$TIM1_OC1NPolarityConfig$448
      000A6F 03                    5660 	.db	3
      000A70 02                    5661 	.sleb128	2
      000A71 01                    5662 	.db	1
      000A72 09                    5663 	.db	9
      000A73 00 09                 5664 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$450-Sstm8s_tim1$TIM1_OC1NPolarityConfig$449
      000A75 03                    5665 	.db	3
      000A76 04                    5666 	.sleb128	4
      000A77 01                    5667 	.db	1
      000A78 09                    5668 	.db	9
      000A79 00 07                 5669 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$451-Sstm8s_tim1$TIM1_OC1NPolarityConfig$450
      000A7B 03                    5670 	.db	3
      000A7C 02                    5671 	.sleb128	2
      000A7D 01                    5672 	.db	1
      000A7E 09                    5673 	.db	9
      000A7F 00 07                 5674 	.dw	7+Sstm8s_tim1$TIM1_OC1NPolarityConfig$452-Sstm8s_tim1$TIM1_OC1NPolarityConfig$451
      000A81 00                    5675 	.db	0
      000A82 01                    5676 	.uleb128	1
      000A83 01                    5677 	.db	1
      000A84 00                    5678 	.db	0
      000A85 05                    5679 	.uleb128	5
      000A86 02                    5680 	.db	2
      000A87 00 00r09r9A           5681 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$454)
      000A8B 03                    5682 	.db	3
      000A8C AD 0B                 5683 	.sleb128	1453
      000A8E 01                    5684 	.db	1
      000A8F 09                    5685 	.db	9
      000A90 00 0C                 5686 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$456-Sstm8s_tim1$TIM1_OC2PolarityConfig$454
      000A92 03                    5687 	.db	3
      000A93 06                    5688 	.sleb128	6
      000A94 01                    5689 	.db	1
      000A95 09                    5690 	.db	9
      000A96 00 04                 5691 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$457-Sstm8s_tim1$TIM1_OC2PolarityConfig$456
      000A98 03                    5692 	.db	3
      000A99 02                    5693 	.sleb128	2
      000A9A 01                    5694 	.db	1
      000A9B 09                    5695 	.db	9
      000A9C 00 09                 5696 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$458-Sstm8s_tim1$TIM1_OC2PolarityConfig$457
      000A9E 03                    5697 	.db	3
      000A9F 04                    5698 	.sleb128	4
      000AA0 01                    5699 	.db	1
      000AA1 09                    5700 	.db	9
      000AA2 00 07                 5701 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$459-Sstm8s_tim1$TIM1_OC2PolarityConfig$458
      000AA4 03                    5702 	.db	3
      000AA5 02                    5703 	.sleb128	2
      000AA6 01                    5704 	.db	1
      000AA7 09                    5705 	.db	9
      000AA8 00 07                 5706 	.dw	7+Sstm8s_tim1$TIM1_OC2PolarityConfig$460-Sstm8s_tim1$TIM1_OC2PolarityConfig$459
      000AAA 00                    5707 	.db	0
      000AAB 01                    5708 	.uleb128	1
      000AAC 01                    5709 	.db	1
      000AAD 00                    5710 	.db	0
      000AAE 05                    5711 	.uleb128	5
      000AAF 02                    5712 	.db	2
      000AB0 00 00r09rC1           5713 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$462)
      000AB4 03                    5714 	.db	3
      000AB5 C5 0B                 5715 	.sleb128	1477
      000AB7 01                    5716 	.db	1
      000AB8 09                    5717 	.db	9
      000AB9 00 0C                 5718 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$464-Sstm8s_tim1$TIM1_OC2NPolarityConfig$462
      000ABB 03                    5719 	.db	3
      000ABC 06                    5720 	.sleb128	6
      000ABD 01                    5721 	.db	1
      000ABE 09                    5722 	.db	9
      000ABF 00 04                 5723 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$465-Sstm8s_tim1$TIM1_OC2NPolarityConfig$464
      000AC1 03                    5724 	.db	3
      000AC2 02                    5725 	.sleb128	2
      000AC3 01                    5726 	.db	1
      000AC4 09                    5727 	.db	9
      000AC5 00 06                 5728 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$466-Sstm8s_tim1$TIM1_OC2NPolarityConfig$465
      000AC7 03                    5729 	.db	3
      000AC8 04                    5730 	.sleb128	4
      000AC9 01                    5731 	.db	1
      000ACA 09                    5732 	.db	9
      000ACB 00 04                 5733 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$467-Sstm8s_tim1$TIM1_OC2NPolarityConfig$466
      000ACD 03                    5734 	.db	3
      000ACE 02                    5735 	.sleb128	2
      000ACF 01                    5736 	.db	1
      000AD0 09                    5737 	.db	9
      000AD1 00 07                 5738 	.dw	7+Sstm8s_tim1$TIM1_OC2NPolarityConfig$468-Sstm8s_tim1$TIM1_OC2NPolarityConfig$467
      000AD3 00                    5739 	.db	0
      000AD4 01                    5740 	.uleb128	1
      000AD5 01                    5741 	.db	1
      000AD6 00                    5742 	.db	0
      000AD7 05                    5743 	.uleb128	5
      000AD8 02                    5744 	.db	2
      000AD9 00 00r09rE2           5745 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$470)
      000ADD 03                    5746 	.db	3
      000ADE DD 0B                 5747 	.sleb128	1501
      000AE0 01                    5748 	.db	1
      000AE1 09                    5749 	.db	9
      000AE2 00 0C                 5750 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$472-Sstm8s_tim1$TIM1_OC3PolarityConfig$470
      000AE4 03                    5751 	.db	3
      000AE5 06                    5752 	.sleb128	6
      000AE6 01                    5753 	.db	1
      000AE7 09                    5754 	.db	9
      000AE8 00 04                 5755 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$473-Sstm8s_tim1$TIM1_OC3PolarityConfig$472
      000AEA 03                    5756 	.db	3
      000AEB 02                    5757 	.sleb128	2
      000AEC 01                    5758 	.db	1
      000AED 09                    5759 	.db	9
      000AEE 00 09                 5760 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$474-Sstm8s_tim1$TIM1_OC3PolarityConfig$473
      000AF0 03                    5761 	.db	3
      000AF1 04                    5762 	.sleb128	4
      000AF2 01                    5763 	.db	1
      000AF3 09                    5764 	.db	9
      000AF4 00 07                 5765 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$475-Sstm8s_tim1$TIM1_OC3PolarityConfig$474
      000AF6 03                    5766 	.db	3
      000AF7 02                    5767 	.sleb128	2
      000AF8 01                    5768 	.db	1
      000AF9 09                    5769 	.db	9
      000AFA 00 07                 5770 	.dw	7+Sstm8s_tim1$TIM1_OC3PolarityConfig$476-Sstm8s_tim1$TIM1_OC3PolarityConfig$475
      000AFC 00                    5771 	.db	0
      000AFD 01                    5772 	.uleb128	1
      000AFE 01                    5773 	.db	1
      000AFF 00                    5774 	.db	0
      000B00 05                    5775 	.uleb128	5
      000B01 02                    5776 	.db	2
      000B02 00 00r0Ar09           5777 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$478)
      000B06 03                    5778 	.db	3
      000B07 F6 0B                 5779 	.sleb128	1526
      000B09 01                    5780 	.db	1
      000B0A 09                    5781 	.db	9
      000B0B 00 0C                 5782 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$480-Sstm8s_tim1$TIM1_OC3NPolarityConfig$478
      000B0D 03                    5783 	.db	3
      000B0E 06                    5784 	.sleb128	6
      000B0F 01                    5785 	.db	1
      000B10 09                    5786 	.db	9
      000B11 00 04                 5787 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$481-Sstm8s_tim1$TIM1_OC3NPolarityConfig$480
      000B13 03                    5788 	.db	3
      000B14 02                    5789 	.sleb128	2
      000B15 01                    5790 	.db	1
      000B16 09                    5791 	.db	9
      000B17 00 09                 5792 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$482-Sstm8s_tim1$TIM1_OC3NPolarityConfig$481
      000B19 03                    5793 	.db	3
      000B1A 04                    5794 	.sleb128	4
      000B1B 01                    5795 	.db	1
      000B1C 09                    5796 	.db	9
      000B1D 00 07                 5797 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$483-Sstm8s_tim1$TIM1_OC3NPolarityConfig$482
      000B1F 03                    5798 	.db	3
      000B20 02                    5799 	.sleb128	2
      000B21 01                    5800 	.db	1
      000B22 09                    5801 	.db	9
      000B23 00 07                 5802 	.dw	7+Sstm8s_tim1$TIM1_OC3NPolarityConfig$484-Sstm8s_tim1$TIM1_OC3NPolarityConfig$483
      000B25 00                    5803 	.db	0
      000B26 01                    5804 	.uleb128	1
      000B27 01                    5805 	.db	1
      000B28 00                    5806 	.db	0
      000B29 05                    5807 	.uleb128	5
      000B2A 02                    5808 	.db	2
      000B2B 00 00r0Ar30           5809 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$486)
      000B2F 03                    5810 	.db	3
      000B30 8E 0C                 5811 	.sleb128	1550
      000B32 01                    5812 	.db	1
      000B33 09                    5813 	.db	9
      000B34 00 0C                 5814 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$488-Sstm8s_tim1$TIM1_OC4PolarityConfig$486
      000B36 03                    5815 	.db	3
      000B37 06                    5816 	.sleb128	6
      000B38 01                    5817 	.db	1
      000B39 09                    5818 	.db	9
      000B3A 00 04                 5819 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$489-Sstm8s_tim1$TIM1_OC4PolarityConfig$488
      000B3C 03                    5820 	.db	3
      000B3D 02                    5821 	.sleb128	2
      000B3E 01                    5822 	.db	1
      000B3F 09                    5823 	.db	9
      000B40 00 09                 5824 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$490-Sstm8s_tim1$TIM1_OC4PolarityConfig$489
      000B42 03                    5825 	.db	3
      000B43 04                    5826 	.sleb128	4
      000B44 01                    5827 	.db	1
      000B45 09                    5828 	.db	9
      000B46 00 07                 5829 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$491-Sstm8s_tim1$TIM1_OC4PolarityConfig$490
      000B48 03                    5830 	.db	3
      000B49 02                    5831 	.sleb128	2
      000B4A 01                    5832 	.db	1
      000B4B 09                    5833 	.db	9
      000B4C 00 07                 5834 	.dw	7+Sstm8s_tim1$TIM1_OC4PolarityConfig$492-Sstm8s_tim1$TIM1_OC4PolarityConfig$491
      000B4E 00                    5835 	.db	0
      000B4F 01                    5836 	.uleb128	1
      000B50 01                    5837 	.db	1
      000B51 00                    5838 	.db	0
      000B52 05                    5839 	.uleb128	5
      000B53 02                    5840 	.db	2
      000B54 00 00r0Ar57           5841 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$494)
      000B58 03                    5842 	.db	3
      000B59 AA 0C                 5843 	.sleb128	1578
      000B5B 01                    5844 	.db	1
      000B5C 09                    5845 	.db	9
      000B5D 00 0C                 5846 	.dw	Sstm8s_tim1$TIM1_CCxCmd$496-Sstm8s_tim1$TIM1_CCxCmd$494
      000B5F 03                    5847 	.db	3
      000B60 06                    5848 	.sleb128	6
      000B61 01                    5849 	.db	1
      000B62 09                    5850 	.db	9
      000B63 00 04                 5851 	.dw	Sstm8s_tim1$TIM1_CCxCmd$497-Sstm8s_tim1$TIM1_CCxCmd$496
      000B65 03                    5852 	.db	3
      000B66 03                    5853 	.sleb128	3
      000B67 01                    5854 	.db	1
      000B68 09                    5855 	.db	9
      000B69 00 04                 5856 	.dw	Sstm8s_tim1$TIM1_CCxCmd$498-Sstm8s_tim1$TIM1_CCxCmd$497
      000B6B 03                    5857 	.db	3
      000B6C 02                    5858 	.sleb128	2
      000B6D 01                    5859 	.db	1
      000B6E 09                    5860 	.db	9
      000B6F 00 07                 5861 	.dw	Sstm8s_tim1$TIM1_CCxCmd$499-Sstm8s_tim1$TIM1_CCxCmd$498
      000B71 03                    5862 	.db	3
      000B72 04                    5863 	.sleb128	4
      000B73 01                    5864 	.db	1
      000B74 09                    5865 	.db	9
      000B75 00 07                 5866 	.dw	Sstm8s_tim1$TIM1_CCxCmd$500-Sstm8s_tim1$TIM1_CCxCmd$499
      000B77 03                    5867 	.db	3
      000B78 04                    5868 	.sleb128	4
      000B79 01                    5869 	.db	1
      000B7A 09                    5870 	.db	9
      000B7B 00 06                 5871 	.dw	Sstm8s_tim1$TIM1_CCxCmd$501-Sstm8s_tim1$TIM1_CCxCmd$500
      000B7D 03                    5872 	.db	3
      000B7E 03                    5873 	.sleb128	3
      000B7F 01                    5874 	.db	1
      000B80 09                    5875 	.db	9
      000B81 00 04                 5876 	.dw	Sstm8s_tim1$TIM1_CCxCmd$502-Sstm8s_tim1$TIM1_CCxCmd$501
      000B83 03                    5877 	.db	3
      000B84 02                    5878 	.sleb128	2
      000B85 01                    5879 	.db	1
      000B86 09                    5880 	.db	9
      000B87 00 09                 5881 	.dw	Sstm8s_tim1$TIM1_CCxCmd$503-Sstm8s_tim1$TIM1_CCxCmd$502
      000B89 03                    5882 	.db	3
      000B8A 04                    5883 	.sleb128	4
      000B8B 01                    5884 	.db	1
      000B8C 09                    5885 	.db	9
      000B8D 00 09                 5886 	.dw	Sstm8s_tim1$TIM1_CCxCmd$504-Sstm8s_tim1$TIM1_CCxCmd$503
      000B8F 03                    5887 	.db	3
      000B90 03                    5888 	.sleb128	3
      000B91 01                    5889 	.db	1
      000B92 09                    5890 	.db	9
      000B93 00 06                 5891 	.dw	Sstm8s_tim1$TIM1_CCxCmd$505-Sstm8s_tim1$TIM1_CCxCmd$504
      000B95 03                    5892 	.db	3
      000B96 03                    5893 	.sleb128	3
      000B97 01                    5894 	.db	1
      000B98 09                    5895 	.db	9
      000B99 00 04                 5896 	.dw	Sstm8s_tim1$TIM1_CCxCmd$506-Sstm8s_tim1$TIM1_CCxCmd$505
      000B9B 03                    5897 	.db	3
      000B9C 02                    5898 	.sleb128	2
      000B9D 01                    5899 	.db	1
      000B9E 09                    5900 	.db	9
      000B9F 00 06                 5901 	.dw	Sstm8s_tim1$TIM1_CCxCmd$507-Sstm8s_tim1$TIM1_CCxCmd$506
      000BA1 03                    5902 	.db	3
      000BA2 04                    5903 	.sleb128	4
      000BA3 01                    5904 	.db	1
      000BA4 09                    5905 	.db	9
      000BA5 00 06                 5906 	.dw	Sstm8s_tim1$TIM1_CCxCmd$508-Sstm8s_tim1$TIM1_CCxCmd$507
      000BA7 03                    5907 	.db	3
      000BA8 06                    5908 	.sleb128	6
      000BA9 01                    5909 	.db	1
      000BAA 09                    5910 	.db	9
      000BAB 00 04                 5911 	.dw	Sstm8s_tim1$TIM1_CCxCmd$509-Sstm8s_tim1$TIM1_CCxCmd$508
      000BAD 03                    5912 	.db	3
      000BAE 02                    5913 	.sleb128	2
      000BAF 01                    5914 	.db	1
      000BB0 09                    5915 	.db	9
      000BB1 00 09                 5916 	.dw	Sstm8s_tim1$TIM1_CCxCmd$510-Sstm8s_tim1$TIM1_CCxCmd$509
      000BB3 03                    5917 	.db	3
      000BB4 04                    5918 	.sleb128	4
      000BB5 01                    5919 	.db	1
      000BB6 09                    5920 	.db	9
      000BB7 00 07                 5921 	.dw	Sstm8s_tim1$TIM1_CCxCmd$511-Sstm8s_tim1$TIM1_CCxCmd$510
      000BB9 03                    5922 	.db	3
      000BBA 03                    5923 	.sleb128	3
      000BBB 01                    5924 	.db	1
      000BBC 09                    5925 	.db	9
      000BBD 00 07                 5926 	.dw	7+Sstm8s_tim1$TIM1_CCxCmd$512-Sstm8s_tim1$TIM1_CCxCmd$511
      000BBF 00                    5927 	.db	0
      000BC0 01                    5928 	.uleb128	1
      000BC1 01                    5929 	.db	1
      000BC2 00                    5930 	.db	0
      000BC3 05                    5931 	.uleb128	5
      000BC4 02                    5932 	.db	2
      000BC5 00 00r0ArC6           5933 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$514)
      000BC9 03                    5934 	.db	3
      000BCA EE 0C                 5935 	.sleb128	1646
      000BCC 01                    5936 	.db	1
      000BCD 09                    5937 	.db	9
      000BCE 00 0C                 5938 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$516-Sstm8s_tim1$TIM1_CCxNCmd$514
      000BD0 03                    5939 	.db	3
      000BD1 06                    5940 	.sleb128	6
      000BD2 01                    5941 	.db	1
      000BD3 09                    5942 	.db	9
      000BD4 00 04                 5943 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$517-Sstm8s_tim1$TIM1_CCxNCmd$516
      000BD6 03                    5944 	.db	3
      000BD7 03                    5945 	.sleb128	3
      000BD8 01                    5946 	.db	1
      000BD9 09                    5947 	.db	9
      000BDA 00 04                 5948 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$518-Sstm8s_tim1$TIM1_CCxNCmd$517
      000BDC 03                    5949 	.db	3
      000BDD 02                    5950 	.sleb128	2
      000BDE 01                    5951 	.db	1
      000BDF 09                    5952 	.db	9
      000BE0 00 09                 5953 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$519-Sstm8s_tim1$TIM1_CCxNCmd$518
      000BE2 03                    5954 	.db	3
      000BE3 04                    5955 	.sleb128	4
      000BE4 01                    5956 	.db	1
      000BE5 09                    5957 	.db	9
      000BE6 00 09                 5958 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$520-Sstm8s_tim1$TIM1_CCxNCmd$519
      000BE8 03                    5959 	.db	3
      000BE9 03                    5960 	.sleb128	3
      000BEA 01                    5961 	.db	1
      000BEB 09                    5962 	.db	9
      000BEC 00 06                 5963 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$521-Sstm8s_tim1$TIM1_CCxNCmd$520
      000BEE 03                    5964 	.db	3
      000BEF 03                    5965 	.sleb128	3
      000BF0 01                    5966 	.db	1
      000BF1 09                    5967 	.db	9
      000BF2 00 04                 5968 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$522-Sstm8s_tim1$TIM1_CCxNCmd$521
      000BF4 03                    5969 	.db	3
      000BF5 02                    5970 	.sleb128	2
      000BF6 01                    5971 	.db	1
      000BF7 09                    5972 	.db	9
      000BF8 00 09                 5973 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$523-Sstm8s_tim1$TIM1_CCxNCmd$522
      000BFA 03                    5974 	.db	3
      000BFB 04                    5975 	.sleb128	4
      000BFC 01                    5976 	.db	1
      000BFD 09                    5977 	.db	9
      000BFE 00 09                 5978 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$524-Sstm8s_tim1$TIM1_CCxNCmd$523
      000C00 03                    5979 	.db	3
      000C01 06                    5980 	.sleb128	6
      000C02 01                    5981 	.db	1
      000C03 09                    5982 	.db	9
      000C04 00 04                 5983 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$525-Sstm8s_tim1$TIM1_CCxNCmd$524
      000C06 03                    5984 	.db	3
      000C07 02                    5985 	.sleb128	2
      000C08 01                    5986 	.db	1
      000C09 09                    5987 	.db	9
      000C0A 00 09                 5988 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$526-Sstm8s_tim1$TIM1_CCxNCmd$525
      000C0C 03                    5989 	.db	3
      000C0D 04                    5990 	.sleb128	4
      000C0E 01                    5991 	.db	1
      000C0F 09                    5992 	.db	9
      000C10 00 07                 5993 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$527-Sstm8s_tim1$TIM1_CCxNCmd$526
      000C12 03                    5994 	.db	3
      000C13 03                    5995 	.sleb128	3
      000C14 01                    5996 	.db	1
      000C15 09                    5997 	.db	9
      000C16 00 07                 5998 	.dw	7+Sstm8s_tim1$TIM1_CCxNCmd$528-Sstm8s_tim1$TIM1_CCxNCmd$527
      000C18 00                    5999 	.db	0
      000C19 01                    6000 	.uleb128	1
      000C1A 01                    6001 	.db	1
      000C1B 00                    6002 	.db	0
      000C1C 05                    6003 	.uleb128	5
      000C1D 02                    6004 	.db	2
      000C1E 00 00r0Br23           6005 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$530)
      000C22 03                    6006 	.db	3
      000C23 AF 0D                 6007 	.sleb128	1711
      000C25 01                    6008 	.db	1
      000C26 09                    6009 	.db	9
      000C27 00 0C                 6010 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$532-Sstm8s_tim1$TIM1_SelectOCxM$530
      000C29 03                    6011 	.db	3
      000C2A 06                    6012 	.sleb128	6
      000C2B 01                    6013 	.db	1
      000C2C 09                    6014 	.db	9
      000C2D 00 04                 6015 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$533-Sstm8s_tim1$TIM1_SelectOCxM$532
      000C2F 03                    6016 	.db	3
      000C30 03                    6017 	.sleb128	3
      000C31 01                    6018 	.db	1
      000C32 09                    6019 	.db	9
      000C33 00 04                 6020 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$534-Sstm8s_tim1$TIM1_SelectOCxM$533
      000C35 03                    6021 	.db	3
      000C36 03                    6022 	.sleb128	3
      000C37 01                    6023 	.db	1
      000C38 09                    6024 	.db	9
      000C39 00 06                 6025 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$535-Sstm8s_tim1$TIM1_SelectOCxM$534
      000C3B 03                    6026 	.db	3
      000C3C 01                    6027 	.sleb128	1
      000C3D 01                    6028 	.db	1
      000C3E 09                    6029 	.db	9
      000C3F 00 09                 6030 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$536-Sstm8s_tim1$TIM1_SelectOCxM$535
      000C41 03                    6031 	.db	3
      000C42 02                    6032 	.sleb128	2
      000C43 01                    6033 	.db	1
      000C44 09                    6034 	.db	9
      000C45 00 06                 6035 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$537-Sstm8s_tim1$TIM1_SelectOCxM$536
      000C47 03                    6036 	.db	3
      000C48 03                    6037 	.sleb128	3
      000C49 01                    6038 	.db	1
      000C4A 09                    6039 	.db	9
      000C4B 00 07                 6040 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$538-Sstm8s_tim1$TIM1_SelectOCxM$537
      000C4D 03                    6041 	.db	3
      000C4E 03                    6042 	.sleb128	3
      000C4F 01                    6043 	.db	1
      000C50 09                    6044 	.db	9
      000C51 00 06                 6045 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$539-Sstm8s_tim1$TIM1_SelectOCxM$538
      000C53 03                    6046 	.db	3
      000C54 01                    6047 	.sleb128	1
      000C55 01                    6048 	.db	1
      000C56 09                    6049 	.db	9
      000C57 00 08                 6050 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$540-Sstm8s_tim1$TIM1_SelectOCxM$539
      000C59 03                    6051 	.db	3
      000C5A 02                    6052 	.sleb128	2
      000C5B 01                    6053 	.db	1
      000C5C 09                    6054 	.db	9
      000C5D 00 06                 6055 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$541-Sstm8s_tim1$TIM1_SelectOCxM$540
      000C5F 03                    6056 	.db	3
      000C60 03                    6057 	.sleb128	3
      000C61 01                    6058 	.db	1
      000C62 09                    6059 	.db	9
      000C63 00 04                 6060 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$542-Sstm8s_tim1$TIM1_SelectOCxM$541
      000C65 03                    6061 	.db	3
      000C66 03                    6062 	.sleb128	3
      000C67 01                    6063 	.db	1
      000C68 09                    6064 	.db	9
      000C69 00 06                 6065 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$543-Sstm8s_tim1$TIM1_SelectOCxM$542
      000C6B 03                    6066 	.db	3
      000C6C 01                    6067 	.sleb128	1
      000C6D 01                    6068 	.db	1
      000C6E 09                    6069 	.db	9
      000C6F 00 08                 6070 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$544-Sstm8s_tim1$TIM1_SelectOCxM$543
      000C71 03                    6071 	.db	3
      000C72 05                    6072 	.sleb128	5
      000C73 01                    6073 	.db	1
      000C74 09                    6074 	.db	9
      000C75 00 07                 6075 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$545-Sstm8s_tim1$TIM1_SelectOCxM$544
      000C77 03                    6076 	.db	3
      000C78 03                    6077 	.sleb128	3
      000C79 01                    6078 	.db	1
      000C7A 09                    6079 	.db	9
      000C7B 00 06                 6080 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$546-Sstm8s_tim1$TIM1_SelectOCxM$545
      000C7D 03                    6081 	.db	3
      000C7E 01                    6082 	.sleb128	1
      000C7F 01                    6083 	.db	1
      000C80 09                    6084 	.db	9
      000C81 00 06                 6085 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$547-Sstm8s_tim1$TIM1_SelectOCxM$546
      000C83 03                    6086 	.db	3
      000C84 02                    6087 	.sleb128	2
      000C85 01                    6088 	.db	1
      000C86 09                    6089 	.db	9
      000C87 00 07                 6090 	.dw	7+Sstm8s_tim1$TIM1_SelectOCxM$548-Sstm8s_tim1$TIM1_SelectOCxM$547
      000C89 00                    6091 	.db	0
      000C8A 01                    6092 	.uleb128	1
      000C8B 01                    6093 	.db	1
      000C8C 00                    6094 	.db	0
      000C8D 05                    6095 	.uleb128	5
      000C8E 02                    6096 	.db	2
      000C8F 00 00r0Br93           6097 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$550)
      000C93 03                    6098 	.db	3
      000C94 E1 0D                 6099 	.sleb128	1761
      000C96 01                    6100 	.db	1
      000C97 09                    6101 	.db	9
      000C98 00 0E                 6102 	.dw	Sstm8s_tim1$TIM1_SetCounter$552-Sstm8s_tim1$TIM1_SetCounter$550
      000C9A 03                    6103 	.db	3
      000C9B 03                    6104 	.sleb128	3
      000C9C 01                    6105 	.db	1
      000C9D 09                    6106 	.db	9
      000C9E 00 08                 6107 	.dw	Sstm8s_tim1$TIM1_SetCounter$553-Sstm8s_tim1$TIM1_SetCounter$552
      000CA0 03                    6108 	.db	3
      000CA1 01                    6109 	.sleb128	1
      000CA2 01                    6110 	.db	1
      000CA3 09                    6111 	.db	9
      000CA4 00 06                 6112 	.dw	Sstm8s_tim1$TIM1_SetCounter$554-Sstm8s_tim1$TIM1_SetCounter$553
      000CA6 03                    6113 	.db	3
      000CA7 01                    6114 	.sleb128	1
      000CA8 01                    6115 	.db	1
      000CA9 09                    6116 	.db	9
      000CAA 00 09                 6117 	.dw	7+Sstm8s_tim1$TIM1_SetCounter$555-Sstm8s_tim1$TIM1_SetCounter$554
      000CAC 00                    6118 	.db	0
      000CAD 01                    6119 	.uleb128	1
      000CAE 01                    6120 	.db	1
      000CAF 00                    6121 	.db	0
      000CB0 05                    6122 	.uleb128	5
      000CB1 02                    6123 	.db	2
      000CB2 00 00r0BrB8           6124 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$557)
      000CB6 03                    6125 	.db	3
      000CB7 EE 0D                 6126 	.sleb128	1774
      000CB9 01                    6127 	.db	1
      000CBA 09                    6128 	.db	9
      000CBB 00 0E                 6129 	.dw	Sstm8s_tim1$TIM1_SetAutoreload$559-Sstm8s_tim1$TIM1_SetAutoreload$557
      000CBD 03                    6130 	.db	3
      000CBE 03                    6131 	.sleb128	3
      000CBF 01                    6132 	.db	1
      000CC0 09                    6133 	.db	9
      000CC1 00 08                 6134 	.dw	Sstm8s_tim1$TIM1_SetAutoreload$560-Sstm8s_tim1$TIM1_SetAutoreload$559
      000CC3 03                    6135 	.db	3
      000CC4 01                    6136 	.sleb128	1
      000CC5 01                    6137 	.db	1
      000CC6 09                    6138 	.db	9
      000CC7 00 06                 6139 	.dw	Sstm8s_tim1$TIM1_SetAutoreload$561-Sstm8s_tim1$TIM1_SetAutoreload$560
      000CC9 03                    6140 	.db	3
      000CCA 01                    6141 	.sleb128	1
      000CCB 01                    6142 	.db	1
      000CCC 09                    6143 	.db	9
      000CCD 00 09                 6144 	.dw	7+Sstm8s_tim1$TIM1_SetAutoreload$562-Sstm8s_tim1$TIM1_SetAutoreload$561
      000CCF 00                    6145 	.db	0
      000CD0 01                    6146 	.uleb128	1
      000CD1 01                    6147 	.db	1
      000CD2 00                    6148 	.db	0
      000CD3 05                    6149 	.uleb128	5
      000CD4 02                    6150 	.db	2
      000CD5 00 00r0BrDD           6151 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$564)
      000CD9 03                    6152 	.db	3
      000CDA FB 0D                 6153 	.sleb128	1787
      000CDC 01                    6154 	.db	1
      000CDD 09                    6155 	.db	9
      000CDE 00 0E                 6156 	.dw	Sstm8s_tim1$TIM1_SetCompare1$566-Sstm8s_tim1$TIM1_SetCompare1$564
      000CE0 03                    6157 	.db	3
      000CE1 03                    6158 	.sleb128	3
      000CE2 01                    6159 	.db	1
      000CE3 09                    6160 	.db	9
      000CE4 00 08                 6161 	.dw	Sstm8s_tim1$TIM1_SetCompare1$567-Sstm8s_tim1$TIM1_SetCompare1$566
      000CE6 03                    6162 	.db	3
      000CE7 01                    6163 	.sleb128	1
      000CE8 01                    6164 	.db	1
      000CE9 09                    6165 	.db	9
      000CEA 00 06                 6166 	.dw	Sstm8s_tim1$TIM1_SetCompare1$568-Sstm8s_tim1$TIM1_SetCompare1$567
      000CEC 03                    6167 	.db	3
      000CED 01                    6168 	.sleb128	1
      000CEE 01                    6169 	.db	1
      000CEF 09                    6170 	.db	9
      000CF0 00 09                 6171 	.dw	7+Sstm8s_tim1$TIM1_SetCompare1$569-Sstm8s_tim1$TIM1_SetCompare1$568
      000CF2 00                    6172 	.db	0
      000CF3 01                    6173 	.uleb128	1
      000CF4 01                    6174 	.db	1
      000CF5 00                    6175 	.db	0
      000CF6 05                    6176 	.uleb128	5
      000CF7 02                    6177 	.db	2
      000CF8 00 00r0Cr02           6178 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$571)
      000CFC 03                    6179 	.db	3
      000CFD 88 0E                 6180 	.sleb128	1800
      000CFF 01                    6181 	.db	1
      000D00 09                    6182 	.db	9
      000D01 00 0E                 6183 	.dw	Sstm8s_tim1$TIM1_SetCompare2$573-Sstm8s_tim1$TIM1_SetCompare2$571
      000D03 03                    6184 	.db	3
      000D04 03                    6185 	.sleb128	3
      000D05 01                    6186 	.db	1
      000D06 09                    6187 	.db	9
      000D07 00 08                 6188 	.dw	Sstm8s_tim1$TIM1_SetCompare2$574-Sstm8s_tim1$TIM1_SetCompare2$573
      000D09 03                    6189 	.db	3
      000D0A 01                    6190 	.sleb128	1
      000D0B 01                    6191 	.db	1
      000D0C 09                    6192 	.db	9
      000D0D 00 06                 6193 	.dw	Sstm8s_tim1$TIM1_SetCompare2$575-Sstm8s_tim1$TIM1_SetCompare2$574
      000D0F 03                    6194 	.db	3
      000D10 01                    6195 	.sleb128	1
      000D11 01                    6196 	.db	1
      000D12 09                    6197 	.db	9
      000D13 00 09                 6198 	.dw	7+Sstm8s_tim1$TIM1_SetCompare2$576-Sstm8s_tim1$TIM1_SetCompare2$575
      000D15 00                    6199 	.db	0
      000D16 01                    6200 	.uleb128	1
      000D17 01                    6201 	.db	1
      000D18 00                    6202 	.db	0
      000D19 05                    6203 	.uleb128	5
      000D1A 02                    6204 	.db	2
      000D1B 00 00r0Cr27           6205 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$578)
      000D1F 03                    6206 	.db	3
      000D20 95 0E                 6207 	.sleb128	1813
      000D22 01                    6208 	.db	1
      000D23 09                    6209 	.db	9
      000D24 00 0E                 6210 	.dw	Sstm8s_tim1$TIM1_SetCompare3$580-Sstm8s_tim1$TIM1_SetCompare3$578
      000D26 03                    6211 	.db	3
      000D27 03                    6212 	.sleb128	3
      000D28 01                    6213 	.db	1
      000D29 09                    6214 	.db	9
      000D2A 00 08                 6215 	.dw	Sstm8s_tim1$TIM1_SetCompare3$581-Sstm8s_tim1$TIM1_SetCompare3$580
      000D2C 03                    6216 	.db	3
      000D2D 01                    6217 	.sleb128	1
      000D2E 01                    6218 	.db	1
      000D2F 09                    6219 	.db	9
      000D30 00 06                 6220 	.dw	Sstm8s_tim1$TIM1_SetCompare3$582-Sstm8s_tim1$TIM1_SetCompare3$581
      000D32 03                    6221 	.db	3
      000D33 01                    6222 	.sleb128	1
      000D34 01                    6223 	.db	1
      000D35 09                    6224 	.db	9
      000D36 00 09                 6225 	.dw	7+Sstm8s_tim1$TIM1_SetCompare3$583-Sstm8s_tim1$TIM1_SetCompare3$582
      000D38 00                    6226 	.db	0
      000D39 01                    6227 	.uleb128	1
      000D3A 01                    6228 	.db	1
      000D3B 00                    6229 	.db	0
      000D3C 05                    6230 	.uleb128	5
      000D3D 02                    6231 	.db	2
      000D3E 00 00r0Cr4C           6232 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$585)
      000D42 03                    6233 	.db	3
      000D43 A2 0E                 6234 	.sleb128	1826
      000D45 01                    6235 	.db	1
      000D46 09                    6236 	.db	9
      000D47 00 0E                 6237 	.dw	Sstm8s_tim1$TIM1_SetCompare4$587-Sstm8s_tim1$TIM1_SetCompare4$585
      000D49 03                    6238 	.db	3
      000D4A 03                    6239 	.sleb128	3
      000D4B 01                    6240 	.db	1
      000D4C 09                    6241 	.db	9
      000D4D 00 08                 6242 	.dw	Sstm8s_tim1$TIM1_SetCompare4$588-Sstm8s_tim1$TIM1_SetCompare4$587
      000D4F 03                    6243 	.db	3
      000D50 01                    6244 	.sleb128	1
      000D51 01                    6245 	.db	1
      000D52 09                    6246 	.db	9
      000D53 00 06                 6247 	.dw	Sstm8s_tim1$TIM1_SetCompare4$589-Sstm8s_tim1$TIM1_SetCompare4$588
      000D55 03                    6248 	.db	3
      000D56 01                    6249 	.sleb128	1
      000D57 01                    6250 	.db	1
      000D58 09                    6251 	.db	9
      000D59 00 09                 6252 	.dw	7+Sstm8s_tim1$TIM1_SetCompare4$590-Sstm8s_tim1$TIM1_SetCompare4$589
      000D5B 00                    6253 	.db	0
      000D5C 01                    6254 	.uleb128	1
      000D5D 01                    6255 	.db	1
      000D5E 00                    6256 	.db	0
      000D5F 05                    6257 	.uleb128	5
      000D60 02                    6258 	.db	2
      000D61 00 00r0Cr71           6259 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$592)
      000D65 03                    6260 	.db	3
      000D66 B3 0E                 6261 	.sleb128	1843
      000D68 01                    6262 	.db	1
      000D69 09                    6263 	.db	9
      000D6A 00 0C                 6264 	.dw	Sstm8s_tim1$TIM1_SetIC1Prescaler$594-Sstm8s_tim1$TIM1_SetIC1Prescaler$592
      000D6C 03                    6265 	.db	3
      000D6D 06                    6266 	.sleb128	6
      000D6E 01                    6267 	.db	1
      000D6F 09                    6268 	.db	9
      000D70 00 06                 6269 	.dw	Sstm8s_tim1$TIM1_SetIC1Prescaler$595-Sstm8s_tim1$TIM1_SetIC1Prescaler$594
      000D72 03                    6270 	.db	3
      000D73 01                    6271 	.sleb128	1
      000D74 01                    6272 	.db	1
      000D75 09                    6273 	.db	9
      000D76 00 06                 6274 	.dw	Sstm8s_tim1$TIM1_SetIC1Prescaler$596-Sstm8s_tim1$TIM1_SetIC1Prescaler$595
      000D78 03                    6275 	.db	3
      000D79 01                    6276 	.sleb128	1
      000D7A 01                    6277 	.db	1
      000D7B 09                    6278 	.db	9
      000D7C 00 07                 6279 	.dw	7+Sstm8s_tim1$TIM1_SetIC1Prescaler$597-Sstm8s_tim1$TIM1_SetIC1Prescaler$596
      000D7E 00                    6280 	.db	0
      000D7F 01                    6281 	.uleb128	1
      000D80 01                    6282 	.db	1
      000D81 00                    6283 	.db	0
      000D82 05                    6284 	.uleb128	5
      000D83 02                    6285 	.db	2
      000D84 00 00r0Cr90           6286 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$599)
      000D88 03                    6287 	.db	3
      000D89 C7 0E                 6288 	.sleb128	1863
      000D8B 01                    6289 	.db	1
      000D8C 09                    6290 	.db	9
      000D8D 00 0C                 6291 	.dw	Sstm8s_tim1$TIM1_SetIC2Prescaler$601-Sstm8s_tim1$TIM1_SetIC2Prescaler$599
      000D8F 03                    6292 	.db	3
      000D90 07                    6293 	.sleb128	7
      000D91 01                    6294 	.db	1
      000D92 09                    6295 	.db	9
      000D93 00 06                 6296 	.dw	Sstm8s_tim1$TIM1_SetIC2Prescaler$602-Sstm8s_tim1$TIM1_SetIC2Prescaler$601
      000D95 03                    6297 	.db	3
      000D96 01                    6298 	.sleb128	1
      000D97 01                    6299 	.db	1
      000D98 09                    6300 	.db	9
      000D99 00 06                 6301 	.dw	Sstm8s_tim1$TIM1_SetIC2Prescaler$603-Sstm8s_tim1$TIM1_SetIC2Prescaler$602
      000D9B 03                    6302 	.db	3
      000D9C 01                    6303 	.sleb128	1
      000D9D 01                    6304 	.db	1
      000D9E 09                    6305 	.db	9
      000D9F 00 07                 6306 	.dw	7+Sstm8s_tim1$TIM1_SetIC2Prescaler$604-Sstm8s_tim1$TIM1_SetIC2Prescaler$603
      000DA1 00                    6307 	.db	0
      000DA2 01                    6308 	.uleb128	1
      000DA3 01                    6309 	.db	1
      000DA4 00                    6310 	.db	0
      000DA5 05                    6311 	.uleb128	5
      000DA6 02                    6312 	.db	2
      000DA7 00 00r0CrAF           6313 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$606)
      000DAB 03                    6314 	.db	3
      000DAC DC 0E                 6315 	.sleb128	1884
      000DAE 01                    6316 	.db	1
      000DAF 09                    6317 	.db	9
      000DB0 00 0C                 6318 	.dw	Sstm8s_tim1$TIM1_SetIC3Prescaler$608-Sstm8s_tim1$TIM1_SetIC3Prescaler$606
      000DB2 03                    6319 	.db	3
      000DB3 07                    6320 	.sleb128	7
      000DB4 01                    6321 	.db	1
      000DB5 09                    6322 	.db	9
      000DB6 00 06                 6323 	.dw	Sstm8s_tim1$TIM1_SetIC3Prescaler$609-Sstm8s_tim1$TIM1_SetIC3Prescaler$608
      000DB8 03                    6324 	.db	3
      000DB9 01                    6325 	.sleb128	1
      000DBA 01                    6326 	.db	1
      000DBB 09                    6327 	.db	9
      000DBC 00 06                 6328 	.dw	Sstm8s_tim1$TIM1_SetIC3Prescaler$610-Sstm8s_tim1$TIM1_SetIC3Prescaler$609
      000DBE 03                    6329 	.db	3
      000DBF 01                    6330 	.sleb128	1
      000DC0 01                    6331 	.db	1
      000DC1 09                    6332 	.db	9
      000DC2 00 07                 6333 	.dw	7+Sstm8s_tim1$TIM1_SetIC3Prescaler$611-Sstm8s_tim1$TIM1_SetIC3Prescaler$610
      000DC4 00                    6334 	.db	0
      000DC5 01                    6335 	.uleb128	1
      000DC6 01                    6336 	.db	1
      000DC7 00                    6337 	.db	0
      000DC8 05                    6338 	.uleb128	5
      000DC9 02                    6339 	.db	2
      000DCA 00 00r0CrCE           6340 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$613)
      000DCE 03                    6341 	.db	3
      000DCF F1 0E                 6342 	.sleb128	1905
      000DD1 01                    6343 	.db	1
      000DD2 09                    6344 	.db	9
      000DD3 00 0C                 6345 	.dw	Sstm8s_tim1$TIM1_SetIC4Prescaler$615-Sstm8s_tim1$TIM1_SetIC4Prescaler$613
      000DD5 03                    6346 	.db	3
      000DD6 07                    6347 	.sleb128	7
      000DD7 01                    6348 	.db	1
      000DD8 09                    6349 	.db	9
      000DD9 00 06                 6350 	.dw	Sstm8s_tim1$TIM1_SetIC4Prescaler$616-Sstm8s_tim1$TIM1_SetIC4Prescaler$615
      000DDB 03                    6351 	.db	3
      000DDC 01                    6352 	.sleb128	1
      000DDD 01                    6353 	.db	1
      000DDE 09                    6354 	.db	9
      000DDF 00 06                 6355 	.dw	Sstm8s_tim1$TIM1_SetIC4Prescaler$617-Sstm8s_tim1$TIM1_SetIC4Prescaler$616
      000DE1 03                    6356 	.db	3
      000DE2 01                    6357 	.sleb128	1
      000DE3 01                    6358 	.db	1
      000DE4 09                    6359 	.db	9
      000DE5 00 07                 6360 	.dw	7+Sstm8s_tim1$TIM1_SetIC4Prescaler$618-Sstm8s_tim1$TIM1_SetIC4Prescaler$617
      000DE7 00                    6361 	.db	0
      000DE8 01                    6362 	.uleb128	1
      000DE9 01                    6363 	.db	1
      000DEA 00                    6364 	.db	0
      000DEB 05                    6365 	.uleb128	5
      000DEC 02                    6366 	.db	2
      000DED 00 00r0CrED           6367 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$620)
      000DF1 03                    6368 	.db	3
      000DF2 81 0F                 6369 	.sleb128	1921
      000DF4 01                    6370 	.db	1
      000DF5 09                    6371 	.db	9
      000DF6 00 0E                 6372 	.dw	Sstm8s_tim1$TIM1_GetCapture1$622-Sstm8s_tim1$TIM1_GetCapture1$620
      000DF8 03                    6373 	.db	3
      000DF9 07                    6374 	.sleb128	7
      000DFA 01                    6375 	.db	1
      000DFB 09                    6376 	.db	9
      000DFC 00 06                 6377 	.dw	Sstm8s_tim1$TIM1_GetCapture1$623-Sstm8s_tim1$TIM1_GetCapture1$622
      000DFE 03                    6378 	.db	3
      000DFF 01                    6379 	.sleb128	1
      000E00 01                    6380 	.db	1
      000E01 09                    6381 	.db	9
      000E02 00 04                 6382 	.dw	Sstm8s_tim1$TIM1_GetCapture1$624-Sstm8s_tim1$TIM1_GetCapture1$623
      000E04 03                    6383 	.db	3
      000E05 02                    6384 	.sleb128	2
      000E06 01                    6385 	.db	1
      000E07 09                    6386 	.db	9
      000E08 00 02                 6387 	.dw	Sstm8s_tim1$TIM1_GetCapture1$625-Sstm8s_tim1$TIM1_GetCapture1$624
      000E0A 03                    6388 	.db	3
      000E0B 01                    6389 	.sleb128	1
      000E0C 01                    6390 	.db	1
      000E0D 09                    6391 	.db	9
      000E0E 00 0D                 6392 	.dw	Sstm8s_tim1$TIM1_GetCapture1$626-Sstm8s_tim1$TIM1_GetCapture1$625
      000E10 03                    6393 	.db	3
      000E11 02                    6394 	.sleb128	2
      000E12 01                    6395 	.db	1
      000E13 09                    6396 	.db	9
      000E14 00 00                 6397 	.dw	Sstm8s_tim1$TIM1_GetCapture1$627-Sstm8s_tim1$TIM1_GetCapture1$626
      000E16 03                    6398 	.db	3
      000E17 01                    6399 	.sleb128	1
      000E18 01                    6400 	.db	1
      000E19 09                    6401 	.db	9
      000E1A 00 09                 6402 	.dw	7+Sstm8s_tim1$TIM1_GetCapture1$628-Sstm8s_tim1$TIM1_GetCapture1$627
      000E1C 00                    6403 	.db	0
      000E1D 01                    6404 	.uleb128	1
      000E1E 01                    6405 	.db	1
      000E1F 00                    6406 	.db	0
      000E20 05                    6407 	.uleb128	5
      000E21 02                    6408 	.db	2
      000E22 00 00r0Dr1D           6409 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$630)
      000E26 03                    6410 	.db	3
      000E27 96 0F                 6411 	.sleb128	1942
      000E29 01                    6412 	.db	1
      000E2A 09                    6413 	.db	9
      000E2B 00 0E                 6414 	.dw	Sstm8s_tim1$TIM1_GetCapture2$632-Sstm8s_tim1$TIM1_GetCapture2$630
      000E2D 03                    6415 	.db	3
      000E2E 07                    6416 	.sleb128	7
      000E2F 01                    6417 	.db	1
      000E30 09                    6418 	.db	9
      000E31 00 06                 6419 	.dw	Sstm8s_tim1$TIM1_GetCapture2$633-Sstm8s_tim1$TIM1_GetCapture2$632
      000E33 03                    6420 	.db	3
      000E34 01                    6421 	.sleb128	1
      000E35 01                    6422 	.db	1
      000E36 09                    6423 	.db	9
      000E37 00 04                 6424 	.dw	Sstm8s_tim1$TIM1_GetCapture2$634-Sstm8s_tim1$TIM1_GetCapture2$633
      000E39 03                    6425 	.db	3
      000E3A 02                    6426 	.sleb128	2
      000E3B 01                    6427 	.db	1
      000E3C 09                    6428 	.db	9
      000E3D 00 02                 6429 	.dw	Sstm8s_tim1$TIM1_GetCapture2$635-Sstm8s_tim1$TIM1_GetCapture2$634
      000E3F 03                    6430 	.db	3
      000E40 01                    6431 	.sleb128	1
      000E41 01                    6432 	.db	1
      000E42 09                    6433 	.db	9
      000E43 00 0D                 6434 	.dw	Sstm8s_tim1$TIM1_GetCapture2$636-Sstm8s_tim1$TIM1_GetCapture2$635
      000E45 03                    6435 	.db	3
      000E46 02                    6436 	.sleb128	2
      000E47 01                    6437 	.db	1
      000E48 09                    6438 	.db	9
      000E49 00 00                 6439 	.dw	Sstm8s_tim1$TIM1_GetCapture2$637-Sstm8s_tim1$TIM1_GetCapture2$636
      000E4B 03                    6440 	.db	3
      000E4C 01                    6441 	.sleb128	1
      000E4D 01                    6442 	.db	1
      000E4E 09                    6443 	.db	9
      000E4F 00 09                 6444 	.dw	7+Sstm8s_tim1$TIM1_GetCapture2$638-Sstm8s_tim1$TIM1_GetCapture2$637
      000E51 00                    6445 	.db	0
      000E52 01                    6446 	.uleb128	1
      000E53 01                    6447 	.db	1
      000E54 00                    6448 	.db	0
      000E55 05                    6449 	.uleb128	5
      000E56 02                    6450 	.db	2
      000E57 00 00r0Dr4D           6451 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$640)
      000E5B 03                    6452 	.db	3
      000E5C AB 0F                 6453 	.sleb128	1963
      000E5E 01                    6454 	.db	1
      000E5F 09                    6455 	.db	9
      000E60 00 0E                 6456 	.dw	Sstm8s_tim1$TIM1_GetCapture3$642-Sstm8s_tim1$TIM1_GetCapture3$640
      000E62 03                    6457 	.db	3
      000E63 06                    6458 	.sleb128	6
      000E64 01                    6459 	.db	1
      000E65 09                    6460 	.db	9
      000E66 00 06                 6461 	.dw	Sstm8s_tim1$TIM1_GetCapture3$643-Sstm8s_tim1$TIM1_GetCapture3$642
      000E68 03                    6462 	.db	3
      000E69 01                    6463 	.sleb128	1
      000E6A 01                    6464 	.db	1
      000E6B 09                    6465 	.db	9
      000E6C 00 04                 6466 	.dw	Sstm8s_tim1$TIM1_GetCapture3$644-Sstm8s_tim1$TIM1_GetCapture3$643
      000E6E 03                    6467 	.db	3
      000E6F 02                    6468 	.sleb128	2
      000E70 01                    6469 	.db	1
      000E71 09                    6470 	.db	9
      000E72 00 02                 6471 	.dw	Sstm8s_tim1$TIM1_GetCapture3$645-Sstm8s_tim1$TIM1_GetCapture3$644
      000E74 03                    6472 	.db	3
      000E75 01                    6473 	.sleb128	1
      000E76 01                    6474 	.db	1
      000E77 09                    6475 	.db	9
      000E78 00 0D                 6476 	.dw	Sstm8s_tim1$TIM1_GetCapture3$646-Sstm8s_tim1$TIM1_GetCapture3$645
      000E7A 03                    6477 	.db	3
      000E7B 02                    6478 	.sleb128	2
      000E7C 01                    6479 	.db	1
      000E7D 09                    6480 	.db	9
      000E7E 00 00                 6481 	.dw	Sstm8s_tim1$TIM1_GetCapture3$647-Sstm8s_tim1$TIM1_GetCapture3$646
      000E80 03                    6482 	.db	3
      000E81 01                    6483 	.sleb128	1
      000E82 01                    6484 	.db	1
      000E83 09                    6485 	.db	9
      000E84 00 09                 6486 	.dw	7+Sstm8s_tim1$TIM1_GetCapture3$648-Sstm8s_tim1$TIM1_GetCapture3$647
      000E86 00                    6487 	.db	0
      000E87 01                    6488 	.uleb128	1
      000E88 01                    6489 	.db	1
      000E89 00                    6490 	.db	0
      000E8A 05                    6491 	.uleb128	5
      000E8B 02                    6492 	.db	2
      000E8C 00 00r0Dr7D           6493 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$650)
      000E90 03                    6494 	.db	3
      000E91 BF 0F                 6495 	.sleb128	1983
      000E93 01                    6496 	.db	1
      000E94 09                    6497 	.db	9
      000E95 00 0E                 6498 	.dw	Sstm8s_tim1$TIM1_GetCapture4$652-Sstm8s_tim1$TIM1_GetCapture4$650
      000E97 03                    6499 	.db	3
      000E98 06                    6500 	.sleb128	6
      000E99 01                    6501 	.db	1
      000E9A 09                    6502 	.db	9
      000E9B 00 06                 6503 	.dw	Sstm8s_tim1$TIM1_GetCapture4$653-Sstm8s_tim1$TIM1_GetCapture4$652
      000E9D 03                    6504 	.db	3
      000E9E 01                    6505 	.sleb128	1
      000E9F 01                    6506 	.db	1
      000EA0 09                    6507 	.db	9
      000EA1 00 04                 6508 	.dw	Sstm8s_tim1$TIM1_GetCapture4$654-Sstm8s_tim1$TIM1_GetCapture4$653
      000EA3 03                    6509 	.db	3
      000EA4 02                    6510 	.sleb128	2
      000EA5 01                    6511 	.db	1
      000EA6 09                    6512 	.db	9
      000EA7 00 02                 6513 	.dw	Sstm8s_tim1$TIM1_GetCapture4$655-Sstm8s_tim1$TIM1_GetCapture4$654
      000EA9 03                    6514 	.db	3
      000EAA 01                    6515 	.sleb128	1
      000EAB 01                    6516 	.db	1
      000EAC 09                    6517 	.db	9
      000EAD 00 0D                 6518 	.dw	Sstm8s_tim1$TIM1_GetCapture4$656-Sstm8s_tim1$TIM1_GetCapture4$655
      000EAF 03                    6519 	.db	3
      000EB0 02                    6520 	.sleb128	2
      000EB1 01                    6521 	.db	1
      000EB2 09                    6522 	.db	9
      000EB3 00 00                 6523 	.dw	Sstm8s_tim1$TIM1_GetCapture4$657-Sstm8s_tim1$TIM1_GetCapture4$656
      000EB5 03                    6524 	.db	3
      000EB6 01                    6525 	.sleb128	1
      000EB7 01                    6526 	.db	1
      000EB8 09                    6527 	.db	9
      000EB9 00 09                 6528 	.dw	7+Sstm8s_tim1$TIM1_GetCapture4$658-Sstm8s_tim1$TIM1_GetCapture4$657
      000EBB 00                    6529 	.db	0
      000EBC 01                    6530 	.uleb128	1
      000EBD 01                    6531 	.db	1
      000EBE 00                    6532 	.db	0
      000EBF 05                    6533 	.uleb128	5
      000EC0 02                    6534 	.db	2
      000EC1 00 00r0DrAD           6535 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$660)
      000EC5 03                    6536 	.db	3
      000EC6 D3 0F                 6537 	.sleb128	2003
      000EC8 01                    6538 	.db	1
      000EC9 09                    6539 	.db	9
      000ECA 00 0E                 6540 	.dw	Sstm8s_tim1$TIM1_GetCounter$662-Sstm8s_tim1$TIM1_GetCounter$660
      000ECC 03                    6541 	.db	3
      000ECD 04                    6542 	.sleb128	4
      000ECE 01                    6543 	.db	1
      000ECF 09                    6544 	.db	9
      000ED0 00 09                 6545 	.dw	Sstm8s_tim1$TIM1_GetCounter$663-Sstm8s_tim1$TIM1_GetCounter$662
      000ED2 03                    6546 	.db	3
      000ED3 03                    6547 	.sleb128	3
      000ED4 01                    6548 	.db	1
      000ED5 09                    6549 	.db	9
      000ED6 00 0E                 6550 	.dw	Sstm8s_tim1$TIM1_GetCounter$664-Sstm8s_tim1$TIM1_GetCounter$663
      000ED8 03                    6551 	.db	3
      000ED9 01                    6552 	.sleb128	1
      000EDA 01                    6553 	.db	1
      000EDB 09                    6554 	.db	9
      000EDC 00 09                 6555 	.dw	7+Sstm8s_tim1$TIM1_GetCounter$665-Sstm8s_tim1$TIM1_GetCounter$664
      000EDE 00                    6556 	.db	0
      000EDF 01                    6557 	.uleb128	1
      000EE0 01                    6558 	.db	1
      000EE1 00                    6559 	.db	0
      000EE2 05                    6560 	.uleb128	5
      000EE3 02                    6561 	.db	2
      000EE4 00 00r0DrDB           6562 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$667)
      000EE8 03                    6563 	.db	3
      000EE9 E2 0F                 6564 	.sleb128	2018
      000EEB 01                    6565 	.db	1
      000EEC 09                    6566 	.db	9
      000EED 00 0E                 6567 	.dw	Sstm8s_tim1$TIM1_GetPrescaler$669-Sstm8s_tim1$TIM1_GetPrescaler$667
      000EEF 03                    6568 	.db	3
      000EF0 04                    6569 	.sleb128	4
      000EF1 01                    6570 	.db	1
      000EF2 09                    6571 	.db	9
      000EF3 00 09                 6572 	.dw	Sstm8s_tim1$TIM1_GetPrescaler$670-Sstm8s_tim1$TIM1_GetPrescaler$669
      000EF5 03                    6573 	.db	3
      000EF6 03                    6574 	.sleb128	3
      000EF7 01                    6575 	.db	1
      000EF8 09                    6576 	.db	9
      000EF9 00 0E                 6577 	.dw	Sstm8s_tim1$TIM1_GetPrescaler$671-Sstm8s_tim1$TIM1_GetPrescaler$670
      000EFB 03                    6578 	.db	3
      000EFC 01                    6579 	.sleb128	1
      000EFD 01                    6580 	.db	1
      000EFE 09                    6581 	.db	9
      000EFF 00 09                 6582 	.dw	7+Sstm8s_tim1$TIM1_GetPrescaler$672-Sstm8s_tim1$TIM1_GetPrescaler$671
      000F01 00                    6583 	.db	0
      000F02 01                    6584 	.uleb128	1
      000F03 01                    6585 	.db	1
      000F04 00                    6586 	.db	0
      000F05 05                    6587 	.uleb128	5
      000F06 02                    6588 	.db	2
      000F07 00 00r0Er09           6589 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$674)
      000F0B 03                    6590 	.db	3
      000F0C FE 0F                 6591 	.sleb128	2046
      000F0E 01                    6592 	.db	1
      000F0F 09                    6593 	.db	9
      000F10 00 0E                 6594 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$676-Sstm8s_tim1$TIM1_GetFlagStatus$674
      000F12 03                    6595 	.db	3
      000F13 08                    6596 	.sleb128	8
      000F14 01                    6597 	.db	1
      000F15 09                    6598 	.db	9
      000F16 00 0C                 6599 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$677-Sstm8s_tim1$TIM1_GetFlagStatus$676
      000F18 03                    6600 	.db	3
      000F19 01                    6601 	.sleb128	1
      000F1A 01                    6602 	.db	1
      000F1B 09                    6603 	.db	9
      000F1C 00 06                 6604 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$678-Sstm8s_tim1$TIM1_GetFlagStatus$677
      000F1E 03                    6605 	.db	3
      000F1F 02                    6606 	.sleb128	2
      000F20 01                    6607 	.db	1
      000F21 09                    6608 	.db	9
      000F22 00 0B                 6609 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$679-Sstm8s_tim1$TIM1_GetFlagStatus$678
      000F24 03                    6610 	.db	3
      000F25 02                    6611 	.sleb128	2
      000F26 01                    6612 	.db	1
      000F27 09                    6613 	.db	9
      000F28 00 04                 6614 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$680-Sstm8s_tim1$TIM1_GetFlagStatus$679
      000F2A 03                    6615 	.db	3
      000F2B 04                    6616 	.sleb128	4
      000F2C 01                    6617 	.db	1
      000F2D 09                    6618 	.db	9
      000F2E 00 01                 6619 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$681-Sstm8s_tim1$TIM1_GetFlagStatus$680
      000F30 03                    6620 	.db	3
      000F31 02                    6621 	.sleb128	2
      000F32 01                    6622 	.db	1
      000F33 09                    6623 	.db	9
      000F34 00 00                 6624 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$682-Sstm8s_tim1$TIM1_GetFlagStatus$681
      000F36 03                    6625 	.db	3
      000F37 01                    6626 	.sleb128	1
      000F38 01                    6627 	.db	1
      000F39 09                    6628 	.db	9
      000F3A 00 09                 6629 	.dw	7+Sstm8s_tim1$TIM1_GetFlagStatus$683-Sstm8s_tim1$TIM1_GetFlagStatus$682
      000F3C 00                    6630 	.db	0
      000F3D 01                    6631 	.uleb128	1
      000F3E 01                    6632 	.db	1
      000F3F 00                    6633 	.db	0
      000F40 05                    6634 	.uleb128	5
      000F41 02                    6635 	.db	2
      000F42 00 00r0Er42           6636 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$685)
      000F46 03                    6637 	.db	3
      000F47 A6 10                 6638 	.sleb128	2086
      000F49 01                    6639 	.db	1
      000F4A 09                    6640 	.db	9
      000F4B 00 0E                 6641 	.dw	Sstm8s_tim1$TIM1_ClearFlag$687-Sstm8s_tim1$TIM1_ClearFlag$685
      000F4D 03                    6642 	.db	3
      000F4E 06                    6643 	.sleb128	6
      000F4F 01                    6644 	.db	1
      000F50 09                    6645 	.db	9
      000F51 00 07                 6646 	.dw	Sstm8s_tim1$TIM1_ClearFlag$688-Sstm8s_tim1$TIM1_ClearFlag$687
      000F53 03                    6647 	.db	3
      000F54 01                    6648 	.sleb128	1
      000F55 01                    6649 	.db	1
      000F56 09                    6650 	.db	9
      000F57 00 0B                 6651 	.dw	Sstm8s_tim1$TIM1_ClearFlag$689-Sstm8s_tim1$TIM1_ClearFlag$688
      000F59 03                    6652 	.db	3
      000F5A 02                    6653 	.sleb128	2
      000F5B 01                    6654 	.db	1
      000F5C 09                    6655 	.db	9
      000F5D 00 09                 6656 	.dw	7+Sstm8s_tim1$TIM1_ClearFlag$690-Sstm8s_tim1$TIM1_ClearFlag$689
      000F5F 00                    6657 	.db	0
      000F60 01                    6658 	.uleb128	1
      000F61 01                    6659 	.db	1
      000F62 00                    6660 	.db	0
      000F63 05                    6661 	.uleb128	5
      000F64 02                    6662 	.db	2
      000F65 00 00r0Er6B           6663 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$692)
      000F69 03                    6664 	.db	3
      000F6A BF 10                 6665 	.sleb128	2111
      000F6C 01                    6666 	.db	1
      000F6D 09                    6667 	.db	9
      000F6E 00 0D                 6668 	.dw	Sstm8s_tim1$TIM1_GetITStatus$694-Sstm8s_tim1$TIM1_GetITStatus$692
      000F70 03                    6669 	.db	3
      000F71 08                    6670 	.sleb128	8
      000F72 01                    6671 	.db	1
      000F73 09                    6672 	.db	9
      000F74 00 08                 6673 	.dw	Sstm8s_tim1$TIM1_GetITStatus$695-Sstm8s_tim1$TIM1_GetITStatus$694
      000F76 03                    6674 	.db	3
      000F77 02                    6675 	.sleb128	2
      000F78 01                    6676 	.db	1
      000F79 09                    6677 	.db	9
      000F7A 00 06                 6678 	.dw	Sstm8s_tim1$TIM1_GetITStatus$696-Sstm8s_tim1$TIM1_GetITStatus$695
      000F7C 03                    6679 	.db	3
      000F7D 02                    6680 	.sleb128	2
      000F7E 01                    6681 	.db	1
      000F7F 09                    6682 	.db	9
      000F80 00 07                 6683 	.dw	Sstm8s_tim1$TIM1_GetITStatus$697-Sstm8s_tim1$TIM1_GetITStatus$696
      000F82 03                    6684 	.db	3
      000F83 02                    6685 	.sleb128	2
      000F84 01                    6686 	.db	1
      000F85 09                    6687 	.db	9
      000F86 00 04                 6688 	.dw	Sstm8s_tim1$TIM1_GetITStatus$698-Sstm8s_tim1$TIM1_GetITStatus$697
      000F88 03                    6689 	.db	3
      000F89 04                    6690 	.sleb128	4
      000F8A 01                    6691 	.db	1
      000F8B 09                    6692 	.db	9
      000F8C 00 01                 6693 	.dw	Sstm8s_tim1$TIM1_GetITStatus$699-Sstm8s_tim1$TIM1_GetITStatus$698
      000F8E 03                    6694 	.db	3
      000F8F 02                    6695 	.sleb128	2
      000F90 01                    6696 	.db	1
      000F91 09                    6697 	.db	9
      000F92 00 00                 6698 	.dw	Sstm8s_tim1$TIM1_GetITStatus$700-Sstm8s_tim1$TIM1_GetITStatus$699
      000F94 03                    6699 	.db	3
      000F95 01                    6700 	.sleb128	1
      000F96 01                    6701 	.db	1
      000F97 09                    6702 	.db	9
      000F98 00 09                 6703 	.dw	7+Sstm8s_tim1$TIM1_GetITStatus$701-Sstm8s_tim1$TIM1_GetITStatus$700
      000F9A 00                    6704 	.db	0
      000F9B 01                    6705 	.uleb128	1
      000F9C 01                    6706 	.db	1
      000F9D 00                    6707 	.db	0
      000F9E 05                    6708 	.uleb128	5
      000F9F 02                    6709 	.db	2
      000FA0 00 00r0Er9B           6710 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$703)
      000FA4 03                    6711 	.db	3
      000FA5 E4 10                 6712 	.sleb128	2148
      000FA7 01                    6713 	.db	1
      000FA8 09                    6714 	.db	9
      000FA9 00 0C                 6715 	.dw	Sstm8s_tim1$TIM1_ClearITPendingBit$705-Sstm8s_tim1$TIM1_ClearITPendingBit$703
      000FAB 03                    6716 	.db	3
      000FAC 06                    6717 	.sleb128	6
      000FAD 01                    6718 	.db	1
      000FAE 09                    6719 	.db	9
      000FAF 00 07                 6720 	.dw	Sstm8s_tim1$TIM1_ClearITPendingBit$706-Sstm8s_tim1$TIM1_ClearITPendingBit$705
      000FB1 03                    6721 	.db	3
      000FB2 01                    6722 	.sleb128	1
      000FB3 01                    6723 	.db	1
      000FB4 09                    6724 	.db	9
      000FB5 00 07                 6725 	.dw	7+Sstm8s_tim1$TIM1_ClearITPendingBit$707-Sstm8s_tim1$TIM1_ClearITPendingBit$706
      000FB7 00                    6726 	.db	0
      000FB8 01                    6727 	.uleb128	1
      000FB9 01                    6728 	.db	1
      000FBA 00                    6729 	.db	0
      000FBB 05                    6730 	.uleb128	5
      000FBC 02                    6731 	.db	2
      000FBD 00 00r0ErB5           6732 	.dw	0,(Sstm8s_tim1$TI1_Config$709)
      000FC1 03                    6733 	.db	3
      000FC2 FD 10                 6734 	.sleb128	2173
      000FC4 01                    6735 	.db	1
      000FC5 09                    6736 	.db	9
      000FC6 00 0D                 6737 	.dw	Sstm8s_tim1$TI1_Config$711-Sstm8s_tim1$TI1_Config$709
      000FC8 03                    6738 	.db	3
      000FC9 05                    6739 	.sleb128	5
      000FCA 01                    6740 	.db	1
      000FCB 09                    6741 	.db	9
      000FCC 00 04                 6742 	.dw	Sstm8s_tim1$TI1_Config$712-Sstm8s_tim1$TI1_Config$711
      000FCE 03                    6743 	.db	3
      000FCF 03                    6744 	.sleb128	3
      000FD0 01                    6745 	.db	1
      000FD1 09                    6746 	.db	9
      000FD2 00 08                 6747 	.dw	Sstm8s_tim1$TI1_Config$713-Sstm8s_tim1$TI1_Config$712
      000FD4 03                    6748 	.db	3
      000FD5 01                    6749 	.sleb128	1
      000FD6 01                    6750 	.db	1
      000FD7 09                    6751 	.db	9
      000FD8 00 0D                 6752 	.dw	Sstm8s_tim1$TI1_Config$714-Sstm8s_tim1$TI1_Config$713
      000FDA 03                    6753 	.db	3
      000FDB 03                    6754 	.sleb128	3
      000FDC 01                    6755 	.db	1
      000FDD 09                    6756 	.db	9
      000FDE 00 04                 6757 	.dw	Sstm8s_tim1$TI1_Config$715-Sstm8s_tim1$TI1_Config$714
      000FE0 03                    6758 	.db	3
      000FE1 02                    6759 	.sleb128	2
      000FE2 01                    6760 	.db	1
      000FE3 09                    6761 	.db	9
      000FE4 00 09                 6762 	.dw	Sstm8s_tim1$TI1_Config$716-Sstm8s_tim1$TI1_Config$715
      000FE6 03                    6763 	.db	3
      000FE7 04                    6764 	.sleb128	4
      000FE8 01                    6765 	.db	1
      000FE9 09                    6766 	.db	9
      000FEA 00 07                 6767 	.dw	Sstm8s_tim1$TI1_Config$717-Sstm8s_tim1$TI1_Config$716
      000FEC 03                    6768 	.db	3
      000FED 04                    6769 	.sleb128	4
      000FEE 01                    6770 	.db	1
      000FEF 09                    6771 	.db	9
      000FF0 00 04                 6772 	.dw	Sstm8s_tim1$TI1_Config$718-Sstm8s_tim1$TI1_Config$717
      000FF2 03                    6773 	.db	3
      000FF3 01                    6774 	.sleb128	1
      000FF4 01                    6775 	.db	1
      000FF5 09                    6776 	.db	9
      000FF6 00 08                 6777 	.dw	7+Sstm8s_tim1$TI1_Config$719-Sstm8s_tim1$TI1_Config$718
      000FF8 00                    6778 	.db	0
      000FF9 01                    6779 	.uleb128	1
      000FFA 01                    6780 	.db	1
      000FFB 00                    6781 	.db	0
      000FFC 05                    6782 	.uleb128	5
      000FFD 02                    6783 	.db	2
      000FFE 00 00r0ErFB           6784 	.dw	0,(Sstm8s_tim1$TI2_Config$721)
      001002 03                    6785 	.db	3
      001003 A6 11                 6786 	.sleb128	2214
      001005 01                    6787 	.db	1
      001006 09                    6788 	.db	9
      001007 00 0D                 6789 	.dw	Sstm8s_tim1$TI2_Config$723-Sstm8s_tim1$TI2_Config$721
      001009 03                    6790 	.db	3
      00100A 05                    6791 	.sleb128	5
      00100B 01                    6792 	.db	1
      00100C 09                    6793 	.db	9
      00100D 00 07                 6794 	.dw	Sstm8s_tim1$TI2_Config$724-Sstm8s_tim1$TI2_Config$723
      00100F 03                    6795 	.db	3
      001010 03                    6796 	.sleb128	3
      001011 01                    6797 	.db	1
      001012 09                    6798 	.db	9
      001013 00 08                 6799 	.dw	Sstm8s_tim1$TI2_Config$725-Sstm8s_tim1$TI2_Config$724
      001015 03                    6800 	.db	3
      001016 01                    6801 	.sleb128	1
      001017 01                    6802 	.db	1
      001018 09                    6803 	.db	9
      001019 00 0D                 6804 	.dw	Sstm8s_tim1$TI2_Config$726-Sstm8s_tim1$TI2_Config$725
      00101B 03                    6805 	.db	3
      00101C 02                    6806 	.sleb128	2
      00101D 01                    6807 	.db	1
      00101E 09                    6808 	.db	9
      00101F 00 04                 6809 	.dw	Sstm8s_tim1$TI2_Config$727-Sstm8s_tim1$TI2_Config$726
      001021 03                    6810 	.db	3
      001022 02                    6811 	.sleb128	2
      001023 01                    6812 	.db	1
      001024 09                    6813 	.db	9
      001025 00 09                 6814 	.dw	Sstm8s_tim1$TI2_Config$728-Sstm8s_tim1$TI2_Config$727
      001027 03                    6815 	.db	3
      001028 04                    6816 	.sleb128	4
      001029 01                    6817 	.db	1
      00102A 09                    6818 	.db	9
      00102B 00 07                 6819 	.dw	Sstm8s_tim1$TI2_Config$729-Sstm8s_tim1$TI2_Config$728
      00102D 03                    6820 	.db	3
      00102E 03                    6821 	.sleb128	3
      00102F 01                    6822 	.db	1
      001030 09                    6823 	.db	9
      001031 00 07                 6824 	.dw	Sstm8s_tim1$TI2_Config$730-Sstm8s_tim1$TI2_Config$729
      001033 03                    6825 	.db	3
      001034 01                    6826 	.sleb128	1
      001035 01                    6827 	.db	1
      001036 09                    6828 	.db	9
      001037 00 08                 6829 	.dw	7+Sstm8s_tim1$TI2_Config$731-Sstm8s_tim1$TI2_Config$730
      001039 00                    6830 	.db	0
      00103A 01                    6831 	.uleb128	1
      00103B 01                    6832 	.db	1
      00103C 00                    6833 	.db	0
      00103D 05                    6834 	.uleb128	5
      00103E 02                    6835 	.db	2
      00103F 00 00r0Fr47           6836 	.dw	0,(Sstm8s_tim1$TI3_Config$733)
      001043 03                    6837 	.db	3
      001044 CD 11                 6838 	.sleb128	2253
      001046 01                    6839 	.db	1
      001047 09                    6840 	.db	9
      001048 00 0D                 6841 	.dw	Sstm8s_tim1$TI3_Config$735-Sstm8s_tim1$TI3_Config$733
      00104A 03                    6842 	.db	3
      00104B 05                    6843 	.sleb128	5
      00104C 01                    6844 	.db	1
      00104D 09                    6845 	.db	9
      00104E 00 04                 6846 	.dw	Sstm8s_tim1$TI3_Config$736-Sstm8s_tim1$TI3_Config$735
      001050 03                    6847 	.db	3
      001051 03                    6848 	.sleb128	3
      001052 01                    6849 	.db	1
      001053 09                    6850 	.db	9
      001054 00 08                 6851 	.dw	Sstm8s_tim1$TI3_Config$737-Sstm8s_tim1$TI3_Config$736
      001056 03                    6852 	.db	3
      001057 01                    6853 	.sleb128	1
      001058 01                    6854 	.db	1
      001059 09                    6855 	.db	9
      00105A 00 0D                 6856 	.dw	Sstm8s_tim1$TI3_Config$738-Sstm8s_tim1$TI3_Config$737
      00105C 03                    6857 	.db	3
      00105D 03                    6858 	.sleb128	3
      00105E 01                    6859 	.db	1
      00105F 09                    6860 	.db	9
      001060 00 04                 6861 	.dw	Sstm8s_tim1$TI3_Config$739-Sstm8s_tim1$TI3_Config$738
      001062 03                    6862 	.db	3
      001063 02                    6863 	.sleb128	2
      001064 01                    6864 	.db	1
      001065 09                    6865 	.db	9
      001066 00 09                 6866 	.dw	Sstm8s_tim1$TI3_Config$740-Sstm8s_tim1$TI3_Config$739
      001068 03                    6867 	.db	3
      001069 04                    6868 	.sleb128	4
      00106A 01                    6869 	.db	1
      00106B 09                    6870 	.db	9
      00106C 00 07                 6871 	.dw	Sstm8s_tim1$TI3_Config$741-Sstm8s_tim1$TI3_Config$740
      00106E 03                    6872 	.db	3
      00106F 03                    6873 	.sleb128	3
      001070 01                    6874 	.db	1
      001071 09                    6875 	.db	9
      001072 00 04                 6876 	.dw	Sstm8s_tim1$TI3_Config$742-Sstm8s_tim1$TI3_Config$741
      001074 03                    6877 	.db	3
      001075 01                    6878 	.sleb128	1
      001076 01                    6879 	.db	1
      001077 09                    6880 	.db	9
      001078 00 08                 6881 	.dw	7+Sstm8s_tim1$TI3_Config$743-Sstm8s_tim1$TI3_Config$742
      00107A 00                    6882 	.db	0
      00107B 01                    6883 	.uleb128	1
      00107C 01                    6884 	.db	1
      00107D 00                    6885 	.db	0
      00107E 05                    6886 	.uleb128	5
      00107F 02                    6887 	.db	2
      001080 00 00r0Fr8D           6888 	.dw	0,(Sstm8s_tim1$TI4_Config$745)
      001084 03                    6889 	.db	3
      001085 F5 11                 6890 	.sleb128	2293
      001087 01                    6891 	.db	1
      001088 09                    6892 	.db	9
      001089 00 0D                 6893 	.dw	Sstm8s_tim1$TI4_Config$747-Sstm8s_tim1$TI4_Config$745
      00108B 03                    6894 	.db	3
      00108C 05                    6895 	.sleb128	5
      00108D 01                    6896 	.db	1
      00108E 09                    6897 	.db	9
      00108F 00 07                 6898 	.dw	Sstm8s_tim1$TI4_Config$748-Sstm8s_tim1$TI4_Config$747
      001091 03                    6899 	.db	3
      001092 03                    6900 	.sleb128	3
      001093 01                    6901 	.db	1
      001094 09                    6902 	.db	9
      001095 00 08                 6903 	.dw	Sstm8s_tim1$TI4_Config$749-Sstm8s_tim1$TI4_Config$748
      001097 03                    6904 	.db	3
      001098 01                    6905 	.sleb128	1
      001099 01                    6906 	.db	1
      00109A 09                    6907 	.db	9
      00109B 00 0D                 6908 	.dw	Sstm8s_tim1$TI4_Config$750-Sstm8s_tim1$TI4_Config$749
      00109D 03                    6909 	.db	3
      00109E 03                    6910 	.sleb128	3
      00109F 01                    6911 	.db	1
      0010A0 09                    6912 	.db	9
      0010A1 00 04                 6913 	.dw	Sstm8s_tim1$TI4_Config$751-Sstm8s_tim1$TI4_Config$750
      0010A3 03                    6914 	.db	3
      0010A4 02                    6915 	.sleb128	2
      0010A5 01                    6916 	.db	1
      0010A6 09                    6917 	.db	9
      0010A7 00 09                 6918 	.dw	Sstm8s_tim1$TI4_Config$752-Sstm8s_tim1$TI4_Config$751
      0010A9 03                    6919 	.db	3
      0010AA 04                    6920 	.sleb128	4
      0010AB 01                    6921 	.db	1
      0010AC 09                    6922 	.db	9
      0010AD 00 07                 6923 	.dw	Sstm8s_tim1$TI4_Config$753-Sstm8s_tim1$TI4_Config$752
      0010AF 03                    6924 	.db	3
      0010B0 04                    6925 	.sleb128	4
      0010B1 01                    6926 	.db	1
      0010B2 09                    6927 	.db	9
      0010B3 00 07                 6928 	.dw	Sstm8s_tim1$TI4_Config$754-Sstm8s_tim1$TI4_Config$753
      0010B5 03                    6929 	.db	3
      0010B6 01                    6930 	.sleb128	1
      0010B7 01                    6931 	.db	1
      0010B8 09                    6932 	.db	9
      0010B9 00 08                 6933 	.dw	7+Sstm8s_tim1$TI4_Config$755-Sstm8s_tim1$TI4_Config$754
      0010BB 00                    6934 	.db	0
      0010BC 01                    6935 	.uleb128	1
      0010BD 01                    6936 	.db	1
      0010BE                       6937 Ldebug_line_end:
                                   6938 
                                   6939 	.area .debug_loc (NOLOAD)
      000000                       6940 Ldebug_loc_start:
      000000 00 00r0Fr99           6941 	.dw	0,(Sstm8s_tim1$TI4_Config$746)
      000004 00 00r0FrD9           6942 	.dw	0,(Sstm8s_tim1$TI4_Config$756)
      000008 00 02                 6943 	.dw	2
      00000A 8F                    6944 	.db	143
      00000B 01                    6945 	.sleb128	1
      00000C 00 00 00 00           6946 	.dw	0,0
      000010 00 00 00 00           6947 	.dw	0,0
      000014 00 00r0Fr53           6948 	.dw	0,(Sstm8s_tim1$TI3_Config$734)
      000018 00 00r0Fr8D           6949 	.dw	0,(Sstm8s_tim1$TI3_Config$744)
      00001C 00 02                 6950 	.dw	2
      00001E 8F                    6951 	.db	143
      00001F 01                    6952 	.sleb128	1
      000020 00 00 00 00           6953 	.dw	0,0
      000024 00 00 00 00           6954 	.dw	0,0
      000028 00 00r0Fr07           6955 	.dw	0,(Sstm8s_tim1$TI2_Config$722)
      00002C 00 00r0Fr47           6956 	.dw	0,(Sstm8s_tim1$TI2_Config$732)
      000030 00 02                 6957 	.dw	2
      000032 8F                    6958 	.db	143
      000033 01                    6959 	.sleb128	1
      000034 00 00 00 00           6960 	.dw	0,0
      000038 00 00 00 00           6961 	.dw	0,0
      00003C 00 00r0ErC1           6962 	.dw	0,(Sstm8s_tim1$TI1_Config$710)
      000040 00 00r0ErFB           6963 	.dw	0,(Sstm8s_tim1$TI1_Config$720)
      000044 00 02                 6964 	.dw	2
      000046 8F                    6965 	.db	143
      000047 01                    6966 	.sleb128	1
      000048 00 00 00 00           6967 	.dw	0,0
      00004C 00 00 00 00           6968 	.dw	0,0
      000050 00 00r0ErA7           6969 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$704)
      000054 00 00r0ErB5           6970 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$708)
      000058 00 02                 6971 	.dw	2
      00005A 8F                    6972 	.db	143
      00005B 01                    6973 	.sleb128	1
      00005C 00 00 00 00           6974 	.dw	0,0
      000060 00 00 00 00           6975 	.dw	0,0
      000064 00 00r0Er77           6976 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$693)
      000068 00 00r0Er9B           6977 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$702)
      00006C 00 02                 6978 	.dw	2
      00006E 8F                    6979 	.db	143
      00006F 01                    6980 	.sleb128	1
      000070 00 00 00 00           6981 	.dw	0,0
      000074 00 00 00 00           6982 	.dw	0,0
      000078 00 00r0Er4E           6983 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$686)
      00007C 00 00r0Er6B           6984 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$691)
      000080 00 02                 6985 	.dw	2
      000082 8F                    6986 	.db	143
      000083 01                    6987 	.sleb128	1
      000084 00 00 00 00           6988 	.dw	0,0
      000088 00 00 00 00           6989 	.dw	0,0
      00008C 00 00r0Er15           6990 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$675)
      000090 00 00r0Er42           6991 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$684)
      000094 00 02                 6992 	.dw	2
      000096 8F                    6993 	.db	143
      000097 01                    6994 	.sleb128	1
      000098 00 00 00 00           6995 	.dw	0,0
      00009C 00 00 00 00           6996 	.dw	0,0
      0000A0 00 00r0DrE7           6997 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$668)
      0000A4 00 00r0Er09           6998 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$673)
      0000A8 00 02                 6999 	.dw	2
      0000AA 8F                    7000 	.db	143
      0000AB 01                    7001 	.sleb128	1
      0000AC 00 00 00 00           7002 	.dw	0,0
      0000B0 00 00 00 00           7003 	.dw	0,0
      0000B4 00 00r0DrB9           7004 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$661)
      0000B8 00 00r0DrDB           7005 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$666)
      0000BC 00 02                 7006 	.dw	2
      0000BE 8F                    7007 	.db	143
      0000BF 01                    7008 	.sleb128	1
      0000C0 00 00 00 00           7009 	.dw	0,0
      0000C4 00 00 00 00           7010 	.dw	0,0
      0000C8 00 00r0Dr89           7011 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$651)
      0000CC 00 00r0DrAD           7012 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$659)
      0000D0 00 02                 7013 	.dw	2
      0000D2 8F                    7014 	.db	143
      0000D3 01                    7015 	.sleb128	1
      0000D4 00 00 00 00           7016 	.dw	0,0
      0000D8 00 00 00 00           7017 	.dw	0,0
      0000DC 00 00r0Dr59           7018 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$641)
      0000E0 00 00r0Dr7D           7019 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$649)
      0000E4 00 02                 7020 	.dw	2
      0000E6 8F                    7021 	.db	143
      0000E7 01                    7022 	.sleb128	1
      0000E8 00 00 00 00           7023 	.dw	0,0
      0000EC 00 00 00 00           7024 	.dw	0,0
      0000F0 00 00r0Dr29           7025 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$631)
      0000F4 00 00r0Dr4D           7026 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$639)
      0000F8 00 02                 7027 	.dw	2
      0000FA 8F                    7028 	.db	143
      0000FB 01                    7029 	.sleb128	1
      0000FC 00 00 00 00           7030 	.dw	0,0
      000100 00 00 00 00           7031 	.dw	0,0
      000104 00 00r0CrF9           7032 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$621)
      000108 00 00r0Dr1D           7033 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$629)
      00010C 00 02                 7034 	.dw	2
      00010E 8F                    7035 	.db	143
      00010F 01                    7036 	.sleb128	1
      000110 00 00 00 00           7037 	.dw	0,0
      000114 00 00 00 00           7038 	.dw	0,0
      000118 00 00r0CrDA           7039 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$614)
      00011C 00 00r0CrED           7040 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$619)
      000120 00 02                 7041 	.dw	2
      000122 8F                    7042 	.db	143
      000123 01                    7043 	.sleb128	1
      000124 00 00 00 00           7044 	.dw	0,0
      000128 00 00 00 00           7045 	.dw	0,0
      00012C 00 00r0CrBB           7046 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$607)
      000130 00 00r0CrCE           7047 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$612)
      000134 00 02                 7048 	.dw	2
      000136 8F                    7049 	.db	143
      000137 01                    7050 	.sleb128	1
      000138 00 00 00 00           7051 	.dw	0,0
      00013C 00 00 00 00           7052 	.dw	0,0
      000140 00 00r0Cr9C           7053 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$600)
      000144 00 00r0CrAF           7054 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$605)
      000148 00 02                 7055 	.dw	2
      00014A 8F                    7056 	.db	143
      00014B 01                    7057 	.sleb128	1
      00014C 00 00 00 00           7058 	.dw	0,0
      000150 00 00 00 00           7059 	.dw	0,0
      000154 00 00r0Cr7D           7060 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$593)
      000158 00 00r0Cr90           7061 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$598)
      00015C 00 02                 7062 	.dw	2
      00015E 8F                    7063 	.db	143
      00015F 01                    7064 	.sleb128	1
      000160 00 00 00 00           7065 	.dw	0,0
      000164 00 00 00 00           7066 	.dw	0,0
      000168 00 00r0Cr58           7067 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$586)
      00016C 00 00r0Cr71           7068 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$591)
      000170 00 02                 7069 	.dw	2
      000172 8F                    7070 	.db	143
      000173 01                    7071 	.sleb128	1
      000174 00 00 00 00           7072 	.dw	0,0
      000178 00 00 00 00           7073 	.dw	0,0
      00017C 00 00r0Cr33           7074 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$579)
      000180 00 00r0Cr4C           7075 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$584)
      000184 00 02                 7076 	.dw	2
      000186 8F                    7077 	.db	143
      000187 01                    7078 	.sleb128	1
      000188 00 00 00 00           7079 	.dw	0,0
      00018C 00 00 00 00           7080 	.dw	0,0
      000190 00 00r0Cr0E           7081 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$572)
      000194 00 00r0Cr27           7082 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$577)
      000198 00 02                 7083 	.dw	2
      00019A 8F                    7084 	.db	143
      00019B 01                    7085 	.sleb128	1
      00019C 00 00 00 00           7086 	.dw	0,0
      0001A0 00 00 00 00           7087 	.dw	0,0
      0001A4 00 00r0BrE9           7088 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$565)
      0001A8 00 00r0Cr02           7089 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$570)
      0001AC 00 02                 7090 	.dw	2
      0001AE 8F                    7091 	.db	143
      0001AF 01                    7092 	.sleb128	1
      0001B0 00 00 00 00           7093 	.dw	0,0
      0001B4 00 00 00 00           7094 	.dw	0,0
      0001B8 00 00r0BrC4           7095 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$558)
      0001BC 00 00r0BrDD           7096 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$563)
      0001C0 00 02                 7097 	.dw	2
      0001C2 8F                    7098 	.db	143
      0001C3 01                    7099 	.sleb128	1
      0001C4 00 00 00 00           7100 	.dw	0,0
      0001C8 00 00 00 00           7101 	.dw	0,0
      0001CC 00 00r0Br9F           7102 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$551)
      0001D0 00 00r0BrB8           7103 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$556)
      0001D4 00 02                 7104 	.dw	2
      0001D6 8F                    7105 	.db	143
      0001D7 01                    7106 	.sleb128	1
      0001D8 00 00 00 00           7107 	.dw	0,0
      0001DC 00 00 00 00           7108 	.dw	0,0
      0001E0 00 00r0Br2F           7109 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$531)
      0001E4 00 00r0Br93           7110 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$549)
      0001E8 00 02                 7111 	.dw	2
      0001EA 8F                    7112 	.db	143
      0001EB 01                    7113 	.sleb128	1
      0001EC 00 00 00 00           7114 	.dw	0,0
      0001F0 00 00 00 00           7115 	.dw	0,0
      0001F4 00 00r0ArD2           7116 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$515)
      0001F8 00 00r0Br23           7117 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$529)
      0001FC 00 02                 7118 	.dw	2
      0001FE 8F                    7119 	.db	143
      0001FF 01                    7120 	.sleb128	1
      000200 00 00 00 00           7121 	.dw	0,0
      000204 00 00 00 00           7122 	.dw	0,0
      000208 00 00r0Ar63           7123 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$495)
      00020C 00 00r0ArC6           7124 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$513)
      000210 00 02                 7125 	.dw	2
      000212 8F                    7126 	.db	143
      000213 01                    7127 	.sleb128	1
      000214 00 00 00 00           7128 	.dw	0,0
      000218 00 00 00 00           7129 	.dw	0,0
      00021C 00 00r0Ar3C           7130 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$487)
      000220 00 00r0Ar57           7131 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$493)
      000224 00 02                 7132 	.dw	2
      000226 8F                    7133 	.db	143
      000227 01                    7134 	.sleb128	1
      000228 00 00 00 00           7135 	.dw	0,0
      00022C 00 00 00 00           7136 	.dw	0,0
      000230 00 00r0Ar15           7137 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$479)
      000234 00 00r0Ar30           7138 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$485)
      000238 00 02                 7139 	.dw	2
      00023A 8F                    7140 	.db	143
      00023B 01                    7141 	.sleb128	1
      00023C 00 00 00 00           7142 	.dw	0,0
      000240 00 00 00 00           7143 	.dw	0,0
      000244 00 00r09rEE           7144 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$471)
      000248 00 00r0Ar09           7145 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$477)
      00024C 00 02                 7146 	.dw	2
      00024E 8F                    7147 	.db	143
      00024F 01                    7148 	.sleb128	1
      000250 00 00 00 00           7149 	.dw	0,0
      000254 00 00 00 00           7150 	.dw	0,0
      000258 00 00r09rCD           7151 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$463)
      00025C 00 00r09rE2           7152 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$469)
      000260 00 02                 7153 	.dw	2
      000262 8F                    7154 	.db	143
      000263 01                    7155 	.sleb128	1
      000264 00 00 00 00           7156 	.dw	0,0
      000268 00 00 00 00           7157 	.dw	0,0
      00026C 00 00r09rA6           7158 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$455)
      000270 00 00r09rC1           7159 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$461)
      000274 00 02                 7160 	.dw	2
      000276 8F                    7161 	.db	143
      000277 01                    7162 	.sleb128	1
      000278 00 00 00 00           7163 	.dw	0,0
      00027C 00 00 00 00           7164 	.dw	0,0
      000280 00 00r09r7F           7165 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$447)
      000284 00 00r09r9A           7166 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$453)
      000288 00 02                 7167 	.dw	2
      00028A 8F                    7168 	.db	143
      00028B 01                    7169 	.sleb128	1
      00028C 00 00 00 00           7170 	.dw	0,0
      000290 00 00 00 00           7171 	.dw	0,0
      000294 00 00r09r58           7172 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$439)
      000298 00 00r09r73           7173 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$445)
      00029C 00 02                 7174 	.dw	2
      00029E 8F                    7175 	.db	143
      00029F 01                    7176 	.sleb128	1
      0002A0 00 00 00 00           7177 	.dw	0,0
      0002A4 00 00 00 00           7178 	.dw	0,0
      0002A8 00 00r09r3F           7179 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$433)
      0002AC 00 00r09r4C           7180 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$437)
      0002B0 00 02                 7181 	.dw	2
      0002B2 8F                    7182 	.db	143
      0002B3 01                    7183 	.sleb128	1
      0002B4 00 00 00 00           7184 	.dw	0,0
      0002B8 00 00 00 00           7185 	.dw	0,0
      0002BC 00 00r09r18           7186 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$425)
      0002C0 00 00r09r33           7187 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$431)
      0002C4 00 02                 7188 	.dw	2
      0002C6 8F                    7189 	.db	143
      0002C7 01                    7190 	.sleb128	1
      0002C8 00 00 00 00           7191 	.dw	0,0
      0002CC 00 00 00 00           7192 	.dw	0,0
      0002D0 00 00r08rF1           7193 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$417)
      0002D4 00 00r09r0C           7194 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$423)
      0002D8 00 02                 7195 	.dw	2
      0002DA 8F                    7196 	.db	143
      0002DB 01                    7197 	.sleb128	1
      0002DC 00 00 00 00           7198 	.dw	0,0
      0002E0 00 00 00 00           7199 	.dw	0,0
      0002E4 00 00r08rCA           7200 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$409)
      0002E8 00 00r08rE5           7201 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$415)
      0002EC 00 02                 7202 	.dw	2
      0002EE 8F                    7203 	.db	143
      0002EF 01                    7204 	.sleb128	1
      0002F0 00 00 00 00           7205 	.dw	0,0
      0002F4 00 00 00 00           7206 	.dw	0,0
      0002F8 00 00r08rA3           7207 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$401)
      0002FC 00 00r08rBE           7208 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$407)
      000300 00 02                 7209 	.dw	2
      000302 8F                    7210 	.db	143
      000303 01                    7211 	.sleb128	1
      000304 00 00 00 00           7212 	.dw	0,0
      000308 00 00 00 00           7213 	.dw	0,0
      00030C 00 00r08r7C           7214 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$393)
      000310 00 00r08r97           7215 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$399)
      000314 00 02                 7216 	.dw	2
      000316 8F                    7217 	.db	143
      000317 01                    7218 	.sleb128	1
      000318 00 00 00 00           7219 	.dw	0,0
      00031C 00 00 00 00           7220 	.dw	0,0
      000320 00 00r08r55           7221 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$385)
      000324 00 00r08r70           7222 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$391)
      000328 00 02                 7223 	.dw	2
      00032A 8F                    7224 	.db	143
      00032B 01                    7225 	.sleb128	1
      00032C 00 00 00 00           7226 	.dw	0,0
      000330 00 00 00 00           7227 	.dw	0,0
      000334 00 00r08r2E           7228 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$377)
      000338 00 00r08r49           7229 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$383)
      00033C 00 02                 7230 	.dw	2
      00033E 8F                    7231 	.db	143
      00033F 01                    7232 	.sleb128	1
      000340 00 00 00 00           7233 	.dw	0,0
      000344 00 00 00 00           7234 	.dw	0,0
      000348 00 00r08r07           7235 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$369)
      00034C 00 00r08r22           7236 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$375)
      000350 00 02                 7237 	.dw	2
      000352 8F                    7238 	.db	143
      000353 01                    7239 	.sleb128	1
      000354 00 00 00 00           7240 	.dw	0,0
      000358 00 00 00 00           7241 	.dw	0,0
      00035C 00 00r07rE6           7242 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$361)
      000360 00 00r07rFB           7243 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$367)
      000364 00 02                 7244 	.dw	2
      000366 8F                    7245 	.db	143
      000367 01                    7246 	.sleb128	1
      000368 00 00 00 00           7247 	.dw	0,0
      00036C 00 00 00 00           7248 	.dw	0,0
      000370 00 00r07rBF           7249 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$353)
      000374 00 00r07rDA           7250 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$359)
      000378 00 02                 7251 	.dw	2
      00037A 8F                    7252 	.db	143
      00037B 01                    7253 	.sleb128	1
      00037C 00 00 00 00           7254 	.dw	0,0
      000380 00 00 00 00           7255 	.dw	0,0
      000384 00 00r07r9E           7256 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$345)
      000388 00 00r07rB3           7257 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$351)
      00038C 00 02                 7258 	.dw	2
      00038E 8F                    7259 	.db	143
      00038F 01                    7260 	.sleb128	1
      000390 00 00 00 00           7261 	.dw	0,0
      000394 00 00 00 00           7262 	.dw	0,0
      000398 00 00r07r7F           7263 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$338)
      00039C 00 00r07r92           7264 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$343)
      0003A0 00 02                 7265 	.dw	2
      0003A2 8F                    7266 	.db	143
      0003A3 01                    7267 	.sleb128	1
      0003A4 00 00 00 00           7268 	.dw	0,0
      0003A8 00 00 00 00           7269 	.dw	0,0
      0003AC 00 00r07r60           7270 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$331)
      0003B0 00 00r07r73           7271 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$336)
      0003B4 00 02                 7272 	.dw	2
      0003B6 8F                    7273 	.db	143
      0003B7 01                    7274 	.sleb128	1
      0003B8 00 00 00 00           7275 	.dw	0,0
      0003BC 00 00 00 00           7276 	.dw	0,0
      0003C0 00 00r07r41           7277 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$324)
      0003C4 00 00r07r54           7278 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$329)
      0003C8 00 02                 7279 	.dw	2
      0003CA 8F                    7280 	.db	143
      0003CB 01                    7281 	.sleb128	1
      0003CC 00 00 00 00           7282 	.dw	0,0
      0003D0 00 00 00 00           7283 	.dw	0,0
      0003D4 00 00r07r22           7284 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$317)
      0003D8 00 00r07r35           7285 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$322)
      0003DC 00 02                 7286 	.dw	2
      0003DE 8F                    7287 	.db	143
      0003DF 01                    7288 	.sleb128	1
      0003E0 00 00 00 00           7289 	.dw	0,0
      0003E4 00 00 00 00           7290 	.dw	0,0
      0003E8 00 00r07r03           7291 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$310)
      0003EC 00 00r07r16           7292 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$315)
      0003F0 00 02                 7293 	.dw	2
      0003F2 8F                    7294 	.db	143
      0003F3 01                    7295 	.sleb128	1
      0003F4 00 00 00 00           7296 	.dw	0,0
      0003F8 00 00 00 00           7297 	.dw	0,0
      0003FC 00 00r06rD8           7298 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$302)
      000400 00 00r06rF7           7299 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$308)
      000404 00 02                 7300 	.dw	2
      000406 8F                    7301 	.db	143
      000407 01                    7302 	.sleb128	1
      000408 00 00 00 00           7303 	.dw	0,0
      00040C 00 00 00 00           7304 	.dw	0,0
      000410 00 00r06r79           7305 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$287)
      000414 00 00r06rCC           7306 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$300)
      000418 00 02                 7307 	.dw	2
      00041A 8F                    7308 	.db	143
      00041B 01                    7309 	.sleb128	1
      00041C 00 00 00 00           7310 	.dw	0,0
      000420 00 00 00 00           7311 	.dw	0,0
      000424 00 00r06r58           7312 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$279)
      000428 00 00r06r6D           7313 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$285)
      00042C 00 02                 7314 	.dw	2
      00042E 8F                    7315 	.db	143
      00042F 01                    7316 	.sleb128	1
      000430 00 00 00 00           7317 	.dw	0,0
      000434 00 00 00 00           7318 	.dw	0,0
      000438 00 00r06r39           7319 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$272)
      00043C 00 00r06r4C           7320 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$277)
      000440 00 02                 7321 	.dw	2
      000442 8F                    7322 	.db	143
      000443 01                    7323 	.sleb128	1
      000444 00 00 00 00           7324 	.dw	0,0
      000448 00 00 00 00           7325 	.dw	0,0
      00044C 00 00r06r1A           7326 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$265)
      000450 00 00r06r2D           7327 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$270)
      000454 00 02                 7328 	.dw	2
      000456 8F                    7329 	.db	143
      000457 01                    7330 	.sleb128	1
      000458 00 00 00 00           7331 	.dw	0,0
      00045C 00 00 00 00           7332 	.dw	0,0
      000460 00 00r05rF3           7333 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$257)
      000464 00 00r06r0E           7334 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$263)
      000468 00 02                 7335 	.dw	2
      00046A 8F                    7336 	.db	143
      00046B 01                    7337 	.sleb128	1
      00046C 00 00 00 00           7338 	.dw	0,0
      000470 00 00 00 00           7339 	.dw	0,0
      000474 00 00r05rD2           7340 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$249)
      000478 00 00r05rE7           7341 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$255)
      00047C 00 02                 7342 	.dw	2
      00047E 8F                    7343 	.db	143
      00047F 01                    7344 	.sleb128	1
      000480 00 00 00 00           7345 	.dw	0,0
      000484 00 00 00 00           7346 	.dw	0,0
      000488 00 00r05rAB           7347 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$241)
      00048C 00 00r05rC6           7348 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$247)
      000490 00 02                 7349 	.dw	2
      000492 8F                    7350 	.db	143
      000493 01                    7351 	.sleb128	1
      000494 00 00 00 00           7352 	.dw	0,0
      000498 00 00 00 00           7353 	.dw	0,0
      00049C 00 00r05r84           7354 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$233)
      0004A0 00 00r05r9F           7355 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$239)
      0004A4 00 02                 7356 	.dw	2
      0004A6 8F                    7357 	.db	143
      0004A7 01                    7358 	.sleb128	1
      0004A8 00 00 00 00           7359 	.dw	0,0
      0004AC 00 00 00 00           7360 	.dw	0,0
      0004B0 00 00r05r65           7361 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$227)
      0004B4 00 00r05r78           7362 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$231)
      0004B8 00 02                 7363 	.dw	2
      0004BA 8F                    7364 	.db	143
      0004BB 01                    7365 	.sleb128	1
      0004BC 00 00 00 00           7366 	.dw	0,0
      0004C0 00 00 00 00           7367 	.dw	0,0
      0004C4 00 00r05r22           7368 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$217)
      0004C8 00 00r05r59           7369 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$225)
      0004CC 00 02                 7370 	.dw	2
      0004CE 8F                    7371 	.db	143
      0004CF 01                    7372 	.sleb128	1
      0004D0 00 00 00 00           7373 	.dw	0,0
      0004D4 00 00 00 00           7374 	.dw	0,0
      0004D8 00 00r04rFB           7375 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$210)
      0004DC 00 00r05r16           7376 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$215)
      0004E0 00 02                 7377 	.dw	2
      0004E2 8F                    7378 	.db	143
      0004E3 01                    7379 	.sleb128	1
      0004E4 00 00 00 00           7380 	.dw	0,0
      0004E8 00 00 00 00           7381 	.dw	0,0
      0004EC 00 00r04rD3           7382 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$203)
      0004F0 00 00r04rEF           7383 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$208)
      0004F4 00 02                 7384 	.dw	2
      0004F6 8F                    7385 	.db	143
      0004F7 01                    7386 	.sleb128	1
      0004F8 00 00 00 00           7387 	.dw	0,0
      0004FC 00 00 00 00           7388 	.dw	0,0
      000500 00 00r04rA6           7389 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$196)
      000504 00 00r04rC7           7390 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$201)
      000508 00 02                 7391 	.dw	2
      00050A 8F                    7392 	.db	143
      00050B 01                    7393 	.sleb128	1
      00050C 00 00 00 00           7394 	.dw	0,0
      000510 00 00 00 00           7395 	.dw	0,0
      000514 00 00r04r8C           7396 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$190)
      000518 00 00r04r9A           7397 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$194)
      00051C 00 02                 7398 	.dw	2
      00051E 8F                    7399 	.db	143
      00051F 01                    7400 	.sleb128	1
      000520 00 00 00 00           7401 	.dw	0,0
      000524 00 00 00 00           7402 	.dw	0,0
      000528 00 00r04r58           7403 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$182)
      00052C 00 00r04r80           7404 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$188)
      000530 00 02                 7405 	.dw	2
      000532 8F                    7406 	.db	143
      000533 01                    7407 	.sleb128	1
      000534 00 00 00 00           7408 	.dw	0,0
      000538 00 00 00 00           7409 	.dw	0,0
      00053C 00 00r04r37           7410 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$174)
      000540 00 00r04r4C           7411 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$180)
      000544 00 02                 7412 	.dw	2
      000546 8F                    7413 	.db	143
      000547 01                    7414 	.sleb128	1
      000548 00 00 00 00           7415 	.dw	0,0
      00054C 00 00 00 00           7416 	.dw	0,0
      000550 00 00r04r16           7417 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$166)
      000554 00 00r04r2B           7418 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$172)
      000558 00 02                 7419 	.dw	2
      00055A 8F                    7420 	.db	143
      00055B 01                    7421 	.sleb128	1
      00055C 00 00 00 00           7422 	.dw	0,0
      000560 00 00 00 00           7423 	.dw	0,0
      000564 00 00r03r87           7424 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$146)
      000568 00 00r04r0A           7425 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$164)
      00056C 00 02                 7426 	.dw	2
      00056E 8F                    7427 	.db	143
      00056F 01                    7428 	.sleb128	1
      000570 00 00 00 00           7429 	.dw	0,0
      000574 00 00 00 00           7430 	.dw	0,0
      000578 00 00r03r0A           7431 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$130)
      00057C 00 00r03r7B           7432 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$144)
      000580 00 02                 7433 	.dw	2
      000582 8F                    7434 	.db	143
      000583 01                    7435 	.sleb128	1
      000584 00 00 00 00           7436 	.dw	0,0
      000588 00 00 00 00           7437 	.dw	0,0
      00058C 00 00r02rDD           7438 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$121)
      000590 00 00r02rFE           7439 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$128)
      000594 00 02                 7440 	.dw	2
      000596 8F                    7441 	.db	143
      000597 01                    7442 	.sleb128	1
      000598 00 00 00 00           7443 	.dw	0,0
      00059C 00 00 00 00           7444 	.dw	0,0
      0005A0 00 00r02r79           7445 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$107)
      0005A4 00 00r02rD1           7446 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$119)
      0005A8 00 02                 7447 	.dw	2
      0005AA 8F                    7448 	.db	143
      0005AB 01                    7449 	.sleb128	1
      0005AC 00 00 00 00           7450 	.dw	0,0
      0005B0 00 00 00 00           7451 	.dw	0,0
      0005B4 00 00r01rFA           7452 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$90)
      0005B8 00 00r02r6D           7453 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$105)
      0005BC 00 02                 7454 	.dw	2
      0005BE 8F                    7455 	.db	143
      0005BF 01                    7456 	.sleb128	1
      0005C0 00 00 00 00           7457 	.dw	0,0
      0005C4 00 00 00 00           7458 	.dw	0,0
      0005C8 00 00r01r7B           7459 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$73)
      0005CC 00 00r01rEE           7460 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$88)
      0005D0 00 02                 7461 	.dw	2
      0005D2 8F                    7462 	.db	143
      0005D3 01                    7463 	.sleb128	1
      0005D4 00 00 00 00           7464 	.dw	0,0
      0005D8 00 00 00 00           7465 	.dw	0,0
      0005DC 00 00r00rFC           7466 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$56)
      0005E0 00 00r01r6F           7467 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$71)
      0005E4 00 02                 7468 	.dw	2
      0005E6 8F                    7469 	.db	143
      0005E7 01                    7470 	.sleb128	1
      0005E8 00 00 00 00           7471 	.dw	0,0
      0005EC 00 00 00 00           7472 	.dw	0,0
      0005F0 00 00r00rB7           7473 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$44)
      0005F4 00 00r00rF0           7474 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$54)
      0005F8 00 02                 7475 	.dw	2
      0005FA 8F                    7476 	.db	143
      0005FB 01                    7477 	.sleb128	1
      0005FC 00 00 00 00           7478 	.dw	0,0
      000600 00 00 00 00           7479 	.dw	0,0
      000604 00 00r00r0C           7480 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$1)
      000608 00 00r00rAB           7481 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$42)
      00060C 00 02                 7482 	.dw	2
      00060E 8F                    7483 	.db	143
      00060F 01                    7484 	.sleb128	1
      000610 00 00 00 00           7485 	.dw	0,0
      000614 00 00 00 00           7486 	.dw	0,0
                                   7487 
                                   7488 	.area .debug_abbrev (NOLOAD)
      000000                       7489 Ldebug_abbrev:
      000000 0B                    7490 	.uleb128	11
      000001 34                    7491 	.uleb128	52
      000002 00                    7492 	.db	0
      000003 03                    7493 	.uleb128	3
      000004 08                    7494 	.uleb128	8
      000005 49                    7495 	.uleb128	73
      000006 13                    7496 	.uleb128	19
      000007 00                    7497 	.uleb128	0
      000008 00                    7498 	.uleb128	0
      000009 06                    7499 	.uleb128	6
      00000A 0B                    7500 	.uleb128	11
      00000B 00                    7501 	.db	0
      00000C 00                    7502 	.uleb128	0
      00000D 00                    7503 	.uleb128	0
      00000E 09                    7504 	.uleb128	9
      00000F 0B                    7505 	.uleb128	11
      000010 01                    7506 	.db	1
      000011 00                    7507 	.uleb128	0
      000012 00                    7508 	.uleb128	0
      000013 04                    7509 	.uleb128	4
      000014 05                    7510 	.uleb128	5
      000015 00                    7511 	.db	0
      000016 02                    7512 	.uleb128	2
      000017 0A                    7513 	.uleb128	10
      000018 03                    7514 	.uleb128	3
      000019 08                    7515 	.uleb128	8
      00001A 49                    7516 	.uleb128	73
      00001B 13                    7517 	.uleb128	19
      00001C 00                    7518 	.uleb128	0
      00001D 00                    7519 	.uleb128	0
      00001E 03                    7520 	.uleb128	3
      00001F 2E                    7521 	.uleb128	46
      000020 01                    7522 	.db	1
      000021 01                    7523 	.uleb128	1
      000022 13                    7524 	.uleb128	19
      000023 03                    7525 	.uleb128	3
      000024 08                    7526 	.uleb128	8
      000025 11                    7527 	.uleb128	17
      000026 01                    7528 	.uleb128	1
      000027 12                    7529 	.uleb128	18
      000028 01                    7530 	.uleb128	1
      000029 3F                    7531 	.uleb128	63
      00002A 0C                    7532 	.uleb128	12
      00002B 40                    7533 	.uleb128	64
      00002C 06                    7534 	.uleb128	6
      00002D 00                    7535 	.uleb128	0
      00002E 00                    7536 	.uleb128	0
      00002F 07                    7537 	.uleb128	7
      000030 34                    7538 	.uleb128	52
      000031 00                    7539 	.db	0
      000032 02                    7540 	.uleb128	2
      000033 0A                    7541 	.uleb128	10
      000034 03                    7542 	.uleb128	3
      000035 08                    7543 	.uleb128	8
      000036 49                    7544 	.uleb128	73
      000037 13                    7545 	.uleb128	19
      000038 00                    7546 	.uleb128	0
      000039 00                    7547 	.uleb128	0
      00003A 0A                    7548 	.uleb128	10
      00003B 2E                    7549 	.uleb128	46
      00003C 01                    7550 	.db	1
      00003D 01                    7551 	.uleb128	1
      00003E 13                    7552 	.uleb128	19
      00003F 03                    7553 	.uleb128	3
      000040 08                    7554 	.uleb128	8
      000041 11                    7555 	.uleb128	17
      000042 01                    7556 	.uleb128	1
      000043 12                    7557 	.uleb128	18
      000044 01                    7558 	.uleb128	1
      000045 3F                    7559 	.uleb128	63
      000046 0C                    7560 	.uleb128	12
      000047 40                    7561 	.uleb128	64
      000048 06                    7562 	.uleb128	6
      000049 49                    7563 	.uleb128	73
      00004A 13                    7564 	.uleb128	19
      00004B 00                    7565 	.uleb128	0
      00004C 00                    7566 	.uleb128	0
      00004D 08                    7567 	.uleb128	8
      00004E 0B                    7568 	.uleb128	11
      00004F 01                    7569 	.db	1
      000050 01                    7570 	.uleb128	1
      000051 13                    7571 	.uleb128	19
      000052 00                    7572 	.uleb128	0
      000053 00                    7573 	.uleb128	0
      000054 01                    7574 	.uleb128	1
      000055 11                    7575 	.uleb128	17
      000056 01                    7576 	.db	1
      000057 03                    7577 	.uleb128	3
      000058 08                    7578 	.uleb128	8
      000059 10                    7579 	.uleb128	16
      00005A 06                    7580 	.uleb128	6
      00005B 13                    7581 	.uleb128	19
      00005C 0B                    7582 	.uleb128	11
      00005D 25                    7583 	.uleb128	37
      00005E 08                    7584 	.uleb128	8
      00005F 00                    7585 	.uleb128	0
      000060 00                    7586 	.uleb128	0
      000061 02                    7587 	.uleb128	2
      000062 2E                    7588 	.uleb128	46
      000063 00                    7589 	.db	0
      000064 03                    7590 	.uleb128	3
      000065 08                    7591 	.uleb128	8
      000066 11                    7592 	.uleb128	17
      000067 01                    7593 	.uleb128	1
      000068 12                    7594 	.uleb128	18
      000069 01                    7595 	.uleb128	1
      00006A 3F                    7596 	.uleb128	63
      00006B 0C                    7597 	.uleb128	12
      00006C 40                    7598 	.uleb128	64
      00006D 06                    7599 	.uleb128	6
      00006E 00                    7600 	.uleb128	0
      00006F 00                    7601 	.uleb128	0
      000070 0C                    7602 	.uleb128	12
      000071 2E                    7603 	.uleb128	46
      000072 01                    7604 	.db	1
      000073 03                    7605 	.uleb128	3
      000074 08                    7606 	.uleb128	8
      000075 11                    7607 	.uleb128	17
      000076 01                    7608 	.uleb128	1
      000077 12                    7609 	.uleb128	18
      000078 01                    7610 	.uleb128	1
      000079 3F                    7611 	.uleb128	63
      00007A 0C                    7612 	.uleb128	12
      00007B 40                    7613 	.uleb128	64
      00007C 06                    7614 	.uleb128	6
      00007D 00                    7615 	.uleb128	0
      00007E 00                    7616 	.uleb128	0
      00007F 05                    7617 	.uleb128	5
      000080 24                    7618 	.uleb128	36
      000081 00                    7619 	.db	0
      000082 03                    7620 	.uleb128	3
      000083 08                    7621 	.uleb128	8
      000084 0B                    7622 	.uleb128	11
      000085 0B                    7623 	.uleb128	11
      000086 3E                    7624 	.uleb128	62
      000087 0B                    7625 	.uleb128	11
      000088 00                    7626 	.uleb128	0
      000089 00                    7627 	.uleb128	0
      00008A 00                    7628 	.uleb128	0
                                   7629 
                                   7630 	.area .debug_info (NOLOAD)
      000000 00 00 19 CC           7631 	.dw	0,Ldebug_info_end-Ldebug_info_start
      000004                       7632 Ldebug_info_start:
      000004 00 02                 7633 	.dw	2
      000006 00 00r00r00           7634 	.dw	0,(Ldebug_abbrev)
      00000A 04                    7635 	.db	4
      00000B 01                    7636 	.uleb128	1
      00000C 53 74 64 50 65 72 69  7637 	.ascii "StdPeriphLib/src/stm8s_tim1.c"
             70 68 4C 69 62 2F 73
             72 63 2F 73 74 6D 38
             73 5F 74 69 6D 31 2E
             63
      000029 00                    7638 	.db	0
      00002A 00 00r00r00           7639 	.dw	0,(Ldebug_line_start+-4)
      00002E 01                    7640 	.db	1
      00002F 53 44 43 43 20 76 65  7641 	.ascii "SDCC version 3.6.0 #9615"
             72 73 69 6F 6E 20 33
             2E 36 2E 30 20 23 39
             36 31 35
      000047 00                    7642 	.db	0
      000048 02                    7643 	.uleb128	2
      000049 54 49 4D 31 5F 44 65  7644 	.ascii "TIM1_DeInit"
             49 6E 69 74
      000054 00                    7645 	.db	0
      000055 00 00r00r00           7646 	.dw	0,(_TIM1_DeInit)
      000059 00 00r00rAB           7647 	.dw	0,(XG$TIM1_DeInit$0$0+7)
      00005D 01                    7648 	.db	1
      00005E 00 00r06r04           7649 	.dw	0,(Ldebug_loc_start+1540)
      000062 03                    7650 	.uleb128	3
      000063 00 00 00 EA           7651 	.dw	0,234
      000067 54 49 4D 31 5F 54 69  7652 	.ascii "TIM1_TimeBaseInit"
             6D 65 42 61 73 65 49
             6E 69 74
      000078 00                    7653 	.db	0
      000079 00 00r00rAB           7654 	.dw	0,(_TIM1_TimeBaseInit)
      00007D 00 00r00rF0           7655 	.dw	0,(XG$TIM1_TimeBaseInit$0$0+7)
      000081 01                    7656 	.db	1
      000082 00 00r05rF0           7657 	.dw	0,(Ldebug_loc_start+1520)
      000086 04                    7658 	.uleb128	4
      000087 02                    7659 	.db	2
      000088 91                    7660 	.db	145
      000089 04                    7661 	.sleb128	4
      00008A 54 49 4D 31 5F 50 72  7662 	.ascii "TIM1_Prescaler"
             65 73 63 61 6C 65 72
      000098 00                    7663 	.db	0
      000099 00 00 00 EA           7664 	.dw	0,234
      00009D 04                    7665 	.uleb128	4
      00009E 02                    7666 	.db	2
      00009F 91                    7667 	.db	145
      0000A0 06                    7668 	.sleb128	6
      0000A1 54 49 4D 31 5F 43 6F  7669 	.ascii "TIM1_CounterMode"
             75 6E 74 65 72 4D 6F
             64 65
      0000B1 00                    7670 	.db	0
      0000B2 00 00 00 FA           7671 	.dw	0,250
      0000B6 04                    7672 	.uleb128	4
      0000B7 02                    7673 	.db	2
      0000B8 91                    7674 	.db	145
      0000B9 07                    7675 	.sleb128	7
      0000BA 54 49 4D 31 5F 50 65  7676 	.ascii "TIM1_Period"
             72 69 6F 64
      0000C5 00                    7677 	.db	0
      0000C6 00 00 00 EA           7678 	.dw	0,234
      0000CA 04                    7679 	.uleb128	4
      0000CB 02                    7680 	.db	2
      0000CC 91                    7681 	.db	145
      0000CD 09                    7682 	.sleb128	9
      0000CE 54 49 4D 31 5F 52 65  7683 	.ascii "TIM1_RepetitionCounter"
             70 65 74 69 74 69 6F
             6E 43 6F 75 6E 74 65
             72
      0000E4 00                    7684 	.db	0
      0000E5 00 00 00 FA           7685 	.dw	0,250
      0000E9 00                    7686 	.uleb128	0
      0000EA 05                    7687 	.uleb128	5
      0000EB 75 6E 73 69 67 6E 65  7688 	.ascii "unsigned int"
             64 20 69 6E 74
      0000F7 00                    7689 	.db	0
      0000F8 02                    7690 	.db	2
      0000F9 07                    7691 	.db	7
      0000FA 05                    7692 	.uleb128	5
      0000FB 75 6E 73 69 67 6E 65  7693 	.ascii "unsigned char"
             64 20 63 68 61 72
      000108 00                    7694 	.db	0
      000109 01                    7695 	.db	1
      00010A 08                    7696 	.db	8
      00010B 03                    7697 	.uleb128	3
      00010C 00 00 01 E9           7698 	.dw	0,489
      000110 54 49 4D 31 5F 4F 43  7699 	.ascii "TIM1_OC1Init"
             31 49 6E 69 74
      00011C 00                    7700 	.db	0
      00011D 00 00r00rF0           7701 	.dw	0,(_TIM1_OC1Init)
      000121 00 00r01r6F           7702 	.dw	0,(XG$TIM1_OC1Init$0$0+7)
      000125 01                    7703 	.db	1
      000126 00 00r05rDC           7704 	.dw	0,(Ldebug_loc_start+1500)
      00012A 04                    7705 	.uleb128	4
      00012B 02                    7706 	.db	2
      00012C 91                    7707 	.db	145
      00012D 04                    7708 	.sleb128	4
      00012E 54 49 4D 31 5F 4F 43  7709 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      000139 00                    7710 	.db	0
      00013A 00 00 00 FA           7711 	.dw	0,250
      00013E 04                    7712 	.uleb128	4
      00013F 02                    7713 	.db	2
      000140 91                    7714 	.db	145
      000141 05                    7715 	.sleb128	5
      000142 54 49 4D 31 5F 4F 75  7716 	.ascii "TIM1_OutputState"
             74 70 75 74 53 74 61
             74 65
      000152 00                    7717 	.db	0
      000153 00 00 00 FA           7718 	.dw	0,250
      000157 04                    7719 	.uleb128	4
      000158 02                    7720 	.db	2
      000159 91                    7721 	.db	145
      00015A 06                    7722 	.sleb128	6
      00015B 54 49 4D 31 5F 4F 75  7723 	.ascii "TIM1_OutputNState"
             74 70 75 74 4E 53 74
             61 74 65
      00016C 00                    7724 	.db	0
      00016D 00 00 00 FA           7725 	.dw	0,250
      000171 04                    7726 	.uleb128	4
      000172 02                    7727 	.db	2
      000173 91                    7728 	.db	145
      000174 07                    7729 	.sleb128	7
      000175 54 49 4D 31 5F 50 75  7730 	.ascii "TIM1_Pulse"
             6C 73 65
      00017F 00                    7731 	.db	0
      000180 00 00 00 EA           7732 	.dw	0,234
      000184 04                    7733 	.uleb128	4
      000185 02                    7734 	.db	2
      000186 91                    7735 	.db	145
      000187 09                    7736 	.sleb128	9
      000188 54 49 4D 31 5F 4F 43  7737 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      000197 00                    7738 	.db	0
      000198 00 00 00 FA           7739 	.dw	0,250
      00019C 04                    7740 	.uleb128	4
      00019D 02                    7741 	.db	2
      00019E 91                    7742 	.db	145
      00019F 0A                    7743 	.sleb128	10
      0001A0 54 49 4D 31 5F 4F 43  7744 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      0001B0 00                    7745 	.db	0
      0001B1 00 00 00 FA           7746 	.dw	0,250
      0001B5 04                    7747 	.uleb128	4
      0001B6 02                    7748 	.db	2
      0001B7 91                    7749 	.db	145
      0001B8 0B                    7750 	.sleb128	11
      0001B9 54 49 4D 31 5F 4F 43  7751 	.ascii "TIM1_OCIdleState"
             49 64 6C 65 53 74 61
             74 65
      0001C9 00                    7752 	.db	0
      0001CA 00 00 00 FA           7753 	.dw	0,250
      0001CE 04                    7754 	.uleb128	4
      0001CF 02                    7755 	.db	2
      0001D0 91                    7756 	.db	145
      0001D1 0C                    7757 	.sleb128	12
      0001D2 54 49 4D 31 5F 4F 43  7758 	.ascii "TIM1_OCNIdleState"
             4E 49 64 6C 65 53 74
             61 74 65
      0001E3 00                    7759 	.db	0
      0001E4 00 00 00 FA           7760 	.dw	0,250
      0001E8 00                    7761 	.uleb128	0
      0001E9 03                    7762 	.uleb128	3
      0001EA 00 00 02 C7           7763 	.dw	0,711
      0001EE 54 49 4D 31 5F 4F 43  7764 	.ascii "TIM1_OC2Init"
             32 49 6E 69 74
      0001FA 00                    7765 	.db	0
      0001FB 00 00r01r6F           7766 	.dw	0,(_TIM1_OC2Init)
      0001FF 00 00r01rEE           7767 	.dw	0,(XG$TIM1_OC2Init$0$0+7)
      000203 01                    7768 	.db	1
      000204 00 00r05rC8           7769 	.dw	0,(Ldebug_loc_start+1480)
      000208 04                    7770 	.uleb128	4
      000209 02                    7771 	.db	2
      00020A 91                    7772 	.db	145
      00020B 04                    7773 	.sleb128	4
      00020C 54 49 4D 31 5F 4F 43  7774 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      000217 00                    7775 	.db	0
      000218 00 00 00 FA           7776 	.dw	0,250
      00021C 04                    7777 	.uleb128	4
      00021D 02                    7778 	.db	2
      00021E 91                    7779 	.db	145
      00021F 05                    7780 	.sleb128	5
      000220 54 49 4D 31 5F 4F 75  7781 	.ascii "TIM1_OutputState"
             74 70 75 74 53 74 61
             74 65
      000230 00                    7782 	.db	0
      000231 00 00 00 FA           7783 	.dw	0,250
      000235 04                    7784 	.uleb128	4
      000236 02                    7785 	.db	2
      000237 91                    7786 	.db	145
      000238 06                    7787 	.sleb128	6
      000239 54 49 4D 31 5F 4F 75  7788 	.ascii "TIM1_OutputNState"
             74 70 75 74 4E 53 74
             61 74 65
      00024A 00                    7789 	.db	0
      00024B 00 00 00 FA           7790 	.dw	0,250
      00024F 04                    7791 	.uleb128	4
      000250 02                    7792 	.db	2
      000251 91                    7793 	.db	145
      000252 07                    7794 	.sleb128	7
      000253 54 49 4D 31 5F 50 75  7795 	.ascii "TIM1_Pulse"
             6C 73 65
      00025D 00                    7796 	.db	0
      00025E 00 00 00 EA           7797 	.dw	0,234
      000262 04                    7798 	.uleb128	4
      000263 02                    7799 	.db	2
      000264 91                    7800 	.db	145
      000265 09                    7801 	.sleb128	9
      000266 54 49 4D 31 5F 4F 43  7802 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      000275 00                    7803 	.db	0
      000276 00 00 00 FA           7804 	.dw	0,250
      00027A 04                    7805 	.uleb128	4
      00027B 02                    7806 	.db	2
      00027C 91                    7807 	.db	145
      00027D 0A                    7808 	.sleb128	10
      00027E 54 49 4D 31 5F 4F 43  7809 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      00028E 00                    7810 	.db	0
      00028F 00 00 00 FA           7811 	.dw	0,250
      000293 04                    7812 	.uleb128	4
      000294 02                    7813 	.db	2
      000295 91                    7814 	.db	145
      000296 0B                    7815 	.sleb128	11
      000297 54 49 4D 31 5F 4F 43  7816 	.ascii "TIM1_OCIdleState"
             49 64 6C 65 53 74 61
             74 65
      0002A7 00                    7817 	.db	0
      0002A8 00 00 00 FA           7818 	.dw	0,250
      0002AC 04                    7819 	.uleb128	4
      0002AD 02                    7820 	.db	2
      0002AE 91                    7821 	.db	145
      0002AF 0C                    7822 	.sleb128	12
      0002B0 54 49 4D 31 5F 4F 43  7823 	.ascii "TIM1_OCNIdleState"
             4E 49 64 6C 65 53 74
             61 74 65
      0002C1 00                    7824 	.db	0
      0002C2 00 00 00 FA           7825 	.dw	0,250
      0002C6 00                    7826 	.uleb128	0
      0002C7 03                    7827 	.uleb128	3
      0002C8 00 00 03 A5           7828 	.dw	0,933
      0002CC 54 49 4D 31 5F 4F 43  7829 	.ascii "TIM1_OC3Init"
             33 49 6E 69 74
      0002D8 00                    7830 	.db	0
      0002D9 00 00r01rEE           7831 	.dw	0,(_TIM1_OC3Init)
      0002DD 00 00r02r6D           7832 	.dw	0,(XG$TIM1_OC3Init$0$0+7)
      0002E1 01                    7833 	.db	1
      0002E2 00 00r05rB4           7834 	.dw	0,(Ldebug_loc_start+1460)
      0002E6 04                    7835 	.uleb128	4
      0002E7 02                    7836 	.db	2
      0002E8 91                    7837 	.db	145
      0002E9 04                    7838 	.sleb128	4
      0002EA 54 49 4D 31 5F 4F 43  7839 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      0002F5 00                    7840 	.db	0
      0002F6 00 00 00 FA           7841 	.dw	0,250
      0002FA 04                    7842 	.uleb128	4
      0002FB 02                    7843 	.db	2
      0002FC 91                    7844 	.db	145
      0002FD 05                    7845 	.sleb128	5
      0002FE 54 49 4D 31 5F 4F 75  7846 	.ascii "TIM1_OutputState"
             74 70 75 74 53 74 61
             74 65
      00030E 00                    7847 	.db	0
      00030F 00 00 00 FA           7848 	.dw	0,250
      000313 04                    7849 	.uleb128	4
      000314 02                    7850 	.db	2
      000315 91                    7851 	.db	145
      000316 06                    7852 	.sleb128	6
      000317 54 49 4D 31 5F 4F 75  7853 	.ascii "TIM1_OutputNState"
             74 70 75 74 4E 53 74
             61 74 65
      000328 00                    7854 	.db	0
      000329 00 00 00 FA           7855 	.dw	0,250
      00032D 04                    7856 	.uleb128	4
      00032E 02                    7857 	.db	2
      00032F 91                    7858 	.db	145
      000330 07                    7859 	.sleb128	7
      000331 54 49 4D 31 5F 50 75  7860 	.ascii "TIM1_Pulse"
             6C 73 65
      00033B 00                    7861 	.db	0
      00033C 00 00 00 EA           7862 	.dw	0,234
      000340 04                    7863 	.uleb128	4
      000341 02                    7864 	.db	2
      000342 91                    7865 	.db	145
      000343 09                    7866 	.sleb128	9
      000344 54 49 4D 31 5F 4F 43  7867 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      000353 00                    7868 	.db	0
      000354 00 00 00 FA           7869 	.dw	0,250
      000358 04                    7870 	.uleb128	4
      000359 02                    7871 	.db	2
      00035A 91                    7872 	.db	145
      00035B 0A                    7873 	.sleb128	10
      00035C 54 49 4D 31 5F 4F 43  7874 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      00036C 00                    7875 	.db	0
      00036D 00 00 00 FA           7876 	.dw	0,250
      000371 04                    7877 	.uleb128	4
      000372 02                    7878 	.db	2
      000373 91                    7879 	.db	145
      000374 0B                    7880 	.sleb128	11
      000375 54 49 4D 31 5F 4F 43  7881 	.ascii "TIM1_OCIdleState"
             49 64 6C 65 53 74 61
             74 65
      000385 00                    7882 	.db	0
      000386 00 00 00 FA           7883 	.dw	0,250
      00038A 04                    7884 	.uleb128	4
      00038B 02                    7885 	.db	2
      00038C 91                    7886 	.db	145
      00038D 0C                    7887 	.sleb128	12
      00038E 54 49 4D 31 5F 4F 43  7888 	.ascii "TIM1_OCNIdleState"
             4E 49 64 6C 65 53 74
             61 74 65
      00039F 00                    7889 	.db	0
      0003A0 00 00 00 FA           7890 	.dw	0,250
      0003A4 00                    7891 	.uleb128	0
      0003A5 03                    7892 	.uleb128	3
      0003A6 00 00 04 38           7893 	.dw	0,1080
      0003AA 54 49 4D 31 5F 4F 43  7894 	.ascii "TIM1_OC4Init"
             34 49 6E 69 74
      0003B6 00                    7895 	.db	0
      0003B7 00 00r02r6D           7896 	.dw	0,(_TIM1_OC4Init)
      0003BB 00 00r02rD1           7897 	.dw	0,(XG$TIM1_OC4Init$0$0+7)
      0003BF 01                    7898 	.db	1
      0003C0 00 00r05rA0           7899 	.dw	0,(Ldebug_loc_start+1440)
      0003C4 04                    7900 	.uleb128	4
      0003C5 02                    7901 	.db	2
      0003C6 91                    7902 	.db	145
      0003C7 04                    7903 	.sleb128	4
      0003C8 54 49 4D 31 5F 4F 43  7904 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      0003D3 00                    7905 	.db	0
      0003D4 00 00 00 FA           7906 	.dw	0,250
      0003D8 04                    7907 	.uleb128	4
      0003D9 02                    7908 	.db	2
      0003DA 91                    7909 	.db	145
      0003DB 05                    7910 	.sleb128	5
      0003DC 54 49 4D 31 5F 4F 75  7911 	.ascii "TIM1_OutputState"
             74 70 75 74 53 74 61
             74 65
      0003EC 00                    7912 	.db	0
      0003ED 00 00 00 FA           7913 	.dw	0,250
      0003F1 04                    7914 	.uleb128	4
      0003F2 02                    7915 	.db	2
      0003F3 91                    7916 	.db	145
      0003F4 06                    7917 	.sleb128	6
      0003F5 54 49 4D 31 5F 50 75  7918 	.ascii "TIM1_Pulse"
             6C 73 65
      0003FF 00                    7919 	.db	0
      000400 00 00 00 EA           7920 	.dw	0,234
      000404 04                    7921 	.uleb128	4
      000405 02                    7922 	.db	2
      000406 91                    7923 	.db	145
      000407 08                    7924 	.sleb128	8
      000408 54 49 4D 31 5F 4F 43  7925 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      000417 00                    7926 	.db	0
      000418 00 00 00 FA           7927 	.dw	0,250
      00041C 04                    7928 	.uleb128	4
      00041D 02                    7929 	.db	2
      00041E 91                    7930 	.db	145
      00041F 09                    7931 	.sleb128	9
      000420 54 49 4D 31 5F 4F 43  7932 	.ascii "TIM1_OCIdleState"
             49 64 6C 65 53 74 61
             74 65
      000430 00                    7933 	.db	0
      000431 00 00 00 FA           7934 	.dw	0,250
      000435 06                    7935 	.uleb128	6
      000436 06                    7936 	.uleb128	6
      000437 00                    7937 	.uleb128	0
      000438 03                    7938 	.uleb128	3
      000439 00 00 04 EA           7939 	.dw	0,1258
      00043D 54 49 4D 31 5F 42 44  7940 	.ascii "TIM1_BDTRConfig"
             54 52 43 6F 6E 66 69
             67
      00044C 00                    7941 	.db	0
      00044D 00 00r02rD1           7942 	.dw	0,(_TIM1_BDTRConfig)
      000451 00 00r02rFE           7943 	.dw	0,(XG$TIM1_BDTRConfig$0$0+7)
      000455 01                    7944 	.db	1
      000456 00 00r05r8C           7945 	.dw	0,(Ldebug_loc_start+1420)
      00045A 04                    7946 	.uleb128	4
      00045B 02                    7947 	.db	2
      00045C 91                    7948 	.db	145
      00045D 04                    7949 	.sleb128	4
      00045E 54 49 4D 31 5F 4F 53  7950 	.ascii "TIM1_OSSIState"
             53 49 53 74 61 74 65
      00046C 00                    7951 	.db	0
      00046D 00 00 00 FA           7952 	.dw	0,250
      000471 04                    7953 	.uleb128	4
      000472 02                    7954 	.db	2
      000473 91                    7955 	.db	145
      000474 05                    7956 	.sleb128	5
      000475 54 49 4D 31 5F 4C 6F  7957 	.ascii "TIM1_LockLevel"
             63 6B 4C 65 76 65 6C
      000483 00                    7958 	.db	0
      000484 00 00 00 FA           7959 	.dw	0,250
      000488 04                    7960 	.uleb128	4
      000489 02                    7961 	.db	2
      00048A 91                    7962 	.db	145
      00048B 06                    7963 	.sleb128	6
      00048C 54 49 4D 31 5F 44 65  7964 	.ascii "TIM1_DeadTime"
             61 64 54 69 6D 65
      000499 00                    7965 	.db	0
      00049A 00 00 00 FA           7966 	.dw	0,250
      00049E 04                    7967 	.uleb128	4
      00049F 02                    7968 	.db	2
      0004A0 91                    7969 	.db	145
      0004A1 07                    7970 	.sleb128	7
      0004A2 54 49 4D 31 5F 42 72  7971 	.ascii "TIM1_Break"
             65 61 6B
      0004AC 00                    7972 	.db	0
      0004AD 00 00 00 FA           7973 	.dw	0,250
      0004B1 04                    7974 	.uleb128	4
      0004B2 02                    7975 	.db	2
      0004B3 91                    7976 	.db	145
      0004B4 08                    7977 	.sleb128	8
      0004B5 54 49 4D 31 5F 42 72  7978 	.ascii "TIM1_BreakPolarity"
             65 61 6B 50 6F 6C 61
             72 69 74 79
      0004C7 00                    7979 	.db	0
      0004C8 00 00 00 FA           7980 	.dw	0,250
      0004CC 04                    7981 	.uleb128	4
      0004CD 02                    7982 	.db	2
      0004CE 91                    7983 	.db	145
      0004CF 09                    7984 	.sleb128	9
      0004D0 54 49 4D 31 5F 41 75  7985 	.ascii "TIM1_AutomaticOutput"
             74 6F 6D 61 74 69 63
             4F 75 74 70 75 74
      0004E4 00                    7986 	.db	0
      0004E5 00 00 00 FA           7987 	.dw	0,250
      0004E9 00                    7988 	.uleb128	0
      0004EA 03                    7989 	.uleb128	3
      0004EB 00 00 05 82           7990 	.dw	0,1410
      0004EF 54 49 4D 31 5F 49 43  7991 	.ascii "TIM1_ICInit"
             49 6E 69 74
      0004FA 00                    7992 	.db	0
      0004FB 00 00r02rFE           7993 	.dw	0,(_TIM1_ICInit)
      0004FF 00 00r03r7B           7994 	.dw	0,(XG$TIM1_ICInit$0$0+7)
      000503 01                    7995 	.db	1
      000504 00 00r05r78           7996 	.dw	0,(Ldebug_loc_start+1400)
      000508 04                    7997 	.uleb128	4
      000509 02                    7998 	.db	2
      00050A 91                    7999 	.db	145
      00050B 04                    8000 	.sleb128	4
      00050C 54 49 4D 31 5F 43 68  8001 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      000518 00                    8002 	.db	0
      000519 00 00 00 FA           8003 	.dw	0,250
      00051D 04                    8004 	.uleb128	4
      00051E 02                    8005 	.db	2
      00051F 91                    8006 	.db	145
      000520 05                    8007 	.sleb128	5
      000521 54 49 4D 31 5F 49 43  8008 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      000530 00                    8009 	.db	0
      000531 00 00 00 FA           8010 	.dw	0,250
      000535 04                    8011 	.uleb128	4
      000536 02                    8012 	.db	2
      000537 91                    8013 	.db	145
      000538 06                    8014 	.sleb128	6
      000539 54 49 4D 31 5F 49 43  8015 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      000549 00                    8016 	.db	0
      00054A 00 00 00 FA           8017 	.dw	0,250
      00054E 04                    8018 	.uleb128	4
      00054F 02                    8019 	.db	2
      000550 91                    8020 	.db	145
      000551 07                    8021 	.sleb128	7
      000552 54 49 4D 31 5F 49 43  8022 	.ascii "TIM1_ICPrescaler"
             50 72 65 73 63 61 6C
             65 72
      000562 00                    8023 	.db	0
      000563 00 00 00 FA           8024 	.dw	0,250
      000567 04                    8025 	.uleb128	4
      000568 02                    8026 	.db	2
      000569 91                    8027 	.db	145
      00056A 08                    8028 	.sleb128	8
      00056B 54 49 4D 31 5F 49 43  8029 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      000578 00                    8030 	.db	0
      000579 00 00 00 FA           8031 	.dw	0,250
      00057D 06                    8032 	.uleb128	6
      00057E 06                    8033 	.uleb128	6
      00057F 06                    8034 	.uleb128	6
      000580 06                    8035 	.uleb128	6
      000581 00                    8036 	.uleb128	0
      000582 03                    8037 	.uleb128	3
      000583 00 00 06 47           8038 	.dw	0,1607
      000587 54 49 4D 31 5F 50 57  8039 	.ascii "TIM1_PWMIConfig"
             4D 49 43 6F 6E 66 69
             67
      000596 00                    8040 	.db	0
      000597 00 00r03r7B           8041 	.dw	0,(_TIM1_PWMIConfig)
      00059B 00 00r04r0A           8042 	.dw	0,(XG$TIM1_PWMIConfig$0$0+7)
      00059F 01                    8043 	.db	1
      0005A0 00 00r05r64           8044 	.dw	0,(Ldebug_loc_start+1380)
      0005A4 04                    8045 	.uleb128	4
      0005A5 02                    8046 	.db	2
      0005A6 91                    8047 	.db	145
      0005A7 04                    8048 	.sleb128	4
      0005A8 54 49 4D 31 5F 43 68  8049 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      0005B4 00                    8050 	.db	0
      0005B5 00 00 00 FA           8051 	.dw	0,250
      0005B9 04                    8052 	.uleb128	4
      0005BA 02                    8053 	.db	2
      0005BB 91                    8054 	.db	145
      0005BC 05                    8055 	.sleb128	5
      0005BD 54 49 4D 31 5F 49 43  8056 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      0005CC 00                    8057 	.db	0
      0005CD 00 00 00 FA           8058 	.dw	0,250
      0005D1 04                    8059 	.uleb128	4
      0005D2 02                    8060 	.db	2
      0005D3 91                    8061 	.db	145
      0005D4 06                    8062 	.sleb128	6
      0005D5 54 49 4D 31 5F 49 43  8063 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      0005E5 00                    8064 	.db	0
      0005E6 00 00 00 FA           8065 	.dw	0,250
      0005EA 04                    8066 	.uleb128	4
      0005EB 02                    8067 	.db	2
      0005EC 91                    8068 	.db	145
      0005ED 07                    8069 	.sleb128	7
      0005EE 54 49 4D 31 5F 49 43  8070 	.ascii "TIM1_ICPrescaler"
             50 72 65 73 63 61 6C
             65 72
      0005FE 00                    8071 	.db	0
      0005FF 00 00 00 FA           8072 	.dw	0,250
      000603 04                    8073 	.uleb128	4
      000604 02                    8074 	.db	2
      000605 91                    8075 	.db	145
      000606 08                    8076 	.sleb128	8
      000607 54 49 4D 31 5F 49 43  8077 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      000614 00                    8078 	.db	0
      000615 00 00 00 FA           8079 	.dw	0,250
      000619 06                    8080 	.uleb128	6
      00061A 06                    8081 	.uleb128	6
      00061B 06                    8082 	.uleb128	6
      00061C 06                    8083 	.uleb128	6
      00061D 06                    8084 	.uleb128	6
      00061E 06                    8085 	.uleb128	6
      00061F 07                    8086 	.uleb128	7
      000620 02                    8087 	.db	2
      000621 91                    8088 	.db	145
      000622 7F                    8089 	.sleb128	-1
      000623 69 63 70 6F 6C 61 72  8090 	.ascii "icpolarity"
             69 74 79
      00062D 00                    8091 	.db	0
      00062E 00 00 00 FA           8092 	.dw	0,250
      000632 07                    8093 	.uleb128	7
      000633 02                    8094 	.db	2
      000634 91                    8095 	.db	145
      000635 7E                    8096 	.sleb128	-2
      000636 69 63 73 65 6C 65 63  8097 	.ascii "icselection"
             74 69 6F 6E
      000641 00                    8098 	.db	0
      000642 00 00 00 FA           8099 	.dw	0,250
      000646 00                    8100 	.uleb128	0
      000647 03                    8101 	.uleb128	3
      000648 00 00 06 76           8102 	.dw	0,1654
      00064C 54 49 4D 31 5F 43 6D  8103 	.ascii "TIM1_Cmd"
             64
      000654 00                    8104 	.db	0
      000655 00 00r04r0A           8105 	.dw	0,(_TIM1_Cmd)
      000659 00 00r04r2B           8106 	.dw	0,(XG$TIM1_Cmd$0$0+7)
      00065D 01                    8107 	.db	1
      00065E 00 00r05r50           8108 	.dw	0,(Ldebug_loc_start+1360)
      000662 04                    8109 	.uleb128	4
      000663 02                    8110 	.db	2
      000664 91                    8111 	.db	145
      000665 04                    8112 	.sleb128	4
      000666 4E 65 77 53 74 61 74  8113 	.ascii "NewState"
             65
      00066E 00                    8114 	.db	0
      00066F 00 00 00 FA           8115 	.dw	0,250
      000673 06                    8116 	.uleb128	6
      000674 06                    8117 	.uleb128	6
      000675 00                    8118 	.uleb128	0
      000676 03                    8119 	.uleb128	3
      000677 00 00 06 B0           8120 	.dw	0,1712
      00067B 54 49 4D 31 5F 43 74  8121 	.ascii "TIM1_CtrlPWMOutputs"
             72 6C 50 57 4D 4F 75
             74 70 75 74 73
      00068E 00                    8122 	.db	0
      00068F 00 00r04r2B           8123 	.dw	0,(_TIM1_CtrlPWMOutputs)
      000693 00 00r04r4C           8124 	.dw	0,(XG$TIM1_CtrlPWMOutputs$0$0+7)
      000697 01                    8125 	.db	1
      000698 00 00r05r3C           8126 	.dw	0,(Ldebug_loc_start+1340)
      00069C 04                    8127 	.uleb128	4
      00069D 02                    8128 	.db	2
      00069E 91                    8129 	.db	145
      00069F 04                    8130 	.sleb128	4
      0006A0 4E 65 77 53 74 61 74  8131 	.ascii "NewState"
             65
      0006A8 00                    8132 	.db	0
      0006A9 00 00 00 FA           8133 	.dw	0,250
      0006AD 06                    8134 	.uleb128	6
      0006AE 06                    8135 	.uleb128	6
      0006AF 00                    8136 	.uleb128	0
      0006B0 03                    8137 	.uleb128	3
      0006B1 00 00 06 F4           8138 	.dw	0,1780
      0006B5 54 49 4D 31 5F 49 54  8139 	.ascii "TIM1_ITConfig"
             43 6F 6E 66 69 67
      0006C2 00                    8140 	.db	0
      0006C3 00 00r04r4C           8141 	.dw	0,(_TIM1_ITConfig)
      0006C7 00 00r04r80           8142 	.dw	0,(XG$TIM1_ITConfig$0$0+7)
      0006CB 01                    8143 	.db	1
      0006CC 00 00r05r28           8144 	.dw	0,(Ldebug_loc_start+1320)
      0006D0 04                    8145 	.uleb128	4
      0006D1 02                    8146 	.db	2
      0006D2 91                    8147 	.db	145
      0006D3 04                    8148 	.sleb128	4
      0006D4 54 49 4D 31 5F 49 54  8149 	.ascii "TIM1_IT"
      0006DB 00                    8150 	.db	0
      0006DC 00 00 00 FA           8151 	.dw	0,250
      0006E0 04                    8152 	.uleb128	4
      0006E1 02                    8153 	.db	2
      0006E2 91                    8154 	.db	145
      0006E3 05                    8155 	.sleb128	5
      0006E4 4E 65 77 53 74 61 74  8156 	.ascii "NewState"
             65
      0006EC 00                    8157 	.db	0
      0006ED 00 00 00 FA           8158 	.dw	0,250
      0006F1 06                    8159 	.uleb128	6
      0006F2 06                    8160 	.uleb128	6
      0006F3 00                    8161 	.uleb128	0
      0006F4 02                    8162 	.uleb128	2
      0006F5 54 49 4D 31 5F 49 6E  8163 	.ascii "TIM1_InternalClockConfig"
             74 65 72 6E 61 6C 43
             6C 6F 63 6B 43 6F 6E
             66 69 67
      00070D 00                    8164 	.db	0
      00070E 00 00r04r80           8165 	.dw	0,(_TIM1_InternalClockConfig)
      000712 00 00r04r9A           8166 	.dw	0,(XG$TIM1_InternalClockConfig$0$0+7)
      000716 01                    8167 	.db	1
      000717 00 00r05r14           8168 	.dw	0,(Ldebug_loc_start+1300)
      00071B 03                    8169 	.uleb128	3
      00071C 00 00 07 95           8170 	.dw	0,1941
      000720 54 49 4D 31 5F 45 54  8171 	.ascii "TIM1_ETRClockMode1Config"
             52 43 6C 6F 63 6B 4D
             6F 64 65 31 43 6F 6E
             66 69 67
      000738 00                    8172 	.db	0
      000739 00 00r04r9A           8173 	.dw	0,(_TIM1_ETRClockMode1Config)
      00073D 00 00r04rC7           8174 	.dw	0,(XG$TIM1_ETRClockMode1Config$0$0+7)
      000741 01                    8175 	.db	1
      000742 00 00r05r00           8176 	.dw	0,(Ldebug_loc_start+1280)
      000746 04                    8177 	.uleb128	4
      000747 02                    8178 	.db	2
      000748 91                    8179 	.db	145
      000749 04                    8180 	.sleb128	4
      00074A 54 49 4D 31 5F 45 78  8181 	.ascii "TIM1_ExtTRGPrescaler"
             74 54 52 47 50 72 65
             73 63 61 6C 65 72
      00075E 00                    8182 	.db	0
      00075F 00 00 00 FA           8183 	.dw	0,250
      000763 04                    8184 	.uleb128	4
      000764 02                    8185 	.db	2
      000765 91                    8186 	.db	145
      000766 05                    8187 	.sleb128	5
      000767 54 49 4D 31 5F 45 78  8188 	.ascii "TIM1_ExtTRGPolarity"
             74 54 52 47 50 6F 6C
             61 72 69 74 79
      00077A 00                    8189 	.db	0
      00077B 00 00 00 FA           8190 	.dw	0,250
      00077F 04                    8191 	.uleb128	4
      000780 02                    8192 	.db	2
      000781 91                    8193 	.db	145
      000782 06                    8194 	.sleb128	6
      000783 45 78 74 54 52 47 46  8195 	.ascii "ExtTRGFilter"
             69 6C 74 65 72
      00078F 00                    8196 	.db	0
      000790 00 00 00 FA           8197 	.dw	0,250
      000794 00                    8198 	.uleb128	0
      000795 03                    8199 	.uleb128	3
      000796 00 00 08 0F           8200 	.dw	0,2063
      00079A 54 49 4D 31 5F 45 54  8201 	.ascii "TIM1_ETRClockMode2Config"
             52 43 6C 6F 63 6B 4D
             6F 64 65 32 43 6F 6E
             66 69 67
      0007B2 00                    8202 	.db	0
      0007B3 00 00r04rC7           8203 	.dw	0,(_TIM1_ETRClockMode2Config)
      0007B7 00 00r04rEF           8204 	.dw	0,(XG$TIM1_ETRClockMode2Config$0$0+7)
      0007BB 01                    8205 	.db	1
      0007BC 00 00r04rEC           8206 	.dw	0,(Ldebug_loc_start+1260)
      0007C0 04                    8207 	.uleb128	4
      0007C1 02                    8208 	.db	2
      0007C2 91                    8209 	.db	145
      0007C3 04                    8210 	.sleb128	4
      0007C4 54 49 4D 31 5F 45 78  8211 	.ascii "TIM1_ExtTRGPrescaler"
             74 54 52 47 50 72 65
             73 63 61 6C 65 72
      0007D8 00                    8212 	.db	0
      0007D9 00 00 00 FA           8213 	.dw	0,250
      0007DD 04                    8214 	.uleb128	4
      0007DE 02                    8215 	.db	2
      0007DF 91                    8216 	.db	145
      0007E0 05                    8217 	.sleb128	5
      0007E1 54 49 4D 31 5F 45 78  8218 	.ascii "TIM1_ExtTRGPolarity"
             74 54 52 47 50 6F 6C
             61 72 69 74 79
      0007F4 00                    8219 	.db	0
      0007F5 00 00 00 FA           8220 	.dw	0,250
      0007F9 04                    8221 	.uleb128	4
      0007FA 02                    8222 	.db	2
      0007FB 91                    8223 	.db	145
      0007FC 06                    8224 	.sleb128	6
      0007FD 45 78 74 54 52 47 46  8225 	.ascii "ExtTRGFilter"
             69 6C 74 65 72
      000809 00                    8226 	.db	0
      00080A 00 00 00 FA           8227 	.dw	0,250
      00080E 00                    8228 	.uleb128	0
      00080F 03                    8229 	.uleb128	3
      000810 00 00 08 7F           8230 	.dw	0,2175
      000814 54 49 4D 31 5F 45 54  8231 	.ascii "TIM1_ETRConfig"
             52 43 6F 6E 66 69 67
      000822 00                    8232 	.db	0
      000823 00 00r04rEF           8233 	.dw	0,(_TIM1_ETRConfig)
      000827 00 00r05r16           8234 	.dw	0,(XG$TIM1_ETRConfig$0$0+7)
      00082B 01                    8235 	.db	1
      00082C 00 00r04rD8           8236 	.dw	0,(Ldebug_loc_start+1240)
      000830 04                    8237 	.uleb128	4
      000831 02                    8238 	.db	2
      000832 91                    8239 	.db	145
      000833 04                    8240 	.sleb128	4
      000834 54 49 4D 31 5F 45 78  8241 	.ascii "TIM1_ExtTRGPrescaler"
             74 54 52 47 50 72 65
             73 63 61 6C 65 72
      000848 00                    8242 	.db	0
      000849 00 00 00 FA           8243 	.dw	0,250
      00084D 04                    8244 	.uleb128	4
      00084E 02                    8245 	.db	2
      00084F 91                    8246 	.db	145
      000850 05                    8247 	.sleb128	5
      000851 54 49 4D 31 5F 45 78  8248 	.ascii "TIM1_ExtTRGPolarity"
             74 54 52 47 50 6F 6C
             61 72 69 74 79
      000864 00                    8249 	.db	0
      000865 00 00 00 FA           8250 	.dw	0,250
      000869 04                    8251 	.uleb128	4
      00086A 02                    8252 	.db	2
      00086B 91                    8253 	.db	145
      00086C 06                    8254 	.sleb128	6
      00086D 45 78 74 54 52 47 46  8255 	.ascii "ExtTRGFilter"
             69 6C 74 65 72
      000879 00                    8256 	.db	0
      00087A 00 00 00 FA           8257 	.dw	0,250
      00087E 00                    8258 	.uleb128	0
      00087F 03                    8259 	.uleb128	3
      000880 00 00 08 FB           8260 	.dw	0,2299
      000884 54 49 4D 31 5F 54 49  8261 	.ascii "TIM1_TIxExternalClockConfig"
             78 45 78 74 65 72 6E
             61 6C 43 6C 6F 63 6B
             43 6F 6E 66 69 67
      00089F 00                    8262 	.db	0
      0008A0 00 00r05r16           8263 	.dw	0,(_TIM1_TIxExternalClockConfig)
      0008A4 00 00r05r59           8264 	.dw	0,(XG$TIM1_TIxExternalClockConfig$0$0+7)
      0008A8 01                    8265 	.db	1
      0008A9 00 00r04rC4           8266 	.dw	0,(Ldebug_loc_start+1220)
      0008AD 04                    8267 	.uleb128	4
      0008AE 02                    8268 	.db	2
      0008AF 91                    8269 	.db	145
      0008B0 04                    8270 	.sleb128	4
      0008B1 54 49 4D 31 5F 54 49  8271 	.ascii "TIM1_TIxExternalCLKSource"
             78 45 78 74 65 72 6E
             61 6C 43 4C 4B 53 6F
             75 72 63 65
      0008CA 00                    8272 	.db	0
      0008CB 00 00 00 FA           8273 	.dw	0,250
      0008CF 04                    8274 	.uleb128	4
      0008D0 02                    8275 	.db	2
      0008D1 91                    8276 	.db	145
      0008D2 05                    8277 	.sleb128	5
      0008D3 54 49 4D 31 5F 49 43  8278 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      0008E2 00                    8279 	.db	0
      0008E3 00 00 00 FA           8280 	.dw	0,250
      0008E7 04                    8281 	.uleb128	4
      0008E8 02                    8282 	.db	2
      0008E9 91                    8283 	.db	145
      0008EA 06                    8284 	.sleb128	6
      0008EB 49 43 46 69 6C 74 65  8285 	.ascii "ICFilter"
             72
      0008F3 00                    8286 	.db	0
      0008F4 00 00 00 FA           8287 	.dw	0,250
      0008F8 06                    8288 	.uleb128	6
      0008F9 06                    8289 	.uleb128	6
      0008FA 00                    8290 	.uleb128	0
      0008FB 03                    8291 	.uleb128	3
      0008FC 00 00 09 46           8292 	.dw	0,2374
      000900 54 49 4D 31 5F 53 65  8293 	.ascii "TIM1_SelectInputTrigger"
             6C 65 63 74 49 6E 70
             75 74 54 72 69 67 67
             65 72
      000917 00                    8294 	.db	0
      000918 00 00r05r59           8295 	.dw	0,(_TIM1_SelectInputTrigger)
      00091C 00 00r05r78           8296 	.dw	0,(XG$TIM1_SelectInputTrigger$0$0+7)
      000920 01                    8297 	.db	1
      000921 00 00r04rB0           8298 	.dw	0,(Ldebug_loc_start+1200)
      000925 04                    8299 	.uleb128	4
      000926 02                    8300 	.db	2
      000927 91                    8301 	.db	145
      000928 04                    8302 	.sleb128	4
      000929 54 49 4D 31 5F 49 6E  8303 	.ascii "TIM1_InputTriggerSource"
             70 75 74 54 72 69 67
             67 65 72 53 6F 75 72
             63 65
      000940 00                    8304 	.db	0
      000941 00 00 00 FA           8305 	.dw	0,250
      000945 00                    8306 	.uleb128	0
      000946 03                    8307 	.uleb128	3
      000947 00 00 09 85           8308 	.dw	0,2437
      00094B 54 49 4D 31 5F 55 70  8309 	.ascii "TIM1_UpdateDisableConfig"
             64 61 74 65 44 69 73
             61 62 6C 65 43 6F 6E
             66 69 67
      000963 00                    8310 	.db	0
      000964 00 00r05r78           8311 	.dw	0,(_TIM1_UpdateDisableConfig)
      000968 00 00r05r9F           8312 	.dw	0,(XG$TIM1_UpdateDisableConfig$0$0+7)
      00096C 01                    8313 	.db	1
      00096D 00 00r04r9C           8314 	.dw	0,(Ldebug_loc_start+1180)
      000971 04                    8315 	.uleb128	4
      000972 02                    8316 	.db	2
      000973 91                    8317 	.db	145
      000974 04                    8318 	.sleb128	4
      000975 4E 65 77 53 74 61 74  8319 	.ascii "NewState"
             65
      00097D 00                    8320 	.db	0
      00097E 00 00 00 FA           8321 	.dw	0,250
      000982 06                    8322 	.uleb128	6
      000983 06                    8323 	.uleb128	6
      000984 00                    8324 	.uleb128	0
      000985 03                    8325 	.uleb128	3
      000986 00 00 09 CD           8326 	.dw	0,2509
      00098A 54 49 4D 31 5F 55 70  8327 	.ascii "TIM1_UpdateRequestConfig"
             64 61 74 65 52 65 71
             75 65 73 74 43 6F 6E
             66 69 67
      0009A2 00                    8328 	.db	0
      0009A3 00 00r05r9F           8329 	.dw	0,(_TIM1_UpdateRequestConfig)
      0009A7 00 00r05rC6           8330 	.dw	0,(XG$TIM1_UpdateRequestConfig$0$0+7)
      0009AB 01                    8331 	.db	1
      0009AC 00 00r04r88           8332 	.dw	0,(Ldebug_loc_start+1160)
      0009B0 04                    8333 	.uleb128	4
      0009B1 02                    8334 	.db	2
      0009B2 91                    8335 	.db	145
      0009B3 04                    8336 	.sleb128	4
      0009B4 54 49 4D 31 5F 55 70  8337 	.ascii "TIM1_UpdateSource"
             64 61 74 65 53 6F 75
             72 63 65
      0009C5 00                    8338 	.db	0
      0009C6 00 00 00 FA           8339 	.dw	0,250
      0009CA 06                    8340 	.uleb128	6
      0009CB 06                    8341 	.uleb128	6
      0009CC 00                    8342 	.uleb128	0
      0009CD 03                    8343 	.uleb128	3
      0009CE 00 00 0A 09           8344 	.dw	0,2569
      0009D2 54 49 4D 31 5F 53 65  8345 	.ascii "TIM1_SelectHallSensor"
             6C 65 63 74 48 61 6C
             6C 53 65 6E 73 6F 72
      0009E7 00                    8346 	.db	0
      0009E8 00 00r05rC6           8347 	.dw	0,(_TIM1_SelectHallSensor)
      0009EC 00 00r05rE7           8348 	.dw	0,(XG$TIM1_SelectHallSensor$0$0+7)
      0009F0 01                    8349 	.db	1
      0009F1 00 00r04r74           8350 	.dw	0,(Ldebug_loc_start+1140)
      0009F5 04                    8351 	.uleb128	4
      0009F6 02                    8352 	.db	2
      0009F7 91                    8353 	.db	145
      0009F8 04                    8354 	.sleb128	4
      0009F9 4E 65 77 53 74 61 74  8355 	.ascii "NewState"
             65
      000A01 00                    8356 	.db	0
      000A02 00 00 00 FA           8357 	.dw	0,250
      000A06 06                    8358 	.uleb128	6
      000A07 06                    8359 	.uleb128	6
      000A08 00                    8360 	.uleb128	0
      000A09 03                    8361 	.uleb128	3
      000A0A 00 00 0A 4A           8362 	.dw	0,2634
      000A0E 54 49 4D 31 5F 53 65  8363 	.ascii "TIM1_SelectOnePulseMode"
             6C 65 63 74 4F 6E 65
             50 75 6C 73 65 4D 6F
             64 65
      000A25 00                    8364 	.db	0
      000A26 00 00r05rE7           8365 	.dw	0,(_TIM1_SelectOnePulseMode)
      000A2A 00 00r06r0E           8366 	.dw	0,(XG$TIM1_SelectOnePulseMode$0$0+7)
      000A2E 01                    8367 	.db	1
      000A2F 00 00r04r60           8368 	.dw	0,(Ldebug_loc_start+1120)
      000A33 04                    8369 	.uleb128	4
      000A34 02                    8370 	.db	2
      000A35 91                    8371 	.db	145
      000A36 04                    8372 	.sleb128	4
      000A37 54 49 4D 31 5F 4F 50  8373 	.ascii "TIM1_OPMode"
             4D 6F 64 65
      000A42 00                    8374 	.db	0
      000A43 00 00 00 FA           8375 	.dw	0,250
      000A47 06                    8376 	.uleb128	6
      000A48 06                    8377 	.uleb128	6
      000A49 00                    8378 	.uleb128	0
      000A4A 03                    8379 	.uleb128	3
      000A4B 00 00 0A 8E           8380 	.dw	0,2702
      000A4F 54 49 4D 31 5F 53 65  8381 	.ascii "TIM1_SelectOutputTrigger"
             6C 65 63 74 4F 75 74
             70 75 74 54 72 69 67
             67 65 72
      000A67 00                    8382 	.db	0
      000A68 00 00r06r0E           8383 	.dw	0,(_TIM1_SelectOutputTrigger)
      000A6C 00 00r06r2D           8384 	.dw	0,(XG$TIM1_SelectOutputTrigger$0$0+7)
      000A70 01                    8385 	.db	1
      000A71 00 00r04r4C           8386 	.dw	0,(Ldebug_loc_start+1100)
      000A75 04                    8387 	.uleb128	4
      000A76 02                    8388 	.db	2
      000A77 91                    8389 	.db	145
      000A78 04                    8390 	.sleb128	4
      000A79 54 49 4D 31 5F 54 52  8391 	.ascii "TIM1_TRGOSource"
             47 4F 53 6F 75 72 63
             65
      000A88 00                    8392 	.db	0
      000A89 00 00 00 FA           8393 	.dw	0,250
      000A8D 00                    8394 	.uleb128	0
      000A8E 03                    8395 	.uleb128	3
      000A8F 00 00 0A CD           8396 	.dw	0,2765
      000A93 54 49 4D 31 5F 53 65  8397 	.ascii "TIM1_SelectSlaveMode"
             6C 65 63 74 53 6C 61
             76 65 4D 6F 64 65
      000AA7 00                    8398 	.db	0
      000AA8 00 00r06r2D           8399 	.dw	0,(_TIM1_SelectSlaveMode)
      000AAC 00 00r06r4C           8400 	.dw	0,(XG$TIM1_SelectSlaveMode$0$0+7)
      000AB0 01                    8401 	.db	1
      000AB1 00 00r04r38           8402 	.dw	0,(Ldebug_loc_start+1080)
      000AB5 04                    8403 	.uleb128	4
      000AB6 02                    8404 	.db	2
      000AB7 91                    8405 	.db	145
      000AB8 04                    8406 	.sleb128	4
      000AB9 54 49 4D 31 5F 53 6C  8407 	.ascii "TIM1_SlaveMode"
             61 76 65 4D 6F 64 65
      000AC7 00                    8408 	.db	0
      000AC8 00 00 00 FA           8409 	.dw	0,250
      000ACC 00                    8410 	.uleb128	0
      000ACD 03                    8411 	.uleb128	3
      000ACE 00 00 0B 0E           8412 	.dw	0,2830
      000AD2 54 49 4D 31 5F 53 65  8413 	.ascii "TIM1_SelectMasterSlaveMode"
             6C 65 63 74 4D 61 73
             74 65 72 53 6C 61 76
             65 4D 6F 64 65
      000AEC 00                    8414 	.db	0
      000AED 00 00r06r4C           8415 	.dw	0,(_TIM1_SelectMasterSlaveMode)
      000AF1 00 00r06r6D           8416 	.dw	0,(XG$TIM1_SelectMasterSlaveMode$0$0+7)
      000AF5 01                    8417 	.db	1
      000AF6 00 00r04r24           8418 	.dw	0,(Ldebug_loc_start+1060)
      000AFA 04                    8419 	.uleb128	4
      000AFB 02                    8420 	.db	2
      000AFC 91                    8421 	.db	145
      000AFD 04                    8422 	.sleb128	4
      000AFE 4E 65 77 53 74 61 74  8423 	.ascii "NewState"
             65
      000B06 00                    8424 	.db	0
      000B07 00 00 00 FA           8425 	.dw	0,250
      000B0B 06                    8426 	.uleb128	6
      000B0C 06                    8427 	.uleb128	6
      000B0D 00                    8428 	.uleb128	0
      000B0E 03                    8429 	.uleb128	3
      000B0F 00 00 0B 8C           8430 	.dw	0,2956
      000B13 54 49 4D 31 5F 45 6E  8431 	.ascii "TIM1_EncoderInterfaceConfig"
             63 6F 64 65 72 49 6E
             74 65 72 66 61 63 65
             43 6F 6E 66 69 67
      000B2E 00                    8432 	.db	0
      000B2F 00 00r06r6D           8433 	.dw	0,(_TIM1_EncoderInterfaceConfig)
      000B33 00 00r06rCC           8434 	.dw	0,(XG$TIM1_EncoderInterfaceConfig$0$0+7)
      000B37 01                    8435 	.db	1
      000B38 00 00r04r10           8436 	.dw	0,(Ldebug_loc_start+1040)
      000B3C 04                    8437 	.uleb128	4
      000B3D 02                    8438 	.db	2
      000B3E 91                    8439 	.db	145
      000B3F 04                    8440 	.sleb128	4
      000B40 54 49 4D 31 5F 45 6E  8441 	.ascii "TIM1_EncoderMode"
             63 6F 64 65 72 4D 6F
             64 65
      000B50 00                    8442 	.db	0
      000B51 00 00 00 FA           8443 	.dw	0,250
      000B55 04                    8444 	.uleb128	4
      000B56 02                    8445 	.db	2
      000B57 91                    8446 	.db	145
      000B58 05                    8447 	.sleb128	5
      000B59 54 49 4D 31 5F 49 43  8448 	.ascii "TIM1_IC1Polarity"
             31 50 6F 6C 61 72 69
             74 79
      000B69 00                    8449 	.db	0
      000B6A 00 00 00 FA           8450 	.dw	0,250
      000B6E 04                    8451 	.uleb128	4
      000B6F 02                    8452 	.db	2
      000B70 91                    8453 	.db	145
      000B71 06                    8454 	.sleb128	6
      000B72 54 49 4D 31 5F 49 43  8455 	.ascii "TIM1_IC2Polarity"
             32 50 6F 6C 61 72 69
             74 79
      000B82 00                    8456 	.db	0
      000B83 00 00 00 FA           8457 	.dw	0,250
      000B87 06                    8458 	.uleb128	6
      000B88 06                    8459 	.uleb128	6
      000B89 06                    8460 	.uleb128	6
      000B8A 06                    8461 	.uleb128	6
      000B8B 00                    8462 	.uleb128	0
      000B8C 03                    8463 	.uleb128	3
      000B8D 00 00 0B E1           8464 	.dw	0,3041
      000B91 54 49 4D 31 5F 50 72  8465 	.ascii "TIM1_PrescalerConfig"
             65 73 63 61 6C 65 72
             43 6F 6E 66 69 67
      000BA5 00                    8466 	.db	0
      000BA6 00 00r06rCC           8467 	.dw	0,(_TIM1_PrescalerConfig)
      000BAA 00 00r06rF7           8468 	.dw	0,(XG$TIM1_PrescalerConfig$0$0+7)
      000BAE 01                    8469 	.db	1
      000BAF 00 00r03rFC           8470 	.dw	0,(Ldebug_loc_start+1020)
      000BB3 04                    8471 	.uleb128	4
      000BB4 02                    8472 	.db	2
      000BB5 91                    8473 	.db	145
      000BB6 04                    8474 	.sleb128	4
      000BB7 50 72 65 73 63 61 6C  8475 	.ascii "Prescaler"
             65 72
      000BC0 00                    8476 	.db	0
      000BC1 00 00 00 EA           8477 	.dw	0,234
      000BC5 04                    8478 	.uleb128	4
      000BC6 02                    8479 	.db	2
      000BC7 91                    8480 	.db	145
      000BC8 06                    8481 	.sleb128	6
      000BC9 54 49 4D 31 5F 50 53  8482 	.ascii "TIM1_PSCReloadMode"
             43 52 65 6C 6F 61 64
             4D 6F 64 65
      000BDB 00                    8483 	.db	0
      000BDC 00 00 00 FA           8484 	.dw	0,250
      000BE0 00                    8485 	.uleb128	0
      000BE1 03                    8486 	.uleb128	3
      000BE2 00 00 0C 24           8487 	.dw	0,3108
      000BE6 54 49 4D 31 5F 43 6F  8488 	.ascii "TIM1_CounterModeConfig"
             75 6E 74 65 72 4D 6F
             64 65 43 6F 6E 66 69
             67
      000BFC 00                    8489 	.db	0
      000BFD 00 00r06rF7           8490 	.dw	0,(_TIM1_CounterModeConfig)
      000C01 00 00r07r16           8491 	.dw	0,(XG$TIM1_CounterModeConfig$0$0+7)
      000C05 01                    8492 	.db	1
      000C06 00 00r03rE8           8493 	.dw	0,(Ldebug_loc_start+1000)
      000C0A 04                    8494 	.uleb128	4
      000C0B 02                    8495 	.db	2
      000C0C 91                    8496 	.db	145
      000C0D 04                    8497 	.sleb128	4
      000C0E 54 49 4D 31 5F 43 6F  8498 	.ascii "TIM1_CounterMode"
             75 6E 74 65 72 4D 6F
             64 65
      000C1E 00                    8499 	.db	0
      000C1F 00 00 00 FA           8500 	.dw	0,250
      000C23 00                    8501 	.uleb128	0
      000C24 03                    8502 	.uleb128	3
      000C25 00 00 0C 66           8503 	.dw	0,3174
      000C29 54 49 4D 31 5F 46 6F  8504 	.ascii "TIM1_ForcedOC1Config"
             72 63 65 64 4F 43 31
             43 6F 6E 66 69 67
      000C3D 00                    8505 	.db	0
      000C3E 00 00r07r16           8506 	.dw	0,(_TIM1_ForcedOC1Config)
      000C42 00 00r07r35           8507 	.dw	0,(XG$TIM1_ForcedOC1Config$0$0+7)
      000C46 01                    8508 	.db	1
      000C47 00 00r03rD4           8509 	.dw	0,(Ldebug_loc_start+980)
      000C4B 04                    8510 	.uleb128	4
      000C4C 02                    8511 	.db	2
      000C4D 91                    8512 	.db	145
      000C4E 04                    8513 	.sleb128	4
      000C4F 54 49 4D 31 5F 46 6F  8514 	.ascii "TIM1_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      000C60 00                    8515 	.db	0
      000C61 00 00 00 FA           8516 	.dw	0,250
      000C65 00                    8517 	.uleb128	0
      000C66 03                    8518 	.uleb128	3
      000C67 00 00 0C A8           8519 	.dw	0,3240
      000C6B 54 49 4D 31 5F 46 6F  8520 	.ascii "TIM1_ForcedOC2Config"
             72 63 65 64 4F 43 32
             43 6F 6E 66 69 67
      000C7F 00                    8521 	.db	0
      000C80 00 00r07r35           8522 	.dw	0,(_TIM1_ForcedOC2Config)
      000C84 00 00r07r54           8523 	.dw	0,(XG$TIM1_ForcedOC2Config$0$0+7)
      000C88 01                    8524 	.db	1
      000C89 00 00r03rC0           8525 	.dw	0,(Ldebug_loc_start+960)
      000C8D 04                    8526 	.uleb128	4
      000C8E 02                    8527 	.db	2
      000C8F 91                    8528 	.db	145
      000C90 04                    8529 	.sleb128	4
      000C91 54 49 4D 31 5F 46 6F  8530 	.ascii "TIM1_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      000CA2 00                    8531 	.db	0
      000CA3 00 00 00 FA           8532 	.dw	0,250
      000CA7 00                    8533 	.uleb128	0
      000CA8 03                    8534 	.uleb128	3
      000CA9 00 00 0C EA           8535 	.dw	0,3306
      000CAD 54 49 4D 31 5F 46 6F  8536 	.ascii "TIM1_ForcedOC3Config"
             72 63 65 64 4F 43 33
             43 6F 6E 66 69 67
      000CC1 00                    8537 	.db	0
      000CC2 00 00r07r54           8538 	.dw	0,(_TIM1_ForcedOC3Config)
      000CC6 00 00r07r73           8539 	.dw	0,(XG$TIM1_ForcedOC3Config$0$0+7)
      000CCA 01                    8540 	.db	1
      000CCB 00 00r03rAC           8541 	.dw	0,(Ldebug_loc_start+940)
      000CCF 04                    8542 	.uleb128	4
      000CD0 02                    8543 	.db	2
      000CD1 91                    8544 	.db	145
      000CD2 04                    8545 	.sleb128	4
      000CD3 54 49 4D 31 5F 46 6F  8546 	.ascii "TIM1_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      000CE4 00                    8547 	.db	0
      000CE5 00 00 00 FA           8548 	.dw	0,250
      000CE9 00                    8549 	.uleb128	0
      000CEA 03                    8550 	.uleb128	3
      000CEB 00 00 0D 2C           8551 	.dw	0,3372
      000CEF 54 49 4D 31 5F 46 6F  8552 	.ascii "TIM1_ForcedOC4Config"
             72 63 65 64 4F 43 34
             43 6F 6E 66 69 67
      000D03 00                    8553 	.db	0
      000D04 00 00r07r73           8554 	.dw	0,(_TIM1_ForcedOC4Config)
      000D08 00 00r07r92           8555 	.dw	0,(XG$TIM1_ForcedOC4Config$0$0+7)
      000D0C 01                    8556 	.db	1
      000D0D 00 00r03r98           8557 	.dw	0,(Ldebug_loc_start+920)
      000D11 04                    8558 	.uleb128	4
      000D12 02                    8559 	.db	2
      000D13 91                    8560 	.db	145
      000D14 04                    8561 	.sleb128	4
      000D15 54 49 4D 31 5F 46 6F  8562 	.ascii "TIM1_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      000D26 00                    8563 	.db	0
      000D27 00 00 00 FA           8564 	.dw	0,250
      000D2B 00                    8565 	.uleb128	0
      000D2C 03                    8566 	.uleb128	3
      000D2D 00 00 0D 68           8567 	.dw	0,3432
      000D31 54 49 4D 31 5F 41 52  8568 	.ascii "TIM1_ARRPreloadConfig"
             52 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000D46 00                    8569 	.db	0
      000D47 00 00r07r92           8570 	.dw	0,(_TIM1_ARRPreloadConfig)
      000D4B 00 00r07rB3           8571 	.dw	0,(XG$TIM1_ARRPreloadConfig$0$0+7)
      000D4F 01                    8572 	.db	1
      000D50 00 00r03r84           8573 	.dw	0,(Ldebug_loc_start+900)
      000D54 04                    8574 	.uleb128	4
      000D55 02                    8575 	.db	2
      000D56 91                    8576 	.db	145
      000D57 04                    8577 	.sleb128	4
      000D58 4E 65 77 53 74 61 74  8578 	.ascii "NewState"
             65
      000D60 00                    8579 	.db	0
      000D61 00 00 00 FA           8580 	.dw	0,250
      000D65 06                    8581 	.uleb128	6
      000D66 06                    8582 	.uleb128	6
      000D67 00                    8583 	.uleb128	0
      000D68 03                    8584 	.uleb128	3
      000D69 00 00 0D 9D           8585 	.dw	0,3485
      000D6D 54 49 4D 31 5F 53 65  8586 	.ascii "TIM1_SelectCOM"
             6C 65 63 74 43 4F 4D
      000D7B 00                    8587 	.db	0
      000D7C 00 00r07rB3           8588 	.dw	0,(_TIM1_SelectCOM)
      000D80 00 00r07rDA           8589 	.dw	0,(XG$TIM1_SelectCOM$0$0+7)
      000D84 01                    8590 	.db	1
      000D85 00 00r03r70           8591 	.dw	0,(Ldebug_loc_start+880)
      000D89 04                    8592 	.uleb128	4
      000D8A 02                    8593 	.db	2
      000D8B 91                    8594 	.db	145
      000D8C 04                    8595 	.sleb128	4
      000D8D 4E 65 77 53 74 61 74  8596 	.ascii "NewState"
             65
      000D95 00                    8597 	.db	0
      000D96 00 00 00 FA           8598 	.dw	0,250
      000D9A 06                    8599 	.uleb128	6
      000D9B 06                    8600 	.uleb128	6
      000D9C 00                    8601 	.uleb128	0
      000D9D 03                    8602 	.uleb128	3
      000D9E 00 00 0D D9           8603 	.dw	0,3545
      000DA2 54 49 4D 31 5F 43 43  8604 	.ascii "TIM1_CCPreloadControl"
             50 72 65 6C 6F 61 64
             43 6F 6E 74 72 6F 6C
      000DB7 00                    8605 	.db	0
      000DB8 00 00r07rDA           8606 	.dw	0,(_TIM1_CCPreloadControl)
      000DBC 00 00r07rFB           8607 	.dw	0,(XG$TIM1_CCPreloadControl$0$0+7)
      000DC0 01                    8608 	.db	1
      000DC1 00 00r03r5C           8609 	.dw	0,(Ldebug_loc_start+860)
      000DC5 04                    8610 	.uleb128	4
      000DC6 02                    8611 	.db	2
      000DC7 91                    8612 	.db	145
      000DC8 04                    8613 	.sleb128	4
      000DC9 4E 65 77 53 74 61 74  8614 	.ascii "NewState"
             65
      000DD1 00                    8615 	.db	0
      000DD2 00 00 00 FA           8616 	.dw	0,250
      000DD6 06                    8617 	.uleb128	6
      000DD7 06                    8618 	.uleb128	6
      000DD8 00                    8619 	.uleb128	0
      000DD9 03                    8620 	.uleb128	3
      000DDA 00 00 0E 15           8621 	.dw	0,3605
      000DDE 54 49 4D 31 5F 4F 43  8622 	.ascii "TIM1_OC1PreloadConfig"
             31 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000DF3 00                    8623 	.db	0
      000DF4 00 00r07rFB           8624 	.dw	0,(_TIM1_OC1PreloadConfig)
      000DF8 00 00r08r22           8625 	.dw	0,(XG$TIM1_OC1PreloadConfig$0$0+7)
      000DFC 01                    8626 	.db	1
      000DFD 00 00r03r48           8627 	.dw	0,(Ldebug_loc_start+840)
      000E01 04                    8628 	.uleb128	4
      000E02 02                    8629 	.db	2
      000E03 91                    8630 	.db	145
      000E04 04                    8631 	.sleb128	4
      000E05 4E 65 77 53 74 61 74  8632 	.ascii "NewState"
             65
      000E0D 00                    8633 	.db	0
      000E0E 00 00 00 FA           8634 	.dw	0,250
      000E12 06                    8635 	.uleb128	6
      000E13 06                    8636 	.uleb128	6
      000E14 00                    8637 	.uleb128	0
      000E15 03                    8638 	.uleb128	3
      000E16 00 00 0E 51           8639 	.dw	0,3665
      000E1A 54 49 4D 31 5F 4F 43  8640 	.ascii "TIM1_OC2PreloadConfig"
             32 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000E2F 00                    8641 	.db	0
      000E30 00 00r08r22           8642 	.dw	0,(_TIM1_OC2PreloadConfig)
      000E34 00 00r08r49           8643 	.dw	0,(XG$TIM1_OC2PreloadConfig$0$0+7)
      000E38 01                    8644 	.db	1
      000E39 00 00r03r34           8645 	.dw	0,(Ldebug_loc_start+820)
      000E3D 04                    8646 	.uleb128	4
      000E3E 02                    8647 	.db	2
      000E3F 91                    8648 	.db	145
      000E40 04                    8649 	.sleb128	4
      000E41 4E 65 77 53 74 61 74  8650 	.ascii "NewState"
             65
      000E49 00                    8651 	.db	0
      000E4A 00 00 00 FA           8652 	.dw	0,250
      000E4E 06                    8653 	.uleb128	6
      000E4F 06                    8654 	.uleb128	6
      000E50 00                    8655 	.uleb128	0
      000E51 03                    8656 	.uleb128	3
      000E52 00 00 0E 8D           8657 	.dw	0,3725
      000E56 54 49 4D 31 5F 4F 43  8658 	.ascii "TIM1_OC3PreloadConfig"
             33 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000E6B 00                    8659 	.db	0
      000E6C 00 00r08r49           8660 	.dw	0,(_TIM1_OC3PreloadConfig)
      000E70 00 00r08r70           8661 	.dw	0,(XG$TIM1_OC3PreloadConfig$0$0+7)
      000E74 01                    8662 	.db	1
      000E75 00 00r03r20           8663 	.dw	0,(Ldebug_loc_start+800)
      000E79 04                    8664 	.uleb128	4
      000E7A 02                    8665 	.db	2
      000E7B 91                    8666 	.db	145
      000E7C 04                    8667 	.sleb128	4
      000E7D 4E 65 77 53 74 61 74  8668 	.ascii "NewState"
             65
      000E85 00                    8669 	.db	0
      000E86 00 00 00 FA           8670 	.dw	0,250
      000E8A 06                    8671 	.uleb128	6
      000E8B 06                    8672 	.uleb128	6
      000E8C 00                    8673 	.uleb128	0
      000E8D 03                    8674 	.uleb128	3
      000E8E 00 00 0E C9           8675 	.dw	0,3785
      000E92 54 49 4D 31 5F 4F 43  8676 	.ascii "TIM1_OC4PreloadConfig"
             34 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000EA7 00                    8677 	.db	0
      000EA8 00 00r08r70           8678 	.dw	0,(_TIM1_OC4PreloadConfig)
      000EAC 00 00r08r97           8679 	.dw	0,(XG$TIM1_OC4PreloadConfig$0$0+7)
      000EB0 01                    8680 	.db	1
      000EB1 00 00r03r0C           8681 	.dw	0,(Ldebug_loc_start+780)
      000EB5 04                    8682 	.uleb128	4
      000EB6 02                    8683 	.db	2
      000EB7 91                    8684 	.db	145
      000EB8 04                    8685 	.sleb128	4
      000EB9 4E 65 77 53 74 61 74  8686 	.ascii "NewState"
             65
      000EC1 00                    8687 	.db	0
      000EC2 00 00 00 FA           8688 	.dw	0,250
      000EC6 06                    8689 	.uleb128	6
      000EC7 06                    8690 	.uleb128	6
      000EC8 00                    8691 	.uleb128	0
      000EC9 03                    8692 	.uleb128	3
      000ECA 00 00 0F 02           8693 	.dw	0,3842
      000ECE 54 49 4D 31 5F 4F 43  8694 	.ascii "TIM1_OC1FastConfig"
             31 46 61 73 74 43 6F
             6E 66 69 67
      000EE0 00                    8695 	.db	0
      000EE1 00 00r08r97           8696 	.dw	0,(_TIM1_OC1FastConfig)
      000EE5 00 00r08rBE           8697 	.dw	0,(XG$TIM1_OC1FastConfig$0$0+7)
      000EE9 01                    8698 	.db	1
      000EEA 00 00r02rF8           8699 	.dw	0,(Ldebug_loc_start+760)
      000EEE 04                    8700 	.uleb128	4
      000EEF 02                    8701 	.db	2
      000EF0 91                    8702 	.db	145
      000EF1 04                    8703 	.sleb128	4
      000EF2 4E 65 77 53 74 61 74  8704 	.ascii "NewState"
             65
      000EFA 00                    8705 	.db	0
      000EFB 00 00 00 FA           8706 	.dw	0,250
      000EFF 06                    8707 	.uleb128	6
      000F00 06                    8708 	.uleb128	6
      000F01 00                    8709 	.uleb128	0
      000F02 03                    8710 	.uleb128	3
      000F03 00 00 0F 3B           8711 	.dw	0,3899
      000F07 54 49 4D 31 5F 4F 43  8712 	.ascii "TIM1_OC2FastConfig"
             32 46 61 73 74 43 6F
             6E 66 69 67
      000F19 00                    8713 	.db	0
      000F1A 00 00r08rBE           8714 	.dw	0,(_TIM1_OC2FastConfig)
      000F1E 00 00r08rE5           8715 	.dw	0,(XG$TIM1_OC2FastConfig$0$0+7)
      000F22 01                    8716 	.db	1
      000F23 00 00r02rE4           8717 	.dw	0,(Ldebug_loc_start+740)
      000F27 04                    8718 	.uleb128	4
      000F28 02                    8719 	.db	2
      000F29 91                    8720 	.db	145
      000F2A 04                    8721 	.sleb128	4
      000F2B 4E 65 77 53 74 61 74  8722 	.ascii "NewState"
             65
      000F33 00                    8723 	.db	0
      000F34 00 00 00 FA           8724 	.dw	0,250
      000F38 06                    8725 	.uleb128	6
      000F39 06                    8726 	.uleb128	6
      000F3A 00                    8727 	.uleb128	0
      000F3B 03                    8728 	.uleb128	3
      000F3C 00 00 0F 74           8729 	.dw	0,3956
      000F40 54 49 4D 31 5F 4F 43  8730 	.ascii "TIM1_OC3FastConfig"
             33 46 61 73 74 43 6F
             6E 66 69 67
      000F52 00                    8731 	.db	0
      000F53 00 00r08rE5           8732 	.dw	0,(_TIM1_OC3FastConfig)
      000F57 00 00r09r0C           8733 	.dw	0,(XG$TIM1_OC3FastConfig$0$0+7)
      000F5B 01                    8734 	.db	1
      000F5C 00 00r02rD0           8735 	.dw	0,(Ldebug_loc_start+720)
      000F60 04                    8736 	.uleb128	4
      000F61 02                    8737 	.db	2
      000F62 91                    8738 	.db	145
      000F63 04                    8739 	.sleb128	4
      000F64 4E 65 77 53 74 61 74  8740 	.ascii "NewState"
             65
      000F6C 00                    8741 	.db	0
      000F6D 00 00 00 FA           8742 	.dw	0,250
      000F71 06                    8743 	.uleb128	6
      000F72 06                    8744 	.uleb128	6
      000F73 00                    8745 	.uleb128	0
      000F74 03                    8746 	.uleb128	3
      000F75 00 00 0F AD           8747 	.dw	0,4013
      000F79 54 49 4D 31 5F 4F 43  8748 	.ascii "TIM1_OC4FastConfig"
             34 46 61 73 74 43 6F
             6E 66 69 67
      000F8B 00                    8749 	.db	0
      000F8C 00 00r09r0C           8750 	.dw	0,(_TIM1_OC4FastConfig)
      000F90 00 00r09r33           8751 	.dw	0,(XG$TIM1_OC4FastConfig$0$0+7)
      000F94 01                    8752 	.db	1
      000F95 00 00r02rBC           8753 	.dw	0,(Ldebug_loc_start+700)
      000F99 04                    8754 	.uleb128	4
      000F9A 02                    8755 	.db	2
      000F9B 91                    8756 	.db	145
      000F9C 04                    8757 	.sleb128	4
      000F9D 4E 65 77 53 74 61 74  8758 	.ascii "NewState"
             65
      000FA5 00                    8759 	.db	0
      000FA6 00 00 00 FA           8760 	.dw	0,250
      000FAA 06                    8761 	.uleb128	6
      000FAB 06                    8762 	.uleb128	6
      000FAC 00                    8763 	.uleb128	0
      000FAD 03                    8764 	.uleb128	3
      000FAE 00 00 0F EC           8765 	.dw	0,4076
      000FB2 54 49 4D 31 5F 47 65  8766 	.ascii "TIM1_GenerateEvent"
             6E 65 72 61 74 65 45
             76 65 6E 74
      000FC4 00                    8767 	.db	0
      000FC5 00 00r09r33           8768 	.dw	0,(_TIM1_GenerateEvent)
      000FC9 00 00r09r4C           8769 	.dw	0,(XG$TIM1_GenerateEvent$0$0+7)
      000FCD 01                    8770 	.db	1
      000FCE 00 00r02rA8           8771 	.dw	0,(Ldebug_loc_start+680)
      000FD2 04                    8772 	.uleb128	4
      000FD3 02                    8773 	.db	2
      000FD4 91                    8774 	.db	145
      000FD5 04                    8775 	.sleb128	4
      000FD6 54 49 4D 31 5F 45 76  8776 	.ascii "TIM1_EventSource"
             65 6E 74 53 6F 75 72
             63 65
      000FE6 00                    8777 	.db	0
      000FE7 00 00 00 FA           8778 	.dw	0,250
      000FEB 00                    8779 	.uleb128	0
      000FEC 03                    8780 	.uleb128	3
      000FED 00 00 10 30           8781 	.dw	0,4144
      000FF1 54 49 4D 31 5F 4F 43  8782 	.ascii "TIM1_OC1PolarityConfig"
             31 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      001007 00                    8783 	.db	0
      001008 00 00r09r4C           8784 	.dw	0,(_TIM1_OC1PolarityConfig)
      00100C 00 00r09r73           8785 	.dw	0,(XG$TIM1_OC1PolarityConfig$0$0+7)
      001010 01                    8786 	.db	1
      001011 00 00r02r94           8787 	.dw	0,(Ldebug_loc_start+660)
      001015 04                    8788 	.uleb128	4
      001016 02                    8789 	.db	2
      001017 91                    8790 	.db	145
      001018 04                    8791 	.sleb128	4
      001019 54 49 4D 31 5F 4F 43  8792 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      001028 00                    8793 	.db	0
      001029 00 00 00 FA           8794 	.dw	0,250
      00102D 06                    8795 	.uleb128	6
      00102E 06                    8796 	.uleb128	6
      00102F 00                    8797 	.uleb128	0
      001030 03                    8798 	.uleb128	3
      001031 00 00 10 76           8799 	.dw	0,4214
      001035 54 49 4D 31 5F 4F 43  8800 	.ascii "TIM1_OC1NPolarityConfig"
             31 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      00104C 00                    8801 	.db	0
      00104D 00 00r09r73           8802 	.dw	0,(_TIM1_OC1NPolarityConfig)
      001051 00 00r09r9A           8803 	.dw	0,(XG$TIM1_OC1NPolarityConfig$0$0+7)
      001055 01                    8804 	.db	1
      001056 00 00r02r80           8805 	.dw	0,(Ldebug_loc_start+640)
      00105A 04                    8806 	.uleb128	4
      00105B 02                    8807 	.db	2
      00105C 91                    8808 	.db	145
      00105D 04                    8809 	.sleb128	4
      00105E 54 49 4D 31 5F 4F 43  8810 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      00106E 00                    8811 	.db	0
      00106F 00 00 00 FA           8812 	.dw	0,250
      001073 06                    8813 	.uleb128	6
      001074 06                    8814 	.uleb128	6
      001075 00                    8815 	.uleb128	0
      001076 03                    8816 	.uleb128	3
      001077 00 00 10 BA           8817 	.dw	0,4282
      00107B 54 49 4D 31 5F 4F 43  8818 	.ascii "TIM1_OC2PolarityConfig"
             32 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      001091 00                    8819 	.db	0
      001092 00 00r09r9A           8820 	.dw	0,(_TIM1_OC2PolarityConfig)
      001096 00 00r09rC1           8821 	.dw	0,(XG$TIM1_OC2PolarityConfig$0$0+7)
      00109A 01                    8822 	.db	1
      00109B 00 00r02r6C           8823 	.dw	0,(Ldebug_loc_start+620)
      00109F 04                    8824 	.uleb128	4
      0010A0 02                    8825 	.db	2
      0010A1 91                    8826 	.db	145
      0010A2 04                    8827 	.sleb128	4
      0010A3 54 49 4D 31 5F 4F 43  8828 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      0010B2 00                    8829 	.db	0
      0010B3 00 00 00 FA           8830 	.dw	0,250
      0010B7 06                    8831 	.uleb128	6
      0010B8 06                    8832 	.uleb128	6
      0010B9 00                    8833 	.uleb128	0
      0010BA 03                    8834 	.uleb128	3
      0010BB 00 00 11 00           8835 	.dw	0,4352
      0010BF 54 49 4D 31 5F 4F 43  8836 	.ascii "TIM1_OC2NPolarityConfig"
             32 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      0010D6 00                    8837 	.db	0
      0010D7 00 00r09rC1           8838 	.dw	0,(_TIM1_OC2NPolarityConfig)
      0010DB 00 00r09rE2           8839 	.dw	0,(XG$TIM1_OC2NPolarityConfig$0$0+7)
      0010DF 01                    8840 	.db	1
      0010E0 00 00r02r58           8841 	.dw	0,(Ldebug_loc_start+600)
      0010E4 04                    8842 	.uleb128	4
      0010E5 02                    8843 	.db	2
      0010E6 91                    8844 	.db	145
      0010E7 04                    8845 	.sleb128	4
      0010E8 54 49 4D 31 5F 4F 43  8846 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      0010F8 00                    8847 	.db	0
      0010F9 00 00 00 FA           8848 	.dw	0,250
      0010FD 06                    8849 	.uleb128	6
      0010FE 06                    8850 	.uleb128	6
      0010FF 00                    8851 	.uleb128	0
      001100 03                    8852 	.uleb128	3
      001101 00 00 11 44           8853 	.dw	0,4420
      001105 54 49 4D 31 5F 4F 43  8854 	.ascii "TIM1_OC3PolarityConfig"
             33 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      00111B 00                    8855 	.db	0
      00111C 00 00r09rE2           8856 	.dw	0,(_TIM1_OC3PolarityConfig)
      001120 00 00r0Ar09           8857 	.dw	0,(XG$TIM1_OC3PolarityConfig$0$0+7)
      001124 01                    8858 	.db	1
      001125 00 00r02r44           8859 	.dw	0,(Ldebug_loc_start+580)
      001129 04                    8860 	.uleb128	4
      00112A 02                    8861 	.db	2
      00112B 91                    8862 	.db	145
      00112C 04                    8863 	.sleb128	4
      00112D 54 49 4D 31 5F 4F 43  8864 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      00113C 00                    8865 	.db	0
      00113D 00 00 00 FA           8866 	.dw	0,250
      001141 06                    8867 	.uleb128	6
      001142 06                    8868 	.uleb128	6
      001143 00                    8869 	.uleb128	0
      001144 03                    8870 	.uleb128	3
      001145 00 00 11 8A           8871 	.dw	0,4490
      001149 54 49 4D 31 5F 4F 43  8872 	.ascii "TIM1_OC3NPolarityConfig"
             33 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      001160 00                    8873 	.db	0
      001161 00 00r0Ar09           8874 	.dw	0,(_TIM1_OC3NPolarityConfig)
      001165 00 00r0Ar30           8875 	.dw	0,(XG$TIM1_OC3NPolarityConfig$0$0+7)
      001169 01                    8876 	.db	1
      00116A 00 00r02r30           8877 	.dw	0,(Ldebug_loc_start+560)
      00116E 04                    8878 	.uleb128	4
      00116F 02                    8879 	.db	2
      001170 91                    8880 	.db	145
      001171 04                    8881 	.sleb128	4
      001172 54 49 4D 31 5F 4F 43  8882 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      001182 00                    8883 	.db	0
      001183 00 00 00 FA           8884 	.dw	0,250
      001187 06                    8885 	.uleb128	6
      001188 06                    8886 	.uleb128	6
      001189 00                    8887 	.uleb128	0
      00118A 03                    8888 	.uleb128	3
      00118B 00 00 11 CE           8889 	.dw	0,4558
      00118F 54 49 4D 31 5F 4F 43  8890 	.ascii "TIM1_OC4PolarityConfig"
             34 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      0011A5 00                    8891 	.db	0
      0011A6 00 00r0Ar30           8892 	.dw	0,(_TIM1_OC4PolarityConfig)
      0011AA 00 00r0Ar57           8893 	.dw	0,(XG$TIM1_OC4PolarityConfig$0$0+7)
      0011AE 01                    8894 	.db	1
      0011AF 00 00r02r1C           8895 	.dw	0,(Ldebug_loc_start+540)
      0011B3 04                    8896 	.uleb128	4
      0011B4 02                    8897 	.db	2
      0011B5 91                    8898 	.db	145
      0011B6 04                    8899 	.sleb128	4
      0011B7 54 49 4D 31 5F 4F 43  8900 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      0011C6 00                    8901 	.db	0
      0011C7 00 00 00 FA           8902 	.dw	0,250
      0011CB 06                    8903 	.uleb128	6
      0011CC 06                    8904 	.uleb128	6
      0011CD 00                    8905 	.uleb128	0
      0011CE 03                    8906 	.uleb128	3
      0011CF 00 00 12 2F           8907 	.dw	0,4655
      0011D3 54 49 4D 31 5F 43 43  8908 	.ascii "TIM1_CCxCmd"
             78 43 6D 64
      0011DE 00                    8909 	.db	0
      0011DF 00 00r0Ar57           8910 	.dw	0,(_TIM1_CCxCmd)
      0011E3 00 00r0ArC6           8911 	.dw	0,(XG$TIM1_CCxCmd$0$0+7)
      0011E7 01                    8912 	.db	1
      0011E8 00 00r02r08           8913 	.dw	0,(Ldebug_loc_start+520)
      0011EC 04                    8914 	.uleb128	4
      0011ED 02                    8915 	.db	2
      0011EE 91                    8916 	.db	145
      0011EF 04                    8917 	.sleb128	4
      0011F0 54 49 4D 31 5F 43 68  8918 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      0011FC 00                    8919 	.db	0
      0011FD 00 00 00 FA           8920 	.dw	0,250
      001201 04                    8921 	.uleb128	4
      001202 02                    8922 	.db	2
      001203 91                    8923 	.db	145
      001204 05                    8924 	.sleb128	5
      001205 4E 65 77 53 74 61 74  8925 	.ascii "NewState"
             65
      00120D 00                    8926 	.db	0
      00120E 00 00 00 FA           8927 	.dw	0,250
      001212 08                    8928 	.uleb128	8
      001213 00 00 12 1A           8929 	.dw	0,4634
      001217 06                    8930 	.uleb128	6
      001218 06                    8931 	.uleb128	6
      001219 00                    8932 	.uleb128	0
      00121A 08                    8933 	.uleb128	8
      00121B 00 00 12 22           8934 	.dw	0,4642
      00121F 06                    8935 	.uleb128	6
      001220 06                    8936 	.uleb128	6
      001221 00                    8937 	.uleb128	0
      001222 08                    8938 	.uleb128	8
      001223 00 00 12 2A           8939 	.dw	0,4650
      001227 06                    8940 	.uleb128	6
      001228 06                    8941 	.uleb128	6
      001229 00                    8942 	.uleb128	0
      00122A 09                    8943 	.uleb128	9
      00122B 06                    8944 	.uleb128	6
      00122C 06                    8945 	.uleb128	6
      00122D 00                    8946 	.uleb128	0
      00122E 00                    8947 	.uleb128	0
      00122F 03                    8948 	.uleb128	3
      001230 00 00 12 89           8949 	.dw	0,4745
      001234 54 49 4D 31 5F 43 43  8950 	.ascii "TIM1_CCxNCmd"
             78 4E 43 6D 64
      001240 00                    8951 	.db	0
      001241 00 00r0ArC6           8952 	.dw	0,(_TIM1_CCxNCmd)
      001245 00 00r0Br23           8953 	.dw	0,(XG$TIM1_CCxNCmd$0$0+7)
      001249 01                    8954 	.db	1
      00124A 00 00r01rF4           8955 	.dw	0,(Ldebug_loc_start+500)
      00124E 04                    8956 	.uleb128	4
      00124F 02                    8957 	.db	2
      001250 91                    8958 	.db	145
      001251 04                    8959 	.sleb128	4
      001252 54 49 4D 31 5F 43 68  8960 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      00125E 00                    8961 	.db	0
      00125F 00 00 00 FA           8962 	.dw	0,250
      001263 04                    8963 	.uleb128	4
      001264 02                    8964 	.db	2
      001265 91                    8965 	.db	145
      001266 05                    8966 	.sleb128	5
      001267 4E 65 77 53 74 61 74  8967 	.ascii "NewState"
             65
      00126F 00                    8968 	.db	0
      001270 00 00 00 FA           8969 	.dw	0,250
      001274 08                    8970 	.uleb128	8
      001275 00 00 12 7C           8971 	.dw	0,4732
      001279 06                    8972 	.uleb128	6
      00127A 06                    8973 	.uleb128	6
      00127B 00                    8974 	.uleb128	0
      00127C 08                    8975 	.uleb128	8
      00127D 00 00 12 84           8976 	.dw	0,4740
      001281 06                    8977 	.uleb128	6
      001282 06                    8978 	.uleb128	6
      001283 00                    8979 	.uleb128	0
      001284 09                    8980 	.uleb128	9
      001285 06                    8981 	.uleb128	6
      001286 06                    8982 	.uleb128	6
      001287 00                    8983 	.uleb128	0
      001288 00                    8984 	.uleb128	0
      001289 03                    8985 	.uleb128	3
      00128A 00 00 12 D9           8986 	.dw	0,4825
      00128E 54 49 4D 31 5F 53 65  8987 	.ascii "TIM1_SelectOCxM"
             6C 65 63 74 4F 43 78
             4D
      00129D 00                    8988 	.db	0
      00129E 00 00r0Br23           8989 	.dw	0,(_TIM1_SelectOCxM)
      0012A2 00 00r0Br93           8990 	.dw	0,(XG$TIM1_SelectOCxM$0$0+7)
      0012A6 01                    8991 	.db	1
      0012A7 00 00r01rE0           8992 	.dw	0,(Ldebug_loc_start+480)
      0012AB 04                    8993 	.uleb128	4
      0012AC 02                    8994 	.db	2
      0012AD 91                    8995 	.db	145
      0012AE 04                    8996 	.sleb128	4
      0012AF 54 49 4D 31 5F 43 68  8997 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      0012BB 00                    8998 	.db	0
      0012BC 00 00 00 FA           8999 	.dw	0,250
      0012C0 04                    9000 	.uleb128	4
      0012C1 02                    9001 	.db	2
      0012C2 91                    9002 	.db	145
      0012C3 05                    9003 	.sleb128	5
      0012C4 54 49 4D 31 5F 4F 43  9004 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      0012CF 00                    9005 	.db	0
      0012D0 00 00 00 FA           9006 	.dw	0,250
      0012D4 06                    9007 	.uleb128	6
      0012D5 06                    9008 	.uleb128	6
      0012D6 06                    9009 	.uleb128	6
      0012D7 06                    9010 	.uleb128	6
      0012D8 00                    9011 	.uleb128	0
      0012D9 03                    9012 	.uleb128	3
      0012DA 00 00 13 0C           9013 	.dw	0,4876
      0012DE 54 49 4D 31 5F 53 65  9014 	.ascii "TIM1_SetCounter"
             74 43 6F 75 6E 74 65
             72
      0012ED 00                    9015 	.db	0
      0012EE 00 00r0Br93           9016 	.dw	0,(_TIM1_SetCounter)
      0012F2 00 00r0BrB8           9017 	.dw	0,(XG$TIM1_SetCounter$0$0+7)
      0012F6 01                    9018 	.db	1
      0012F7 00 00r01rCC           9019 	.dw	0,(Ldebug_loc_start+460)
      0012FB 04                    9020 	.uleb128	4
      0012FC 02                    9021 	.db	2
      0012FD 91                    9022 	.db	145
      0012FE 04                    9023 	.sleb128	4
      0012FF 43 6F 75 6E 74 65 72  9024 	.ascii "Counter"
      001306 00                    9025 	.db	0
      001307 00 00 00 EA           9026 	.dw	0,234
      00130B 00                    9027 	.uleb128	0
      00130C 03                    9028 	.uleb128	3
      00130D 00 00 13 45           9029 	.dw	0,4933
      001311 54 49 4D 31 5F 53 65  9030 	.ascii "TIM1_SetAutoreload"
             74 41 75 74 6F 72 65
             6C 6F 61 64
      001323 00                    9031 	.db	0
      001324 00 00r0BrB8           9032 	.dw	0,(_TIM1_SetAutoreload)
      001328 00 00r0BrDD           9033 	.dw	0,(XG$TIM1_SetAutoreload$0$0+7)
      00132C 01                    9034 	.db	1
      00132D 00 00r01rB8           9035 	.dw	0,(Ldebug_loc_start+440)
      001331 04                    9036 	.uleb128	4
      001332 02                    9037 	.db	2
      001333 91                    9038 	.db	145
      001334 04                    9039 	.sleb128	4
      001335 41 75 74 6F 72 65 6C  9040 	.ascii "Autoreload"
             6F 61 64
      00133F 00                    9041 	.db	0
      001340 00 00 00 EA           9042 	.dw	0,234
      001344 00                    9043 	.uleb128	0
      001345 03                    9044 	.uleb128	3
      001346 00 00 13 7A           9045 	.dw	0,4986
      00134A 54 49 4D 31 5F 53 65  9046 	.ascii "TIM1_SetCompare1"
             74 43 6F 6D 70 61 72
             65 31
      00135A 00                    9047 	.db	0
      00135B 00 00r0BrDD           9048 	.dw	0,(_TIM1_SetCompare1)
      00135F 00 00r0Cr02           9049 	.dw	0,(XG$TIM1_SetCompare1$0$0+7)
      001363 01                    9050 	.db	1
      001364 00 00r01rA4           9051 	.dw	0,(Ldebug_loc_start+420)
      001368 04                    9052 	.uleb128	4
      001369 02                    9053 	.db	2
      00136A 91                    9054 	.db	145
      00136B 04                    9055 	.sleb128	4
      00136C 43 6F 6D 70 61 72 65  9056 	.ascii "Compare1"
             31
      001374 00                    9057 	.db	0
      001375 00 00 00 EA           9058 	.dw	0,234
      001379 00                    9059 	.uleb128	0
      00137A 03                    9060 	.uleb128	3
      00137B 00 00 13 AF           9061 	.dw	0,5039
      00137F 54 49 4D 31 5F 53 65  9062 	.ascii "TIM1_SetCompare2"
             74 43 6F 6D 70 61 72
             65 32
      00138F 00                    9063 	.db	0
      001390 00 00r0Cr02           9064 	.dw	0,(_TIM1_SetCompare2)
      001394 00 00r0Cr27           9065 	.dw	0,(XG$TIM1_SetCompare2$0$0+7)
      001398 01                    9066 	.db	1
      001399 00 00r01r90           9067 	.dw	0,(Ldebug_loc_start+400)
      00139D 04                    9068 	.uleb128	4
      00139E 02                    9069 	.db	2
      00139F 91                    9070 	.db	145
      0013A0 04                    9071 	.sleb128	4
      0013A1 43 6F 6D 70 61 72 65  9072 	.ascii "Compare2"
             32
      0013A9 00                    9073 	.db	0
      0013AA 00 00 00 EA           9074 	.dw	0,234
      0013AE 00                    9075 	.uleb128	0
      0013AF 03                    9076 	.uleb128	3
      0013B0 00 00 13 E4           9077 	.dw	0,5092
      0013B4 54 49 4D 31 5F 53 65  9078 	.ascii "TIM1_SetCompare3"
             74 43 6F 6D 70 61 72
             65 33
      0013C4 00                    9079 	.db	0
      0013C5 00 00r0Cr27           9080 	.dw	0,(_TIM1_SetCompare3)
      0013C9 00 00r0Cr4C           9081 	.dw	0,(XG$TIM1_SetCompare3$0$0+7)
      0013CD 01                    9082 	.db	1
      0013CE 00 00r01r7C           9083 	.dw	0,(Ldebug_loc_start+380)
      0013D2 04                    9084 	.uleb128	4
      0013D3 02                    9085 	.db	2
      0013D4 91                    9086 	.db	145
      0013D5 04                    9087 	.sleb128	4
      0013D6 43 6F 6D 70 61 72 65  9088 	.ascii "Compare3"
             33
      0013DE 00                    9089 	.db	0
      0013DF 00 00 00 EA           9090 	.dw	0,234
      0013E3 00                    9091 	.uleb128	0
      0013E4 03                    9092 	.uleb128	3
      0013E5 00 00 14 19           9093 	.dw	0,5145
      0013E9 54 49 4D 31 5F 53 65  9094 	.ascii "TIM1_SetCompare4"
             74 43 6F 6D 70 61 72
             65 34
      0013F9 00                    9095 	.db	0
      0013FA 00 00r0Cr4C           9096 	.dw	0,(_TIM1_SetCompare4)
      0013FE 00 00r0Cr71           9097 	.dw	0,(XG$TIM1_SetCompare4$0$0+7)
      001402 01                    9098 	.db	1
      001403 00 00r01r68           9099 	.dw	0,(Ldebug_loc_start+360)
      001407 04                    9100 	.uleb128	4
      001408 02                    9101 	.db	2
      001409 91                    9102 	.db	145
      00140A 04                    9103 	.sleb128	4
      00140B 43 6F 6D 70 61 72 65  9104 	.ascii "Compare4"
             34
      001413 00                    9105 	.db	0
      001414 00 00 00 EA           9106 	.dw	0,234
      001418 00                    9107 	.uleb128	0
      001419 03                    9108 	.uleb128	3
      00141A 00 00 14 5B           9109 	.dw	0,5211
      00141E 54 49 4D 31 5F 53 65  9110 	.ascii "TIM1_SetIC1Prescaler"
             74 49 43 31 50 72 65
             73 63 61 6C 65 72
      001432 00                    9111 	.db	0
      001433 00 00r0Cr71           9112 	.dw	0,(_TIM1_SetIC1Prescaler)
      001437 00 00r0Cr90           9113 	.dw	0,(XG$TIM1_SetIC1Prescaler$0$0+7)
      00143B 01                    9114 	.db	1
      00143C 00 00r01r54           9115 	.dw	0,(Ldebug_loc_start+340)
      001440 04                    9116 	.uleb128	4
      001441 02                    9117 	.db	2
      001442 91                    9118 	.db	145
      001443 04                    9119 	.sleb128	4
      001444 54 49 4D 31 5F 49 43  9120 	.ascii "TIM1_IC1Prescaler"
             31 50 72 65 73 63 61
             6C 65 72
      001455 00                    9121 	.db	0
      001456 00 00 00 FA           9122 	.dw	0,250
      00145A 00                    9123 	.uleb128	0
      00145B 03                    9124 	.uleb128	3
      00145C 00 00 14 9D           9125 	.dw	0,5277
      001460 54 49 4D 31 5F 53 65  9126 	.ascii "TIM1_SetIC2Prescaler"
             74 49 43 32 50 72 65
             73 63 61 6C 65 72
      001474 00                    9127 	.db	0
      001475 00 00r0Cr90           9128 	.dw	0,(_TIM1_SetIC2Prescaler)
      001479 00 00r0CrAF           9129 	.dw	0,(XG$TIM1_SetIC2Prescaler$0$0+7)
      00147D 01                    9130 	.db	1
      00147E 00 00r01r40           9131 	.dw	0,(Ldebug_loc_start+320)
      001482 04                    9132 	.uleb128	4
      001483 02                    9133 	.db	2
      001484 91                    9134 	.db	145
      001485 04                    9135 	.sleb128	4
      001486 54 49 4D 31 5F 49 43  9136 	.ascii "TIM1_IC2Prescaler"
             32 50 72 65 73 63 61
             6C 65 72
      001497 00                    9137 	.db	0
      001498 00 00 00 FA           9138 	.dw	0,250
      00149C 00                    9139 	.uleb128	0
      00149D 03                    9140 	.uleb128	3
      00149E 00 00 14 DF           9141 	.dw	0,5343
      0014A2 54 49 4D 31 5F 53 65  9142 	.ascii "TIM1_SetIC3Prescaler"
             74 49 43 33 50 72 65
             73 63 61 6C 65 72
      0014B6 00                    9143 	.db	0
      0014B7 00 00r0CrAF           9144 	.dw	0,(_TIM1_SetIC3Prescaler)
      0014BB 00 00r0CrCE           9145 	.dw	0,(XG$TIM1_SetIC3Prescaler$0$0+7)
      0014BF 01                    9146 	.db	1
      0014C0 00 00r01r2C           9147 	.dw	0,(Ldebug_loc_start+300)
      0014C4 04                    9148 	.uleb128	4
      0014C5 02                    9149 	.db	2
      0014C6 91                    9150 	.db	145
      0014C7 04                    9151 	.sleb128	4
      0014C8 54 49 4D 31 5F 49 43  9152 	.ascii "TIM1_IC3Prescaler"
             33 50 72 65 73 63 61
             6C 65 72
      0014D9 00                    9153 	.db	0
      0014DA 00 00 00 FA           9154 	.dw	0,250
      0014DE 00                    9155 	.uleb128	0
      0014DF 03                    9156 	.uleb128	3
      0014E0 00 00 15 21           9157 	.dw	0,5409
      0014E4 54 49 4D 31 5F 53 65  9158 	.ascii "TIM1_SetIC4Prescaler"
             74 49 43 34 50 72 65
             73 63 61 6C 65 72
      0014F8 00                    9159 	.db	0
      0014F9 00 00r0CrCE           9160 	.dw	0,(_TIM1_SetIC4Prescaler)
      0014FD 00 00r0CrED           9161 	.dw	0,(XG$TIM1_SetIC4Prescaler$0$0+7)
      001501 01                    9162 	.db	1
      001502 00 00r01r18           9163 	.dw	0,(Ldebug_loc_start+280)
      001506 04                    9164 	.uleb128	4
      001507 02                    9165 	.db	2
      001508 91                    9166 	.db	145
      001509 04                    9167 	.sleb128	4
      00150A 54 49 4D 31 5F 49 43  9168 	.ascii "TIM1_IC4Prescaler"
             34 50 72 65 73 63 61
             6C 65 72
      00151B 00                    9169 	.db	0
      00151C 00 00 00 FA           9170 	.dw	0,250
      001520 00                    9171 	.uleb128	0
      001521 0A                    9172 	.uleb128	10
      001522 00 00 15 74           9173 	.dw	0,5492
      001526 54 49 4D 31 5F 47 65  9174 	.ascii "TIM1_GetCapture1"
             74 43 61 70 74 75 72
             65 31
      001536 00                    9175 	.db	0
      001537 00 00r0CrED           9176 	.dw	0,(_TIM1_GetCapture1)
      00153B 00 00r0Dr1D           9177 	.dw	0,(XG$TIM1_GetCapture1$0$0+7)
      00153F 01                    9178 	.db	1
      001540 00 00r01r04           9179 	.dw	0,(Ldebug_loc_start+260)
      001544 00 00 00 EA           9180 	.dw	0,234
      001548 0B                    9181 	.uleb128	11
      001549 74 6D 70 63 63 72 31  9182 	.ascii "tmpccr1"
      001550 00                    9183 	.db	0
      001551 00 00 00 EA           9184 	.dw	0,234
      001555 07                    9185 	.uleb128	7
      001556 01                    9186 	.db	1
      001557 51                    9187 	.db	81
      001558 74 6D 70 63 63 72 31  9188 	.ascii "tmpccr1l"
             6C
      001560 00                    9189 	.db	0
      001561 00 00 00 FA           9190 	.dw	0,250
      001565 0B                    9191 	.uleb128	11
      001566 74 6D 70 63 63 72 31  9192 	.ascii "tmpccr1h"
             68
      00156E 00                    9193 	.db	0
      00156F 00 00 00 FA           9194 	.dw	0,250
      001573 00                    9195 	.uleb128	0
      001574 0A                    9196 	.uleb128	10
      001575 00 00 15 C7           9197 	.dw	0,5575
      001579 54 49 4D 31 5F 47 65  9198 	.ascii "TIM1_GetCapture2"
             74 43 61 70 74 75 72
             65 32
      001589 00                    9199 	.db	0
      00158A 00 00r0Dr1D           9200 	.dw	0,(_TIM1_GetCapture2)
      00158E 00 00r0Dr4D           9201 	.dw	0,(XG$TIM1_GetCapture2$0$0+7)
      001592 01                    9202 	.db	1
      001593 00 00r00rF0           9203 	.dw	0,(Ldebug_loc_start+240)
      001597 00 00 00 EA           9204 	.dw	0,234
      00159B 0B                    9205 	.uleb128	11
      00159C 74 6D 70 63 63 72 32  9206 	.ascii "tmpccr2"
      0015A3 00                    9207 	.db	0
      0015A4 00 00 00 EA           9208 	.dw	0,234
      0015A8 07                    9209 	.uleb128	7
      0015A9 01                    9210 	.db	1
      0015AA 51                    9211 	.db	81
      0015AB 74 6D 70 63 63 72 32  9212 	.ascii "tmpccr2l"
             6C
      0015B3 00                    9213 	.db	0
      0015B4 00 00 00 FA           9214 	.dw	0,250
      0015B8 0B                    9215 	.uleb128	11
      0015B9 74 6D 70 63 63 72 32  9216 	.ascii "tmpccr2h"
             68
      0015C1 00                    9217 	.db	0
      0015C2 00 00 00 FA           9218 	.dw	0,250
      0015C6 00                    9219 	.uleb128	0
      0015C7 0A                    9220 	.uleb128	10
      0015C8 00 00 16 1A           9221 	.dw	0,5658
      0015CC 54 49 4D 31 5F 47 65  9222 	.ascii "TIM1_GetCapture3"
             74 43 61 70 74 75 72
             65 33
      0015DC 00                    9223 	.db	0
      0015DD 00 00r0Dr4D           9224 	.dw	0,(_TIM1_GetCapture3)
      0015E1 00 00r0Dr7D           9225 	.dw	0,(XG$TIM1_GetCapture3$0$0+7)
      0015E5 01                    9226 	.db	1
      0015E6 00 00r00rDC           9227 	.dw	0,(Ldebug_loc_start+220)
      0015EA 00 00 00 EA           9228 	.dw	0,234
      0015EE 0B                    9229 	.uleb128	11
      0015EF 74 6D 70 63 63 72 33  9230 	.ascii "tmpccr3"
      0015F6 00                    9231 	.db	0
      0015F7 00 00 00 EA           9232 	.dw	0,234
      0015FB 07                    9233 	.uleb128	7
      0015FC 01                    9234 	.db	1
      0015FD 51                    9235 	.db	81
      0015FE 74 6D 70 63 63 72 33  9236 	.ascii "tmpccr3l"
             6C
      001606 00                    9237 	.db	0
      001607 00 00 00 FA           9238 	.dw	0,250
      00160B 0B                    9239 	.uleb128	11
      00160C 74 6D 70 63 63 72 33  9240 	.ascii "tmpccr3h"
             68
      001614 00                    9241 	.db	0
      001615 00 00 00 FA           9242 	.dw	0,250
      001619 00                    9243 	.uleb128	0
      00161A 0A                    9244 	.uleb128	10
      00161B 00 00 16 6D           9245 	.dw	0,5741
      00161F 54 49 4D 31 5F 47 65  9246 	.ascii "TIM1_GetCapture4"
             74 43 61 70 74 75 72
             65 34
      00162F 00                    9247 	.db	0
      001630 00 00r0Dr7D           9248 	.dw	0,(_TIM1_GetCapture4)
      001634 00 00r0DrAD           9249 	.dw	0,(XG$TIM1_GetCapture4$0$0+7)
      001638 01                    9250 	.db	1
      001639 00 00r00rC8           9251 	.dw	0,(Ldebug_loc_start+200)
      00163D 00 00 00 EA           9252 	.dw	0,234
      001641 0B                    9253 	.uleb128	11
      001642 74 6D 70 63 63 72 34  9254 	.ascii "tmpccr4"
      001649 00                    9255 	.db	0
      00164A 00 00 00 EA           9256 	.dw	0,234
      00164E 07                    9257 	.uleb128	7
      00164F 01                    9258 	.db	1
      001650 51                    9259 	.db	81
      001651 74 6D 70 63 63 72 34  9260 	.ascii "tmpccr4l"
             6C
      001659 00                    9261 	.db	0
      00165A 00 00 00 FA           9262 	.dw	0,250
      00165E 0B                    9263 	.uleb128	11
      00165F 74 6D 70 63 63 72 34  9264 	.ascii "tmpccr4h"
             68
      001667 00                    9265 	.db	0
      001668 00 00 00 FA           9266 	.dw	0,250
      00166C 00                    9267 	.uleb128	0
      00166D 0A                    9268 	.uleb128	10
      00166E 00 00 16 A4           9269 	.dw	0,5796
      001672 54 49 4D 31 5F 47 65  9270 	.ascii "TIM1_GetCounter"
             74 43 6F 75 6E 74 65
             72
      001681 00                    9271 	.db	0
      001682 00 00r0DrAD           9272 	.dw	0,(_TIM1_GetCounter)
      001686 00 00r0DrDB           9273 	.dw	0,(XG$TIM1_GetCounter$0$0+7)
      00168A 01                    9274 	.db	1
      00168B 00 00r00rB4           9275 	.dw	0,(Ldebug_loc_start+180)
      00168F 00 00 00 EA           9276 	.dw	0,234
      001693 07                    9277 	.uleb128	7
      001694 02                    9278 	.db	2
      001695 91                    9279 	.db	145
      001696 7C                    9280 	.sleb128	-4
      001697 74 6D 70 63 6E 74 72  9281 	.ascii "tmpcntr"
      00169E 00                    9282 	.db	0
      00169F 00 00 00 EA           9283 	.dw	0,234
      0016A3 00                    9284 	.uleb128	0
      0016A4 0A                    9285 	.uleb128	10
      0016A5 00 00 16 DA           9286 	.dw	0,5850
      0016A9 54 49 4D 31 5F 47 65  9287 	.ascii "TIM1_GetPrescaler"
             74 50 72 65 73 63 61
             6C 65 72
      0016BA 00                    9288 	.db	0
      0016BB 00 00r0DrDB           9289 	.dw	0,(_TIM1_GetPrescaler)
      0016BF 00 00r0Er09           9290 	.dw	0,(XG$TIM1_GetPrescaler$0$0+7)
      0016C3 01                    9291 	.db	1
      0016C4 00 00r00rA0           9292 	.dw	0,(Ldebug_loc_start+160)
      0016C8 00 00 00 EA           9293 	.dw	0,234
      0016CC 07                    9294 	.uleb128	7
      0016CD 02                    9295 	.db	2
      0016CE 91                    9296 	.db	145
      0016CF 7C                    9297 	.sleb128	-4
      0016D0 74 65 6D 70           9298 	.ascii "temp"
      0016D4 00                    9299 	.db	0
      0016D5 00 00 00 EA           9300 	.dw	0,234
      0016D9 00                    9301 	.uleb128	0
      0016DA 0A                    9302 	.uleb128	10
      0016DB 00 00 17 51           9303 	.dw	0,5969
      0016DF 54 49 4D 31 5F 47 65  9304 	.ascii "TIM1_GetFlagStatus"
             74 46 6C 61 67 53 74
             61 74 75 73
      0016F1 00                    9305 	.db	0
      0016F2 00 00r0Er09           9306 	.dw	0,(_TIM1_GetFlagStatus)
      0016F6 00 00r0Er42           9307 	.dw	0,(XG$TIM1_GetFlagStatus$0$0+7)
      0016FA 01                    9308 	.db	1
      0016FB 00 00r00r8C           9309 	.dw	0,(Ldebug_loc_start+140)
      0016FF 00 00 00 FA           9310 	.dw	0,250
      001703 04                    9311 	.uleb128	4
      001704 02                    9312 	.db	2
      001705 91                    9313 	.db	145
      001706 04                    9314 	.sleb128	4
      001707 54 49 4D 31 5F 46 4C  9315 	.ascii "TIM1_FLAG"
             41 47
      001710 00                    9316 	.db	0
      001711 00 00 00 EA           9317 	.dw	0,234
      001715 06                    9318 	.uleb128	6
      001716 06                    9319 	.uleb128	6
      001717 07                    9320 	.uleb128	7
      001718 01                    9321 	.db	1
      001719 51                    9322 	.db	81
      00171A 62 69 74 73 74 61 74  9323 	.ascii "bitstatus"
             75 73
      001723 00                    9324 	.db	0
      001724 00 00 00 FA           9325 	.dw	0,250
      001728 07                    9326 	.uleb128	7
      001729 02                    9327 	.db	2
      00172A 91                    9328 	.db	145
      00172B 7B                    9329 	.sleb128	-5
      00172C 74 69 6D 31 5F 66 6C  9330 	.ascii "tim1_flag_l"
             61 67 5F 6C
      001737 00                    9331 	.db	0
      001738 00 00 00 FA           9332 	.dw	0,250
      00173C 07                    9333 	.uleb128	7
      00173D 02                    9334 	.db	2
      00173E 91                    9335 	.db	145
      00173F 7C                    9336 	.sleb128	-4
      001740 74 69 6D 31 5F 66 6C  9337 	.ascii "tim1_flag_h"
             61 67 5F 68
      00174B 00                    9338 	.db	0
      00174C 00 00 00 FA           9339 	.dw	0,250
      001750 00                    9340 	.uleb128	0
      001751 03                    9341 	.uleb128	3
      001752 00 00 17 85           9342 	.dw	0,6021
      001756 54 49 4D 31 5F 43 6C  9343 	.ascii "TIM1_ClearFlag"
             65 61 72 46 6C 61 67
      001764 00                    9344 	.db	0
      001765 00 00r0Er42           9345 	.dw	0,(_TIM1_ClearFlag)
      001769 00 00r0Er6B           9346 	.dw	0,(XG$TIM1_ClearFlag$0$0+7)
      00176D 01                    9347 	.db	1
      00176E 00 00r00r78           9348 	.dw	0,(Ldebug_loc_start+120)
      001772 04                    9349 	.uleb128	4
      001773 02                    9350 	.db	2
      001774 91                    9351 	.db	145
      001775 04                    9352 	.sleb128	4
      001776 54 49 4D 31 5F 46 4C  9353 	.ascii "TIM1_FLAG"
             41 47
      00177F 00                    9354 	.db	0
      001780 00 00 00 EA           9355 	.dw	0,234
      001784 00                    9356 	.uleb128	0
      001785 0A                    9357 	.uleb128	10
      001786 00 00 17 FB           9358 	.dw	0,6139
      00178A 54 49 4D 31 5F 47 65  9359 	.ascii "TIM1_GetITStatus"
             74 49 54 53 74 61 74
             75 73
      00179A 00                    9360 	.db	0
      00179B 00 00r0Er6B           9361 	.dw	0,(_TIM1_GetITStatus)
      00179F 00 00r0Er9B           9362 	.dw	0,(XG$TIM1_GetITStatus$0$0+7)
      0017A3 01                    9363 	.db	1
      0017A4 00 00r00r64           9364 	.dw	0,(Ldebug_loc_start+100)
      0017A8 00 00 00 FA           9365 	.dw	0,250
      0017AC 04                    9366 	.uleb128	4
      0017AD 02                    9367 	.db	2
      0017AE 91                    9368 	.db	145
      0017AF 04                    9369 	.sleb128	4
      0017B0 54 49 4D 31 5F 49 54  9370 	.ascii "TIM1_IT"
      0017B7 00                    9371 	.db	0
      0017B8 00 00 00 FA           9372 	.dw	0,250
      0017BC 06                    9373 	.uleb128	6
      0017BD 06                    9374 	.uleb128	6
      0017BE 07                    9375 	.uleb128	7
      0017BF 01                    9376 	.db	1
      0017C0 51                    9377 	.db	81
      0017C1 62 69 74 73 74 61 74  9378 	.ascii "bitstatus"
             75 73
      0017CA 00                    9379 	.db	0
      0017CB 00 00 00 FA           9380 	.dw	0,250
      0017CF 07                    9381 	.uleb128	7
      0017D0 02                    9382 	.db	2
      0017D1 91                    9383 	.db	145
      0017D2 7F                    9384 	.sleb128	-1
      0017D3 54 49 4D 31 5F 69 74  9385 	.ascii "TIM1_itStatus"
             53 74 61 74 75 73
      0017E0 00                    9386 	.db	0
      0017E1 00 00 00 FA           9387 	.dw	0,250
      0017E5 07                    9388 	.uleb128	7
      0017E6 01                    9389 	.db	1
      0017E7 51                    9390 	.db	81
      0017E8 54 49 4D 31 5F 69 74  9391 	.ascii "TIM1_itEnable"
             45 6E 61 62 6C 65
      0017F5 00                    9392 	.db	0
      0017F6 00 00 00 FA           9393 	.dw	0,250
      0017FA 00                    9394 	.uleb128	0
      0017FB 03                    9395 	.uleb128	3
      0017FC 00 00 18 35           9396 	.dw	0,6197
      001800 54 49 4D 31 5F 43 6C  9397 	.ascii "TIM1_ClearITPendingBit"
             65 61 72 49 54 50 65
             6E 64 69 6E 67 42 69
             74
      001816 00                    9398 	.db	0
      001817 00 00r0Er9B           9399 	.dw	0,(_TIM1_ClearITPendingBit)
      00181B 00 00r0ErB5           9400 	.dw	0,(XG$TIM1_ClearITPendingBit$0$0+7)
      00181F 01                    9401 	.db	1
      001820 00 00r00r50           9402 	.dw	0,(Ldebug_loc_start+80)
      001824 04                    9403 	.uleb128	4
      001825 02                    9404 	.db	2
      001826 91                    9405 	.db	145
      001827 04                    9406 	.sleb128	4
      001828 54 49 4D 31 5F 49 54  9407 	.ascii "TIM1_IT"
      00182F 00                    9408 	.db	0
      001830 00 00 00 FA           9409 	.dw	0,250
      001834 00                    9410 	.uleb128	0
      001835 03                    9411 	.uleb128	3
      001836 00 00 18 9C           9412 	.dw	0,6300
      00183A 54 49 31 5F 43 6F 6E  9413 	.ascii "TI1_Config"
             66 69 67
      001844 00                    9414 	.db	0
      001845 00 00r0ErB5           9415 	.dw	0,(_TI1_Config)
      001849 00 00r0ErFB           9416 	.dw	0,(XFstm8s_tim1$TI1_Config$0$0+7)
      00184D 00                    9417 	.db	0
      00184E 00 00r00r3C           9418 	.dw	0,(Ldebug_loc_start+60)
      001852 04                    9419 	.uleb128	4
      001853 02                    9420 	.db	2
      001854 91                    9421 	.db	145
      001855 04                    9422 	.sleb128	4
      001856 54 49 4D 31 5F 49 43  9423 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      001865 00                    9424 	.db	0
      001866 00 00 00 FA           9425 	.dw	0,250
      00186A 04                    9426 	.uleb128	4
      00186B 02                    9427 	.db	2
      00186C 91                    9428 	.db	145
      00186D 05                    9429 	.sleb128	5
      00186E 54 49 4D 31 5F 49 43  9430 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      00187E 00                    9431 	.db	0
      00187F 00 00 00 FA           9432 	.dw	0,250
      001883 04                    9433 	.uleb128	4
      001884 02                    9434 	.db	2
      001885 91                    9435 	.db	145
      001886 06                    9436 	.sleb128	6
      001887 54 49 4D 31 5F 49 43  9437 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      001894 00                    9438 	.db	0
      001895 00 00 00 FA           9439 	.dw	0,250
      001899 06                    9440 	.uleb128	6
      00189A 06                    9441 	.uleb128	6
      00189B 00                    9442 	.uleb128	0
      00189C 03                    9443 	.uleb128	3
      00189D 00 00 19 03           9444 	.dw	0,6403
      0018A1 54 49 32 5F 43 6F 6E  9445 	.ascii "TI2_Config"
             66 69 67
      0018AB 00                    9446 	.db	0
      0018AC 00 00r0ErFB           9447 	.dw	0,(_TI2_Config)
      0018B0 00 00r0Fr47           9448 	.dw	0,(XFstm8s_tim1$TI2_Config$0$0+7)
      0018B4 00                    9449 	.db	0
      0018B5 00 00r00r28           9450 	.dw	0,(Ldebug_loc_start+40)
      0018B9 04                    9451 	.uleb128	4
      0018BA 02                    9452 	.db	2
      0018BB 91                    9453 	.db	145
      0018BC 04                    9454 	.sleb128	4
      0018BD 54 49 4D 31 5F 49 43  9455 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      0018CC 00                    9456 	.db	0
      0018CD 00 00 00 FA           9457 	.dw	0,250
      0018D1 04                    9458 	.uleb128	4
      0018D2 02                    9459 	.db	2
      0018D3 91                    9460 	.db	145
      0018D4 05                    9461 	.sleb128	5
      0018D5 54 49 4D 31 5F 49 43  9462 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      0018E5 00                    9463 	.db	0
      0018E6 00 00 00 FA           9464 	.dw	0,250
      0018EA 04                    9465 	.uleb128	4
      0018EB 02                    9466 	.db	2
      0018EC 91                    9467 	.db	145
      0018ED 06                    9468 	.sleb128	6
      0018EE 54 49 4D 31 5F 49 43  9469 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      0018FB 00                    9470 	.db	0
      0018FC 00 00 00 FA           9471 	.dw	0,250
      001900 06                    9472 	.uleb128	6
      001901 06                    9473 	.uleb128	6
      001902 00                    9474 	.uleb128	0
      001903 03                    9475 	.uleb128	3
      001904 00 00 19 6A           9476 	.dw	0,6506
      001908 54 49 33 5F 43 6F 6E  9477 	.ascii "TI3_Config"
             66 69 67
      001912 00                    9478 	.db	0
      001913 00 00r0Fr47           9479 	.dw	0,(_TI3_Config)
      001917 00 00r0Fr8D           9480 	.dw	0,(XFstm8s_tim1$TI3_Config$0$0+7)
      00191B 00                    9481 	.db	0
      00191C 00 00r00r14           9482 	.dw	0,(Ldebug_loc_start+20)
      001920 04                    9483 	.uleb128	4
      001921 02                    9484 	.db	2
      001922 91                    9485 	.db	145
      001923 04                    9486 	.sleb128	4
      001924 54 49 4D 31 5F 49 43  9487 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      001933 00                    9488 	.db	0
      001934 00 00 00 FA           9489 	.dw	0,250
      001938 04                    9490 	.uleb128	4
      001939 02                    9491 	.db	2
      00193A 91                    9492 	.db	145
      00193B 05                    9493 	.sleb128	5
      00193C 54 49 4D 31 5F 49 43  9494 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      00194C 00                    9495 	.db	0
      00194D 00 00 00 FA           9496 	.dw	0,250
      001951 04                    9497 	.uleb128	4
      001952 02                    9498 	.db	2
      001953 91                    9499 	.db	145
      001954 06                    9500 	.sleb128	6
      001955 54 49 4D 31 5F 49 43  9501 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      001962 00                    9502 	.db	0
      001963 00 00 00 FA           9503 	.dw	0,250
      001967 06                    9504 	.uleb128	6
      001968 06                    9505 	.uleb128	6
      001969 00                    9506 	.uleb128	0
      00196A 0C                    9507 	.uleb128	12
      00196B 54 49 34 5F 43 6F 6E  9508 	.ascii "TI4_Config"
             66 69 67
      001975 00                    9509 	.db	0
      001976 00 00r0Fr8D           9510 	.dw	0,(_TI4_Config)
      00197A 00 00r0FrD9           9511 	.dw	0,(XFstm8s_tim1$TI4_Config$0$0+7)
      00197E 00                    9512 	.db	0
      00197F 00 00r00r00           9513 	.dw	0,(Ldebug_loc_start)
      001983 04                    9514 	.uleb128	4
      001984 02                    9515 	.db	2
      001985 91                    9516 	.db	145
      001986 04                    9517 	.sleb128	4
      001987 54 49 4D 31 5F 49 43  9518 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      001996 00                    9519 	.db	0
      001997 00 00 00 FA           9520 	.dw	0,250
      00199B 04                    9521 	.uleb128	4
      00199C 02                    9522 	.db	2
      00199D 91                    9523 	.db	145
      00199E 05                    9524 	.sleb128	5
      00199F 54 49 4D 31 5F 49 43  9525 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      0019AF 00                    9526 	.db	0
      0019B0 00 00 00 FA           9527 	.dw	0,250
      0019B4 04                    9528 	.uleb128	4
      0019B5 02                    9529 	.db	2
      0019B6 91                    9530 	.db	145
      0019B7 06                    9531 	.sleb128	6
      0019B8 54 49 4D 31 5F 49 43  9532 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      0019C5 00                    9533 	.db	0
      0019C6 00 00 00 FA           9534 	.dw	0,250
      0019CA 06                    9535 	.uleb128	6
      0019CB 06                    9536 	.uleb128	6
      0019CC 00                    9537 	.uleb128	0
      0019CD 00                    9538 	.uleb128	0
      0019CE 00                    9539 	.uleb128	0
      0019CF 00                    9540 	.uleb128	0
      0019D0                       9541 Ldebug_info_end:
                                   9542 
                                   9543 	.area .debug_pubnames (NOLOAD)
      000000 00 00 06 DC           9544 	.dw	0,Ldebug_pubnames_end-Ldebug_pubnames_start
      000004                       9545 Ldebug_pubnames_start:
      000004 00 02                 9546 	.dw	2
      000006 00 00r00r00           9547 	.dw	0,(Ldebug_info_start-4)
      00000A 00 00 19 D0           9548 	.dw	0,4+Ldebug_info_end-Ldebug_info_start
      00000E 00 00 00 48           9549 	.dw	0,72
      000012 54 49 4D 31 5F 44 65  9550 	.ascii "TIM1_DeInit"
             49 6E 69 74
      00001D 00                    9551 	.db	0
      00001E 00 00 00 62           9552 	.dw	0,98
      000022 54 49 4D 31 5F 54 69  9553 	.ascii "TIM1_TimeBaseInit"
             6D 65 42 61 73 65 49
             6E 69 74
      000033 00                    9554 	.db	0
      000034 00 00 01 0B           9555 	.dw	0,267
      000038 54 49 4D 31 5F 4F 43  9556 	.ascii "TIM1_OC1Init"
             31 49 6E 69 74
      000044 00                    9557 	.db	0
      000045 00 00 01 E9           9558 	.dw	0,489
      000049 54 49 4D 31 5F 4F 43  9559 	.ascii "TIM1_OC2Init"
             32 49 6E 69 74
      000055 00                    9560 	.db	0
      000056 00 00 02 C7           9561 	.dw	0,711
      00005A 54 49 4D 31 5F 4F 43  9562 	.ascii "TIM1_OC3Init"
             33 49 6E 69 74
      000066 00                    9563 	.db	0
      000067 00 00 03 A5           9564 	.dw	0,933
      00006B 54 49 4D 31 5F 4F 43  9565 	.ascii "TIM1_OC4Init"
             34 49 6E 69 74
      000077 00                    9566 	.db	0
      000078 00 00 04 38           9567 	.dw	0,1080
      00007C 54 49 4D 31 5F 42 44  9568 	.ascii "TIM1_BDTRConfig"
             54 52 43 6F 6E 66 69
             67
      00008B 00                    9569 	.db	0
      00008C 00 00 04 EA           9570 	.dw	0,1258
      000090 54 49 4D 31 5F 49 43  9571 	.ascii "TIM1_ICInit"
             49 6E 69 74
      00009B 00                    9572 	.db	0
      00009C 00 00 05 82           9573 	.dw	0,1410
      0000A0 54 49 4D 31 5F 50 57  9574 	.ascii "TIM1_PWMIConfig"
             4D 49 43 6F 6E 66 69
             67
      0000AF 00                    9575 	.db	0
      0000B0 00 00 06 47           9576 	.dw	0,1607
      0000B4 54 49 4D 31 5F 43 6D  9577 	.ascii "TIM1_Cmd"
             64
      0000BC 00                    9578 	.db	0
      0000BD 00 00 06 76           9579 	.dw	0,1654
      0000C1 54 49 4D 31 5F 43 74  9580 	.ascii "TIM1_CtrlPWMOutputs"
             72 6C 50 57 4D 4F 75
             74 70 75 74 73
      0000D4 00                    9581 	.db	0
      0000D5 00 00 06 B0           9582 	.dw	0,1712
      0000D9 54 49 4D 31 5F 49 54  9583 	.ascii "TIM1_ITConfig"
             43 6F 6E 66 69 67
      0000E6 00                    9584 	.db	0
      0000E7 00 00 06 F4           9585 	.dw	0,1780
      0000EB 54 49 4D 31 5F 49 6E  9586 	.ascii "TIM1_InternalClockConfig"
             74 65 72 6E 61 6C 43
             6C 6F 63 6B 43 6F 6E
             66 69 67
      000103 00                    9587 	.db	0
      000104 00 00 07 1B           9588 	.dw	0,1819
      000108 54 49 4D 31 5F 45 54  9589 	.ascii "TIM1_ETRClockMode1Config"
             52 43 6C 6F 63 6B 4D
             6F 64 65 31 43 6F 6E
             66 69 67
      000120 00                    9590 	.db	0
      000121 00 00 07 95           9591 	.dw	0,1941
      000125 54 49 4D 31 5F 45 54  9592 	.ascii "TIM1_ETRClockMode2Config"
             52 43 6C 6F 63 6B 4D
             6F 64 65 32 43 6F 6E
             66 69 67
      00013D 00                    9593 	.db	0
      00013E 00 00 08 0F           9594 	.dw	0,2063
      000142 54 49 4D 31 5F 45 54  9595 	.ascii "TIM1_ETRConfig"
             52 43 6F 6E 66 69 67
      000150 00                    9596 	.db	0
      000151 00 00 08 7F           9597 	.dw	0,2175
      000155 54 49 4D 31 5F 54 49  9598 	.ascii "TIM1_TIxExternalClockConfig"
             78 45 78 74 65 72 6E
             61 6C 43 6C 6F 63 6B
             43 6F 6E 66 69 67
      000170 00                    9599 	.db	0
      000171 00 00 08 FB           9600 	.dw	0,2299
      000175 54 49 4D 31 5F 53 65  9601 	.ascii "TIM1_SelectInputTrigger"
             6C 65 63 74 49 6E 70
             75 74 54 72 69 67 67
             65 72
      00018C 00                    9602 	.db	0
      00018D 00 00 09 46           9603 	.dw	0,2374
      000191 54 49 4D 31 5F 55 70  9604 	.ascii "TIM1_UpdateDisableConfig"
             64 61 74 65 44 69 73
             61 62 6C 65 43 6F 6E
             66 69 67
      0001A9 00                    9605 	.db	0
      0001AA 00 00 09 85           9606 	.dw	0,2437
      0001AE 54 49 4D 31 5F 55 70  9607 	.ascii "TIM1_UpdateRequestConfig"
             64 61 74 65 52 65 71
             75 65 73 74 43 6F 6E
             66 69 67
      0001C6 00                    9608 	.db	0
      0001C7 00 00 09 CD           9609 	.dw	0,2509
      0001CB 54 49 4D 31 5F 53 65  9610 	.ascii "TIM1_SelectHallSensor"
             6C 65 63 74 48 61 6C
             6C 53 65 6E 73 6F 72
      0001E0 00                    9611 	.db	0
      0001E1 00 00 0A 09           9612 	.dw	0,2569
      0001E5 54 49 4D 31 5F 53 65  9613 	.ascii "TIM1_SelectOnePulseMode"
             6C 65 63 74 4F 6E 65
             50 75 6C 73 65 4D 6F
             64 65
      0001FC 00                    9614 	.db	0
      0001FD 00 00 0A 4A           9615 	.dw	0,2634
      000201 54 49 4D 31 5F 53 65  9616 	.ascii "TIM1_SelectOutputTrigger"
             6C 65 63 74 4F 75 74
             70 75 74 54 72 69 67
             67 65 72
      000219 00                    9617 	.db	0
      00021A 00 00 0A 8E           9618 	.dw	0,2702
      00021E 54 49 4D 31 5F 53 65  9619 	.ascii "TIM1_SelectSlaveMode"
             6C 65 63 74 53 6C 61
             76 65 4D 6F 64 65
      000232 00                    9620 	.db	0
      000233 00 00 0A CD           9621 	.dw	0,2765
      000237 54 49 4D 31 5F 53 65  9622 	.ascii "TIM1_SelectMasterSlaveMode"
             6C 65 63 74 4D 61 73
             74 65 72 53 6C 61 76
             65 4D 6F 64 65
      000251 00                    9623 	.db	0
      000252 00 00 0B 0E           9624 	.dw	0,2830
      000256 54 49 4D 31 5F 45 6E  9625 	.ascii "TIM1_EncoderInterfaceConfig"
             63 6F 64 65 72 49 6E
             74 65 72 66 61 63 65
             43 6F 6E 66 69 67
      000271 00                    9626 	.db	0
      000272 00 00 0B 8C           9627 	.dw	0,2956
      000276 54 49 4D 31 5F 50 72  9628 	.ascii "TIM1_PrescalerConfig"
             65 73 63 61 6C 65 72
             43 6F 6E 66 69 67
      00028A 00                    9629 	.db	0
      00028B 00 00 0B E1           9630 	.dw	0,3041
      00028F 54 49 4D 31 5F 43 6F  9631 	.ascii "TIM1_CounterModeConfig"
             75 6E 74 65 72 4D 6F
             64 65 43 6F 6E 66 69
             67
      0002A5 00                    9632 	.db	0
      0002A6 00 00 0C 24           9633 	.dw	0,3108
      0002AA 54 49 4D 31 5F 46 6F  9634 	.ascii "TIM1_ForcedOC1Config"
             72 63 65 64 4F 43 31
             43 6F 6E 66 69 67
      0002BE 00                    9635 	.db	0
      0002BF 00 00 0C 66           9636 	.dw	0,3174
      0002C3 54 49 4D 31 5F 46 6F  9637 	.ascii "TIM1_ForcedOC2Config"
             72 63 65 64 4F 43 32
             43 6F 6E 66 69 67
      0002D7 00                    9638 	.db	0
      0002D8 00 00 0C A8           9639 	.dw	0,3240
      0002DC 54 49 4D 31 5F 46 6F  9640 	.ascii "TIM1_ForcedOC3Config"
             72 63 65 64 4F 43 33
             43 6F 6E 66 69 67
      0002F0 00                    9641 	.db	0
      0002F1 00 00 0C EA           9642 	.dw	0,3306
      0002F5 54 49 4D 31 5F 46 6F  9643 	.ascii "TIM1_ForcedOC4Config"
             72 63 65 64 4F 43 34
             43 6F 6E 66 69 67
      000309 00                    9644 	.db	0
      00030A 00 00 0D 2C           9645 	.dw	0,3372
      00030E 54 49 4D 31 5F 41 52  9646 	.ascii "TIM1_ARRPreloadConfig"
             52 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000323 00                    9647 	.db	0
      000324 00 00 0D 68           9648 	.dw	0,3432
      000328 54 49 4D 31 5F 53 65  9649 	.ascii "TIM1_SelectCOM"
             6C 65 63 74 43 4F 4D
      000336 00                    9650 	.db	0
      000337 00 00 0D 9D           9651 	.dw	0,3485
      00033B 54 49 4D 31 5F 43 43  9652 	.ascii "TIM1_CCPreloadControl"
             50 72 65 6C 6F 61 64
             43 6F 6E 74 72 6F 6C
      000350 00                    9653 	.db	0
      000351 00 00 0D D9           9654 	.dw	0,3545
      000355 54 49 4D 31 5F 4F 43  9655 	.ascii "TIM1_OC1PreloadConfig"
             31 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      00036A 00                    9656 	.db	0
      00036B 00 00 0E 15           9657 	.dw	0,3605
      00036F 54 49 4D 31 5F 4F 43  9658 	.ascii "TIM1_OC2PreloadConfig"
             32 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000384 00                    9659 	.db	0
      000385 00 00 0E 51           9660 	.dw	0,3665
      000389 54 49 4D 31 5F 4F 43  9661 	.ascii "TIM1_OC3PreloadConfig"
             33 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      00039E 00                    9662 	.db	0
      00039F 00 00 0E 8D           9663 	.dw	0,3725
      0003A3 54 49 4D 31 5F 4F 43  9664 	.ascii "TIM1_OC4PreloadConfig"
             34 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      0003B8 00                    9665 	.db	0
      0003B9 00 00 0E C9           9666 	.dw	0,3785
      0003BD 54 49 4D 31 5F 4F 43  9667 	.ascii "TIM1_OC1FastConfig"
             31 46 61 73 74 43 6F
             6E 66 69 67
      0003CF 00                    9668 	.db	0
      0003D0 00 00 0F 02           9669 	.dw	0,3842
      0003D4 54 49 4D 31 5F 4F 43  9670 	.ascii "TIM1_OC2FastConfig"
             32 46 61 73 74 43 6F
             6E 66 69 67
      0003E6 00                    9671 	.db	0
      0003E7 00 00 0F 3B           9672 	.dw	0,3899
      0003EB 54 49 4D 31 5F 4F 43  9673 	.ascii "TIM1_OC3FastConfig"
             33 46 61 73 74 43 6F
             6E 66 69 67
      0003FD 00                    9674 	.db	0
      0003FE 00 00 0F 74           9675 	.dw	0,3956
      000402 54 49 4D 31 5F 4F 43  9676 	.ascii "TIM1_OC4FastConfig"
             34 46 61 73 74 43 6F
             6E 66 69 67
      000414 00                    9677 	.db	0
      000415 00 00 0F AD           9678 	.dw	0,4013
      000419 54 49 4D 31 5F 47 65  9679 	.ascii "TIM1_GenerateEvent"
             6E 65 72 61 74 65 45
             76 65 6E 74
      00042B 00                    9680 	.db	0
      00042C 00 00 0F EC           9681 	.dw	0,4076
      000430 54 49 4D 31 5F 4F 43  9682 	.ascii "TIM1_OC1PolarityConfig"
             31 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      000446 00                    9683 	.db	0
      000447 00 00 10 30           9684 	.dw	0,4144
      00044B 54 49 4D 31 5F 4F 43  9685 	.ascii "TIM1_OC1NPolarityConfig"
             31 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      000462 00                    9686 	.db	0
      000463 00 00 10 76           9687 	.dw	0,4214
      000467 54 49 4D 31 5F 4F 43  9688 	.ascii "TIM1_OC2PolarityConfig"
             32 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      00047D 00                    9689 	.db	0
      00047E 00 00 10 BA           9690 	.dw	0,4282
      000482 54 49 4D 31 5F 4F 43  9691 	.ascii "TIM1_OC2NPolarityConfig"
             32 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      000499 00                    9692 	.db	0
      00049A 00 00 11 00           9693 	.dw	0,4352
      00049E 54 49 4D 31 5F 4F 43  9694 	.ascii "TIM1_OC3PolarityConfig"
             33 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      0004B4 00                    9695 	.db	0
      0004B5 00 00 11 44           9696 	.dw	0,4420
      0004B9 54 49 4D 31 5F 4F 43  9697 	.ascii "TIM1_OC3NPolarityConfig"
             33 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      0004D0 00                    9698 	.db	0
      0004D1 00 00 11 8A           9699 	.dw	0,4490
      0004D5 54 49 4D 31 5F 4F 43  9700 	.ascii "TIM1_OC4PolarityConfig"
             34 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      0004EB 00                    9701 	.db	0
      0004EC 00 00 11 CE           9702 	.dw	0,4558
      0004F0 54 49 4D 31 5F 43 43  9703 	.ascii "TIM1_CCxCmd"
             78 43 6D 64
      0004FB 00                    9704 	.db	0
      0004FC 00 00 12 2F           9705 	.dw	0,4655
      000500 54 49 4D 31 5F 43 43  9706 	.ascii "TIM1_CCxNCmd"
             78 4E 43 6D 64
      00050C 00                    9707 	.db	0
      00050D 00 00 12 89           9708 	.dw	0,4745
      000511 54 49 4D 31 5F 53 65  9709 	.ascii "TIM1_SelectOCxM"
             6C 65 63 74 4F 43 78
             4D
      000520 00                    9710 	.db	0
      000521 00 00 12 D9           9711 	.dw	0,4825
      000525 54 49 4D 31 5F 53 65  9712 	.ascii "TIM1_SetCounter"
             74 43 6F 75 6E 74 65
             72
      000534 00                    9713 	.db	0
      000535 00 00 13 0C           9714 	.dw	0,4876
      000539 54 49 4D 31 5F 53 65  9715 	.ascii "TIM1_SetAutoreload"
             74 41 75 74 6F 72 65
             6C 6F 61 64
      00054B 00                    9716 	.db	0
      00054C 00 00 13 45           9717 	.dw	0,4933
      000550 54 49 4D 31 5F 53 65  9718 	.ascii "TIM1_SetCompare1"
             74 43 6F 6D 70 61 72
             65 31
      000560 00                    9719 	.db	0
      000561 00 00 13 7A           9720 	.dw	0,4986
      000565 54 49 4D 31 5F 53 65  9721 	.ascii "TIM1_SetCompare2"
             74 43 6F 6D 70 61 72
             65 32
      000575 00                    9722 	.db	0
      000576 00 00 13 AF           9723 	.dw	0,5039
      00057A 54 49 4D 31 5F 53 65  9724 	.ascii "TIM1_SetCompare3"
             74 43 6F 6D 70 61 72
             65 33
      00058A 00                    9725 	.db	0
      00058B 00 00 13 E4           9726 	.dw	0,5092
      00058F 54 49 4D 31 5F 53 65  9727 	.ascii "TIM1_SetCompare4"
             74 43 6F 6D 70 61 72
             65 34
      00059F 00                    9728 	.db	0
      0005A0 00 00 14 19           9729 	.dw	0,5145
      0005A4 54 49 4D 31 5F 53 65  9730 	.ascii "TIM1_SetIC1Prescaler"
             74 49 43 31 50 72 65
             73 63 61 6C 65 72
      0005B8 00                    9731 	.db	0
      0005B9 00 00 14 5B           9732 	.dw	0,5211
      0005BD 54 49 4D 31 5F 53 65  9733 	.ascii "TIM1_SetIC2Prescaler"
             74 49 43 32 50 72 65
             73 63 61 6C 65 72
      0005D1 00                    9734 	.db	0
      0005D2 00 00 14 9D           9735 	.dw	0,5277
      0005D6 54 49 4D 31 5F 53 65  9736 	.ascii "TIM1_SetIC3Prescaler"
             74 49 43 33 50 72 65
             73 63 61 6C 65 72
      0005EA 00                    9737 	.db	0
      0005EB 00 00 14 DF           9738 	.dw	0,5343
      0005EF 54 49 4D 31 5F 53 65  9739 	.ascii "TIM1_SetIC4Prescaler"
             74 49 43 34 50 72 65
             73 63 61 6C 65 72
      000603 00                    9740 	.db	0
      000604 00 00 15 21           9741 	.dw	0,5409
      000608 54 49 4D 31 5F 47 65  9742 	.ascii "TIM1_GetCapture1"
             74 43 61 70 74 75 72
             65 31
      000618 00                    9743 	.db	0
      000619 00 00 15 74           9744 	.dw	0,5492
      00061D 54 49 4D 31 5F 47 65  9745 	.ascii "TIM1_GetCapture2"
             74 43 61 70 74 75 72
             65 32
      00062D 00                    9746 	.db	0
      00062E 00 00 15 C7           9747 	.dw	0,5575
      000632 54 49 4D 31 5F 47 65  9748 	.ascii "TIM1_GetCapture3"
             74 43 61 70 74 75 72
             65 33
      000642 00                    9749 	.db	0
      000643 00 00 16 1A           9750 	.dw	0,5658
      000647 54 49 4D 31 5F 47 65  9751 	.ascii "TIM1_GetCapture4"
             74 43 61 70 74 75 72
             65 34
      000657 00                    9752 	.db	0
      000658 00 00 16 6D           9753 	.dw	0,5741
      00065C 54 49 4D 31 5F 47 65  9754 	.ascii "TIM1_GetCounter"
             74 43 6F 75 6E 74 65
             72
      00066B 00                    9755 	.db	0
      00066C 00 00 16 A4           9756 	.dw	0,5796
      000670 54 49 4D 31 5F 47 65  9757 	.ascii "TIM1_GetPrescaler"
             74 50 72 65 73 63 61
             6C 65 72
      000681 00                    9758 	.db	0
      000682 00 00 16 DA           9759 	.dw	0,5850
      000686 54 49 4D 31 5F 47 65  9760 	.ascii "TIM1_GetFlagStatus"
             74 46 6C 61 67 53 74
             61 74 75 73
      000698 00                    9761 	.db	0
      000699 00 00 17 51           9762 	.dw	0,5969
      00069D 54 49 4D 31 5F 43 6C  9763 	.ascii "TIM1_ClearFlag"
             65 61 72 46 6C 61 67
      0006AB 00                    9764 	.db	0
      0006AC 00 00 17 85           9765 	.dw	0,6021
      0006B0 54 49 4D 31 5F 47 65  9766 	.ascii "TIM1_GetITStatus"
             74 49 54 53 74 61 74
             75 73
      0006C0 00                    9767 	.db	0
      0006C1 00 00 17 FB           9768 	.dw	0,6139
      0006C5 54 49 4D 31 5F 43 6C  9769 	.ascii "TIM1_ClearITPendingBit"
             65 61 72 49 54 50 65
             6E 64 69 6E 67 42 69
             74
      0006DB 00                    9770 	.db	0
      0006DC 00 00 00 00           9771 	.dw	0,0
      0006E0                       9772 Ldebug_pubnames_end:
                                   9773 
                                   9774 	.area .debug_frame (NOLOAD)
      000000 00 00                 9775 	.dw	0
      000002 00 0E                 9776 	.dw	Ldebug_CIE_end-Ldebug_CIE_start
      000004                       9777 Ldebug_CIE_start:
      000004 FF FF                 9778 	.dw	0xffff
      000006 FF FF                 9779 	.dw	0xffff
      000008 01                    9780 	.db	1
      000009 00                    9781 	.db	0
      00000A 01                    9782 	.uleb128	1
      00000B 01                    9783 	.sleb128	1
      00000C 00                    9784 	.db	0
      00000D 0C                    9785 	.db	12
      00000E 00                    9786 	.uleb128	0
      00000F 00                    9787 	.uleb128	0
      000010 80                    9788 	.db	128
      000011 00                    9789 	.uleb128	0
      000012                       9790 Ldebug_CIE_end:
