$comment
	File created using the following command:
		vcd file comparator.msim.vcd -direction
$end
$date
	Sat Apr 15 05:02:27 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module comparator_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var wire 1 # a_out $end
$var wire 1 $ b_out $end
$var wire 1 % s_out $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - b[1]~input_o $end
$var wire 1 . b[3]~input_o $end
$var wire 1 / a_out~output_o $end
$var wire 1 0 b_out~output_o $end
$var wire 1 1 s_out~output_o $end
$var wire 1 2 b[0]~input_o $end
$var wire 1 3 a[0]~input_o $end
$var wire 1 4 b[2]~input_o $end
$var wire 1 5 a[2]~input_o $end
$var wire 1 6 a[1]~input_o $end
$var wire 1 7 a_out~0_combout $end
$var wire 1 8 a_out~1_combout $end
$var wire 1 9 a[3]~input_o $end
$var wire 1 : a_out~3_combout $end
$var wire 1 ; a_out~4_combout $end
$var wire 1 < a_out~2_combout $end
$var wire 1 = a_out~5_combout $end
$var wire 1 > Equal0~0_combout $end
$var wire 1 ? Equal0~1_combout $end
$var wire 1 @ a_out~6_combout $end
$var wire 1 A b_out~0_combout $end
$var wire 1 B b_out~1_combout $end
$var wire 1 C b_out~2_combout $end
$var wire 1 D a_out~7_combout $end
$var wire 1 E comb~0_combout $end
$var wire 1 F s_out$latch~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
1%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
11
02
03
04
05
06
07
08
09
0:
1;
1<
1=
0>
0?
0@
1A
1B
0C
0D
0E
1F
$end
#30000
b1000 !
b1100 !
15
19
0&
0A
1>
0;
17
1:
0B
1E
1?
18
0F
1@
01
1/
0%
1#
#90000
b100 !
b0 !
05
09
1&
1A
0>
0=
1;
07
0:
1B
0E
0?
1=
08
1C
0@
10
0/
1$
0#
0C
1F
00
11
0$
1%
#130000
b1000 "
b1100 "
b1110 "
b1111 "
12
1-
14
1.
0&
1D
0<
1>
0;
1E
1?
0F
1C
01
10
0%
1$
#170000
b111 "
b11 "
b1 "
b0 "
02
0-
04
0.
1&
0D
1<
0>
1;
0E
0?
1F
0C
11
00
1%
0$
#1000000
