Analysis & Synthesis report for part2
Sat Nov 16 23:39:07 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |part2|y
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for memory_block:loadReferent|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated
 16. Parameter Settings for User Entity Instance: memory_block:loadReferent|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: regne:LoadData
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "memory_block:loadReferent"
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 16 23:39:07 2019            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; part2                                            ;
; Top-level Entity Name              ; part2                                            ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 92                                               ;
;     Total combinational functions  ; 91                                               ;
;     Dedicated logic registers      ; 14                                               ;
; Total registers                    ; 14                                               ;
; Total pins                         ; 34                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 128                                              ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; part2              ; part2              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------+---------+
; memory_block.vhd                 ; yes             ; User Wizard-Generated File       ; W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/memory_block.vhd           ;         ;
; part2.vhd                        ; yes             ; User VHDL File                   ; W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd                  ;         ;
; my_array.mif                     ; yes             ; User Memory Initialization File  ; W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/my_array.mif               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; a:/coding/languages/vhdl/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; a:/coding/languages/vhdl/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; a:/coding/languages/vhdl/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; a:/coding/languages/vhdl/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; a:/coding/languages/vhdl/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; a:/coding/languages/vhdl/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; a:/coding/languages/vhdl/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; a:/coding/languages/vhdl/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; a:/coding/languages/vhdl/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_2cc1.tdf           ; yes             ; Auto-Generated Megafunction      ; W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/db/altsyncram_2cc1.tdf     ;         ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 92    ;
;                                             ;       ;
; Total combinational functions               ; 91    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 11    ;
;     -- 3 input functions                    ; 60    ;
;     -- <=2 input functions                  ; 20    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 73    ;
;     -- arithmetic mode                      ; 18    ;
;                                             ;       ;
; Total registers                             ; 14    ;
;     -- Dedicated logic registers            ; 14    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 34    ;
; Total memory bits                           ; 128   ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; Clock ;
; Maximum fan-out                             ; 22    ;
; Total fan-out                               ; 384   ;
; Average fan-out                             ; 2.61  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                    ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                             ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; |part2                                    ; 91 (82)           ; 14 (6)       ; 128         ; 0            ; 0       ; 0         ; 34   ; 0            ; |part2                                                                                          ; work         ;
;    |memory_block:loadReferent|            ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |part2|memory_block:loadReferent                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |part2|memory_block:loadReferent|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_2cc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |part2|memory_block:loadReferent|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated ; work         ;
;    |regne:LoadData|                       ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part2|regne:LoadData                                                                           ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                                ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; memory_block:loadReferent|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 32           ; 8            ; --           ; --           ; 256  ; my_array.mif ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+----------------------------------+----------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File                                                      ;
+--------+--------------+---------+--------------+--------------+----------------------------------+----------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |part2|memory_block:loadReferent ; W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/memory_block.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------------+----------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |part2|y                              ;
+------+------+------+------+------+------+------+------+
; Name ; y.S6 ; y.S5 ; y.S4 ; y.S3 ; y.S2 ; y.S1 ; y.SI ;
+------+------+------+------+------+------+------+------+
; y.SI ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ;
; y.S1 ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 1    ;
; y.S2 ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 1    ;
; y.S3 ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 1    ;
; y.S4 ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 1    ;
; y.S5 ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.S6 ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
+------+------+------+------+------+------+------+------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; Addr[0]$latch                                       ; Addr                ; yes                    ;
; Addr[1]$latch                                       ; Addr                ; yes                    ;
; Addr[2]$latch                                       ; Addr                ; yes                    ;
; Addr[3]$latch                                       ; Addr                ; yes                    ;
; Dtar[0]$latch                                       ; WideOr8             ; yes                    ;
; Dtar[1]$latch                                       ; WideOr8             ; yes                    ;
; Dtar[2]$latch                                       ; WideOr8             ; yes                    ;
; Dtar[3]$latch                                       ; WideOr8             ; yes                    ;
; Dtar[4]$latch                                       ; WideOr8             ; yes                    ;
; Dtar[5]$latch                                       ; WideOr8             ; yes                    ;
; Dtar[6]$latch                                       ; WideOr8             ; yes                    ;
; Dtar[7]$latch                                       ; WideOr8             ; yes                    ;
; Dref[0]$latch                                       ; WideOr9             ; yes                    ;
; Dref[1]$latch                                       ; WideOr9             ; yes                    ;
; Dref[2]$latch                                       ; WideOr9             ; yes                    ;
; Dref[3]$latch                                       ; WideOr9             ; yes                    ;
; Dref[4]$latch                                       ; WideOr9             ; yes                    ;
; Dref[5]$latch                                       ; WideOr9             ; yes                    ;
; Dref[6]$latch                                       ; WideOr9             ; yes                    ;
; Dref[7]$latch                                       ; WideOr9             ; yes                    ;
; Found$latch                                         ; WideOr7             ; yes                    ;
; L[1]                                                ; Selector15          ; yes                    ;
; R[1]                                                ; Selector9           ; yes                    ;
; L[0]                                                ; Selector15          ; yes                    ;
; R[0]                                                ; Selector9           ; yes                    ;
; L[2]                                                ; Selector15          ; yes                    ;
; R[2]                                                ; Selector9           ; yes                    ;
; L[3]                                                ; Selector15          ; yes                    ;
; R[3]                                                ; Selector9           ; yes                    ;
; L[4]                                                ; Selector15          ; yes                    ;
; R[4]                                                ; Selector9           ; yes                    ;
; y_next.S4_544                                       ; VCC                 ; yes                    ;
; y_next.S5_538                                       ; VCC                 ; yes                    ;
; y_next.S1_562                                       ; VCC                 ; yes                    ;
; y_next.S3_550                                       ; VCC                 ; yes                    ;
; y_next.S2_556                                       ; VCC                 ; yes                    ;
; y_next.SI_568                                       ; VCC                 ; yes                    ;
; Number of user-specified and inferred latches = 37  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; y.S6                                  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 14    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 6     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |part2|regne:LoadData|Q[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_block:loadReferent|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_block:loadReferent|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; my_array.mif         ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_2cc1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regne:LoadData ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 1                                                         ;
; Entity Instance                           ; memory_block:loadReferent|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 8                                                         ;
;     -- NUMWORDS_A                         ; 32                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "memory_block:loadReferent" ;
+------------+-------+----------+-----------------------+
; Port       ; Type  ; Severity ; Details               ;
+------------+-------+----------+-----------------------+
; address[4] ; Input ; Info     ; Stuck at GND          ;
+------------+-------+----------+-----------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sat Nov 16 23:39:06 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file memory_block.vhd
    Info (12022): Found design unit 1: memory_block-SYN
    Info (12023): Found entity 1: memory_block
Info (12021): Found 4 design units, including 2 entities, in source file part2.vhd
    Info (12022): Found design unit 1: part2-Behavior
    Info (12022): Found design unit 2: regne-Behavior
    Info (12023): Found entity 1: part2
    Info (12023): Found entity 2: regne
Info (12127): Elaborating entity "part2" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at part2.vhd(50): signal "y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at part2.vhd(52): signal "s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at part2.vhd(58): signal "L" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at part2.vhd(58): signal "R" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at part2.vhd(66): signal "ref" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at part2.vhd(66): signal "tar" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at part2.vhd(72): signal "s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at part2.vhd(78): signal "s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at part2.vhd(45): inferring latch(es) for signal or variable "y_next", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at part2.vhd(111): signal "tar" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at part2.vhd(116): signal "ref" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at part2.vhd(117): signal "tar" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at part2.vhd(121): signal "ref" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at part2.vhd(122): signal "tar" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at part2.vhd(126): signal "ref" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at part2.vhd(126): signal "tar" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at part2.vhd(128): signal "ref" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at part2.vhd(128): signal "tar" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at part2.vhd(137): signal "tar" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at part2.vhd(138): signal "ref" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at part2.vhd(98): inferring latch(es) for signal or variable "L", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at part2.vhd(98): inferring latch(es) for signal or variable "R", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at part2.vhd(98): inferring latch(es) for signal or variable "Found", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at part2.vhd(98): inferring latch(es) for signal or variable "Dtar", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at part2.vhd(98): inferring latch(es) for signal or variable "Addr", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at part2.vhd(98): inferring latch(es) for signal or variable "Dref", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at part2.vhd(149): signal "sum" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "Dref[0]" at part2.vhd(98)
Info (10041): Inferred latch for "Dref[1]" at part2.vhd(98)
Info (10041): Inferred latch for "Dref[2]" at part2.vhd(98)
Info (10041): Inferred latch for "Dref[3]" at part2.vhd(98)
Info (10041): Inferred latch for "Dref[4]" at part2.vhd(98)
Info (10041): Inferred latch for "Dref[5]" at part2.vhd(98)
Info (10041): Inferred latch for "Dref[6]" at part2.vhd(98)
Info (10041): Inferred latch for "Dref[7]" at part2.vhd(98)
Info (10041): Inferred latch for "Addr[0]" at part2.vhd(98)
Info (10041): Inferred latch for "Addr[1]" at part2.vhd(98)
Info (10041): Inferred latch for "Addr[2]" at part2.vhd(98)
Info (10041): Inferred latch for "Addr[3]" at part2.vhd(98)
Info (10041): Inferred latch for "Addr[4]" at part2.vhd(98)
Info (10041): Inferred latch for "Dtar[0]" at part2.vhd(98)
Info (10041): Inferred latch for "Dtar[1]" at part2.vhd(98)
Info (10041): Inferred latch for "Dtar[2]" at part2.vhd(98)
Info (10041): Inferred latch for "Dtar[3]" at part2.vhd(98)
Info (10041): Inferred latch for "Dtar[4]" at part2.vhd(98)
Info (10041): Inferred latch for "Dtar[5]" at part2.vhd(98)
Info (10041): Inferred latch for "Dtar[6]" at part2.vhd(98)
Info (10041): Inferred latch for "Dtar[7]" at part2.vhd(98)
Info (10041): Inferred latch for "Found" at part2.vhd(98)
Info (10041): Inferred latch for "R[0]" at part2.vhd(98)
Info (10041): Inferred latch for "R[1]" at part2.vhd(98)
Info (10041): Inferred latch for "R[2]" at part2.vhd(98)
Info (10041): Inferred latch for "R[3]" at part2.vhd(98)
Info (10041): Inferred latch for "R[4]" at part2.vhd(98)
Info (10041): Inferred latch for "L[0]" at part2.vhd(98)
Info (10041): Inferred latch for "L[1]" at part2.vhd(98)
Info (10041): Inferred latch for "L[2]" at part2.vhd(98)
Info (10041): Inferred latch for "L[3]" at part2.vhd(98)
Info (10041): Inferred latch for "L[4]" at part2.vhd(98)
Info (10041): Inferred latch for "y_next.S6" at part2.vhd(45)
Info (10041): Inferred latch for "y_next.S5" at part2.vhd(45)
Info (10041): Inferred latch for "y_next.S4" at part2.vhd(45)
Info (10041): Inferred latch for "y_next.S3" at part2.vhd(45)
Info (10041): Inferred latch for "y_next.S2" at part2.vhd(45)
Info (10041): Inferred latch for "y_next.S1" at part2.vhd(45)
Info (10041): Inferred latch for "y_next.SI" at part2.vhd(45)
Info (12128): Elaborating entity "memory_block" for hierarchy "memory_block:loadReferent"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_block:loadReferent|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memory_block:loadReferent|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memory_block:loadReferent|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "my_array.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2cc1.tdf
    Info (12023): Found entity 1: altsyncram_2cc1
Info (12128): Elaborating entity "altsyncram_2cc1" for hierarchy "memory_block:loadReferent|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated"
Info (12128): Elaborating entity "regne" for hierarchy "regne:LoadData"
Warning (13012): Latch Found$latch has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y.S5
Warning (13012): Latch L[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y.S3
Warning (13012): Latch R[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y.S3
Warning (13012): Latch L[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y.S3
Warning (13012): Latch R[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y.S3
Warning (13012): Latch L[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y.S3
Warning (13012): Latch R[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y.S3
Warning (13012): Latch L[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y.S3
Warning (13012): Latch R[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y.S3
Warning (13012): Latch L[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y.S3
Warning (13012): Latch R[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y.S3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Addr[4]" is stuck at GND
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "memory_block:loadReferent|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ALTSYNCRAM"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 134 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 23 output pins
    Info (21061): Implemented 92 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 4657 megabytes
    Info: Processing ended: Sat Nov 16 23:39:07 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


