ARM GAS  /tmp/cc0RsWwk.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_pwr.c"
  12              		.text
  13              		.section	.text.PWR_OverloadWfe,"ax",%progbits
  14              		.align	1
  15              		.arch armv7-m
  16              		.syntax unified
  17              		.thumb
  18              		.thumb_func
  19              		.fpu softvfp
  21              	PWR_OverloadWfe:
  22              		@ args = 0, pretend = 0, frame = 0
  23              		@ frame_needed = 0, uses_anonymous_args = 0
  24              		@ link register save eliminated.
  25              		.syntax unified
  26              	@ 119 "src/stm32f1xx_hal_pwr.c" 1
  27 0000 20BF     		wfe
  28              	@ 0 "" 2
  29              	@ 120 "src/stm32f1xx_hal_pwr.c" 1
  30 0002 00BF     		nop
  31              	@ 0 "" 2
  32              		.thumb
  33              		.syntax unified
  34 0004 7047     		bx	lr
  36              		.section	.text.HAL_PWR_DeInit,"ax",%progbits
  37              		.align	1
  38              		.global	HAL_PWR_DeInit
  39              		.syntax unified
  40              		.thumb
  41              		.thumb_func
  42              		.fpu softvfp
  44              	HAL_PWR_DeInit:
  45              		@ args = 0, pretend = 0, frame = 0
  46              		@ frame_needed = 0, uses_anonymous_args = 0
  47              		@ link register save eliminated.
  48 0000 044B     		ldr	r3, .L3
  49 0002 1A69     		ldr	r2, [r3, #16]
  50 0004 42F08052 		orr	r2, r2, #268435456
  51 0008 1A61     		str	r2, [r3, #16]
  52 000a 1A69     		ldr	r2, [r3, #16]
  53 000c 22F08052 		bic	r2, r2, #268435456
  54 0010 1A61     		str	r2, [r3, #16]
  55 0012 7047     		bx	lr
  56              	.L4:
  57              		.align	2
  58              	.L3:
  59 0014 00100240 		.word	1073876992
  61              		.section	.text.HAL_PWR_EnableBkUpAccess,"ax",%progbits
ARM GAS  /tmp/cc0RsWwk.s 			page 2


  62              		.align	1
  63              		.global	HAL_PWR_EnableBkUpAccess
  64              		.syntax unified
  65              		.thumb
  66              		.thumb_func
  67              		.fpu softvfp
  69              	HAL_PWR_EnableBkUpAccess:
  70              		@ args = 0, pretend = 0, frame = 0
  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72              		@ link register save eliminated.
  73 0000 0122     		movs	r2, #1
  74 0002 014B     		ldr	r3, .L6
  75 0004 1A60     		str	r2, [r3]
  76 0006 7047     		bx	lr
  77              	.L7:
  78              		.align	2
  79              	.L6:
  80 0008 20000E42 		.word	1108213792
  82              		.section	.text.HAL_PWR_DisableBkUpAccess,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_PWR_DisableBkUpAccess
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  88              		.fpu softvfp
  90              	HAL_PWR_DisableBkUpAccess:
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		@ link register save eliminated.
  94 0000 0022     		movs	r2, #0
  95 0002 014B     		ldr	r3, .L9
  96 0004 1A60     		str	r2, [r3]
  97 0006 7047     		bx	lr
  98              	.L10:
  99              		.align	2
 100              	.L9:
 101 0008 20000E42 		.word	1108213792
 103              		.section	.text.HAL_PWR_ConfigPVD,"ax",%progbits
 104              		.align	1
 105              		.global	HAL_PWR_ConfigPVD
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 109              		.fpu softvfp
 111              	HAL_PWR_ConfigPVD:
 112              		@ args = 0, pretend = 0, frame = 0
 113              		@ frame_needed = 0, uses_anonymous_args = 0
 114              		@ link register save eliminated.
 115 0000 184A     		ldr	r2, .L28
 116 0002 0168     		ldr	r1, [r0]
 117 0004 1368     		ldr	r3, [r2]
 118 0006 23F0E003 		bic	r3, r3, #224
 119 000a 0B43     		orrs	r3, r3, r1
 120 000c 1360     		str	r3, [r2]
 121 000e 164B     		ldr	r3, .L28+4
 122 0010 5A68     		ldr	r2, [r3, #4]
 123 0012 22F48032 		bic	r2, r2, #65536
ARM GAS  /tmp/cc0RsWwk.s 			page 3


 124 0016 5A60     		str	r2, [r3, #4]
 125 0018 1A68     		ldr	r2, [r3]
 126 001a 22F48032 		bic	r2, r2, #65536
 127 001e 1A60     		str	r2, [r3]
 128 0020 DA68     		ldr	r2, [r3, #12]
 129 0022 22F48032 		bic	r2, r2, #65536
 130 0026 DA60     		str	r2, [r3, #12]
 131 0028 9A68     		ldr	r2, [r3, #8]
 132 002a 22F48032 		bic	r2, r2, #65536
 133 002e 9A60     		str	r2, [r3, #8]
 134 0030 4268     		ldr	r2, [r0, #4]
 135 0032 D103     		lsls	r1, r2, #15
 136 0034 42BF     		ittt	mi
 137 0036 1968     		ldrmi	r1, [r3]
 138 0038 41F48031 		orrmi	r1, r1, #65536
 139 003c 1960     		strmi	r1, [r3]
 140 003e 9003     		lsls	r0, r2, #14
 141 0040 42BF     		ittt	mi
 142 0042 5968     		ldrmi	r1, [r3, #4]
 143 0044 41F48031 		orrmi	r1, r1, #65536
 144 0048 5960     		strmi	r1, [r3, #4]
 145 004a D107     		lsls	r1, r2, #31
 146 004c 42BF     		ittt	mi
 147 004e 9968     		ldrmi	r1, [r3, #8]
 148 0050 41F48031 		orrmi	r1, r1, #65536
 149 0054 9960     		strmi	r1, [r3, #8]
 150 0056 9207     		lsls	r2, r2, #30
 151 0058 42BF     		ittt	mi
 152 005a DA68     		ldrmi	r2, [r3, #12]
 153 005c 42F48032 		orrmi	r2, r2, #65536
 154 0060 DA60     		strmi	r2, [r3, #12]
 155 0062 7047     		bx	lr
 156              	.L29:
 157              		.align	2
 158              	.L28:
 159 0064 00700040 		.word	1073770496
 160 0068 00040140 		.word	1073808384
 162              		.section	.text.HAL_PWR_EnablePVD,"ax",%progbits
 163              		.align	1
 164              		.global	HAL_PWR_EnablePVD
 165              		.syntax unified
 166              		.thumb
 167              		.thumb_func
 168              		.fpu softvfp
 170              	HAL_PWR_EnablePVD:
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173              		@ link register save eliminated.
 174 0000 0122     		movs	r2, #1
 175 0002 014B     		ldr	r3, .L31
 176 0004 1A60     		str	r2, [r3]
 177 0006 7047     		bx	lr
 178              	.L32:
 179              		.align	2
 180              	.L31:
 181 0008 10000E42 		.word	1108213776
 183              		.section	.text.HAL_PWR_DisablePVD,"ax",%progbits
ARM GAS  /tmp/cc0RsWwk.s 			page 4


 184              		.align	1
 185              		.global	HAL_PWR_DisablePVD
 186              		.syntax unified
 187              		.thumb
 188              		.thumb_func
 189              		.fpu softvfp
 191              	HAL_PWR_DisablePVD:
 192              		@ args = 0, pretend = 0, frame = 0
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194              		@ link register save eliminated.
 195 0000 0022     		movs	r2, #0
 196 0002 014B     		ldr	r3, .L34
 197 0004 1A60     		str	r2, [r3]
 198 0006 7047     		bx	lr
 199              	.L35:
 200              		.align	2
 201              	.L34:
 202 0008 10000E42 		.word	1108213776
 204              		.section	.text.HAL_PWR_EnableWakeUpPin,"ax",%progbits
 205              		.align	1
 206              		.global	HAL_PWR_EnableWakeUpPin
 207              		.syntax unified
 208              		.thumb
 209              		.thumb_func
 210              		.fpu softvfp
 212              	HAL_PWR_EnableWakeUpPin:
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215              		@ link register save eliminated.
 216              		.syntax unified
 217              	@ 988 "./cmsis/inc/cmsis_gcc.h" 1
 218 0000 90FAA0F0 		rbit r0, r0
 219              	@ 0 "" 2
 220              		.thumb
 221              		.syntax unified
 222 0004 B0FA80F0 		clz	r0, r0
 223 0008 0122     		movs	r2, #1
 224 000a 024B     		ldr	r3, .L37
 225 000c 0344     		add	r3, r3, r0
 226 000e 9B00     		lsls	r3, r3, #2
 227 0010 1A60     		str	r2, [r3]
 228 0012 7047     		bx	lr
 229              	.L38:
 230              		.align	2
 231              	.L37:
 232 0014 20808310 		.word	277053472
 234              		.section	.text.HAL_PWR_DisableWakeUpPin,"ax",%progbits
 235              		.align	1
 236              		.global	HAL_PWR_DisableWakeUpPin
 237              		.syntax unified
 238              		.thumb
 239              		.thumb_func
 240              		.fpu softvfp
 242              	HAL_PWR_DisableWakeUpPin:
 243              		@ args = 0, pretend = 0, frame = 0
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245              		@ link register save eliminated.
ARM GAS  /tmp/cc0RsWwk.s 			page 5


 246              		.syntax unified
 247              	@ 988 "./cmsis/inc/cmsis_gcc.h" 1
 248 0000 90FAA0F0 		rbit r0, r0
 249              	@ 0 "" 2
 250              		.thumb
 251              		.syntax unified
 252 0004 B0FA80F0 		clz	r0, r0
 253 0008 0022     		movs	r2, #0
 254 000a 024B     		ldr	r3, .L40
 255 000c 0344     		add	r3, r3, r0
 256 000e 9B00     		lsls	r3, r3, #2
 257 0010 1A60     		str	r2, [r3]
 258 0012 7047     		bx	lr
 259              	.L41:
 260              		.align	2
 261              	.L40:
 262 0014 20808310 		.word	277053472
 264              		.section	.text.HAL_PWR_EnterSLEEPMode,"ax",%progbits
 265              		.align	1
 266              		.global	HAL_PWR_EnterSLEEPMode
 267              		.syntax unified
 268              		.thumb
 269              		.thumb_func
 270              		.fpu softvfp
 272              	HAL_PWR_EnterSLEEPMode:
 273              		@ args = 0, pretend = 0, frame = 0
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275              		@ link register save eliminated.
 276 0000 064A     		ldr	r2, .L45
 277 0002 0129     		cmp	r1, #1
 278 0004 1369     		ldr	r3, [r2, #16]
 279 0006 23F00403 		bic	r3, r3, #4
 280 000a 1361     		str	r3, [r2, #16]
 281 000c 01D1     		bne	.L43
 282              		.syntax unified
 283              	@ 433 "src/stm32f1xx_hal_pwr.c" 1
 284 000e 30BF     		wfi
 285              	@ 0 "" 2
 286              		.thumb
 287              		.syntax unified
 288 0010 7047     		bx	lr
 289              	.L43:
 290              		.syntax unified
 291              	@ 438 "src/stm32f1xx_hal_pwr.c" 1
 292 0012 40BF     		sev
 293              	@ 0 "" 2
 294              	@ 439 "src/stm32f1xx_hal_pwr.c" 1
 295 0014 20BF     		wfe
 296              	@ 0 "" 2
 297              	@ 440 "src/stm32f1xx_hal_pwr.c" 1
 298 0016 20BF     		wfe
 299              	@ 0 "" 2
 300              		.thumb
 301              		.syntax unified
 302 0018 7047     		bx	lr
 303              	.L46:
 304 001a 00BF     		.align	2
ARM GAS  /tmp/cc0RsWwk.s 			page 6


 305              	.L45:
 306 001c 00ED00E0 		.word	-536810240
 308              		.section	.text.HAL_PWR_EnterSTOPMode,"ax",%progbits
 309              		.align	1
 310              		.global	HAL_PWR_EnterSTOPMode
 311              		.syntax unified
 312              		.thumb
 313              		.thumb_func
 314              		.fpu softvfp
 316              	HAL_PWR_EnterSTOPMode:
 317              		@ args = 0, pretend = 0, frame = 0
 318              		@ frame_needed = 0, uses_anonymous_args = 0
 319 0000 0F4A     		ldr	r2, .L50
 320 0002 10B5     		push	{r4, lr}
 321 0004 1468     		ldr	r4, [r2]
 322 0006 0129     		cmp	r1, #1
 323 0008 24F00204 		bic	r4, r4, #2
 324 000c 1460     		str	r4, [r2]
 325 000e 1368     		ldr	r3, [r2]
 326 0010 23F00103 		bic	r3, r3, #1
 327 0014 43EA0003 		orr	r3, r3, r0
 328 0018 1360     		str	r3, [r2]
 329 001a 0A4B     		ldr	r3, .L50+4
 330 001c 1A69     		ldr	r2, [r3, #16]
 331 001e 42F00402 		orr	r2, r2, #4
 332 0022 1A61     		str	r2, [r3, #16]
 333 0024 05D1     		bne	.L48
 334              		.syntax unified
 335              	@ 482 "src/stm32f1xx_hal_pwr.c" 1
 336 0026 30BF     		wfi
 337              	@ 0 "" 2
 338              		.thumb
 339              		.syntax unified
 340              	.L49:
 341 0028 1A69     		ldr	r2, [r3, #16]
 342 002a 22F00402 		bic	r2, r2, #4
 343 002e 1A61     		str	r2, [r3, #16]
 344 0030 10BD     		pop	{r4, pc}
 345              	.L48:
 346              		.syntax unified
 347              	@ 487 "src/stm32f1xx_hal_pwr.c" 1
 348 0032 40BF     		sev
 349              	@ 0 "" 2
 350              		.thumb
 351              		.syntax unified
 352 0034 FFF7FEFF 		bl	PWR_OverloadWfe
 353 0038 FFF7FEFF 		bl	PWR_OverloadWfe
 354 003c F4E7     		b	.L49
 355              	.L51:
 356 003e 00BF     		.align	2
 357              	.L50:
 358 0040 00700040 		.word	1073770496
 359 0044 00ED00E0 		.word	-536810240
 361              		.section	.text.HAL_PWR_EnterSTANDBYMode,"ax",%progbits
 362              		.align	1
 363              		.global	HAL_PWR_EnterSTANDBYMode
 364              		.syntax unified
ARM GAS  /tmp/cc0RsWwk.s 			page 7


 365              		.thumb
 366              		.thumb_func
 367              		.fpu softvfp
 369              	HAL_PWR_EnterSTANDBYMode:
 370              		@ args = 0, pretend = 0, frame = 0
 371              		@ frame_needed = 0, uses_anonymous_args = 0
 372              		@ link register save eliminated.
 373 0000 054A     		ldr	r2, .L53
 374 0002 1368     		ldr	r3, [r2]
 375 0004 43F00203 		orr	r3, r3, #2
 376 0008 1360     		str	r3, [r2]
 377 000a 044A     		ldr	r2, .L53+4
 378 000c 1369     		ldr	r3, [r2, #16]
 379 000e 43F00403 		orr	r3, r3, #4
 380 0012 1361     		str	r3, [r2, #16]
 381              		.syntax unified
 382              	@ 516 "src/stm32f1xx_hal_pwr.c" 1
 383 0014 30BF     		wfi
 384              	@ 0 "" 2
 385              		.thumb
 386              		.syntax unified
 387 0016 7047     		bx	lr
 388              	.L54:
 389              		.align	2
 390              	.L53:
 391 0018 00700040 		.word	1073770496
 392 001c 00ED00E0 		.word	-536810240
 394              		.section	.text.HAL_PWR_EnableSleepOnExit,"ax",%progbits
 395              		.align	1
 396              		.global	HAL_PWR_EnableSleepOnExit
 397              		.syntax unified
 398              		.thumb
 399              		.thumb_func
 400              		.fpu softvfp
 402              	HAL_PWR_EnableSleepOnExit:
 403              		@ args = 0, pretend = 0, frame = 0
 404              		@ frame_needed = 0, uses_anonymous_args = 0
 405              		@ link register save eliminated.
 406 0000 024A     		ldr	r2, .L56
 407 0002 1369     		ldr	r3, [r2, #16]
 408 0004 43F00203 		orr	r3, r3, #2
 409 0008 1361     		str	r3, [r2, #16]
 410 000a 7047     		bx	lr
 411              	.L57:
 412              		.align	2
 413              	.L56:
 414 000c 00ED00E0 		.word	-536810240
 416              		.section	.text.HAL_PWR_DisableSleepOnExit,"ax",%progbits
 417              		.align	1
 418              		.global	HAL_PWR_DisableSleepOnExit
 419              		.syntax unified
 420              		.thumb
 421              		.thumb_func
 422              		.fpu softvfp
 424              	HAL_PWR_DisableSleepOnExit:
 425              		@ args = 0, pretend = 0, frame = 0
 426              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc0RsWwk.s 			page 8


 427              		@ link register save eliminated.
 428 0000 024A     		ldr	r2, .L59
 429 0002 1369     		ldr	r3, [r2, #16]
 430 0004 23F00203 		bic	r3, r3, #2
 431 0008 1361     		str	r3, [r2, #16]
 432 000a 7047     		bx	lr
 433              	.L60:
 434              		.align	2
 435              	.L59:
 436 000c 00ED00E0 		.word	-536810240
 438              		.section	.text.HAL_PWR_EnableSEVOnPend,"ax",%progbits
 439              		.align	1
 440              		.global	HAL_PWR_EnableSEVOnPend
 441              		.syntax unified
 442              		.thumb
 443              		.thumb_func
 444              		.fpu softvfp
 446              	HAL_PWR_EnableSEVOnPend:
 447              		@ args = 0, pretend = 0, frame = 0
 448              		@ frame_needed = 0, uses_anonymous_args = 0
 449              		@ link register save eliminated.
 450 0000 024A     		ldr	r2, .L62
 451 0002 1369     		ldr	r3, [r2, #16]
 452 0004 43F01003 		orr	r3, r3, #16
 453 0008 1361     		str	r3, [r2, #16]
 454 000a 7047     		bx	lr
 455              	.L63:
 456              		.align	2
 457              	.L62:
 458 000c 00ED00E0 		.word	-536810240
 460              		.section	.text.HAL_PWR_DisableSEVOnPend,"ax",%progbits
 461              		.align	1
 462              		.global	HAL_PWR_DisableSEVOnPend
 463              		.syntax unified
 464              		.thumb
 465              		.thumb_func
 466              		.fpu softvfp
 468              	HAL_PWR_DisableSEVOnPend:
 469              		@ args = 0, pretend = 0, frame = 0
 470              		@ frame_needed = 0, uses_anonymous_args = 0
 471              		@ link register save eliminated.
 472 0000 024A     		ldr	r2, .L65
 473 0002 1369     		ldr	r3, [r2, #16]
 474 0004 23F01003 		bic	r3, r3, #16
 475 0008 1361     		str	r3, [r2, #16]
 476 000a 7047     		bx	lr
 477              	.L66:
 478              		.align	2
 479              	.L65:
 480 000c 00ED00E0 		.word	-536810240
 482              		.section	.text.HAL_PWR_PVDCallback,"ax",%progbits
 483              		.align	1
 484              		.weak	HAL_PWR_PVDCallback
 485              		.syntax unified
 486              		.thumb
 487              		.thumb_func
 488              		.fpu softvfp
ARM GAS  /tmp/cc0RsWwk.s 			page 9


 490              	HAL_PWR_PVDCallback:
 491              		@ args = 0, pretend = 0, frame = 0
 492              		@ frame_needed = 0, uses_anonymous_args = 0
 493              		@ link register save eliminated.
 494 0000 7047     		bx	lr
 496              		.section	.text.HAL_PWR_PVD_IRQHandler,"ax",%progbits
 497              		.align	1
 498              		.global	HAL_PWR_PVD_IRQHandler
 499              		.syntax unified
 500              		.thumb
 501              		.thumb_func
 502              		.fpu softvfp
 504              	HAL_PWR_PVD_IRQHandler:
 505              		@ args = 0, pretend = 0, frame = 0
 506              		@ frame_needed = 0, uses_anonymous_args = 0
 507 0000 10B5     		push	{r4, lr}
 508 0002 054C     		ldr	r4, .L73
 509 0004 6369     		ldr	r3, [r4, #20]
 510 0006 DB03     		lsls	r3, r3, #15
 511 0008 04D5     		bpl	.L68
 512 000a FFF7FEFF 		bl	HAL_PWR_PVDCallback
 513 000e 4FF48033 		mov	r3, #65536
 514 0012 6361     		str	r3, [r4, #20]
 515              	.L68:
 516 0014 10BD     		pop	{r4, pc}
 517              	.L74:
 518 0016 00BF     		.align	2
 519              	.L73:
 520 0018 00040140 		.word	1073808384
 522              		.ident	"GCC: (GNU Tools for Arm Embedded Processors 9-2019-q4-major) 9.2.1 20191025 (release) [ARM
ARM GAS  /tmp/cc0RsWwk.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_pwr.c
     /tmp/cc0RsWwk.s:14     .text.PWR_OverloadWfe:0000000000000000 $t
     /tmp/cc0RsWwk.s:21     .text.PWR_OverloadWfe:0000000000000000 PWR_OverloadWfe
     /tmp/cc0RsWwk.s:37     .text.HAL_PWR_DeInit:0000000000000000 $t
     /tmp/cc0RsWwk.s:44     .text.HAL_PWR_DeInit:0000000000000000 HAL_PWR_DeInit
     /tmp/cc0RsWwk.s:59     .text.HAL_PWR_DeInit:0000000000000014 $d
     /tmp/cc0RsWwk.s:62     .text.HAL_PWR_EnableBkUpAccess:0000000000000000 $t
     /tmp/cc0RsWwk.s:69     .text.HAL_PWR_EnableBkUpAccess:0000000000000000 HAL_PWR_EnableBkUpAccess
     /tmp/cc0RsWwk.s:80     .text.HAL_PWR_EnableBkUpAccess:0000000000000008 $d
     /tmp/cc0RsWwk.s:83     .text.HAL_PWR_DisableBkUpAccess:0000000000000000 $t
     /tmp/cc0RsWwk.s:90     .text.HAL_PWR_DisableBkUpAccess:0000000000000000 HAL_PWR_DisableBkUpAccess
     /tmp/cc0RsWwk.s:101    .text.HAL_PWR_DisableBkUpAccess:0000000000000008 $d
     /tmp/cc0RsWwk.s:104    .text.HAL_PWR_ConfigPVD:0000000000000000 $t
     /tmp/cc0RsWwk.s:111    .text.HAL_PWR_ConfigPVD:0000000000000000 HAL_PWR_ConfigPVD
     /tmp/cc0RsWwk.s:159    .text.HAL_PWR_ConfigPVD:0000000000000064 $d
     /tmp/cc0RsWwk.s:163    .text.HAL_PWR_EnablePVD:0000000000000000 $t
     /tmp/cc0RsWwk.s:170    .text.HAL_PWR_EnablePVD:0000000000000000 HAL_PWR_EnablePVD
     /tmp/cc0RsWwk.s:181    .text.HAL_PWR_EnablePVD:0000000000000008 $d
     /tmp/cc0RsWwk.s:184    .text.HAL_PWR_DisablePVD:0000000000000000 $t
     /tmp/cc0RsWwk.s:191    .text.HAL_PWR_DisablePVD:0000000000000000 HAL_PWR_DisablePVD
     /tmp/cc0RsWwk.s:202    .text.HAL_PWR_DisablePVD:0000000000000008 $d
     /tmp/cc0RsWwk.s:205    .text.HAL_PWR_EnableWakeUpPin:0000000000000000 $t
     /tmp/cc0RsWwk.s:212    .text.HAL_PWR_EnableWakeUpPin:0000000000000000 HAL_PWR_EnableWakeUpPin
     /tmp/cc0RsWwk.s:232    .text.HAL_PWR_EnableWakeUpPin:0000000000000014 $d
     /tmp/cc0RsWwk.s:235    .text.HAL_PWR_DisableWakeUpPin:0000000000000000 $t
     /tmp/cc0RsWwk.s:242    .text.HAL_PWR_DisableWakeUpPin:0000000000000000 HAL_PWR_DisableWakeUpPin
     /tmp/cc0RsWwk.s:262    .text.HAL_PWR_DisableWakeUpPin:0000000000000014 $d
     /tmp/cc0RsWwk.s:265    .text.HAL_PWR_EnterSLEEPMode:0000000000000000 $t
     /tmp/cc0RsWwk.s:272    .text.HAL_PWR_EnterSLEEPMode:0000000000000000 HAL_PWR_EnterSLEEPMode
     /tmp/cc0RsWwk.s:306    .text.HAL_PWR_EnterSLEEPMode:000000000000001c $d
     /tmp/cc0RsWwk.s:309    .text.HAL_PWR_EnterSTOPMode:0000000000000000 $t
     /tmp/cc0RsWwk.s:316    .text.HAL_PWR_EnterSTOPMode:0000000000000000 HAL_PWR_EnterSTOPMode
     /tmp/cc0RsWwk.s:358    .text.HAL_PWR_EnterSTOPMode:0000000000000040 $d
     /tmp/cc0RsWwk.s:362    .text.HAL_PWR_EnterSTANDBYMode:0000000000000000 $t
     /tmp/cc0RsWwk.s:369    .text.HAL_PWR_EnterSTANDBYMode:0000000000000000 HAL_PWR_EnterSTANDBYMode
     /tmp/cc0RsWwk.s:391    .text.HAL_PWR_EnterSTANDBYMode:0000000000000018 $d
     /tmp/cc0RsWwk.s:395    .text.HAL_PWR_EnableSleepOnExit:0000000000000000 $t
     /tmp/cc0RsWwk.s:402    .text.HAL_PWR_EnableSleepOnExit:0000000000000000 HAL_PWR_EnableSleepOnExit
     /tmp/cc0RsWwk.s:414    .text.HAL_PWR_EnableSleepOnExit:000000000000000c $d
     /tmp/cc0RsWwk.s:417    .text.HAL_PWR_DisableSleepOnExit:0000000000000000 $t
     /tmp/cc0RsWwk.s:424    .text.HAL_PWR_DisableSleepOnExit:0000000000000000 HAL_PWR_DisableSleepOnExit
     /tmp/cc0RsWwk.s:436    .text.HAL_PWR_DisableSleepOnExit:000000000000000c $d
     /tmp/cc0RsWwk.s:439    .text.HAL_PWR_EnableSEVOnPend:0000000000000000 $t
     /tmp/cc0RsWwk.s:446    .text.HAL_PWR_EnableSEVOnPend:0000000000000000 HAL_PWR_EnableSEVOnPend
     /tmp/cc0RsWwk.s:458    .text.HAL_PWR_EnableSEVOnPend:000000000000000c $d
     /tmp/cc0RsWwk.s:461    .text.HAL_PWR_DisableSEVOnPend:0000000000000000 $t
     /tmp/cc0RsWwk.s:468    .text.HAL_PWR_DisableSEVOnPend:0000000000000000 HAL_PWR_DisableSEVOnPend
     /tmp/cc0RsWwk.s:480    .text.HAL_PWR_DisableSEVOnPend:000000000000000c $d
     /tmp/cc0RsWwk.s:483    .text.HAL_PWR_PVDCallback:0000000000000000 $t
     /tmp/cc0RsWwk.s:490    .text.HAL_PWR_PVDCallback:0000000000000000 HAL_PWR_PVDCallback
     /tmp/cc0RsWwk.s:497    .text.HAL_PWR_PVD_IRQHandler:0000000000000000 $t
     /tmp/cc0RsWwk.s:504    .text.HAL_PWR_PVD_IRQHandler:0000000000000000 HAL_PWR_PVD_IRQHandler
     /tmp/cc0RsWwk.s:520    .text.HAL_PWR_PVD_IRQHandler:0000000000000018 $d

NO UNDEFINED SYMBOLS
