Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Apr  9 14:37:54 2023
| Host         : Iridescent-zlc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sys_design_wrapper_control_sets_placed.rpt
| Design       : sys_design_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1484 |
|    Minimum number of control sets                        |  1484 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  4569 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1484 |
| >= 0 to < 4        |    63 |
| >= 4 to < 6        |   665 |
| >= 6 to < 8        |    58 |
| >= 8 to < 10       |   140 |
| >= 10 to < 12      |    60 |
| >= 12 to < 14      |    47 |
| >= 14 to < 16      |    35 |
| >= 16              |   416 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5973 |         1760 |
| No           | No                    | Yes                    |             104 |           37 |
| No           | Yes                   | No                     |            2712 |         1022 |
| Yes          | No                    | No                     |            8805 |         2365 |
| Yes          | No                    | Yes                    |              20 |            3 |
| Yes          | Yes                   | No                     |           10537 |         3794 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                                                                                                                  Enable Signal                                                                                                                                                 |                                                                                                                                                            Set/Reset Signal                                                                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                                                        | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                                                   | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                          |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                                                                       |                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                                                                    | sys_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                                                  | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                | sys_design_i/DVI_Transmitter_0/inst/reset_syn/reset_1_i_1_n_7                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                |                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_0                                                                                                                | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[9]_i_1_n_7                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                             | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                               |                2 |              3 |         1.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                         |                1 |              3 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/Q[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                     |                1 |              3 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                           |                1 |              3 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                             |                1 |              3 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                                                                           | sys_design_i/CAL_Hu_0/inst/CONTROL_BUS_s_axi_U/rdata[9]_i_1__0_n_7                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1910]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1933]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1935]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1911]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1922]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1925]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1930]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1916]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1936]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1928]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1937]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1927]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1934]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1941]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1945]_i_1_n_7                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1943]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1950]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1949]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1956]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1944]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1947]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1948]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1958]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1960]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1957]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1963]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1964]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1965]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1967]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1946]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1940]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1952]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1966]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1953]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1942]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1955]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1968]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1961]_i_1_n_7                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1959]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1954]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1962]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1969]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1951]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1975]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1979]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1980]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1989]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1990]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1999]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1970]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1982]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1973]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1978]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1984]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1974]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1983]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1__1_n_7                                                    |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/O[2]                                                                                                                         |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1992]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1__1_n_7                                                    |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/O[2]                                                                                                                         |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1991]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1986]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1993]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1998]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1972]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1981]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1985]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1977]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1988]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1994]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1995]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1976]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1997]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1987]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1996]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1971]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2011]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2015]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2005]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2012]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2010]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2003]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2014]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2007]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2009]_i_1_n_7                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2019]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2022]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2006]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2008]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2016]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2018]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2020]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                                        |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2000]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2002]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2001]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2004]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2013]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2017]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2021]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/Loop_1_proc_U0/grp_Loop_1_proc_Pipeline_1_fu_58/WEBWE[0]                                                                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_7                                                                                                                                                                                                                              | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                                                                      | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__3_n_7                                                                                                                                                                                                                           | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__1_n_7                                                                                                                                                                                                                              | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                                                                                                                                       | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                                                  | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__2_n_7                                                                                                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__3_n_7                                                                                                                                                                                                                | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                  |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_7                                                                                                                                                             | sys_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                             |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/result_c_U/mOutPtr[3]_i_1__7_n_7                                                                                                                                                                                                                                                    | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                         | sys_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_7                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                                                                                     | sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_7                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__2_n_7                                                                                                                                                                                           | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_7                                                                                                                             |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__3_n_7                                                                                                                                                                                           | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_7                                                                                                                                           | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_7                                                                                                                                              | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_7                                                                                                                                                               | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_7                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1626]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/CONTROL_BUS_s_axi_U/waddr                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                        | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_7                                                                                                                     |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_7                                                                                                              | sys_design_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_7                                                                                                                                                                           | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                              | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_7                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                            | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                        | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                            | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_1_n_7                                                                                                                         |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/ap_CS_fsm_pp0_stage3                                                                                                                                                                          | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/ap_NS_fsm1                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                        | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_7                                                                                                                                                                                                 | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_7                                                                                                                                                                                                 | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_7                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_7                                                                                                                                                                                                 | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_7                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_7                                                                                                                                                                                                 | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                                                           | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/ap_CS_fsm_state7                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/row_ind_V_fu_110                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                                               | sys_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1_n_7                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1_n_7                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/CONTROL_BUS_s_axi_U/waddr                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                                                                          | sys_design_i/test_Hu_0/inst/CONTROL_BUS_s_axi_U/rdata[9]_i_1_n_7                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_146/grp_xFSobel3x3_1_1_0_0_s_fu_260/ap_block_pp0_stage0_subdone                                                           | sys_design_i/test_Hu_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/regslice_both_INPUT_STREAM_V_data_V_U/SR[0]                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  cmos_pclk_IBUF_BUFG                              |                                                                                                                                                                                                                                                                                                                | sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_7                                                                                                                              |                2 |              4 |         2.00 |
|  cmos_pclk_IBUF_BUFG                              | sys_design_i/capture_rgb565_data_0/inst/cmos_fps_cnt[3]_i_1_n_7                                                                                                                                                                                                                                                | sys_design_i/capture_rgb565_data_0/inst/cmos_vsync_r[1]_i_1_n_7                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1650]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1657]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1661]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1669]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1668]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1645]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1649]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1648]_i_1_n_7                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1651]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1658]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1655]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1662]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1640]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1641]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1665]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1654]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1652]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1660]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1647]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1663]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1666]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1664]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1644]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1659]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1653]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1667]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1656]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1643]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1646]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1642]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1540]_i_1_n_7                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1541]_i_1_n_7                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1545]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1547]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1548]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1551]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1536]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1550]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1539]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1552]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1553]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1555]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1546]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1554]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1556]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1538]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1537]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1543]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1544]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1549]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1542]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1557]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1570]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1574]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1565]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1579]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1585]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1582]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1566]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1560]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1564]_i_1_n_7                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1580]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1584]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1573]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1577]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1587]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1568]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1571]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1575]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1578]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1586]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1563]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1572]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1576]_i_1_n_7                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1559]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1562]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1581]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1558]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1567]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1583]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1561]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1569]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1616]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1602]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1595]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1617]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1601]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1597]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1599]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1590]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1588]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1604]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1608]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1596]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1598]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1610]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1611]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1592]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1612]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1609]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1614]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1615]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1593]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1589]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1591]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1605]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1607]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1600]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1603]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1613]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1594]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1606]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1638]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1639]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1627]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1624]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1630]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1631]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1618]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1620]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1622]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1619]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1625]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1633]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1636]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1628]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1623]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1632]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1634]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1635]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1637]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1629]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1621]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2032]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2023]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2046]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2025]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2026]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2035]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2034]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2042]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2044]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2047]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2039]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2036]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2038]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2030]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2031]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2037]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2027]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2029]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2033]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2041]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2043]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2024]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2028]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2040]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2045]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1678]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1683]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1691]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1685]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1681]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1692]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1690]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1696]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1670]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1676]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1672]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1673]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1687]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1671]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1677]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1689]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1686]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1688]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1694]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1684]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1697]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1674]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1680]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1675]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1679]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1698]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1699]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1693]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1695]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1682]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1721]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1722]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1718]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1713]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1708]_i_1_n_7                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1720]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1710]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1723]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1724]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1712]_i_1_n_7                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1715]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1714]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1709]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1706]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1725]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1701]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1726]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1727]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1728]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1704]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1716]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1717]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1705]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1719]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1729]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1700]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1707]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1703]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1711]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1702]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1759]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1757]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1760]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1739]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1744]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1733]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1741]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1750]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1756]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1747]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1743]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1753]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1758]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1735]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1745]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1734]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1731]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1746]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1748]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1737]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1751]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1752]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1749]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1730]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1754]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1755]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1732]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1736]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1738]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1740]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1742]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1763]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1777]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1779]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1774]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1776]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1767]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1762]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1780]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1781]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1778]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1761]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1784]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1769]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1772]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1771]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1786]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1787]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1789]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1764]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1766]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1785]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1768]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1790]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1788]_i_1_n_7                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1783]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1782]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1765]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1770]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1773]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1775]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1795]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1797]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1791]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1798]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1799]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1801]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1794]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1807]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1808]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1803]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1810]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1802]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1805]_i_1_n_7                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1796]_i_1_n_7                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1809]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1811]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1814]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1815]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1793]_i_1_n_7                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1806]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1816]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1818]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1819]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1817]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1792]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1800]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1804]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1812]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1813]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1821]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1841]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1845]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1827]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1831]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1842]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1843]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1823]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1829]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1830]_i_1_n_7                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1833]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1839]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1840]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1832]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1838]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1846]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1822]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1835]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1847]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1828]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1848]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1836]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1849]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1834]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1824]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1844]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1837]_i_1_n_7                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1826]_i_1_n_7                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1825]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1820]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1877]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1878]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1875]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1868]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1871]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1879]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1852]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1858]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1855]_i_1_n_7                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1859]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1861]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1860]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1862]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1856]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1866]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1869]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1873]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1874]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1853]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1857]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1863]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1865]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1872]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1876]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1851]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1854]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1850]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1864]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1870]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1867]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1880]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1893]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1888]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1894]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1884]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1896]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1897]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1898]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1900]_i_1_n_7                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1902]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1886]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1891]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1889]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1895]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1899]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1904]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1881]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1883]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1890]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1885]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1892]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1901]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1905]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1906]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1907]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1882]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1887]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1908]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1903]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1918]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1938]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1939]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1909]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1912]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1917]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1926]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1932]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1913]_i_1_n_7                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1921]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1923]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1914]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1915]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1920]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1924]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1919]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1929]_i_1_n_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[1931]_i_1_n_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_7                                                                                                                                                                                     | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_7                                                                                                                                                                 | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                                                      | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/xfMat2AXIvideo_24_9_600_1024_1_2_U0/regslice_both_OUTPUT_STREAM_VIDEO_V_data_V_U/ap_CS_fsm_reg[3][0]                                                                                                                                                                        | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/rgb2gray_9_0_600_1024_1_2_2_U0/grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/ap_enable_reg_pp0_iter6_reg                                                                         | sys_design_i/test_Hu_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/regslice_both_INPUT_STREAM_V_data_V_U/SR[0]                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_8ns_24_4_1_U126/test_Hu_mul_mul_16ns_8ns_24_4_1_DSP48_4_U/Wx_for_Nplus1_Procblock_reg_17600 |                                                                                                                                                                                                                                                                                                                                        |                5 |              5 |         1.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                |                3 |              5 |         1.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                                                                                                                                     | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/E[0]                                                                                                                                                                                                                                                              | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/xfMat2AXIvideo_24_9_600_1024_1_2_2_U0/regslice_both_OUTPUT_STREAM_DIP_V_data_V_U/ap_CS_fsm_reg[3][0]                                                                                                                                                                        | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1_n_7                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/xfMat2AXIvideo_24_9_600_1024_1_2_2_U0/regslice_both_OUTPUT_STREAM_DIP_V_data_V_U/E[0]                                                                                                                                                                                       | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                              |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                         | sys_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/rgb2gray_9_0_300_512_1_2_2_U0/grp_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U55/CAL_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/ap_enable_reg_pp0_iter6_reg                                                                             | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_7                                                                                                                                                                 | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                      | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                           | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                                                                         |                1 |              5 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/xfMat2AXIvideo_24_9_600_1024_1_2_U0/regslice_both_OUTPUT_STREAM_VIDEO_V_data_V_U/E[0]                                                                                                                                                                                       | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_5ns_16ns_16_4_1_U126/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_reg                                       | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                                                                 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                                                                 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                           | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                          |                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                                                                       | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0[0]                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__2_n_7                                                                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift                                                                                                        |                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_7                                                                                                                                                                 | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                                           | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                                                              | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_7                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_7                                                                                                                                                         | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1_n_7                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_7                                                                                                                                                                 | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/Loop_1_proc_U0/grp_Loop_1_proc_Pipeline_1_fu_58/E[0]                                                                                                                                                                                                                                | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_7                                                                                                                                                                 | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1027]_0[0]                                                                                                                                                                                                                    | sys_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1_n_7                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__3_n_7                                                                                                                                                                                                               | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                                                                                                                                     | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                         | sys_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__4_n_7                                                                                                                                                                                                              | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_7                                                                                                                                                                 | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/dm_prev_frame_number0                                                                                                                                                                                                                  | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_7                                                                                                                                                                 | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_3                                                                                                                                                      |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]                                                                                              | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_burst_dbeat_cntr_reg[5][0]                                                                            |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                  | sys_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/s01_mmu/inst/gen_write.w_cnt[5]_i_1_n_7                                                                                                                                                                                                                                          | sys_design_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/aresetn_d_reg[1]                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                   | sys_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_9                                                                                                                                                      |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_2                                                                                                                                                      |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/empty_52_fu_106                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/s_ready_t_reg[0]                                                                                                                                                                                                                     | sys_design_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/aresetn_d_reg[1]                                                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/CONTROL_BUS_s_axi_U/waddr                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/ap_NS_fsm[7]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                       | sys_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                           | sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1_n_7                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/ap_block_pp0_stage0_subdone                                                                                        | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_4                                                                                                                                                      |                3 |              6 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_8                                                                                                                                                      |                1 |              6 |         6.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/empty_60_fu_106                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                           | sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                                                                    | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                            | sys_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                                                                                                                                                      |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                            | sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_7                                                                                                                                                      |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_5                                                                                                                                                      |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_6                                                                                                                                                      |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                            | sys_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                                 | sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                       | sys_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                      | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                      | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/ap_block_pp0_stage0_subdone                                                                                     | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_7                                                                                                                                                                                                                                                  | sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_7                                                                                                                                                                                                                                                                          |                1 |              7 |         7.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/p_1_in_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                        | sys_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/p_1_in_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                        | sys_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                  | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                      |                5 |              7 |         1.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_7                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_7                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                        | sys_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                      |                4 |              7 |         1.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_7                                                                                                                                                                                                                                       | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/regslice_both_INPUT_STREAM_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/regslice_both_INPUT_STREAM_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/xfMat2AXIvideo_24_9_300_512_1_2_U0/regslice_both_OUPUT_STREAM_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/xfMat2AXIvideo_24_9_300_512_1_2_U0/regslice_both_OUPUT_STREAM_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_7                                                                                                                                                                                            | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/tmp_reg_276[7]_i_1_n_7                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                                                      |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_16                                                                                                                                                     |                4 |              8 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_24                                                                                                                                                     |                4 |              8 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_18                                                                                                                                                     |                5 |              8 |         1.60 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/p_22_in                                                                                                                                                                                                                                                          | sys_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_19                                                                                                                                                     |                6 |              8 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_13                                                                                                                                                     |                4 |              8 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_25                                                                                                                                                     |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_12                                                                                                                                                     |                3 |              8 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_14                                                                                                                                                     |                3 |              8 |         2.67 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                                      | sys_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_17                                                                                                                                                     |                3 |              8 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_15                                                                                                                                                     |                4 |              8 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_20                                                                                                                                                     |                6 |              8 |         1.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_21                                                                                                                                                     |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_22                                                                                                                                                     |                3 |              8 |         2.67 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_23                                                                                                                                                     |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_32                                                                                                                                                     |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_7                                                                                                                                                                                  | sys_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                                                                                                                               | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                  | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_7                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                  | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_7                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_7                                                                                                                                                                                 | sys_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                             |                4 |              8 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_0                                                                                                                | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                                                                        |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_7                                                                                                                                                                                                                                      | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_7                                                                                                                                                                                                                                      | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_7                                                                                                                                                                                                                                      | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_7                                                                                                                                                                                                                                      | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_7                                                                                                                                                                                                                                      | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_7                                                                                                                                                                                                                                      | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_7                                                                                                                                                                                                                                       | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_7                                                                                                                                                                                                                                      | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_7                                                                                                                                                                                                                                      | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_7                                                                                                                                                                                                                                       | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_7                                                                                                                                                                                                                                      | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_7                                                                                                                                                                                                                                      | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_7                                                                                                                                                                                                                                      | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_7                                                                                                                                                                                                                                       | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_7                                                                                                                                                                                                                                      | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_7                                                                                                                                                                                                                                      | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_7                                                                                                                                                                                                                                      | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_7                                                                                                                                                                                                                                      | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_7                                                                                                                                                                                                                                      | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_7                                                                                                                                                                                                                                      | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_7                                                                                                                                                                                                                                      | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_7                                                                                                                                                                                                                                       | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                                | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/max_V_36_reg_7210                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                                | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[0]                                                                                                                                                                                                                                                 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                                | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                       | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_33                                                                                                                                                     |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                                                            | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                                                                                                         |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_7                                                                                                                                                                                                                                       | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                           | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                                                                         |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                       | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_29                                                                                                                                                     |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_30                                                                                                                                                     |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1_n_7                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/ap_phi_reg_pp0_iter5_buf_cop_V_7_0_reg_2780                                                                     |                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                        | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_7                                                                                                                                                                                                        | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_7                                                                                                                                                                                                               | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                              | sys_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_31                                                                                                                                                     |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_7                                                                                                                                                                                                      | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                       | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_7                                                                                                                                                                            | sys_design_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_7                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_7                                                                                                                                                                            | sys_design_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_7                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_7                                                                                                                                                                                     | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/ap_phi_reg_pp0_iter5_buf_cop_V_1_0_reg_2780                                                                        |                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/max_V_20_reg_7210                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001__0                                       | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/ap_CS_fsm_state8                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/xfMat2AXIvideo_24_9_600_1024_1_2_2_U0/regslice_both_OUTPUT_STREAM_DIP_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/xfMat2AXIvideo_24_9_600_1024_1_2_2_U0/regslice_both_OUTPUT_STREAM_DIP_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/xfMat2AXIvideo_24_9_600_1024_1_2_U0/regslice_both_OUTPUT_STREAM_VIDEO_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/xfMat2AXIvideo_24_9_600_1024_1_2_U0/regslice_both_OUTPUT_STREAM_VIDEO_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                       | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                       | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_26                                                                                                                                                     |                4 |              8 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                       | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                       | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_28                                                                                                                                                     |                4 |              8 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                       | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_27                                                                                                                                                     |                3 |              8 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_7                                                                                                                                                                                      | sys_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_ap_start_reg0                                                                                                                                                                                | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_NS_fsm13_out                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                | sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                        |                3 |              9 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/tp_V_reg_492[1]_i_1_n_7                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_136/flow_control_loop_pipe_sequential_init_U/p_1_in                                                                 | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_136/flow_control_loop_pipe_sequential_init_U/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_136_ap_start_reg_reg                           |                2 |              9 |         4.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/gray2rgb_0_9_300_512_1_2_2_U0/grp_gray2rgb_0_9_300_512_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg0                                                                                                                                                                               | sys_design_i/test_Hu_0/inst/gray2rgb_0_9_300_512_1_2_2_U0/gray2rgb_0_9_300_512_1_2_2_U0_p_src_cols_read                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                              | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                            |                3 |              9 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/rgb2gray_9_0_300_512_1_2_2_U0/grp_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg0                                                                                                                                                                                | sys_design_i/CAL_Hu_0/inst/rgb2gray_9_0_300_512_1_2_2_U0/rgb2gray_9_0_300_512_1_2_2_U0_p_src_cols_read                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                            |                3 |              9 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/aresetn_d_reg[1]                                                                                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_CS_fsm_state41                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                      |                5 |              9 |         1.80 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                        | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/addWeighted_0_0_600_1024_1_2_2_2_U0/grp_AddWeightedKernel_0_0_600_1024_1_2_2_2_1_0_0_1_1_1024_s_fu_18/grp_AddWeightedKernel_Pipeline_ColLoop_fu_40/ap_block_pp0_stage0_subdone                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/AXIvideo2xfMat_24_9_300_512_1_2_U0/grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg0                                                                                                                                                               | sys_design_i/CAL_Hu_0/inst/AXIvideo2xfMat_24_9_300_512_1_2_U0/AXIvideo2xfMat_24_9_300_512_1_2_U0_img_0_cols_c_write                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/img_2_data_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                    | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_146/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                                               |                2 |              9 |         4.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_10                                                                                                                                                     |                3 |              9 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_11                                                                                                                                                     |                3 |              9 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/j_1_fu_1460                                                                                                                                                                                                                                               | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_NS_fsm12_out                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/img_3_data_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                    | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_146/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                                            |                3 |              9 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1_n_7                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_CS_fsm_state30                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                      |                5 |              9 |         1.80 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                       |                5 |              9 |         1.80 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                      |                5 |              9 |         1.80 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_ap_start_reg0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/xfMat2AXIvideo_24_9_300_512_1_2_U0/grp_xfMat2AXIvideo_24_9_300_512_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg0                                                                                                                                                               | sys_design_i/test_Hu_0/inst/xfMat2AXIvideo_24_9_300_512_1_2_U0/ap_NS_fsm11_out                                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/write_col_index_V_3_fu_152                                                                               | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_1655_pp0_iter8_reg_reg[0]                                               |                3 |              9 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                                                                 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                            | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg0                                                                                                                                                            | sys_design_i/test_Hu_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_rows_c_write                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/icmp_ln1031_reg_6590                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                                                    | sys_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/xfMat2AXIvideo_24_9_600_1024_1_2_2_U0/grp_xfMat2AXIvideo_24_9_600_1024_1_2_2_Pipeline_loop_col_mat2axi_fu_86/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                  | sys_design_i/color_analysis_0/inst/xfMat2AXIvideo_24_9_600_1024_1_2_2_U0/ap_NS_fsm14_out                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/rgb2gray_9_0_300_512_1_2_2_U0/grp_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop_fu_66/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                | sys_design_i/CAL_Hu_0/inst/rgb2gray_9_0_300_512_1_2_2_U0/grp_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop_fu_66/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                                                                   |                2 |             10 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_1655_pp0_iter2_reg_reg[0]                       | sys_design_i/test_Hu_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/regslice_both_INPUT_STREAM_V_data_V_U/SR[0]                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152/flow_control_loop_pipe_sequential_init_U/icmp_ln435_fu_119_p2_carry[0]                              |                                                                                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/xfMat2AXIvideo_24_9_600_1024_1_2_2_U0/ap_CS_fsm_state2                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/rgb2gray_9_0_300_512_1_2_2_U0/grp_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U55/CAL_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/ap_enable_reg_pp0_iter6_reg                                                                             |                                                                                                                                                                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/xfMat2AXIvideo_24_9_600_1024_1_2_U0/ap_CS_fsm_state2                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                                                                                                                                                                         | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2[0]                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/xfMat2AXIvideo_24_9_600_1024_1_2_U0/grp_xfMat2AXIvideo_24_9_600_1024_1_2_Pipeline_loop_col_mat2axi_fu_86/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                      | sys_design_i/color_analysis_0/inst/xfMat2AXIvideo_24_9_600_1024_1_2_U0/ap_NS_fsm14_out                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/Q[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/icmp_ln1031_reg_6590                                                                                            |                                                                                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/ap_CS_fsm_state7                                                                                                                                                                                                                        | sys_design_i/color_analysis_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_rows_c_write                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/gray2rgb_0_9_300_512_1_2_2_U0/grp_gray2rgb_0_9_300_512_1_2_2_Pipeline_columnloop_fu_66/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                               | sys_design_i/test_Hu_0/inst/gray2rgb_0_9_300_512_1_2_2_U0/grp_gray2rgb_0_9_300_512_1_2_2_Pipeline_columnloop_fu_66/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                      |                3 |             10 |         3.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/img_0_data_U/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/i_fu_66                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/addWeighted_0_0_600_1024_1_2_2_2_U0/grp_AddWeightedKernel_0_0_600_1024_1_2_2_2_1_0_0_1_1_1024_s_fu_18/grp_AddWeightedKernel_Pipeline_ColLoop_fu_40_ap_start_reg0                                                                                                                   | sys_design_i/test_Hu_0/inst/addWeighted_0_0_600_1024_1_2_2_2_U0/grp_AddWeightedKernel_0_0_600_1024_1_2_2_2_1_0_0_1_1_1024_s_fu_18/ap_NS_fsm10_out                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/rgb2gray_9_0_600_1024_1_2_2_U0/grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/ap_enable_reg_pp0_iter6_reg                                                                         |                                                                                                                                                                                                                                                                                                                                        |                6 |             10 |         1.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/rgb2gray_9_0_600_1024_1_2_2_U0/i_V_fu_50[9]_i_2_n_7                                                                                                                                                                                                                                | sys_design_i/test_Hu_0/inst/rgb2gray_9_0_600_1024_1_2_2_U0/SR[0]                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/tp_V_reg_492[1]_i_1_n_7                                                                                                                                             | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/ap_NS_fsm11_out                                                                                                                                                                             |                3 |             10 |         3.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_VITIS_LOOP_660_4_fu_30/flow_control_loop_pipe_sequential_init_U/E[0]                                                             |                                                                                                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                            |                5 |             10 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/AXIvideo2xfMat_24_9_300_512_1_2_U0/grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168/flow_control_loop_pipe_sequential_init_U/full_n_reg[0]                                                                                                                      | sys_design_i/CAL_Hu_0/inst/AXIvideo2xfMat_24_9_300_512_1_2_U0/grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                      |                4 |             10 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/i_1_fu_58                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/xfMat2AXIvideo_24_9_300_512_1_2_U0/grp_xfMat2AXIvideo_24_9_300_512_1_2_Pipeline_loop_col_mat2axi_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_70                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_146/buf_V_1_addr_reg_5370                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/row_index_V_fu_184                                                                                       | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                  |                4 |             10 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_146/grp_xFSobel3x3_1_1_0_0_s_fu_260/ap_block_pp0_stage0_subdone                                                           | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_146/flow_control_loop_pipe_sequential_init_U/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_146_ap_start_reg_reg                                       |                2 |             10 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_36                                                                                                                                                     |                5 |             10 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                    |                5 |             11 |         2.20 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/ap_block_pp0_stage0_subdone                                                                                     | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/flow_control_loop_pipe_sequential_init_U/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155_ap_start_reg_reg           |                4 |             11 |         2.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/ap_block_pp0_stage0_subdone                                                                                        | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/flow_control_loop_pipe_sequential_init_U/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155_ap_start_reg_reg               |                4 |             11 |         2.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/addWeighted_0_0_600_1024_1_2_2_2_U0/grp_AddWeightedKernel_0_0_600_1024_1_2_2_2_1_0_0_1_1_1024_s_fu_18/grp_AddWeightedKernel_Pipeline_ColLoop_fu_40/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                   | sys_design_i/test_Hu_0/inst/addWeighted_0_0_600_1024_1_2_2_2_U0/grp_AddWeightedKernel_0_0_600_1024_1_2_2_2_1_0_0_1_1_1024_s_fu_18/grp_AddWeightedKernel_Pipeline_ColLoop_fu_40/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                          |                4 |             11 |         2.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/xfMat2AXIvideo_24_9_600_1024_1_2_U0/grp_xfMat2AXIvideo_24_9_600_1024_1_2_Pipeline_loop_col_mat2axi_fu_86/flow_control_loop_pipe_sequential_init_U/grp_xfMat2AXIvideo_24_9_600_1024_1_2_Pipeline_loop_col_mat2axi_fu_86_ap_start_reg_reg_0[0]                                | sys_design_i/color_analysis_0/inst/xfMat2AXIvideo_24_9_600_1024_1_2_U0/grp_xfMat2AXIvideo_24_9_600_1024_1_2_Pipeline_loop_col_mat2axi_fu_86/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                             |                4 |             11 |         2.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat_fu_168/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[0]                                       | sys_design_i/test_Hu_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat_fu_168/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                                               |                3 |             11 |         3.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                        | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                                                                                                                        |                5 |             11 |         2.20 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_136/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                 |                                                                                                                                                                                                                                                                                                                                        |                6 |             11 |         1.83 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_146/flow_control_loop_pipe_sequential_init_U/col_V_fu_900_in                                                              |                                                                                                                                                                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/rgb2gray_9_0_600_1024_1_2_2_U0/grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                             | sys_design_i/test_Hu_0/inst/rgb2gray_9_0_600_1024_1_2_2_U0/grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                    |                3 |             11 |         3.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                                                                                            | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                                                                                                                        |                6 |             11 |         1.83 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat_fu_205/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat_fu_205_ap_start_reg_reg[0]                                | sys_design_i/color_analysis_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat_fu_205/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                            |                3 |             11 |         3.67 |
|  cmos_pclk_IBUF_BUFG                              |                                                                                                                                                                                                                                                                                                                | sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                     |                5 |             11 |         2.20 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/xfMat2AXIvideo_24_9_600_1024_1_2_2_U0/grp_xfMat2AXIvideo_24_9_600_1024_1_2_2_Pipeline_loop_col_mat2axi_fu_86/flow_control_loop_pipe_sequential_init_U/grp_xfMat2AXIvideo_24_9_600_1024_1_2_2_Pipeline_loop_col_mat2axi_fu_86_ap_start_reg_reg_0[0]                          | sys_design_i/color_analysis_0/inst/xfMat2AXIvideo_24_9_600_1024_1_2_2_U0/grp_xfMat2AXIvideo_24_9_600_1024_1_2_2_Pipeline_loop_col_mat2axi_fu_86/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                         |                2 |             11 |         5.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/ap_NS_fsm[7]                                                                                                                                                                       | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/row_V_fu_106[10]_i_1_n_7                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152/flow_control_loop_pipe_sequential_init_U/E[0]                                                       | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                              |                4 |             11 |         2.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                             | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                              |                4 |             11 |         2.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/flow_control_loop_pipe_sequential_init_U/E[0]                                                               | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                      |                3 |             12 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[1]                                                                                                                 | sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                                                  | sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                              |                                                                                                                                                                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                            | sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                    | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                            |                2 |             12 |         6.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                             | sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                            | sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                 | sys_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                           | sys_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_7                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                             | sys_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                                                  | sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp54_in                                                                                                                                                                                                                                               | sys_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count__0                                                                                                                                                                                                                                     | sys_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1_n_7                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count__4                                                                                                                                                                                                                                              | sys_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_7                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                              | sys_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                      |                5 |             12 |         2.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/flow_control_loop_pipe_sequential_init_U/E[0]                                                            |                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/tp_V_reg_492[1]_i_1_n_7                                                                                                                                             | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/row_ind_V_fu_700_in[12]                                                                                                                                                                     |                4 |             12 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |                5 |             12 |         2.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                             | sys_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                 | sys_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/ap_CS_fsm_state1                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_146/flow_control_loop_pipe_sequential_init_U/E[0]                                                              | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_146/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                     |                4 |             13 |         3.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                2 |             13 |         6.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                         | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_7                                                                                                                                                                                                          |                3 |             13 |         4.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/buf_V_U/sel                                                                                                                                                                         | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_146_ap_start_reg0                                                                                                                   |                4 |             13 |         3.25 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                                  | sys_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_7                                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1__0_n_7                                                                                                                                                                                                          | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/flow_control_loop_pipe_sequential_init_U/E[0]                                                                      | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                             |                4 |             13 |         3.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/p_1_in_0                                                                                                                                                                            | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/ap_NS_fsm10_out                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                                           | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                                                        |                3 |             13 |         4.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/ap_CS_fsm_state3                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                3 |             13 |         4.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/flow_control_loop_pipe_sequential_init_U/E[0]                                                                   | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                          |                4 |             13 |         3.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                                           | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                                                        |                2 |             13 |         6.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                                                         | sys_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                             |                5 |             13 |         2.60 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/gray2rgb_0_9_600_1024_1_2_2_1_U0/grp_gray2rgb_0_9_600_1024_1_2_2_1_Pipeline_columnloop_fu_54_ap_start_reg0                                                                                                                                                                  | sys_design_i/color_analysis_0/inst/img_4b_cols_channel_U/clear                                                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/buf_V_U/sel                                                                                                                                                                           | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_146_ap_start_reg0                                                                                                                      |                4 |             13 |         3.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/p_1_in_0                                                                                                                                                                              | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/ap_NS_fsm10_out                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/gray2rgb_0_9_600_1024_1_2_2_U0/grp_gray2rgb_0_9_600_1024_1_2_2_Pipeline_columnloop_fu_54_ap_start_reg0                                                                                                                                                                      | sys_design_i/color_analysis_0/inst/img_4a_cols_channel_U/clear                                                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_146/flow_control_loop_pipe_sequential_init_U/E[0]                                                           | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_146/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                  |                3 |             13 |         4.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/duplicateMat_0_600_1024_1_2_2_2_U0/grp_duplicateMat_0_600_1024_1_2_2_2_Pipeline_Col_Loop_fu_56_ap_start_reg0                                                                                                                                                                | sys_design_i/color_analysis_0/inst/img_4_cols_channel_U/clear                                                                                                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                          |                4 |             13 |         3.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                                         |                5 |             13 |         2.60 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_7                                                                                                                                                                                                                 | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/ap_CS_fsm_state7                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                5 |             14 |         2.80 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                               |                6 |             14 |         2.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_7                                                                                                                                                                                                    | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0[0]                                                                                                                                                                                        |                5 |             14 |         2.80 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_146/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                                            |                5 |             14 |         2.80 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_7                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0[0]                                                                                                                                                                                        |                5 |             14 |         2.80 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFGradientX3x3_0_0_s_fu_169/ap_ce_reg_reg_0                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_146/grp_xFSobel3x3_1_1_0_0_s_fu_260/ap_ce_reg_reg_n_7                                                                     |                                                                                                                                                                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_146/full_n_reg[0]                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                3 |             15 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                                 | sys_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                             |                3 |             15 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                3 |             15 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                3 |             15 |         5.00 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                                                                           |                3 |             15 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                3 |             15 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                3 |             15 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                3 |             15 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                3 |             15 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                3 |             15 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                               | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                              |                5 |             15 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                3 |             15 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_7                                                                                                                                                      | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                                                                          |                5 |             15 |         3.00 |
|  cmos_pclk_IBUF_BUFG                              |                                                                                                                                                                                                                                                                                                                | sys_design_i/capture_rgb565_data_0/inst/cmos_vsync_r[1]_i_1_n_7                                                                                                                                                                                                                                                                        |                3 |             15 |         5.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/push_5                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/push_1                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/push                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/push_6                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/push_4                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/push_2                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/push_7                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                           | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                           | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/max_V_2_fu_96_0                                                                                                    | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/flow_control_loop_pipe_sequential_init_U/SS[0]                                                                                             |                4 |             16 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/max_V_25_fu_96_0                                                                                                | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                      |                4 |             16 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/rgb2gray_9_0_300_512_1_2_2_U0/grp_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop_fu_66/push                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                                           | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_7                                                                                                                                                                  | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_7                                                                                                                                                        | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_7                                                                                                                                                        | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    |                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  cmos_pclk_IBUF_BUFG                              | sys_design_i/capture_rgb565_data_0/inst/cmos_frame_data_r_1                                                                                                                                                                                                                                                    | sys_design_i/capture_rgb565_data_0/inst/cmos_vsync_r[1]_i_1_n_7                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_146/p_1_in                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/max_V_23_fu_880_in                                                                                              | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                      |                5 |             16 |         3.20 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/max_V_29_reg_7000                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/max_V_26_fu_104_1                                                                                               | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                      |                5 |             16 |         3.20 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/push                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/push_8                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/gray2rgb_0_9_600_1024_1_2_2_1_U0/grp_gray2rgb_0_9_600_1024_1_2_2_1_Pipeline_columnloop_fu_54/j_V_fu_40[15]_i_2__0_n_7                                                                                                                                                       | sys_design_i/color_analysis_0/inst/gray2rgb_0_9_600_1024_1_2_2_1_U0/grp_gray2rgb_0_9_600_1024_1_2_2_1_Pipeline_columnloop_fu_54/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                         |                5 |             16 |         3.20 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/addWeighted_0_0_600_1024_1_2_2_2_U0/grp_AddWeightedKernel_0_0_600_1024_1_2_2_2_1_0_0_1_1_1024_s_fu_18/grp_AddWeightedKernel_Pipeline_ColLoop_fu_40/push                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                                           | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/gray2rgb_0_9_300_512_1_2_2_U0/grp_gray2rgb_0_9_300_512_1_2_2_Pipeline_columnloop_fu_66/push                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/gray2rgb_0_9_600_1024_1_2_2_U0/grp_gray2rgb_0_9_600_1024_1_2_2_Pipeline_columnloop_fu_54/j_V_fu_40[15]_i_2_n_7                                                                                                                                                              | sys_design_i/color_analysis_0/inst/gray2rgb_0_9_600_1024_1_2_2_U0/grp_gray2rgb_0_9_600_1024_1_2_2_Pipeline_columnloop_fu_54/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                             |                5 |             16 |         3.20 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/gray2rgb_0_9_600_1024_1_2_2_U0/grp_gray2rgb_0_9_600_1024_1_2_2_Pipeline_columnloop_fu_54/push                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_7                                                                                                                                                                                     | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/buffer_data_temp_reg_19200                                                                               | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/buffer_data_temp_reg_1920[15]_i_1_n_7                                                                                            |                4 |             16 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/ouput_index_write_counter_V_fu_156                                                                       | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_1655_pp0_iter8_reg_reg[0]                                               |                4 |             16 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/push                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/push                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/duplicateMat_0_600_1024_1_2_2_2_U0/grp_duplicateMat_0_600_1024_1_2_2_2_Pipeline_Col_Loop_fu_56/col_V_fu_40[15]_i_2_n_7                                                                                                                                                      | sys_design_i/color_analysis_0/inst/duplicateMat_0_600_1024_1_2_2_2_U0/grp_duplicateMat_0_600_1024_1_2_2_2_Pipeline_Col_Loop_fu_56/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                       |                5 |             16 |         3.20 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/duplicateMat_0_600_1024_1_2_2_2_U0/grp_duplicateMat_0_600_1024_1_2_2_2_Pipeline_Col_Loop_fu_56/push                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/duplicateMat_0_600_1024_1_2_2_2_U0/grp_duplicateMat_0_600_1024_1_2_2_2_Pipeline_Col_Loop_fu_56/push_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/max_V_13_reg_7000                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/max_V_5_fu_104_1                                                                                                   | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/flow_control_loop_pipe_sequential_init_U/SS[0]                                                                                             |                3 |             16 |         5.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/gray2rgb_0_9_600_1024_1_2_2_1_U0/grp_gray2rgb_0_9_600_1024_1_2_2_1_Pipeline_columnloop_fu_54/push                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/max_V_1_fu_880_in                                                                                                  | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/flow_control_loop_pipe_sequential_init_U/SS[0]                                                                                             |                6 |             16 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/rgb2gray_9_0_600_1024_1_2_2_U0/grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/push_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/push_3                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_last_d[3]_i_1_n_7                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/flow_control_loop_pipe_sequential_init_U/Yindex_output_V_1_fu_144                                        |                                                                                                                                                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/icmp_ln1035_4_reg_7160                                                                                          |                                                                                                                                                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/DDR_wr_en_tmp_reg_19100                                                                                  |                                                                                                                                                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/Yindex_output_prev_V_2_fu_148                                                                            | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                  |                5 |             17 |         3.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/icmp_ln1039_1_reg_18310                                                                                  |                                                                                                                                                                                                                                                                                                                                        |                6 |             17 |         2.83 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/icmp_ln1035_reg_17070                                                                                    | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/xor_ln1027_reg_1701[0]_i_1_n_7                                                                                                   |                5 |             17 |         3.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/icmp_ln1027_6_reg_7160                                                                                             |                                                                                                                                                                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                           | sys_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                                                                                                          |                8 |             18 |         2.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/ap_done_reg_reg_0                                                                                                                                                                                                                                                              |               13 |             18 |         1.38 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                6 |             18 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                6 |             18 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                            | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                              |                5 |             18 |         3.60 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                6 |             18 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                8 |             18 |         2.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                             | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                              |                5 |             18 |         3.60 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                9 |             19 |         2.11 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                3 |             19 |         6.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                7 |             19 |         2.71 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                8 |             19 |         2.38 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                7 |             19 |         2.71 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                              | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                      |                4 |             19 |         4.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                       | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                      |                6 |             19 |         3.17 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                          |                                                                                                                                                                                                                                                                                                                                        |                3 |             20 |         6.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d[1]_i_1_n_7                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |                6 |             20 |         3.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                9 |             20 |         2.22 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                3 |             20 |         6.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                9 |             20 |         2.22 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                           | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                                                        |                6 |             21 |         3.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_35                                                                                                                                                     |               12 |             21 |         1.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_34                                                                                                                                                     |               10 |             21 |         2.10 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                7 |             21 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                         | sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                               |                6 |             21 |         3.50 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                        | sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                              |                6 |             21 |         3.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                8 |             21 |         2.62 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                               |               10 |             21 |         2.10 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                                                                                    |                7 |             22 |         3.14 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                8 |             22 |         2.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                            | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                6 |             22 |         3.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/xfMat2AXIvideo_24_9_600_1024_1_2_2_U0/Q[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |                5 |             22 |         4.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                                                         | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_vector_i_reg[1058]                                                                                                               |                4 |             22 |         5.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                8 |             22 |         2.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/sitofp_32ns_32_6_no_dsp_1_U99/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                                                                           |                7 |             22 |         3.14 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U96/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                                                                                    |                7 |             22 |         3.14 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                                                                                    |                8 |             22 |         2.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                        | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                |                6 |             22 |         3.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                  | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                              |                7 |             22 |         3.14 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/xfMat2AXIvideo_24_9_600_1024_1_2_U0/Q[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                4 |             22 |         5.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/ce_r                                                                                                                                                           | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                            |                7 |             22 |         3.14 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |               12 |             22 |         1.83 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                                                                         |                5 |             22 |         4.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_146/grp_xFSobel3x3_1_1_0_0_s_fu_260/ap_block_pp0_stage0_subdone                                                           |                                                                                                                                                                                                                                                                                                                                        |                6 |             22 |         3.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                                                            | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                                                        |                7 |             22 |         3.14 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                  | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                6 |             22 |         3.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                  | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                |                6 |             22 |         3.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                       |                9 |             23 |         2.56 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                9 |             23 |         2.56 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                9 |             23 |         2.56 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                          |                8 |             24 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/regslice_both_INPUT_STREAM_V_data_V_U/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                        |                9 |             24 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/regslice_both_INPUT_STREAM_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                5 |             24 |         4.80 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                                             | sys_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                                                                    |                6 |             24 |         4.00 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                9 |             24 |         2.67 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                5 |             24 |         4.80 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/regslice_both_INPUT_STREAM_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                                              | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                8 |             24 |         3.00 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |               10 |             24 |         2.40 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                | sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                              |                8 |             24 |         3.00 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                8 |             24 |         3.00 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                5 |             24 |         4.80 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                5 |             24 |         4.80 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/regslice_both_INPUT_STREAM_V_data_V_U/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                8 |             24 |         3.00 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                                              | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                                              | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                8 |             24 |         3.00 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                 | sys_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                           |               11 |             24 |         2.18 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                     | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                8 |             24 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                 | sys_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                           |                9 |             24 |         2.67 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/OutputValues_V_reg_7680                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                5 |             24 |         4.80 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                9 |             24 |         2.67 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                                                              | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                          |                9 |             24 |         2.67 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                                              | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/AXIvideo2xfMat_24_9_300_512_1_2_U0/regslice_both_INPUT_STREAM_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                        |                5 |             24 |         4.80 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/AXIvideo2xfMat_24_9_300_512_1_2_U0/regslice_both_INPUT_STREAM_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/ap_phi_reg_pp0_iter4_buf_cop_V_0_reg_2560                                                                          | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/ap_phi_reg_pp0_iter4_buf_cop_V_3_reg_267[7]_i_1_n_7                                                                                        |                7 |             24 |         3.43 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/AXIvideo2xfMat_24_9_300_512_1_2_U0/regslice_both_INPUT_STREAM_V_data_V_U/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                        |                7 |             24 |         3.43 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                 | sys_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                           |                9 |             24 |         2.67 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                5 |             24 |         4.80 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/ap_phi_reg_pp0_iter4_buf_cop_V_0_reg_2560                                                                       |                                                                                                                                                                                                                                                                                                                                        |                8 |             24 |         3.00 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                8 |             25 |         3.12 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/axi_data_2_lcssa_reg_163[23]_i_1_n_7                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat_fu_168/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat_fu_205/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/AXIvideo2xfMat_24_9_300_512_1_2_U0/grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                  | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                          |                                                                                                                                                                                                                                                                                                                                        |               13 |             26 |         2.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                                                                                                                        |                4 |             26 |         6.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/ap_block_pp0_stage0_subdone                                                                                        |                                                                                                                                                                                                                                                                                                                                        |               10 |             30 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                                                                   | sys_design_i/color_analysis_0/inst/CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_7                                                                                                                                                                                                                                                               |               18 |             30 |         1.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/ap_block_pp0_stage0_subdone                                                                                     |                                                                                                                                                                                                                                                                                                                                        |               10 |             30 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_CS_fsm_state81                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |               11 |             31 |         2.82 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_CS_fsm_state28                                                                                                                                                                                                                                         | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/val_reg_1067[31]                                                                                                                                                                                                                                                                  |               21 |             31 |         1.48 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_CS_fsm_state72                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |               13 |             31 |         2.38 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/flow_control_loop_pipe_sequential_init_U/col_index_1_fu_160                                              |                                                                                                                                                                                                                                                                                                                                        |                9 |             31 |         3.44 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                             |               14 |             31 |         2.21 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                               | sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                    |                9 |             31 |         3.44 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom                                                                                                                                                                                                                                                                                       |                9 |             31 |         3.44 |
|  cmos_pclk_IBUF_BUFG                              | sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                | sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                     |                8 |             31 |         3.88 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_CS_fsm_state28                                                                                                                                                                                                                                         | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/val_1_reg_1078[31]                                                                                                                                                                                                                                                                |               23 |             31 |         1.35 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/E[0]                                                                                                                                                                                         | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_NS_fsm13_out                                                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/conv3_reg_3290                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/CONTROL_BUS_s_axi_U/int_cr_lower[31]_i_1_n_7                                                                                                                                                                                                                                | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/CONTROL_BUS_s_axi_U/int_cr_upper[31]_i_1_n_7                                                                                                                                                                                                                                | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/CONTROL_BUS_s_axi_U/int_cb_lower[31]_i_1_n_7                                                                                                                                                                                                                                | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/CONTROL_BUS_s_axi_U/int_rows[31]_i_1_n_7                                                                                                                                                                                                                                    | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                                          | sys_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag[0]_i_1_n_7                                                                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/reg_2750                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/duplicateMat_0_600_1024_1_2_2_2_U0/Q[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/ap_CS_fsm_reg[2]_1[0]                                                                                                                                                                        | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_NS_fsm13_out                                                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/conv6_reg_2930                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/mul6_reg_3090                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/x0_reg_2860                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                         | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_NS_fsm12_out                                                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/E[0]                                                                                                                                                                                          | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_NS_fsm12_out                                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                         | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_NS_fsm12_out                                                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/conv2_reg_3490                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/reg_2840                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/control_s_axi_U/int_result_r                                                                                                                                                                                                                                                        | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/control_s_axi_U/rdata                                                                                                                                                                                                                                                               | sys_design_i/CAL_Hu_0/inst/control_s_axi_U/rdata[31]_i_1_n_7                                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/control_s_axi_U/int_result_r3_out                                                                                                                                                                                                                                                   | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                          | sys_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_7                                                                                                                                             |                9 |             32 |         3.56 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                        | sys_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                             |                9 |             32 |         3.56 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rvalid03_out                                                                                                                                                                                                                                          | sys_design_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |               21 |             32 |         1.52 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/gray2rgb_0_9_600_1024_1_2_2_1_U0/Q[0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_7                                                                                                                                                                                    | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                             | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                      |                                                                                                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/gray2rgb_0_9_600_1024_1_2_2_U0/Q[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                  | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                                                          |                8 |             32 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_CS_fsm_state62                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                        |                                                                                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_CS_fsm_state66                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/data_previous_V_fu_168                                                                                   | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                   |                8 |             32 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/data_previous_V_fu_168                                                                                   | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10_reg[0]                                                         |                8 |             32 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_7                                                                                                                                                                                                  | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                                                           | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/out_col_index_fu_192                                                                                     | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10_reg_0                                                          |                8 |             32 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                                                           | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                                                                           | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_CS_fsm_state36                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/Loop_1_proc_U0/grp_Loop_1_proc_Pipeline_1_fu_58/M2int_load_reg_1440                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/Loop_1_proc_U0/grp_Loop_1_proc_Pipeline_1_fu_58/ap_enable_reg_pp0_iter2_reg_1[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/j_1_fu_1460                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                                                           | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                                                           | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                                                           | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/push_15                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/push_9                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/push_10                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/push_11                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/push_16                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_7                                                                                                                                                                                           | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/push_12                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/CONTROL_BUS_s_axi_U/int_cb_upper[31]_i_1_n_7                                                                                                                                                                                                                                | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/conv9_reg_3390                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                        | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_NS_fsm13_out                                                                                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/CONTROL_BUS_s_axi_U/int_cols[31]_i_1_n_7                                                                                                                                                                                                                                    | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                       | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                                                                               |               15 |             33 |         2.20 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                              |               11 |             33 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |                5 |             33 |         6.60 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_CS_fsm_state71                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |               12 |             33 |         2.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |                8 |             33 |         4.12 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |               10 |             33 |         3.30 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |               10 |             33 |         3.30 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |                7 |             33 |         4.71 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                7 |             33 |         4.71 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                        |                9 |             33 |         3.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |               10 |             33 |         3.30 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_CS_fsm_state80                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |               11 |             33 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                5 |             33 |         6.60 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |               11 |             33 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |               11 |             33 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/grp_fu_99_ce                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                        |                5 |             34 |         6.80 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/Xindex_output_next_V_fu_1400                                                                             |                                                                                                                                                                                                                                                                                                                                        |               10 |             34 |         3.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                        |                                                                                                                                                                                                                                                                                                                                        |                6 |             34 |         5.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |                9 |             34 |         3.78 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                6 |             34 |         5.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                  | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg_2[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                        |                6 |             35 |         5.83 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/icmp_ln1035_reg_17070                                                                                    |                                                                                                                                                                                                                                                                                                                                        |               10 |             35 |         3.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                |               11 |             36 |         3.27 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                      | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                5 |             37 |         7.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                       |                                                                                                                                                                                                                                                                                                                                        |                6 |             37 |         6.17 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                                                     | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                5 |             37 |         7.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_7                                                                                           |                                                                                                                                                                                                                                                                                                                                        |               19 |             37 |         1.95 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                                                                                                        |                8 |             38 |         4.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                  |               12 |             38 |         3.17 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                           |               14 |             38 |         2.71 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                   | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                                                                            |               13 |             38 |         2.92 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                                                                                                    | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                                                                            |               14 |             38 |         2.71 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_5ns_16ns_16_4_1_U126/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_reg                                       |                                                                                                                                                                                                                                                                                                                                        |               10 |             38 |         3.80 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                                                              | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                  |                7 |             38 |         5.43 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1130]_i_1_n_7                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                6 |             40 |         6.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                        |                7 |             40 |         5.71 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                        |                7 |             41 |         5.86 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1130]_i_1__0_n_7                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                9 |             41 |         4.56 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1131]_i_1_n_7                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                9 |             41 |         4.56 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                8 |             41 |         5.12 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1131]_i_1__0_n_7                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                6 |             42 |         7.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |               12 |             42 |         3.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                      |                                                                                                                                                                                                                                                                                                                                        |                6 |             42 |         7.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                6 |             42 |         7.00 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                | sys_design_i/DVI_Transmitter_0/inst/reset_syn/AR[0]                                                                                                                                                                                                                                                                                    |               18 |             42 |         2.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                      |                                                                                                                                                                                                                                                                                                                                        |                6 |             43 |         7.17 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/Q[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |               11 |             43 |         3.91 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                           | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                               |               11 |             43 |         3.91 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/M2int_we0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                6 |             44 |         7.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                   | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_7                                                                                                                                                                                                               |                7 |             45 |         6.43 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                                                                        | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_7                                                                                                                                                                                                            |                9 |             46 |         5.11 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_146/src_buf1_V_1_fu_1100_in                                                                                               | sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_146/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                |               11 |             48 |         4.36 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat_fu_168/flow_control_loop_pipe_sequential_init_U/push                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |               10 |             48 |         4.80 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/push                                                                                                        |                                                                                                                                                                                                                                                                                                                                        |               12 |             48 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_7                                                                                                                                                                                           | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_7                                                                                                                                                                                                                   |                7 |             48 |         6.86 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_7                                                                                                                                                                                    | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                                                        |               14 |             48 |         3.43 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/AXIvideo2xfMat_24_9_300_512_1_2_U0/grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[5][0]                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |               11 |             48 |         4.36 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat_fu_205/flow_control_loop_pipe_sequential_init_U/push                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |               11 |             48 |         4.36 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_7                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |               11 |             49 |         4.45 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |               10 |             49 |         4.90 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                8 |             49 |         6.12 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_7                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |               12 |             49 |         4.08 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                                                                        | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                                                                                     |                8 |             50 |         6.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |                7 |             50 |         7.14 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                          | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                                                                                     |                9 |             50 |         5.56 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |                7 |             50 |         7.14 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                                                                                    |               19 |             51 |         2.68 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                                                                                    |               14 |             51 |         3.64 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                8 |             52 |         6.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                          |               17 |             53 |         3.12 |
|  cmos_pclk_IBUF_BUFG                              | sys_design_i/capture_rgb565_data_0/inst/cmos_frame_clken                                                                                                                                                                                                                                                       | sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/overflow                                                                                                                                                                                        |               10 |             56 |         5.60 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                                                        |               19 |             59 |         3.11 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                                                        |               18 |             59 |         3.28 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |               20 |             60 |         3.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/i___3_n_7                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |               17 |             60 |         3.53 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/Loop_1_proc_U0/Q[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                8 |             62 |         7.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/result_c_U/U_CAL_Hu_fifo_w64_d6_S_ShiftReg/push                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                8 |             62 |         7.75 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |               17 |             63 |         3.71 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/Loop_1_proc_U0/sel                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |                9 |             63 |         7.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/i___3_n_7                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |               11 |             63 |         5.73 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/flow_control_loop_pipe_sequential_init_U/sub_ln67_reg_2660                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |               15 |             63 |         4.20 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                                                  | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                9 |             63 |         7.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                                                                                                                                                                         | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |               11 |             63 |         5.73 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/mul7_reg_2990                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |               19 |             64 |         3.37 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/mul5_reg_3240                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |               15 |             64 |         4.27 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_CS_fsm_state70                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |               17 |             64 |         3.76 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/indvar_flatten_fu_82__1                                                                                                                                       | sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/flow_control_loop_pipe_sequential_init_U/grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80_ap_start_reg_reg                                              |               16 |             64 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/init_buf_fu_78[0]_i_1_n_7                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                        |               16 |             64 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/reg_2610                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |               18 |             64 |         3.56 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/push_13                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |               14 |             64 |         4.57 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/push_14                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |               11 |             64 |         5.82 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |               13 |             64 |         4.92 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_CS_fsm_state29                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |               16 |             64 |         4.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                        |               17 |             64 |         3.76 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/store_unit/E[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                        |               16 |             64 |         4.00 |
|  cmos_pclk_IBUF_BUFG                              |                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |               12 |             64 |         5.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |               21 |             64 |         3.05 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |               15 |             64 |         4.27 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/ap_CS_fsm_reg[41]_rep__0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |               30 |             65 |         2.17 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |               12 |             66 |         5.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                                                                    | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |               12 |             66 |         5.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                                                      | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                9 |             66 |         7.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                9 |             66 |         7.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |               18 |             66 |         3.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |               20 |             67 |         3.35 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |               15 |             67 |         4.47 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_7                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                        |               11 |             67 |         6.09 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |               11 |             67 |         6.09 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1122]_i_1_n_7                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |               11 |             67 |         6.09 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                             | sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                     |               15 |             70 |         4.67 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_CS_fsm_state20                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |               21 |             70 |         3.33 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                  |               32 |             72 |         2.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/src_buf_V_3_fu_126_0                                                                                        | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/flow_control_loop_pipe_sequential_init_U/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_start_reg_reg[0] |               21 |             72 |         3.43 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/ap_phi_reg_pp0_iter4_src_buf_V_3_4_reg_3080                                                                 |                                                                                                                                                                                                                                                                                                                                        |               29 |             72 |         2.48 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/src_buf_V_10_fu_1100_in                                                                                     | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/flow_control_loop_pipe_sequential_init_U/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_start_reg_reg[0] |               19 |             72 |         3.79 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/src_buf_V_15_reg_7350                                                                                       |                                                                                                                                                                                                                                                                                                                                        |               19 |             72 |         3.79 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_7                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |               12 |             73 |         6.08 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                             | sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                     |               17 |             73 |         4.29 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_7                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                        |               16 |             73 |         4.56 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |               13 |             73 |         5.62 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |               12 |             73 |         6.08 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][139]_i_1_n_7                                                                                                                                                                                                                 |               17 |             73 |         4.29 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                              | sys_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                      |               14 |             73 |         5.21 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/PB_out_V_reg_18860                                                                                       |                                                                                                                                                                                                                                                                                                                                        |               21 |             74 |         3.52 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                              | sys_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                      |               17 |             75 |         4.41 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                                                                                          |               14 |             76 |         5.43 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                   | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                  |               24 |             78 |         3.25 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                       | sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                  |               22 |             78 |         3.55 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                              | sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                      |               16 |             78 |         4.88 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                             | sys_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                     |               16 |             79 |         4.94 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                              | sys_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                      |               16 |             82 |         5.12 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                        | sys_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                               |               25 |             84 |         3.36 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                             | sys_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                     |               16 |             85 |         5.31 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                          |                                                                                                                                                                                                                                                                                                                                        |               16 |             98 |         6.12 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |               41 |            100 |         2.44 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |               13 |            100 |         7.69 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |               13 |            104 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |               13 |            104 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |               13 |            104 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |               14 |            106 |         7.57 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |               14 |            108 |         7.71 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |               14 |            112 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                                                                                                                                                       | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |               25 |            126 |         5.04 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/ce_r                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |               36 |            126 |         3.50 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/CONTROL_BUS_s_axi_U/int_ap_start_reg_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                        |               16 |            128 |         8.00 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/ap_CS_fsm_state27                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |               46 |            128 |         2.78 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/flow_control_loop_pipe_sequential_init_U/shl_ln45_1_reg_2830                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |               39 |            139 |         3.56 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                      | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                                                        |               30 |            141 |         4.70 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U92/ce_r                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |               51 |            141 |         2.76 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                          | sys_design_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                                                        |               24 |            141 |         5.88 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_1655_pp0_iter2_reg_reg[0]                       |                                                                                                                                                                                                                                                                                                                                        |               27 |            141 |         5.22 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                           | sys_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_7                                                                                                                                                                                                                                                              |               26 |            145 |         5.58 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                                             | sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7                                                                                                                                                                                                                                                                            |               24 |            173 |         7.21 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/test_Hu_0/inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/regslice_both_INPUT_STREAM_V_data_V_U/SR[0]                                                                                                                                                                                                                            |               66 |            177 |         2.68 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/Q[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |               30 |            192 |         6.40 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/CAL_Hu_0/inst/RESULT_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |              121 |            284 |         2.35 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001__0                                       |                                                                                                                                                                                                                                                                                                                                        |               87 |            324 |         3.72 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940                                                                                                                                                                            | sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_294[2399]_i_1_n_7                                                                                                                                                                                       |              189 |            352 |         1.86 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 | sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/ap_ce_reg                                                               |                                                                                                                                                                                                                                                                                                                                        |              181 |            540 |         2.98 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                | sys_design_i/color_analysis_0/inst/Block_entry1_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                                                                   |              240 |            686 |         2.86 |
|  sys_design_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |              279 |           1120 |         4.01 |
|  sys_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |             1473 |           4889 |         3.32 |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


