// Seed: 507753849
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input logic id_3
);
  always @(posedge 1 or negedge id_2) begin
    id_1 <= id_2;
  end
endmodule
