Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  7 23:23:15 2022
| Host         : aio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_timing_summary_routed.rpt -pb hello_world_timing_summary_routed.pb -rpx hello_world_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  732         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (732)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2185)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (732)
--------------------------
 There are 732 register/latch pins with no clock driven by root clock pin: clk50mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2185)
---------------------------------------------------
 There are 2185 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 clk50mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.580ns (43.520%)  route 0.753ns (56.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 f  clk50mhz_reg/Q
                         net (fo=2, routed)           0.753     6.328    clk50mhz
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.452 r  clk50mhz_i_1/O
                         net (fo=1, routed)           0.000     6.452    clk50mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/C
                         clock pessimism              0.299    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.112    clk50mhz_reg
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  8.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 clk50mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.514%)  route 0.285ns (60.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  clk50mhz_reg/Q
                         net (fo=2, routed)           0.285     1.904    clk50mhz
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.949 r  clk50mhz_i_1/O
                         net (fo=1, routed)           0.000     1.949    clk50mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.569    clk50mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    clk50mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clk50mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clk50mhz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clk50mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clk50mhz_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2186 Endpoints
Min Delay          2186 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/tx_register_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.842ns  (logic 4.619ns (17.208%)  route 22.223ns (82.792%))
  Logic Levels:           25  (CARRY4=7 FDRE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE                         0.000     0.000 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/C
    SLICE_X15Y114        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/Q
                         net (fo=91, routed)          2.669     3.125    riscv_steel_core_instance/csr_file_instance/mcycle_reg[0]_0[1]
    SLICE_X24Y107        LUT2 (Prop_lut2_I1_O)        0.124     3.249 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132/O
                         net (fo=1, routed)           0.279     3.528    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132_n_0
    SLICE_X24Y107        LUT6 (Prop_lut6_I5_O)        0.124     3.652 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_71/O
                         net (fo=1, routed)           0.646     4.299    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X22Y107        LUT6 (Prop_lut6_I5_O)        0.124     4.423 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_32/O
                         net (fo=110, routed)         3.458     7.881    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X17Y122        LUT3 (Prop_lut3_I2_O)        0.150     8.031 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/O
                         net (fo=11, routed)          2.692    10.722    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X20Y110        LUT6 (Prop_lut6_I1_O)        0.332    11.054 f  riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_3/O
                         net (fo=1, routed)           0.848    11.902    riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_3_n_0
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    12.026 r  riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_2/O
                         net (fo=3, routed)           0.452    12.478    riscv_steel_core_instance/csr_file_instance/csr_data_out[5]
    SLICE_X12Y110        LUT5 (Prop_lut5_I4_O)        0.124    12.602 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.000    12.602    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I1_O)      0.214    12.816 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_6/O
                         net (fo=4, routed)           1.122    13.938    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[5]
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.297    14.235 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[5]_i_1/O
                         net (fo=5, routed)           0.821    15.056    riscv_steel_core_instance/csr_file_instance/rs1_data[5]
    SLICE_X9Y111         LUT4 (Prop_lut4_I3_O)        0.124    15.180 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_4/O
                         net (fo=1, routed)           0.000    15.180    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_4_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.730 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.730    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.844 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.844    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.958    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.072 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.072    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.186 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.186    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.300 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.300    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.535 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31]_i_1/O[0]
                         net (fo=4, routed)           1.107    17.642    dual_port_ram_instance/bus_data_rw_address[22]
    SLICE_X11Y119        LUT4 (Prop_lut4_I1_O)        0.299    17.941 f  dual_port_ram_instance/ram_reg_0_i_43/O
                         net (fo=1, routed)           0.526    18.467    dual_port_ram_instance/ram_reg_0_i_43_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.124    18.591 f  dual_port_ram_instance/ram_reg_0_i_41/O
                         net (fo=1, routed)           0.568    19.159    dual_port_ram_instance/ram_reg_0_i_41_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    19.283 f  dual_port_ram_instance/ram_reg_0_i_34/O
                         net (fo=49, routed)          2.941    22.224    uart_instance/uart_interrupt_request_reg_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I1_O)        0.124    22.348 f  uart_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.433    22.781    uart_instance/uart_rdata[7]_i_3_n_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I0_O)        0.124    22.905 f  uart_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          1.106    24.011    riscv_steel_core_instance/csr_file_instance/tx_bit_counter_reg[1]
    SLICE_X10Y105        LUT6 (Prop_lut6_I4_O)        0.124    24.135 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          1.407    25.542    riscv_steel_core_instance/csr_file_instance/ram_reg_1_4
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.152    25.694 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          1.148    26.842    uart_instance/tx_register
    SLICE_X5Y103         FDRE                                         r  uart_instance/tx_register_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/tx_register_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.653ns  (logic 4.619ns (17.330%)  route 22.034ns (82.670%))
  Logic Levels:           25  (CARRY4=7 FDRE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE                         0.000     0.000 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/C
    SLICE_X15Y114        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/Q
                         net (fo=91, routed)          2.669     3.125    riscv_steel_core_instance/csr_file_instance/mcycle_reg[0]_0[1]
    SLICE_X24Y107        LUT2 (Prop_lut2_I1_O)        0.124     3.249 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132/O
                         net (fo=1, routed)           0.279     3.528    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132_n_0
    SLICE_X24Y107        LUT6 (Prop_lut6_I5_O)        0.124     3.652 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_71/O
                         net (fo=1, routed)           0.646     4.299    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X22Y107        LUT6 (Prop_lut6_I5_O)        0.124     4.423 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_32/O
                         net (fo=110, routed)         3.458     7.881    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X17Y122        LUT3 (Prop_lut3_I2_O)        0.150     8.031 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/O
                         net (fo=11, routed)          2.692    10.722    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X20Y110        LUT6 (Prop_lut6_I1_O)        0.332    11.054 f  riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_3/O
                         net (fo=1, routed)           0.848    11.902    riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_3_n_0
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    12.026 r  riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_2/O
                         net (fo=3, routed)           0.452    12.478    riscv_steel_core_instance/csr_file_instance/csr_data_out[5]
    SLICE_X12Y110        LUT5 (Prop_lut5_I4_O)        0.124    12.602 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.000    12.602    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I1_O)      0.214    12.816 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_6/O
                         net (fo=4, routed)           1.122    13.938    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[5]
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.297    14.235 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[5]_i_1/O
                         net (fo=5, routed)           0.821    15.056    riscv_steel_core_instance/csr_file_instance/rs1_data[5]
    SLICE_X9Y111         LUT4 (Prop_lut4_I3_O)        0.124    15.180 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_4/O
                         net (fo=1, routed)           0.000    15.180    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_4_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.730 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.730    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.844 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.844    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.958    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.072 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.072    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.186 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.186    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.300 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.300    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.535 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31]_i_1/O[0]
                         net (fo=4, routed)           1.107    17.642    dual_port_ram_instance/bus_data_rw_address[22]
    SLICE_X11Y119        LUT4 (Prop_lut4_I1_O)        0.299    17.941 f  dual_port_ram_instance/ram_reg_0_i_43/O
                         net (fo=1, routed)           0.526    18.467    dual_port_ram_instance/ram_reg_0_i_43_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.124    18.591 f  dual_port_ram_instance/ram_reg_0_i_41/O
                         net (fo=1, routed)           0.568    19.159    dual_port_ram_instance/ram_reg_0_i_41_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    19.283 f  dual_port_ram_instance/ram_reg_0_i_34/O
                         net (fo=49, routed)          2.941    22.224    uart_instance/uart_interrupt_request_reg_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I1_O)        0.124    22.348 f  uart_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.433    22.781    uart_instance/uart_rdata[7]_i_3_n_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I0_O)        0.124    22.905 f  uart_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          1.106    24.011    riscv_steel_core_instance/csr_file_instance/tx_bit_counter_reg[1]
    SLICE_X10Y105        LUT6 (Prop_lut6_I4_O)        0.124    24.135 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          1.407    25.542    riscv_steel_core_instance/csr_file_instance/ram_reg_1_4
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.152    25.694 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.959    26.653    uart_instance/tx_register
    SLICE_X4Y103         FDRE                                         r  uart_instance/tx_register_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/tx_register_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.653ns  (logic 4.619ns (17.330%)  route 22.034ns (82.670%))
  Logic Levels:           25  (CARRY4=7 FDRE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE                         0.000     0.000 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/C
    SLICE_X15Y114        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/Q
                         net (fo=91, routed)          2.669     3.125    riscv_steel_core_instance/csr_file_instance/mcycle_reg[0]_0[1]
    SLICE_X24Y107        LUT2 (Prop_lut2_I1_O)        0.124     3.249 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132/O
                         net (fo=1, routed)           0.279     3.528    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132_n_0
    SLICE_X24Y107        LUT6 (Prop_lut6_I5_O)        0.124     3.652 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_71/O
                         net (fo=1, routed)           0.646     4.299    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X22Y107        LUT6 (Prop_lut6_I5_O)        0.124     4.423 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_32/O
                         net (fo=110, routed)         3.458     7.881    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X17Y122        LUT3 (Prop_lut3_I2_O)        0.150     8.031 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/O
                         net (fo=11, routed)          2.692    10.722    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X20Y110        LUT6 (Prop_lut6_I1_O)        0.332    11.054 f  riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_3/O
                         net (fo=1, routed)           0.848    11.902    riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_3_n_0
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    12.026 r  riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_2/O
                         net (fo=3, routed)           0.452    12.478    riscv_steel_core_instance/csr_file_instance/csr_data_out[5]
    SLICE_X12Y110        LUT5 (Prop_lut5_I4_O)        0.124    12.602 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.000    12.602    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I1_O)      0.214    12.816 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_6/O
                         net (fo=4, routed)           1.122    13.938    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[5]
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.297    14.235 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[5]_i_1/O
                         net (fo=5, routed)           0.821    15.056    riscv_steel_core_instance/csr_file_instance/rs1_data[5]
    SLICE_X9Y111         LUT4 (Prop_lut4_I3_O)        0.124    15.180 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_4/O
                         net (fo=1, routed)           0.000    15.180    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_4_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.730 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.730    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.844 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.844    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.958    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.072 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.072    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.186 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.186    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.300 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.300    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.535 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31]_i_1/O[0]
                         net (fo=4, routed)           1.107    17.642    dual_port_ram_instance/bus_data_rw_address[22]
    SLICE_X11Y119        LUT4 (Prop_lut4_I1_O)        0.299    17.941 f  dual_port_ram_instance/ram_reg_0_i_43/O
                         net (fo=1, routed)           0.526    18.467    dual_port_ram_instance/ram_reg_0_i_43_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.124    18.591 f  dual_port_ram_instance/ram_reg_0_i_41/O
                         net (fo=1, routed)           0.568    19.159    dual_port_ram_instance/ram_reg_0_i_41_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    19.283 f  dual_port_ram_instance/ram_reg_0_i_34/O
                         net (fo=49, routed)          2.941    22.224    uart_instance/uart_interrupt_request_reg_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I1_O)        0.124    22.348 f  uart_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.433    22.781    uart_instance/uart_rdata[7]_i_3_n_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I0_O)        0.124    22.905 f  uart_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          1.106    24.011    riscv_steel_core_instance/csr_file_instance/tx_bit_counter_reg[1]
    SLICE_X10Y105        LUT6 (Prop_lut6_I4_O)        0.124    24.135 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          1.407    25.542    riscv_steel_core_instance/csr_file_instance/ram_reg_1_4
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.152    25.694 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.959    26.653    uart_instance/tx_register
    SLICE_X4Y103         FDRE                                         r  uart_instance/tx_register_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/tx_register_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.653ns  (logic 4.619ns (17.330%)  route 22.034ns (82.670%))
  Logic Levels:           25  (CARRY4=7 FDRE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE                         0.000     0.000 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/C
    SLICE_X15Y114        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/Q
                         net (fo=91, routed)          2.669     3.125    riscv_steel_core_instance/csr_file_instance/mcycle_reg[0]_0[1]
    SLICE_X24Y107        LUT2 (Prop_lut2_I1_O)        0.124     3.249 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132/O
                         net (fo=1, routed)           0.279     3.528    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132_n_0
    SLICE_X24Y107        LUT6 (Prop_lut6_I5_O)        0.124     3.652 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_71/O
                         net (fo=1, routed)           0.646     4.299    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X22Y107        LUT6 (Prop_lut6_I5_O)        0.124     4.423 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_32/O
                         net (fo=110, routed)         3.458     7.881    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X17Y122        LUT3 (Prop_lut3_I2_O)        0.150     8.031 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/O
                         net (fo=11, routed)          2.692    10.722    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X20Y110        LUT6 (Prop_lut6_I1_O)        0.332    11.054 f  riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_3/O
                         net (fo=1, routed)           0.848    11.902    riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_3_n_0
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    12.026 r  riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_2/O
                         net (fo=3, routed)           0.452    12.478    riscv_steel_core_instance/csr_file_instance/csr_data_out[5]
    SLICE_X12Y110        LUT5 (Prop_lut5_I4_O)        0.124    12.602 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.000    12.602    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I1_O)      0.214    12.816 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_6/O
                         net (fo=4, routed)           1.122    13.938    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[5]
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.297    14.235 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[5]_i_1/O
                         net (fo=5, routed)           0.821    15.056    riscv_steel_core_instance/csr_file_instance/rs1_data[5]
    SLICE_X9Y111         LUT4 (Prop_lut4_I3_O)        0.124    15.180 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_4/O
                         net (fo=1, routed)           0.000    15.180    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_4_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.730 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.730    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.844 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.844    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.958    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.072 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.072    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.186 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.186    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.300 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.300    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.535 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31]_i_1/O[0]
                         net (fo=4, routed)           1.107    17.642    dual_port_ram_instance/bus_data_rw_address[22]
    SLICE_X11Y119        LUT4 (Prop_lut4_I1_O)        0.299    17.941 f  dual_port_ram_instance/ram_reg_0_i_43/O
                         net (fo=1, routed)           0.526    18.467    dual_port_ram_instance/ram_reg_0_i_43_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.124    18.591 f  dual_port_ram_instance/ram_reg_0_i_41/O
                         net (fo=1, routed)           0.568    19.159    dual_port_ram_instance/ram_reg_0_i_41_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    19.283 f  dual_port_ram_instance/ram_reg_0_i_34/O
                         net (fo=49, routed)          2.941    22.224    uart_instance/uart_interrupt_request_reg_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I1_O)        0.124    22.348 f  uart_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.433    22.781    uart_instance/uart_rdata[7]_i_3_n_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I0_O)        0.124    22.905 f  uart_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          1.106    24.011    riscv_steel_core_instance/csr_file_instance/tx_bit_counter_reg[1]
    SLICE_X10Y105        LUT6 (Prop_lut6_I4_O)        0.124    24.135 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          1.407    25.542    riscv_steel_core_instance/csr_file_instance/ram_reg_1_4
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.152    25.694 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.959    26.653    uart_instance/tx_register
    SLICE_X4Y103         FDRE                                         r  uart_instance/tx_register_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/tx_register_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.653ns  (logic 4.619ns (17.330%)  route 22.034ns (82.670%))
  Logic Levels:           25  (CARRY4=7 FDRE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE                         0.000     0.000 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/C
    SLICE_X15Y114        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/Q
                         net (fo=91, routed)          2.669     3.125    riscv_steel_core_instance/csr_file_instance/mcycle_reg[0]_0[1]
    SLICE_X24Y107        LUT2 (Prop_lut2_I1_O)        0.124     3.249 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132/O
                         net (fo=1, routed)           0.279     3.528    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132_n_0
    SLICE_X24Y107        LUT6 (Prop_lut6_I5_O)        0.124     3.652 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_71/O
                         net (fo=1, routed)           0.646     4.299    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X22Y107        LUT6 (Prop_lut6_I5_O)        0.124     4.423 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_32/O
                         net (fo=110, routed)         3.458     7.881    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X17Y122        LUT3 (Prop_lut3_I2_O)        0.150     8.031 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/O
                         net (fo=11, routed)          2.692    10.722    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X20Y110        LUT6 (Prop_lut6_I1_O)        0.332    11.054 f  riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_3/O
                         net (fo=1, routed)           0.848    11.902    riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_3_n_0
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    12.026 r  riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_2/O
                         net (fo=3, routed)           0.452    12.478    riscv_steel_core_instance/csr_file_instance/csr_data_out[5]
    SLICE_X12Y110        LUT5 (Prop_lut5_I4_O)        0.124    12.602 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.000    12.602    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I1_O)      0.214    12.816 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_6/O
                         net (fo=4, routed)           1.122    13.938    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[5]
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.297    14.235 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[5]_i_1/O
                         net (fo=5, routed)           0.821    15.056    riscv_steel_core_instance/csr_file_instance/rs1_data[5]
    SLICE_X9Y111         LUT4 (Prop_lut4_I3_O)        0.124    15.180 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_4/O
                         net (fo=1, routed)           0.000    15.180    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_4_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.730 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.730    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.844 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.844    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.958    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.072 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.072    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.186 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.186    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.300 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.300    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.535 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31]_i_1/O[0]
                         net (fo=4, routed)           1.107    17.642    dual_port_ram_instance/bus_data_rw_address[22]
    SLICE_X11Y119        LUT4 (Prop_lut4_I1_O)        0.299    17.941 f  dual_port_ram_instance/ram_reg_0_i_43/O
                         net (fo=1, routed)           0.526    18.467    dual_port_ram_instance/ram_reg_0_i_43_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.124    18.591 f  dual_port_ram_instance/ram_reg_0_i_41/O
                         net (fo=1, routed)           0.568    19.159    dual_port_ram_instance/ram_reg_0_i_41_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    19.283 f  dual_port_ram_instance/ram_reg_0_i_34/O
                         net (fo=49, routed)          2.941    22.224    uart_instance/uart_interrupt_request_reg_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I1_O)        0.124    22.348 f  uart_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.433    22.781    uart_instance/uart_rdata[7]_i_3_n_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I0_O)        0.124    22.905 f  uart_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          1.106    24.011    riscv_steel_core_instance/csr_file_instance/tx_bit_counter_reg[1]
    SLICE_X10Y105        LUT6 (Prop_lut6_I4_O)        0.124    24.135 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          1.407    25.542    riscv_steel_core_instance/csr_file_instance/ram_reg_1_4
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.152    25.694 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.959    26.653    uart_instance/tx_register
    SLICE_X4Y103         FDRE                                         r  uart_instance/tx_register_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/tx_register_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.578ns  (logic 4.619ns (17.379%)  route 21.959ns (82.621%))
  Logic Levels:           25  (CARRY4=7 FDRE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE                         0.000     0.000 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/C
    SLICE_X15Y114        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/Q
                         net (fo=91, routed)          2.669     3.125    riscv_steel_core_instance/csr_file_instance/mcycle_reg[0]_0[1]
    SLICE_X24Y107        LUT2 (Prop_lut2_I1_O)        0.124     3.249 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132/O
                         net (fo=1, routed)           0.279     3.528    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132_n_0
    SLICE_X24Y107        LUT6 (Prop_lut6_I5_O)        0.124     3.652 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_71/O
                         net (fo=1, routed)           0.646     4.299    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X22Y107        LUT6 (Prop_lut6_I5_O)        0.124     4.423 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_32/O
                         net (fo=110, routed)         3.458     7.881    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X17Y122        LUT3 (Prop_lut3_I2_O)        0.150     8.031 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/O
                         net (fo=11, routed)          2.692    10.722    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X20Y110        LUT6 (Prop_lut6_I1_O)        0.332    11.054 f  riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_3/O
                         net (fo=1, routed)           0.848    11.902    riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_3_n_0
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    12.026 r  riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_2/O
                         net (fo=3, routed)           0.452    12.478    riscv_steel_core_instance/csr_file_instance/csr_data_out[5]
    SLICE_X12Y110        LUT5 (Prop_lut5_I4_O)        0.124    12.602 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.000    12.602    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I1_O)      0.214    12.816 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_6/O
                         net (fo=4, routed)           1.122    13.938    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[5]
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.297    14.235 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[5]_i_1/O
                         net (fo=5, routed)           0.821    15.056    riscv_steel_core_instance/csr_file_instance/rs1_data[5]
    SLICE_X9Y111         LUT4 (Prop_lut4_I3_O)        0.124    15.180 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_4/O
                         net (fo=1, routed)           0.000    15.180    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_4_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.730 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.730    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.844 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.844    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.958    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.072 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.072    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.186 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.186    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.300 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.300    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.535 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31]_i_1/O[0]
                         net (fo=4, routed)           1.107    17.642    dual_port_ram_instance/bus_data_rw_address[22]
    SLICE_X11Y119        LUT4 (Prop_lut4_I1_O)        0.299    17.941 f  dual_port_ram_instance/ram_reg_0_i_43/O
                         net (fo=1, routed)           0.526    18.467    dual_port_ram_instance/ram_reg_0_i_43_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.124    18.591 f  dual_port_ram_instance/ram_reg_0_i_41/O
                         net (fo=1, routed)           0.568    19.159    dual_port_ram_instance/ram_reg_0_i_41_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    19.283 f  dual_port_ram_instance/ram_reg_0_i_34/O
                         net (fo=49, routed)          2.941    22.224    uart_instance/uart_interrupt_request_reg_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I1_O)        0.124    22.348 f  uart_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.433    22.781    uart_instance/uart_rdata[7]_i_3_n_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I0_O)        0.124    22.905 f  uart_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          1.106    24.011    riscv_steel_core_instance/csr_file_instance/tx_bit_counter_reg[1]
    SLICE_X10Y105        LUT6 (Prop_lut6_I4_O)        0.124    24.135 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          1.407    25.542    riscv_steel_core_instance/csr_file_instance/ram_reg_1_4
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.152    25.694 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.884    26.578    uart_instance/tx_register
    SLICE_X9Y104         FDRE                                         r  uart_instance/tx_register_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/tx_register_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.578ns  (logic 4.619ns (17.379%)  route 21.959ns (82.621%))
  Logic Levels:           25  (CARRY4=7 FDRE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE                         0.000     0.000 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/C
    SLICE_X15Y114        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/Q
                         net (fo=91, routed)          2.669     3.125    riscv_steel_core_instance/csr_file_instance/mcycle_reg[0]_0[1]
    SLICE_X24Y107        LUT2 (Prop_lut2_I1_O)        0.124     3.249 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132/O
                         net (fo=1, routed)           0.279     3.528    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132_n_0
    SLICE_X24Y107        LUT6 (Prop_lut6_I5_O)        0.124     3.652 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_71/O
                         net (fo=1, routed)           0.646     4.299    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X22Y107        LUT6 (Prop_lut6_I5_O)        0.124     4.423 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_32/O
                         net (fo=110, routed)         3.458     7.881    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X17Y122        LUT3 (Prop_lut3_I2_O)        0.150     8.031 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/O
                         net (fo=11, routed)          2.692    10.722    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X20Y110        LUT6 (Prop_lut6_I1_O)        0.332    11.054 f  riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_3/O
                         net (fo=1, routed)           0.848    11.902    riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_3_n_0
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    12.026 r  riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_2/O
                         net (fo=3, routed)           0.452    12.478    riscv_steel_core_instance/csr_file_instance/csr_data_out[5]
    SLICE_X12Y110        LUT5 (Prop_lut5_I4_O)        0.124    12.602 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.000    12.602    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I1_O)      0.214    12.816 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_6/O
                         net (fo=4, routed)           1.122    13.938    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[5]
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.297    14.235 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[5]_i_1/O
                         net (fo=5, routed)           0.821    15.056    riscv_steel_core_instance/csr_file_instance/rs1_data[5]
    SLICE_X9Y111         LUT4 (Prop_lut4_I3_O)        0.124    15.180 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_4/O
                         net (fo=1, routed)           0.000    15.180    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_4_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.730 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.730    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.844 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.844    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.958    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.072 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.072    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.186 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.186    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.300 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.300    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.535 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31]_i_1/O[0]
                         net (fo=4, routed)           1.107    17.642    dual_port_ram_instance/bus_data_rw_address[22]
    SLICE_X11Y119        LUT4 (Prop_lut4_I1_O)        0.299    17.941 f  dual_port_ram_instance/ram_reg_0_i_43/O
                         net (fo=1, routed)           0.526    18.467    dual_port_ram_instance/ram_reg_0_i_43_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.124    18.591 f  dual_port_ram_instance/ram_reg_0_i_41/O
                         net (fo=1, routed)           0.568    19.159    dual_port_ram_instance/ram_reg_0_i_41_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    19.283 f  dual_port_ram_instance/ram_reg_0_i_34/O
                         net (fo=49, routed)          2.941    22.224    uart_instance/uart_interrupt_request_reg_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I1_O)        0.124    22.348 f  uart_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.433    22.781    uart_instance/uart_rdata[7]_i_3_n_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I0_O)        0.124    22.905 f  uart_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          1.106    24.011    riscv_steel_core_instance/csr_file_instance/tx_bit_counter_reg[1]
    SLICE_X10Y105        LUT6 (Prop_lut6_I4_O)        0.124    24.135 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          1.407    25.542    riscv_steel_core_instance/csr_file_instance/ram_reg_1_4
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.152    25.694 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.884    26.578    uart_instance/tx_register
    SLICE_X9Y104         FDRE                                         r  uart_instance/tx_register_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/tx_register_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.578ns  (logic 4.619ns (17.379%)  route 21.959ns (82.621%))
  Logic Levels:           25  (CARRY4=7 FDRE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE                         0.000     0.000 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/C
    SLICE_X15Y114        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/Q
                         net (fo=91, routed)          2.669     3.125    riscv_steel_core_instance/csr_file_instance/mcycle_reg[0]_0[1]
    SLICE_X24Y107        LUT2 (Prop_lut2_I1_O)        0.124     3.249 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132/O
                         net (fo=1, routed)           0.279     3.528    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132_n_0
    SLICE_X24Y107        LUT6 (Prop_lut6_I5_O)        0.124     3.652 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_71/O
                         net (fo=1, routed)           0.646     4.299    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X22Y107        LUT6 (Prop_lut6_I5_O)        0.124     4.423 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_32/O
                         net (fo=110, routed)         3.458     7.881    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X17Y122        LUT3 (Prop_lut3_I2_O)        0.150     8.031 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/O
                         net (fo=11, routed)          2.692    10.722    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X20Y110        LUT6 (Prop_lut6_I1_O)        0.332    11.054 f  riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_3/O
                         net (fo=1, routed)           0.848    11.902    riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_3_n_0
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    12.026 r  riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_2/O
                         net (fo=3, routed)           0.452    12.478    riscv_steel_core_instance/csr_file_instance/csr_data_out[5]
    SLICE_X12Y110        LUT5 (Prop_lut5_I4_O)        0.124    12.602 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.000    12.602    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I1_O)      0.214    12.816 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_6/O
                         net (fo=4, routed)           1.122    13.938    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[5]
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.297    14.235 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[5]_i_1/O
                         net (fo=5, routed)           0.821    15.056    riscv_steel_core_instance/csr_file_instance/rs1_data[5]
    SLICE_X9Y111         LUT4 (Prop_lut4_I3_O)        0.124    15.180 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_4/O
                         net (fo=1, routed)           0.000    15.180    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_4_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.730 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.730    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.844 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.844    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.958    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.072 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.072    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.186 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.186    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.300 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.300    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.535 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31]_i_1/O[0]
                         net (fo=4, routed)           1.107    17.642    dual_port_ram_instance/bus_data_rw_address[22]
    SLICE_X11Y119        LUT4 (Prop_lut4_I1_O)        0.299    17.941 f  dual_port_ram_instance/ram_reg_0_i_43/O
                         net (fo=1, routed)           0.526    18.467    dual_port_ram_instance/ram_reg_0_i_43_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.124    18.591 f  dual_port_ram_instance/ram_reg_0_i_41/O
                         net (fo=1, routed)           0.568    19.159    dual_port_ram_instance/ram_reg_0_i_41_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    19.283 f  dual_port_ram_instance/ram_reg_0_i_34/O
                         net (fo=49, routed)          2.941    22.224    uart_instance/uart_interrupt_request_reg_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I1_O)        0.124    22.348 f  uart_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.433    22.781    uart_instance/uart_rdata[7]_i_3_n_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I0_O)        0.124    22.905 f  uart_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          1.106    24.011    riscv_steel_core_instance/csr_file_instance/tx_bit_counter_reg[1]
    SLICE_X10Y105        LUT6 (Prop_lut6_I4_O)        0.124    24.135 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          1.407    25.542    riscv_steel_core_instance/csr_file_instance/ram_reg_1_4
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.152    25.694 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.884    26.578    uart_instance/tx_register
    SLICE_X9Y104         FDRE                                         r  uart_instance/tx_register_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/tx_cycle_counter_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.514ns  (logic 4.619ns (17.421%)  route 21.895ns (82.579%))
  Logic Levels:           25  (CARRY4=7 FDRE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE                         0.000     0.000 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/C
    SLICE_X15Y114        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/Q
                         net (fo=91, routed)          2.669     3.125    riscv_steel_core_instance/csr_file_instance/mcycle_reg[0]_0[1]
    SLICE_X24Y107        LUT2 (Prop_lut2_I1_O)        0.124     3.249 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132/O
                         net (fo=1, routed)           0.279     3.528    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132_n_0
    SLICE_X24Y107        LUT6 (Prop_lut6_I5_O)        0.124     3.652 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_71/O
                         net (fo=1, routed)           0.646     4.299    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X22Y107        LUT6 (Prop_lut6_I5_O)        0.124     4.423 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_32/O
                         net (fo=110, routed)         3.458     7.881    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X17Y122        LUT3 (Prop_lut3_I2_O)        0.150     8.031 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/O
                         net (fo=11, routed)          2.692    10.722    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X20Y110        LUT6 (Prop_lut6_I1_O)        0.332    11.054 f  riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_3/O
                         net (fo=1, routed)           0.848    11.902    riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_3_n_0
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    12.026 r  riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_2/O
                         net (fo=3, routed)           0.452    12.478    riscv_steel_core_instance/csr_file_instance/csr_data_out[5]
    SLICE_X12Y110        LUT5 (Prop_lut5_I4_O)        0.124    12.602 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.000    12.602    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I1_O)      0.214    12.816 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_6/O
                         net (fo=4, routed)           1.122    13.938    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[5]
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.297    14.235 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[5]_i_1/O
                         net (fo=5, routed)           0.821    15.056    riscv_steel_core_instance/csr_file_instance/rs1_data[5]
    SLICE_X9Y111         LUT4 (Prop_lut4_I3_O)        0.124    15.180 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_4/O
                         net (fo=1, routed)           0.000    15.180    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_4_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.730 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.730    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.844 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.844    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.958    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.072 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.072    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.186 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.186    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.300 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.300    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.535 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31]_i_1/O[0]
                         net (fo=4, routed)           1.107    17.642    dual_port_ram_instance/bus_data_rw_address[22]
    SLICE_X11Y119        LUT4 (Prop_lut4_I1_O)        0.299    17.941 f  dual_port_ram_instance/ram_reg_0_i_43/O
                         net (fo=1, routed)           0.526    18.467    dual_port_ram_instance/ram_reg_0_i_43_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.124    18.591 f  dual_port_ram_instance/ram_reg_0_i_41/O
                         net (fo=1, routed)           0.568    19.159    dual_port_ram_instance/ram_reg_0_i_41_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    19.283 f  dual_port_ram_instance/ram_reg_0_i_34/O
                         net (fo=49, routed)          2.941    22.224    uart_instance/uart_interrupt_request_reg_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I1_O)        0.124    22.348 f  uart_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.433    22.781    uart_instance/uart_rdata[7]_i_3_n_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I0_O)        0.124    22.905 f  uart_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          1.106    24.011    riscv_steel_core_instance/csr_file_instance/tx_bit_counter_reg[1]
    SLICE_X10Y105        LUT6 (Prop_lut6_I4_O)        0.124    24.135 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          1.407    25.542    riscv_steel_core_instance/csr_file_instance/ram_reg_1_4
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.152    25.694 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.820    26.514    uart_instance/tx_register
    SLICE_X7Y102         FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/tx_cycle_counter_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.514ns  (logic 4.619ns (17.421%)  route 21.895ns (82.579%))
  Logic Levels:           25  (CARRY4=7 FDRE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE                         0.000     0.000 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/C
    SLICE_X15Y114        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[1]/Q
                         net (fo=91, routed)          2.669     3.125    riscv_steel_core_instance/csr_file_instance/mcycle_reg[0]_0[1]
    SLICE_X24Y107        LUT2 (Prop_lut2_I1_O)        0.124     3.249 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132/O
                         net (fo=1, routed)           0.279     3.528    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_132_n_0
    SLICE_X24Y107        LUT6 (Prop_lut6_I5_O)        0.124     3.652 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_71/O
                         net (fo=1, routed)           0.646     4.299    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X22Y107        LUT6 (Prop_lut6_I5_O)        0.124     4.423 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_32/O
                         net (fo=110, routed)         3.458     7.881    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X17Y122        LUT3 (Prop_lut3_I2_O)        0.150     8.031 f  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73/O
                         net (fo=11, routed)          2.692    10.722    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X20Y110        LUT6 (Prop_lut6_I1_O)        0.332    11.054 f  riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_3/O
                         net (fo=1, routed)           0.848    11.902    riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_3_n_0
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    12.026 r  riscv_steel_core_instance/csr_file_instance/mtvec[5]_i_2/O
                         net (fo=3, routed)           0.452    12.478    riscv_steel_core_instance/csr_file_instance/csr_data_out[5]
    SLICE_X12Y110        LUT5 (Prop_lut5_I4_O)        0.124    12.602 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.000    12.602    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I1_O)      0.214    12.816 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_6/O
                         net (fo=4, routed)           1.122    13.938    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[5]
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.297    14.235 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[5]_i_1/O
                         net (fo=5, routed)           0.821    15.056    riscv_steel_core_instance/csr_file_instance/rs1_data[5]
    SLICE_X9Y111         LUT4 (Prop_lut4_I3_O)        0.124    15.180 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_4/O
                         net (fo=1, routed)           0.000    15.180    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_4_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.730 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.730    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.844 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.844    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.958    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.072 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.072    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.186 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.186    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.300 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.300    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.535 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31]_i_1/O[0]
                         net (fo=4, routed)           1.107    17.642    dual_port_ram_instance/bus_data_rw_address[22]
    SLICE_X11Y119        LUT4 (Prop_lut4_I1_O)        0.299    17.941 f  dual_port_ram_instance/ram_reg_0_i_43/O
                         net (fo=1, routed)           0.526    18.467    dual_port_ram_instance/ram_reg_0_i_43_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.124    18.591 f  dual_port_ram_instance/ram_reg_0_i_41/O
                         net (fo=1, routed)           0.568    19.159    dual_port_ram_instance/ram_reg_0_i_41_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    19.283 f  dual_port_ram_instance/ram_reg_0_i_34/O
                         net (fo=49, routed)          2.941    22.224    uart_instance/uart_interrupt_request_reg_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I1_O)        0.124    22.348 f  uart_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.433    22.781    uart_instance/uart_rdata[7]_i_3_n_0
    SLICE_X7Y106         LUT2 (Prop_lut2_I0_O)        0.124    22.905 f  uart_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          1.106    24.011    riscv_steel_core_instance/csr_file_instance/tx_bit_counter_reg[1]
    SLICE_X10Y105        LUT6 (Prop_lut6_I4_O)        0.124    24.135 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          1.407    25.542    riscv_steel_core_instance/csr_file_instance/ram_reg_1_4
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.152    25.694 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.820    26.514    uart_instance/tx_register
    SLICE_X7Y102         FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/rx_register_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/rx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE                         0.000     0.000 r  uart_instance/rx_register_reg[4]/C
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_instance/rx_register_reg[4]/Q
                         net (fo=2, routed)           0.062     0.190    uart_instance/p_2_in[3]
    SLICE_X4Y106         FDRE                                         r  uart_instance/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/rx_register_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/rx_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE                         0.000     0.000 r  uart_instance/rx_register_reg[5]/C
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_instance/rx_register_reg[5]/Q
                         net (fo=2, routed)           0.065     0.193    uart_instance/p_2_in[4]
    SLICE_X4Y106         FDRE                                         r  uart_instance/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/rx_register_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/rx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.141ns (66.925%)  route 0.070ns (33.075%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE                         0.000     0.000 r  uart_instance/rx_register_reg[2]/C
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_instance/rx_register_reg[2]/Q
                         net (fo=2, routed)           0.070     0.211    uart_instance/p_2_in[1]
    SLICE_X4Y106         FDRE                                         r  uart_instance/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113        FDRE                         0.000     0.000 r  riscv_steel_core_instance/program_counter_stage3_reg[16]/C
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscv_steel_core_instance/program_counter_stage3_reg[16]/Q
                         net (fo=1, routed)           0.054     0.195    riscv_steel_core_instance/csr_file_instance/mepc_reg[31]_0[15]
    SLICE_X12Y113        LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  riscv_steel_core_instance/csr_file_instance/mepc[16]_i_1/O
                         net (fo=1, routed)           0.000     0.240    riscv_steel_core_instance/csr_file_instance/mepc0_in[16]
    SLICE_X12Y113        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/rx_register_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/rx_register_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE                         0.000     0.000 r  uart_instance/rx_register_reg[4]/C
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_instance/rx_register_reg[4]/Q
                         net (fo=2, routed)           0.120     0.248    uart_instance/p_2_in[3]
    SLICE_X5Y106         FDRE                                         r  uart_instance/rx_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/rx_register_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/rx_register_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.849%)  route 0.116ns (45.151%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE                         0.000     0.000 r  uart_instance/rx_register_reg[3]/C
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_instance/rx_register_reg[3]/Q
                         net (fo=2, routed)           0.116     0.257    uart_instance/p_2_in[2]
    SLICE_X5Y106         FDRE                                         r  uart_instance/rx_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/rx_register_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/rx_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE                         0.000     0.000 r  uart_instance/rx_register_reg[6]/C
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_instance/rx_register_reg[6]/Q
                         net (fo=2, routed)           0.117     0.258    uart_instance/p_2_in[5]
    SLICE_X4Y106         FDRE                                         r  uart_instance/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/rx_register_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/rx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.234%)  route 0.129ns (47.766%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE                         0.000     0.000 r  uart_instance/rx_register_reg[7]/C
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_instance/rx_register_reg[7]/Q
                         net (fo=2, routed)           0.129     0.270    uart_instance/p_2_in[6]
    SLICE_X4Y106         FDRE                                         r  uart_instance/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/rx_register_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/rx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.888%)  route 0.131ns (48.112%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE                         0.000     0.000 r  uart_instance/rx_register_reg[3]/C
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_instance/rx_register_reg[3]/Q
                         net (fo=2, routed)           0.131     0.272    uart_instance/p_2_in[2]
    SLICE_X4Y106         FDRE                                         r  uart_instance/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDRE                         0.000     0.000 r  riscv_steel_core_instance/program_counter_stage3_reg[31]/C
    SLICE_X11Y123        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscv_steel_core_instance/program_counter_stage3_reg[31]/Q
                         net (fo=1, routed)           0.103     0.244    riscv_steel_core_instance/csr_file_instance/mepc_reg[31]_0[30]
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.045     0.289 r  riscv_steel_core_instance/csr_file_instance/mepc[31]_i_2/O
                         net (fo=1, routed)           0.000     0.289    riscv_steel_core_instance/csr_file_instance/mepc0_in[31]
    SLICE_X11Y124        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[31]/D
  -------------------------------------------------------------------    -------------------





