INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_somador
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/zero.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zero
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bloco_de_Controle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/IR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module banco_registradores
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidade_controladora
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module super_top_level
INFO: [VRFC 10-2458] undeclared symbol RF_Rp_zero, assumed default net type wire [C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:16]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.srcs/sim_1/imports/Downloads/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Daniel/Documents/ARQUIVOS_FACULDADE/PROJETO_GILMAR/project_I7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
