-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Thu Mar  3 12:00:14 2022
-- Host        : DESKTOP-7O8NHLB running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top bd_0837_vsc_0 -prefix
--               bd_0837_vsc_0_ bd_0837_vsc_0_sim_netlist.vhdl
-- Design      : bd_0837_vsc_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_Block_split4_proc is
  port (
    start_once_reg : out STD_LOGIC;
    Block_split4_proc_U0_ap_idle : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    start_for_v_vcresampler_core_U0_full_n : in STD_LOGIC;
    start_for_AXIvideo2MultiPixStream_U0_full_n : in STD_LOGIC;
    ap_sync_reg_Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_Block_split4_proc;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_Block_split4_proc is
  signal \SRL_SIG_reg[2][0]_srl3_i_5_n_3\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_3 : STD_LOGIC;
begin
  start_once_reg <= \^start_once_reg\;
\SRL_SIG_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => Q(7),
      I1 => \SRL_SIG_reg[2][0]_srl3_i_5_n_3\,
      I2 => Q(0),
      O => \in\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(4),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(5),
      O => \SRL_SIG_reg[2][0]_srl3_i_5_n_3\
    );
int_ap_idle_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF15FFFF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_v_vcresampler_core_U0_full_n,
      I2 => start_for_AXIvideo2MultiPixStream_U0_full_n,
      I3 => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      I4 => ap_start,
      O => Block_split4_proc_U0_ap_idle
    );
start_once_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAA00AAAA"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_v_vcresampler_core_U0_full_n,
      I2 => start_for_AXIvideo2MultiPixStream_U0_full_n,
      I3 => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      I4 => ap_start,
      I5 => start_once_reg_reg_0,
      O => start_once_reg_i_1_n_3
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_3,
      Q => \^start_once_reg\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_CTRL_s_axi_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ar_hs : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    vfltCoeff_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[0]\ : in STD_LOGIC;
    \rdata_reg[0]_0\ : in STD_LOGIC;
    \rdata_reg[31]\ : in STD_LOGIC;
    \rdata_reg[0]_1\ : in STD_LOGIC;
    \rdata_reg[1]\ : in STD_LOGIC;
    \rdata_reg[1]_0\ : in STD_LOGIC;
    \rdata_reg[2]\ : in STD_LOGIC;
    \rdata_reg[2]_0\ : in STD_LOGIC;
    \rdata_reg[2]_1\ : in STD_LOGIC;
    \rdata_reg[3]\ : in STD_LOGIC;
    \rdata_reg[3]_0\ : in STD_LOGIC;
    \rdata_reg[4]\ : in STD_LOGIC;
    \rdata_reg[4]_0\ : in STD_LOGIC;
    \rdata_reg[5]\ : in STD_LOGIC;
    \rdata_reg[5]_0\ : in STD_LOGIC;
    \rdata_reg[6]\ : in STD_LOGIC;
    \rdata_reg[6]_0\ : in STD_LOGIC;
    \rdata_reg[7]\ : in STD_LOGIC;
    \rdata_reg[7]_0\ : in STD_LOGIC;
    \rdata_reg[8]\ : in STD_LOGIC;
    \rdata_reg[8]_0\ : in STD_LOGIC;
    \rdata_reg[8]_1\ : in STD_LOGIC;
    \rdata_reg[9]\ : in STD_LOGIC;
    \rdata_reg[9]_0\ : in STD_LOGIC;
    \rdata_reg[10]\ : in STD_LOGIC;
    \rdata_reg[10]_0\ : in STD_LOGIC;
    \rdata_reg[11]\ : in STD_LOGIC;
    \rdata_reg[11]_0\ : in STD_LOGIC;
    \rdata_reg[12]\ : in STD_LOGIC;
    \rdata_reg[12]_0\ : in STD_LOGIC;
    \rdata_reg[13]\ : in STD_LOGIC;
    \rdata_reg[13]_0\ : in STD_LOGIC;
    \rdata_reg[14]\ : in STD_LOGIC;
    \rdata_reg[14]_0\ : in STD_LOGIC;
    \rdata_reg[15]\ : in STD_LOGIC;
    \rdata_reg[15]_0\ : in STD_LOGIC;
    \rdata_reg[31]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[16]\ : in STD_LOGIC;
    \rdata_reg[16]_0\ : in STD_LOGIC;
    \rdata_reg[17]\ : in STD_LOGIC;
    \rdata_reg[18]\ : in STD_LOGIC;
    \rdata_reg[19]\ : in STD_LOGIC;
    \rdata_reg[20]\ : in STD_LOGIC;
    \rdata_reg[21]\ : in STD_LOGIC;
    \rdata_reg[22]\ : in STD_LOGIC;
    \rdata_reg[23]\ : in STD_LOGIC;
    \rdata_reg[24]\ : in STD_LOGIC;
    \rdata_reg[25]\ : in STD_LOGIC;
    \rdata_reg[26]\ : in STD_LOGIC;
    \rdata_reg[27]\ : in STD_LOGIC;
    \rdata_reg[28]\ : in STD_LOGIC;
    \rdata_reg[29]\ : in STD_LOGIC;
    \rdata_reg[30]\ : in STD_LOGIC;
    \rdata_reg[31]_1\ : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    \gen_write[1].mem_reg_0\ : in STD_LOGIC
  );
end bd_0837_vsc_0_bd_0837_vsc_0_CTRL_s_axi_ram;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_CTRL_s_axi_ram is
  signal \^doado\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ar_hs\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_11_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_12_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_13_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_14_n_3\ : STD_LOGIC;
  signal int_vfltCoeff_address1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_write[1].mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_write[1].mem_reg\ : label is 6144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_write[1].mem_reg\ : label is "int_vfltCoeff/gen_write[1].mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_write[1].mem_reg\ : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_write[1].mem_reg\ : label is 191;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_write[1].mem_reg\ : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_write[1].mem_reg\ : label is 31;
begin
  DOADO(31 downto 0) <= \^doado\(31 downto 0);
  ar_hs <= \^ar_hs\;
\gen_write[1].mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 13) => B"111",
      ADDRARDADDR(12 downto 5) => int_vfltCoeff_address1(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 13) => B"111",
      ADDRBWRADDR(12 downto 5) => vfltCoeff_address0(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^doado\(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\,
      WEA(3) => \gen_write[1].mem_reg_i_11_n_3\,
      WEA(2) => \gen_write[1].mem_reg_i_12_n_3\,
      WEA(1) => \gen_write[1].mem_reg_i_13_n_3\,
      WEA(0) => \gen_write[1].mem_reg_i_14_n_3\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_write[1].mem_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => rstate(1),
      I2 => s_axi_CTRL_ARVALID,
      I3 => rstate(0),
      I4 => Q(7),
      O => int_vfltCoeff_address1(7)
    );
\gen_write[1].mem_reg_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(3),
      I1 => \^ar_hs\,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_CTRL_WVALID,
      I5 => \gen_write[1].mem_reg_0\,
      O => \gen_write[1].mem_reg_i_11_n_3\
    );
\gen_write[1].mem_reg_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(2),
      I1 => \^ar_hs\,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_CTRL_WVALID,
      I5 => \gen_write[1].mem_reg_0\,
      O => \gen_write[1].mem_reg_i_12_n_3\
    );
\gen_write[1].mem_reg_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(1),
      I1 => \^ar_hs\,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_CTRL_WVALID,
      I5 => \gen_write[1].mem_reg_0\,
      O => \gen_write[1].mem_reg_i_13_n_3\
    );
\gen_write[1].mem_reg_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(0),
      I1 => \^ar_hs\,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_CTRL_WVALID,
      I5 => \gen_write[1].mem_reg_0\,
      O => \gen_write[1].mem_reg_i_14_n_3\
    );
\gen_write[1].mem_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => rstate(1),
      I2 => s_axi_CTRL_ARVALID,
      I3 => rstate(0),
      I4 => Q(6),
      O => int_vfltCoeff_address1(6)
    );
\gen_write[1].mem_reg_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => rstate(1),
      I2 => s_axi_CTRL_ARVALID,
      I3 => rstate(0),
      I4 => Q(5),
      O => int_vfltCoeff_address1(5)
    );
\gen_write[1].mem_reg_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => rstate(1),
      I2 => s_axi_CTRL_ARVALID,
      I3 => rstate(0),
      I4 => Q(4),
      O => int_vfltCoeff_address1(4)
    );
\gen_write[1].mem_reg_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => rstate(1),
      I2 => s_axi_CTRL_ARVALID,
      I3 => rstate(0),
      I4 => Q(3),
      O => int_vfltCoeff_address1(3)
    );
\gen_write[1].mem_reg_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => rstate(1),
      I2 => s_axi_CTRL_ARVALID,
      I3 => rstate(0),
      I4 => Q(2),
      O => int_vfltCoeff_address1(2)
    );
\gen_write[1].mem_reg_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => rstate(1),
      I2 => s_axi_CTRL_ARVALID,
      I3 => rstate(0),
      I4 => Q(1),
      O => int_vfltCoeff_address1(1)
    );
\gen_write[1].mem_reg_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => rstate(1),
      I2 => s_axi_CTRL_ARVALID,
      I3 => rstate(0),
      I4 => Q(0),
      O => int_vfltCoeff_address1(0)
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[0]\,
      I1 => \rdata_reg[0]_0\,
      I2 => \^ar_hs\,
      I3 => \^doado\(0),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[0]_1\,
      O => D(0)
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[10]\,
      I1 => \rdata_reg[8]_0\,
      I2 => \^ar_hs\,
      I3 => \^doado\(10),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[10]_0\,
      O => D(10)
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[11]\,
      I1 => \rdata_reg[8]_0\,
      I2 => \^ar_hs\,
      I3 => \^doado\(11),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[11]_0\,
      O => D(11)
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[12]\,
      I1 => \rdata_reg[8]_0\,
      I2 => \^ar_hs\,
      I3 => \^doado\(12),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[12]_0\,
      O => D(12)
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[13]\,
      I1 => \rdata_reg[8]_0\,
      I2 => \^ar_hs\,
      I3 => \^doado\(13),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[13]_0\,
      O => D(13)
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[14]\,
      I1 => \rdata_reg[8]_0\,
      I2 => \^ar_hs\,
      I3 => \^doado\(14),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[14]_0\,
      O => D(14)
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[15]\,
      I1 => \rdata_reg[8]_0\,
      I2 => \^ar_hs\,
      I3 => \^doado\(15),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[15]_0\,
      O => D(15)
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(0),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doado\(16),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[16]_0\,
      O => D(16)
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(1),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doado\(17),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[17]\,
      O => D(17)
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(2),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doado\(18),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[18]\,
      O => D(18)
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(3),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doado\(19),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[19]\,
      O => D(19)
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[1]\,
      I1 => \rdata_reg[0]_0\,
      I2 => \^ar_hs\,
      I3 => \^doado\(1),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[1]_0\,
      O => D(1)
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(4),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doado\(20),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[20]\,
      O => D(20)
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(5),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doado\(21),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[21]\,
      O => D(21)
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(6),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doado\(22),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[22]\,
      O => D(22)
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(7),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doado\(23),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[23]\,
      O => D(23)
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(8),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doado\(24),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[24]\,
      O => D(24)
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(9),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doado\(25),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[25]\,
      O => D(25)
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(10),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doado\(26),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[26]\,
      O => D(26)
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(11),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doado\(27),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[27]\,
      O => D(27)
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(12),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doado\(28),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[28]\,
      O => D(28)
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(13),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doado\(29),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[29]\,
      O => D(29)
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[2]\,
      I1 => \rdata_reg[2]_0\,
      I2 => \^ar_hs\,
      I3 => \^doado\(2),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[2]_1\,
      O => D(2)
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(14),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doado\(30),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[30]\,
      O => D(30)
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(15),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doado\(31),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[31]_1\,
      O => D(31)
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rstate(1),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      O => \^ar_hs\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[3]\,
      I1 => \rdata_reg[2]_0\,
      I2 => \^ar_hs\,
      I3 => \^doado\(3),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[3]_0\,
      O => D(3)
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[4]\,
      I1 => \rdata_reg[2]_0\,
      I2 => \^ar_hs\,
      I3 => \^doado\(4),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[4]_0\,
      O => D(4)
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[5]\,
      I1 => \rdata_reg[2]_0\,
      I2 => \^ar_hs\,
      I3 => \^doado\(5),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[5]_0\,
      O => D(5)
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[6]\,
      I1 => \rdata_reg[2]_0\,
      I2 => \^ar_hs\,
      I3 => \^doado\(6),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[6]_0\,
      O => D(6)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[2]_0\,
      I2 => \^ar_hs\,
      I3 => \^doado\(7),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[7]_0\,
      O => D(7)
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[8]\,
      I1 => \rdata_reg[8]_0\,
      I2 => \^ar_hs\,
      I3 => \^doado\(8),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[8]_1\,
      O => D(8)
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[9]\,
      I1 => \rdata_reg[8]_0\,
      I2 => \^ar_hs\,
      I3 => \^doado\(9),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[9]_0\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg is
  port (
    \SRL_SIG_reg[1][9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    vscale_core_polyphase_U0_LineRate_read : in STD_LOGIC;
    \d_read_reg_22_reg[0]\ : in STD_LOGIC;
    \d_read_reg_22_reg[0]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][9]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => vscale_core_polyphase_U0_LineRate_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \d_read_reg_22_reg[0]\,
      I3 => \d_read_reg_22_reg[0]_0\,
      O => \SRL_SIG_reg[1][9]_0\(0)
    );
\d_read_reg_22[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \d_read_reg_22_reg[0]\,
      I3 => \d_read_reg_22_reg[0]_0\,
      O => \SRL_SIG_reg[1][9]_0\(1)
    );
\d_read_reg_22[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \d_read_reg_22_reg[0]\,
      I3 => \d_read_reg_22_reg[0]_0\,
      O => \SRL_SIG_reg[1][9]_0\(2)
    );
\d_read_reg_22[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \d_read_reg_22_reg[0]\,
      I3 => \d_read_reg_22_reg[0]_0\,
      O => \SRL_SIG_reg[1][9]_0\(3)
    );
\d_read_reg_22[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \d_read_reg_22_reg[0]\,
      I3 => \d_read_reg_22_reg[0]_0\,
      O => \SRL_SIG_reg[1][9]_0\(4)
    );
\d_read_reg_22[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \d_read_reg_22_reg[0]\,
      I3 => \d_read_reg_22_reg[0]_0\,
      O => \SRL_SIG_reg[1][9]_0\(5)
    );
\d_read_reg_22[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \d_read_reg_22_reg[0]\,
      I3 => \d_read_reg_22_reg[0]_0\,
      O => \SRL_SIG_reg[1][9]_0\(6)
    );
\d_read_reg_22[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \d_read_reg_22_reg[0]\,
      I3 => \d_read_reg_22_reg[0]_0\,
      O => \SRL_SIG_reg[1][9]_0\(7)
    );
\d_read_reg_22[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \d_read_reg_22_reg[0]\,
      I3 => \d_read_reg_22_reg[0]_0\,
      O => \SRL_SIG_reg[1][9]_0\(8)
    );
\d_read_reg_22[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \d_read_reg_22_reg[0]\,
      I3 => \d_read_reg_22_reg[0]_0\,
      O => \SRL_SIG_reg[1][9]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg_65 is
  port (
    \SRL_SIG_reg[1][9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg_65 : entity is "bd_0837_vsc_0_fifo_w10_d2_S_shiftReg";
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg_65;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg_65 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => Block_split4_proc_U0_ap_ready,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][9]_0\(0)
    );
\d_read_reg_22[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][9]_0\(1)
    );
\d_read_reg_22[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][9]_0\(2)
    );
\d_read_reg_22[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][9]_0\(3)
    );
\d_read_reg_22[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][9]_0\(4)
    );
\d_read_reg_22[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][9]_0\(5)
    );
\d_read_reg_22[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][9]_0\(6)
    );
\d_read_reg_22[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][9]_0\(7)
    );
\d_read_reg_22[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][9]_0\(8)
    );
\d_read_reg_22[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][9]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg_66 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][3]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_HeightIn_c17_dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \YLoopSize_reg_2023_reg[3]\ : in STD_LOGIC;
    \YLoopSize_reg_2023_reg[4]\ : in STD_LOGIC;
    \YLoopSize_reg_2023_reg[5]\ : in STD_LOGIC;
    \YLoopSize_reg_2023_reg[7]\ : in STD_LOGIC;
    \YLoopSize_reg_2023_reg[8]\ : in STD_LOGIC;
    \YLoopSize_reg_2023_reg[9]\ : in STD_LOGIC;
    shiftReg_addr : in STD_LOGIC;
    \YLoopSize_reg_2023_reg[0]\ : in STD_LOGIC;
    \YLoopSize_reg_2023_reg[0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    v_vcresampler_core_U0_outColorMode_read : in STD_LOGIC;
    \SRL_SIG_reg[0][9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg_66 : entity is "bd_0837_vsc_0_fifo_w10_d2_S_shiftReg";
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg_66;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg_66 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^hwreg_heightin_c17_dout\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^srl_sig_reg[0][0]_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^srl_sig_reg[1][3]_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \YLoopSize_reg_2023[3]_i_2_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_2023[4]_i_2_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_2023[5]_i_2_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_2023[6]_i_2_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_2023[7]_i_2_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_2023[8]_i_2_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_2023[9]_i_10_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_2023[9]_i_11_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_2023[9]_i_12_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_2023[9]_i_13_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_2023[9]_i_14_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_2023[9]_i_15_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_2023[9]_i_16_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_2023[9]_i_2_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_2023[9]_i_7_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_2023[9]_i_8_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_2023[9]_i_9_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_2023_reg[9]_i_6_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_2023_reg[9]_i_6_n_4\ : STD_LOGIC;
  signal \YLoopSize_reg_2023_reg[9]_i_6_n_5\ : STD_LOGIC;
  signal \YLoopSize_reg_2023_reg[9]_i_6_n_6\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal \NLW_YLoopSize_reg_2023_reg[9]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_YLoopSize_reg_2023_reg[9]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_YLoopSize_reg_2023_reg[9]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \YLoopSize_reg_2023[3]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \YLoopSize_reg_2023[5]_i_2\ : label is "soft_lutpair115";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \YLoopSize_reg_2023_reg[9]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \YLoopSize_reg_2023_reg[9]_i_6\ : label is 11;
  attribute SOFT_HLUTNM of \zext_ln225_reg_2018[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \zext_ln225_reg_2018[4]_i_1\ : label is "soft_lutpair115";
begin
  CO(0) <= \^co\(0);
  HwReg_HeightIn_c17_dout(8 downto 0) <= \^hwreg_heightin_c17_dout\(8 downto 0);
  \SRL_SIG_reg[0][0]_0\ <= \^srl_sig_reg[0][0]_0\;
  \SRL_SIG_reg[1][3]_0\ <= \^srl_sig_reg[1][3]_0\;
\SRL_SIG[0][9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => v_vcresampler_core_U0_outColorMode_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][9]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][9]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][9]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][9]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][9]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][9]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][9]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][9]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][9]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][9]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\YLoopSize_reg_2023[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444747747447777"
    )
        port map (
      I0 => \out\(0),
      I1 => \^co\(0),
      I2 => \YLoopSize_reg_2023_reg[0]\,
      I3 => \YLoopSize_reg_2023_reg[0]_0\,
      I4 => \SRL_SIG_reg[0]_0\(0),
      I5 => \SRL_SIG_reg[1]_1\(0),
      O => D(0)
    );
\YLoopSize_reg_2023[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFAAFCFFACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => \SRL_SIG_reg[1]_1\(0),
      I2 => \YLoopSize_reg_2023_reg[0]\,
      I3 => \YLoopSize_reg_2023_reg[0]_0\,
      I4 => \SRL_SIG_reg[0]_0\(1),
      I5 => \SRL_SIG_reg[1]_1\(1),
      O => \^srl_sig_reg[0][0]_0\
    );
\YLoopSize_reg_2023[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F99F099F099F099"
    )
        port map (
      I0 => \^srl_sig_reg[1][3]_0\,
      I1 => \YLoopSize_reg_2023[3]_i_2_n_3\,
      I2 => \out\(3),
      I3 => \^co\(0),
      I4 => \out\(2),
      I5 => \YLoopSize_reg_2023_reg[3]\,
      O => D(1)
    );
\YLoopSize_reg_2023[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55DF75FF"
    )
        port map (
      I0 => \^srl_sig_reg[0][0]_0\,
      I1 => \YLoopSize_reg_2023_reg[0]\,
      I2 => \YLoopSize_reg_2023_reg[0]_0\,
      I3 => \SRL_SIG_reg[0]_0\(2),
      I4 => \SRL_SIG_reg[1]_1\(2),
      O => \YLoopSize_reg_2023[3]_i_2_n_3\
    );
\YLoopSize_reg_2023[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0990F99"
    )
        port map (
      I0 => \^hwreg_heightin_c17_dout\(3),
      I1 => \YLoopSize_reg_2023[4]_i_2_n_3\,
      I2 => \out\(4),
      I3 => \^co\(0),
      I4 => \YLoopSize_reg_2023_reg[4]\,
      O => D(2)
    );
\YLoopSize_reg_2023[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F5FFFFF3FFFFF"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \^srl_sig_reg[0][0]_0\,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_0\(3),
      I5 => \SRL_SIG_reg[1]_1\(3),
      O => \YLoopSize_reg_2023[4]_i_2_n_3\
    );
\YLoopSize_reg_2023[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0990F99"
    )
        port map (
      I0 => \^hwreg_heightin_c17_dout\(4),
      I1 => \YLoopSize_reg_2023[5]_i_2_n_3\,
      I2 => \out\(5),
      I3 => \^co\(0),
      I4 => \YLoopSize_reg_2023_reg[5]\,
      O => D(3)
    );
\YLoopSize_reg_2023[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFBAFF"
    )
        port map (
      I0 => \YLoopSize_reg_2023[4]_i_2_n_3\,
      I1 => \YLoopSize_reg_2023_reg[0]\,
      I2 => \YLoopSize_reg_2023_reg[0]_0\,
      I3 => \SRL_SIG_reg[0]_0\(4),
      I4 => \SRL_SIG_reg[1]_1\(4),
      O => \YLoopSize_reg_2023[5]_i_2_n_3\
    );
\YLoopSize_reg_2023[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0990F99"
    )
        port map (
      I0 => \^hwreg_heightin_c17_dout\(5),
      I1 => \YLoopSize_reg_2023[6]_i_2_n_3\,
      I2 => \out\(6),
      I3 => \^co\(0),
      I4 => \YLoopSize_reg_2023_reg[7]\,
      O => D(4)
    );
\YLoopSize_reg_2023[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F3F5FFFFF3FFFF"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \YLoopSize_reg_2023[4]_i_2_n_3\,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_0\(5),
      I5 => \SRL_SIG_reg[1]_1\(5),
      O => \YLoopSize_reg_2023[6]_i_2_n_3\
    );
\YLoopSize_reg_2023[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F099F0990F99F099"
    )
        port map (
      I0 => \^hwreg_heightin_c17_dout\(6),
      I1 => \YLoopSize_reg_2023[7]_i_2_n_3\,
      I2 => \out\(7),
      I3 => \^co\(0),
      I4 => \out\(6),
      I5 => \YLoopSize_reg_2023_reg[7]\,
      O => D(5)
    );
\YLoopSize_reg_2023[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFFDFFFFFFFFFF"
    )
        port map (
      I0 => \^hwreg_heightin_c17_dout\(4),
      I1 => \YLoopSize_reg_2023[4]_i_2_n_3\,
      I2 => shiftReg_addr,
      I3 => \SRL_SIG_reg[0]_0\(4),
      I4 => \SRL_SIG_reg[1]_1\(4),
      I5 => \^hwreg_heightin_c17_dout\(5),
      O => \YLoopSize_reg_2023[7]_i_2_n_3\
    );
\YLoopSize_reg_2023[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F099F0990F99F099"
    )
        port map (
      I0 => \^hwreg_heightin_c17_dout\(7),
      I1 => \YLoopSize_reg_2023[8]_i_2_n_3\,
      I2 => \out\(8),
      I3 => \^co\(0),
      I4 => \out\(7),
      I5 => \YLoopSize_reg_2023_reg[8]\,
      O => D(6)
    );
\YLoopSize_reg_2023[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F3F5FFFFF3FFFF"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \YLoopSize_reg_2023[6]_i_2_n_3\,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_0\(7),
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => \YLoopSize_reg_2023[8]_i_2_n_3\
    );
\YLoopSize_reg_2023[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F099F0990F99F099"
    )
        port map (
      I0 => \^hwreg_heightin_c17_dout\(8),
      I1 => \YLoopSize_reg_2023[9]_i_2_n_3\,
      I2 => \out\(9),
      I3 => \^co\(0),
      I4 => \out\(8),
      I5 => \YLoopSize_reg_2023_reg[9]\,
      O => D(7)
    );
\YLoopSize_reg_2023[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B222B2B2"
    )
        port map (
      I0 => \out\(5),
      I1 => \^hwreg_heightin_c17_dout\(4),
      I2 => \out\(4),
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_0\(4),
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => \YLoopSize_reg_2023[9]_i_10_n_3\
    );
\YLoopSize_reg_2023[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B222B2B2"
    )
        port map (
      I0 => \out\(3),
      I1 => \^srl_sig_reg[1][3]_0\,
      I2 => \out\(2),
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_0\(2),
      I5 => \SRL_SIG_reg[1]_1\(2),
      O => \YLoopSize_reg_2023[9]_i_11_n_3\
    );
\YLoopSize_reg_2023[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222BB2BB000AA0AA"
    )
        port map (
      I0 => \out\(1),
      I1 => \^hwreg_heightin_c17_dout\(0),
      I2 => shiftReg_addr,
      I3 => \SRL_SIG_reg[0]_0\(1),
      I4 => \SRL_SIG_reg[1]_1\(1),
      I5 => \out\(0),
      O => \YLoopSize_reg_2023[9]_i_12_n_3\
    );
\YLoopSize_reg_2023[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9990090000099099"
    )
        port map (
      I0 => \^hwreg_heightin_c17_dout\(6),
      I1 => \out\(7),
      I2 => shiftReg_addr,
      I3 => \SRL_SIG_reg[0]_0\(6),
      I4 => \SRL_SIG_reg[1]_1\(6),
      I5 => \out\(6),
      O => \YLoopSize_reg_2023[9]_i_13_n_3\
    );
\YLoopSize_reg_2023[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9990090000099099"
    )
        port map (
      I0 => \^hwreg_heightin_c17_dout\(4),
      I1 => \out\(5),
      I2 => shiftReg_addr,
      I3 => \SRL_SIG_reg[0]_0\(4),
      I4 => \SRL_SIG_reg[1]_1\(4),
      I5 => \out\(4),
      O => \YLoopSize_reg_2023[9]_i_14_n_3\
    );
\YLoopSize_reg_2023[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9990090000099099"
    )
        port map (
      I0 => \^srl_sig_reg[1][3]_0\,
      I1 => \out\(3),
      I2 => shiftReg_addr,
      I3 => \SRL_SIG_reg[0]_0\(2),
      I4 => \SRL_SIG_reg[1]_1\(2),
      I5 => \out\(2),
      O => \YLoopSize_reg_2023[9]_i_15_n_3\
    );
\YLoopSize_reg_2023[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900990900909"
    )
        port map (
      I0 => \out\(0),
      I1 => \^hwreg_heightin_c17_dout\(0),
      I2 => \out\(1),
      I3 => \SRL_SIG_reg[1]_1\(1),
      I4 => \SRL_SIG_reg[0]_0\(1),
      I5 => shiftReg_addr,
      O => \YLoopSize_reg_2023[9]_i_16_n_3\
    );
\YLoopSize_reg_2023[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F3F5FFFFF3FFFF"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \YLoopSize_reg_2023[7]_i_2_n_3\,
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_0\(8),
      I5 => \SRL_SIG_reg[1]_1\(8),
      O => \YLoopSize_reg_2023[9]_i_2_n_3\
    );
\YLoopSize_reg_2023[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028A028AABEF028A"
    )
        port map (
      I0 => \out\(9),
      I1 => shiftReg_addr,
      I2 => \SRL_SIG_reg[0]_0\(9),
      I3 => \SRL_SIG_reg[1]_1\(9),
      I4 => \out\(8),
      I5 => \^hwreg_heightin_c17_dout\(7),
      O => \YLoopSize_reg_2023[9]_i_7_n_3\
    );
\YLoopSize_reg_2023[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E41B00000000E41B"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \SRL_SIG_reg[1]_1\(9),
      I3 => \out\(9),
      I4 => \^hwreg_heightin_c17_dout\(7),
      I5 => \out\(8),
      O => \YLoopSize_reg_2023[9]_i_8_n_3\
    );
\YLoopSize_reg_2023[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B222B2B2"
    )
        port map (
      I0 => \out\(7),
      I1 => \^hwreg_heightin_c17_dout\(6),
      I2 => \out\(6),
      I3 => shiftReg_addr,
      I4 => \SRL_SIG_reg[0]_0\(6),
      I5 => \SRL_SIG_reg[1]_1\(6),
      O => \YLoopSize_reg_2023[9]_i_9_n_3\
    );
\YLoopSize_reg_2023_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \YLoopSize_reg_2023_reg[9]_i_6_n_3\,
      CO(3 downto 1) => \NLW_YLoopSize_reg_2023_reg[9]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \YLoopSize_reg_2023[9]_i_7_n_3\,
      O(3 downto 0) => \NLW_YLoopSize_reg_2023_reg[9]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \YLoopSize_reg_2023[9]_i_8_n_3\
    );
\YLoopSize_reg_2023_reg[9]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \YLoopSize_reg_2023_reg[9]_i_6_n_3\,
      CO(2) => \YLoopSize_reg_2023_reg[9]_i_6_n_4\,
      CO(1) => \YLoopSize_reg_2023_reg[9]_i_6_n_5\,
      CO(0) => \YLoopSize_reg_2023_reg[9]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => \YLoopSize_reg_2023[9]_i_9_n_3\,
      DI(2) => \YLoopSize_reg_2023[9]_i_10_n_3\,
      DI(1) => \YLoopSize_reg_2023[9]_i_11_n_3\,
      DI(0) => \YLoopSize_reg_2023[9]_i_12_n_3\,
      O(3 downto 0) => \NLW_YLoopSize_reg_2023_reg[9]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \YLoopSize_reg_2023[9]_i_13_n_3\,
      S(2) => \YLoopSize_reg_2023[9]_i_14_n_3\,
      S(1) => \YLoopSize_reg_2023[9]_i_15_n_3\,
      S(0) => \YLoopSize_reg_2023[9]_i_16_n_3\
    );
\zext_ln225_reg_2018[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \YLoopSize_reg_2023_reg[0]_0\,
      I3 => \YLoopSize_reg_2023_reg[0]\,
      O => \^hwreg_heightin_c17_dout\(0)
    );
\zext_ln225_reg_2018[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \YLoopSize_reg_2023_reg[0]_0\,
      I3 => \YLoopSize_reg_2023_reg[0]\,
      O => \^hwreg_heightin_c17_dout\(1)
    );
\zext_ln225_reg_2018[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \YLoopSize_reg_2023_reg[0]_0\,
      I3 => \YLoopSize_reg_2023_reg[0]\,
      O => \^hwreg_heightin_c17_dout\(2)
    );
\zext_ln225_reg_2018[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \YLoopSize_reg_2023_reg[0]_0\,
      I3 => \YLoopSize_reg_2023_reg[0]\,
      O => \^srl_sig_reg[1][3]_0\
    );
\zext_ln225_reg_2018[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \YLoopSize_reg_2023_reg[0]_0\,
      I3 => \YLoopSize_reg_2023_reg[0]\,
      O => \^hwreg_heightin_c17_dout\(3)
    );
\zext_ln225_reg_2018[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \YLoopSize_reg_2023_reg[0]_0\,
      I3 => \YLoopSize_reg_2023_reg[0]\,
      O => \^hwreg_heightin_c17_dout\(4)
    );
\zext_ln225_reg_2018[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \YLoopSize_reg_2023_reg[0]_0\,
      I3 => \YLoopSize_reg_2023_reg[0]\,
      O => \^hwreg_heightin_c17_dout\(5)
    );
\zext_ln225_reg_2018[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \YLoopSize_reg_2023_reg[0]_0\,
      I3 => \YLoopSize_reg_2023_reg[0]\,
      O => \^hwreg_heightin_c17_dout\(6)
    );
\zext_ln225_reg_2018[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \YLoopSize_reg_2023_reg[0]_0\,
      I3 => \YLoopSize_reg_2023_reg[0]\,
      O => \^hwreg_heightin_c17_dout\(7)
    );
\zext_ln225_reg_2018[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \YLoopSize_reg_2023_reg[0]_0\,
      I3 => \YLoopSize_reg_2023_reg[0]\,
      O => \^hwreg_heightin_c17_dout\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg_67 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_WidthIn_read : in STD_LOGIC;
    \zext_ln1058_reg_814_reg[0]\ : in STD_LOGIC;
    \zext_ln1058_reg_814_reg[0]_0\ : in STD_LOGIC;
    icmp_ln1048_fu_334_p2 : in STD_LOGIC;
    icmp_ln1044_fu_328_p2 : in STD_LOGIC;
    \SRL_SIG_reg[0][9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg_67 : entity is "bd_0837_vsc_0_fifo_w10_d2_S_shiftReg";
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg_67;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg_67 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \add_ln1060_reg_825[10]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln1060_reg_825[10]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln1060_reg_825[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln1060_reg_825[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln1060_reg_825[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln1060_reg_825[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln1060_reg_825[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln1060_reg_825[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln1060_reg_825[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln1060_reg_825[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln1060_reg_825[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln1060_reg_825[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln1060_reg_825_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln1060_reg_825_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln1060_reg_825_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln1060_reg_825_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1060_reg_825_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln1060_reg_825_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln1060_reg_825_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln1060_reg_825_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1060_reg_825_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal \NLW_add_ln1060_reg_825_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln1060_reg_825_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][9]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][9]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][9]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][9]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][9]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][9]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][9]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][9]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][9]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][9]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\add_ln1060_reg_825[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \zext_ln1058_reg_814_reg[0]\,
      I3 => \zext_ln1058_reg_814_reg[0]_0\,
      O => \add_ln1060_reg_825[10]_i_2_n_3\
    );
\add_ln1060_reg_825[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \zext_ln1058_reg_814_reg[0]\,
      I3 => \zext_ln1058_reg_814_reg[0]_0\,
      O => \add_ln1060_reg_825[10]_i_3_n_3\
    );
\add_ln1060_reg_825[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \zext_ln1058_reg_814_reg[0]\,
      I3 => \zext_ln1058_reg_814_reg[0]_0\,
      O => \add_ln1060_reg_825[3]_i_2_n_3\
    );
\add_ln1060_reg_825[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \zext_ln1058_reg_814_reg[0]\,
      I3 => \zext_ln1058_reg_814_reg[0]_0\,
      O => \add_ln1060_reg_825[3]_i_3_n_3\
    );
\add_ln1060_reg_825[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \zext_ln1058_reg_814_reg[0]\,
      I3 => \zext_ln1058_reg_814_reg[0]_0\,
      O => \add_ln1060_reg_825[3]_i_4_n_3\
    );
\add_ln1060_reg_825[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \zext_ln1058_reg_814_reg[0]\,
      I3 => \zext_ln1058_reg_814_reg[0]_0\,
      O => \add_ln1060_reg_825[3]_i_5_n_3\
    );
\add_ln1060_reg_825[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD2D22D2DD2222"
    )
        port map (
      I0 => icmp_ln1048_fu_334_p2,
      I1 => icmp_ln1044_fu_328_p2,
      I2 => \zext_ln1058_reg_814_reg[0]_0\,
      I3 => \zext_ln1058_reg_814_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(1),
      I5 => \SRL_SIG_reg[1]_1\(1),
      O => \add_ln1060_reg_825[3]_i_6_n_3\
    );
\add_ln1060_reg_825[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE1E11E1EE1111"
    )
        port map (
      I0 => icmp_ln1048_fu_334_p2,
      I1 => icmp_ln1044_fu_328_p2,
      I2 => \zext_ln1058_reg_814_reg[0]_0\,
      I3 => \zext_ln1058_reg_814_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(0),
      I5 => \SRL_SIG_reg[1]_1\(0),
      O => \add_ln1060_reg_825[3]_i_7_n_3\
    );
\add_ln1060_reg_825[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \zext_ln1058_reg_814_reg[0]\,
      I3 => \zext_ln1058_reg_814_reg[0]_0\,
      O => \add_ln1060_reg_825[7]_i_2_n_3\
    );
\add_ln1060_reg_825[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \zext_ln1058_reg_814_reg[0]\,
      I3 => \zext_ln1058_reg_814_reg[0]_0\,
      O => \add_ln1060_reg_825[7]_i_3_n_3\
    );
\add_ln1060_reg_825[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \zext_ln1058_reg_814_reg[0]\,
      I3 => \zext_ln1058_reg_814_reg[0]_0\,
      O => \add_ln1060_reg_825[7]_i_4_n_3\
    );
\add_ln1060_reg_825[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \zext_ln1058_reg_814_reg[0]\,
      I3 => \zext_ln1058_reg_814_reg[0]_0\,
      O => \add_ln1060_reg_825[7]_i_5_n_3\
    );
\add_ln1060_reg_825_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln1060_reg_825_reg[7]_i_1_n_3\,
      CO(3) => \NLW_add_ln1060_reg_825_reg[10]_i_1_CO_UNCONNECTED\(3),
      CO(2) => D(10),
      CO(1) => \NLW_add_ln1060_reg_825_reg[10]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \add_ln1060_reg_825_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_add_ln1060_reg_825_reg[10]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \add_ln1060_reg_825[10]_i_2_n_3\,
      S(0) => \add_ln1060_reg_825[10]_i_3_n_3\
    );
\add_ln1060_reg_825_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln1060_reg_825_reg[3]_i_1_n_3\,
      CO(2) => \add_ln1060_reg_825_reg[3]_i_1_n_4\,
      CO(1) => \add_ln1060_reg_825_reg[3]_i_1_n_5\,
      CO(0) => \add_ln1060_reg_825_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln1060_reg_825[3]_i_2_n_3\,
      DI(0) => \add_ln1060_reg_825[3]_i_3_n_3\,
      O(3 downto 0) => D(3 downto 0),
      S(3) => \add_ln1060_reg_825[3]_i_4_n_3\,
      S(2) => \add_ln1060_reg_825[3]_i_5_n_3\,
      S(1) => \add_ln1060_reg_825[3]_i_6_n_3\,
      S(0) => \add_ln1060_reg_825[3]_i_7_n_3\
    );
\add_ln1060_reg_825_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln1060_reg_825_reg[3]_i_1_n_3\,
      CO(3) => \add_ln1060_reg_825_reg[7]_i_1_n_3\,
      CO(2) => \add_ln1060_reg_825_reg[7]_i_1_n_4\,
      CO(1) => \add_ln1060_reg_825_reg[7]_i_1_n_5\,
      CO(0) => \add_ln1060_reg_825_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(7 downto 4),
      S(3) => \add_ln1060_reg_825[7]_i_2_n_3\,
      S(2) => \add_ln1060_reg_825[7]_i_3_n_3\,
      S(1) => \add_ln1060_reg_825[7]_i_4_n_3\,
      S(0) => \add_ln1060_reg_825[7]_i_5_n_3\
    );
\zext_ln1058_reg_814[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \zext_ln1058_reg_814_reg[0]\,
      I3 => \zext_ln1058_reg_814_reg[0]_0\,
      O => \SRL_SIG_reg[1][9]_0\(0)
    );
\zext_ln1058_reg_814[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \zext_ln1058_reg_814_reg[0]\,
      I3 => \zext_ln1058_reg_814_reg[0]_0\,
      O => \SRL_SIG_reg[1][9]_0\(1)
    );
\zext_ln1058_reg_814[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \zext_ln1058_reg_814_reg[0]\,
      I3 => \zext_ln1058_reg_814_reg[0]_0\,
      O => \SRL_SIG_reg[1][9]_0\(2)
    );
\zext_ln1058_reg_814[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \zext_ln1058_reg_814_reg[0]\,
      I3 => \zext_ln1058_reg_814_reg[0]_0\,
      O => \SRL_SIG_reg[1][9]_0\(3)
    );
\zext_ln1058_reg_814[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \zext_ln1058_reg_814_reg[0]\,
      I3 => \zext_ln1058_reg_814_reg[0]_0\,
      O => \SRL_SIG_reg[1][9]_0\(4)
    );
\zext_ln1058_reg_814[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \zext_ln1058_reg_814_reg[0]\,
      I3 => \zext_ln1058_reg_814_reg[0]_0\,
      O => \SRL_SIG_reg[1][9]_0\(5)
    );
\zext_ln1058_reg_814[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \zext_ln1058_reg_814_reg[0]\,
      I3 => \zext_ln1058_reg_814_reg[0]_0\,
      O => \SRL_SIG_reg[1][9]_0\(6)
    );
\zext_ln1058_reg_814[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \zext_ln1058_reg_814_reg[0]\,
      I3 => \zext_ln1058_reg_814_reg[0]_0\,
      O => \SRL_SIG_reg[1][9]_0\(7)
    );
\zext_ln1058_reg_814[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \zext_ln1058_reg_814_reg[0]\,
      I3 => \zext_ln1058_reg_814_reg[0]_0\,
      O => \SRL_SIG_reg[1][9]_0\(8)
    );
\zext_ln1058_reg_814[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \zext_ln1058_reg_814_reg[0]\,
      I3 => \zext_ln1058_reg_814_reg[0]_0\,
      O => \SRL_SIG_reg[1][9]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d4_S_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \int_HeightOut_reg[6]\ : out STD_LOGIC;
    \int_HeightOut_reg[4]\ : out STD_LOGIC;
    \int_HeightOut_reg[5]\ : out STD_LOGIC;
    \int_HeightOut_reg[0]\ : out STD_LOGIC;
    \int_HeightOut_reg[3]\ : out STD_LOGIC;
    \int_HeightOut_reg[2]\ : out STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \YLoopSize_reg_2023_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \YLoopSize_reg_2023_reg[2]_0\ : in STD_LOGIC;
    \zext_ln222_reg_2013_reg[0]\ : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d4_S_shiftReg;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d4_S_shiftReg is
  signal \^int_heightout_reg[0]\ : STD_LOGIC;
  signal \^int_heightout_reg[4]\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3\ : label is "soft_lutpair122";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_0837_vsc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM of \YLoopSize_reg_2023[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \YLoopSize_reg_2023[3]_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \YLoopSize_reg_2023[4]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \YLoopSize_reg_2023[5]_i_3\ : label is "soft_lutpair121";
begin
  \int_HeightOut_reg[0]\ <= \^int_heightout_reg[0]\;
  \int_HeightOut_reg[4]\ <= \^int_heightout_reg[4]\;
  \out\(9 downto 0) <= \^out\(9 downto 0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \zext_ln222_reg_2013_reg[0]\,
      I1 => Block_split4_proc_U0_ap_ready,
      O => shiftReg_ce
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\YLoopSize_reg_2023[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D78282D7"
    )
        port map (
      I0 => CO(0),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => \YLoopSize_reg_2023_reg[2]\(0),
      I4 => \YLoopSize_reg_2023_reg[2]\(1),
      O => D(0)
    );
\YLoopSize_reg_2023[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F660F660F66F066"
    )
        port map (
      I0 => \YLoopSize_reg_2023_reg[2]\(2),
      I1 => \YLoopSize_reg_2023_reg[2]_0\,
      I2 => \^out\(2),
      I3 => CO(0),
      I4 => \^out\(1),
      I5 => \^out\(0),
      O => D(1)
    );
\YLoopSize_reg_2023[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      O => \^int_heightout_reg[0]\
    );
\YLoopSize_reg_2023[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57FF"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => \^out\(3),
      O => \int_HeightOut_reg[2]\
    );
\YLoopSize_reg_2023[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FFFFFF"
    )
        port map (
      I0 => \^out\(3),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => \^out\(2),
      I4 => \^out\(4),
      O => \int_HeightOut_reg[3]\
    );
\YLoopSize_reg_2023[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFFFFFFFFF"
    )
        port map (
      I0 => \^out\(4),
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => \^out\(1),
      I4 => \^out\(3),
      I5 => \^out\(5),
      O => \^int_heightout_reg[4]\
    );
\YLoopSize_reg_2023[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^out\(5),
      I1 => \^out\(3),
      I2 => \^int_heightout_reg[0]\,
      I3 => \^out\(2),
      I4 => \^out\(4),
      I5 => \^out\(6),
      O => \int_HeightOut_reg[5]\
    );
\YLoopSize_reg_2023[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^out\(6),
      I1 => \^int_heightout_reg[4]\,
      I2 => \^out\(7),
      O => \int_HeightOut_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg is
  port (
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    HwReg_Width_c_full_n : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_Width_c_full_n,
      I1 => \SRL_SIG_reg[1][0]_0\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][10]_0\(0)
    );
\d_read_reg_22[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][10]_0\(10)
    );
\d_read_reg_22[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][10]_0\(1)
    );
\d_read_reg_22[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][10]_0\(2)
    );
\d_read_reg_22[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][10]_0\(3)
    );
\d_read_reg_22[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][10]_0\(4)
    );
\d_read_reg_22[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][10]_0\(5)
    );
\d_read_reg_22[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][10]_0\(6)
    );
\d_read_reg_22[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][10]_0\(7)
    );
\d_read_reg_22[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][10]_0\(8)
    );
\d_read_reg_22[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][10]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg_62 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    vscale_core_polyphase_U0_LineRate_read : in STD_LOGIC;
    \d_read_reg_22_reg[0]\ : in STD_LOGIC;
    \d_read_reg_22_reg[0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg_62 : entity is "bd_0837_vsc_0_fifo_w11_d2_S_shiftReg";
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg_62;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg_62 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => vscale_core_polyphase_U0_LineRate_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \d_read_reg_22_reg[0]\,
      I3 => \d_read_reg_22_reg[0]_0\,
      O => D(0)
    );
\d_read_reg_22[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \d_read_reg_22_reg[0]\,
      I3 => \d_read_reg_22_reg[0]_0\,
      O => D(10)
    );
\d_read_reg_22[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \d_read_reg_22_reg[0]\,
      I3 => \d_read_reg_22_reg[0]_0\,
      O => D(1)
    );
\d_read_reg_22[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \d_read_reg_22_reg[0]\,
      I3 => \d_read_reg_22_reg[0]_0\,
      O => D(2)
    );
\d_read_reg_22[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \d_read_reg_22_reg[0]\,
      I3 => \d_read_reg_22_reg[0]_0\,
      O => D(3)
    );
\d_read_reg_22[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \d_read_reg_22_reg[0]\,
      I3 => \d_read_reg_22_reg[0]_0\,
      O => D(4)
    );
\d_read_reg_22[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \d_read_reg_22_reg[0]\,
      I3 => \d_read_reg_22_reg[0]_0\,
      O => D(5)
    );
\d_read_reg_22[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \d_read_reg_22_reg[0]\,
      I3 => \d_read_reg_22_reg[0]_0\,
      O => D(6)
    );
\d_read_reg_22[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \d_read_reg_22_reg[0]\,
      I3 => \d_read_reg_22_reg[0]_0\,
      O => D(7)
    );
\d_read_reg_22[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \d_read_reg_22_reg[0]\,
      I3 => \d_read_reg_22_reg[0]_0\,
      O => D(8)
    );
\d_read_reg_22[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \d_read_reg_22_reg[0]\,
      I3 => \d_read_reg_22_reg[0]_0\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg_63 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    v_vcresampler_core_U0_outColorMode_read : in STD_LOGIC;
    \InPixels_reg_2003_reg[0]\ : in STD_LOGIC;
    \InPixels_reg_2003_reg[0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg_63 : entity is "bd_0837_vsc_0_fifo_w11_d2_S_shiftReg";
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg_63;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg_63 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\InPixels_reg_2003[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \InPixels_reg_2003_reg[0]\,
      I3 => \InPixels_reg_2003_reg[0]_0\,
      O => D(0)
    );
\InPixels_reg_2003[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \InPixels_reg_2003_reg[0]\,
      I3 => \InPixels_reg_2003_reg[0]_0\,
      O => D(10)
    );
\InPixels_reg_2003[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \InPixels_reg_2003_reg[0]\,
      I3 => \InPixels_reg_2003_reg[0]_0\,
      O => D(1)
    );
\InPixels_reg_2003[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \InPixels_reg_2003_reg[0]\,
      I3 => \InPixels_reg_2003_reg[0]_0\,
      O => D(2)
    );
\InPixels_reg_2003[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \InPixels_reg_2003_reg[0]\,
      I3 => \InPixels_reg_2003_reg[0]_0\,
      O => D(3)
    );
\InPixels_reg_2003[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \InPixels_reg_2003_reg[0]\,
      I3 => \InPixels_reg_2003_reg[0]_0\,
      O => D(4)
    );
\InPixels_reg_2003[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \InPixels_reg_2003_reg[0]\,
      I3 => \InPixels_reg_2003_reg[0]_0\,
      O => D(5)
    );
\InPixels_reg_2003[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \InPixels_reg_2003_reg[0]\,
      I3 => \InPixels_reg_2003_reg[0]_0\,
      O => D(6)
    );
\InPixels_reg_2003[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \InPixels_reg_2003_reg[0]\,
      I3 => \InPixels_reg_2003_reg[0]_0\,
      O => D(7)
    );
\InPixels_reg_2003[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \InPixels_reg_2003_reg[0]\,
      I3 => \InPixels_reg_2003_reg[0]_0\,
      O => D(8)
    );
\InPixels_reg_2003[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \InPixels_reg_2003_reg[0]\,
      I3 => \InPixels_reg_2003_reg[0]_0\,
      O => D(9)
    );
\SRL_SIG[0][10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => v_vcresampler_core_U0_outColorMode_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg_64 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_WidthIn_read : in STD_LOGIC;
    \loopWidth_reg_795_reg[0]\ : in STD_LOGIC;
    \loopWidth_reg_795_reg[0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg_64 : entity is "bd_0837_vsc_0_fifo_w11_d2_S_shiftReg";
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg_64;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg_64 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\loopWidth_reg_795[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \loopWidth_reg_795_reg[0]\,
      I3 => \loopWidth_reg_795_reg[0]_0\,
      O => D(0)
    );
\loopWidth_reg_795[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \loopWidth_reg_795_reg[0]\,
      I3 => \loopWidth_reg_795_reg[0]_0\,
      O => D(10)
    );
\loopWidth_reg_795[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \loopWidth_reg_795_reg[0]\,
      I3 => \loopWidth_reg_795_reg[0]_0\,
      O => D(1)
    );
\loopWidth_reg_795[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \loopWidth_reg_795_reg[0]\,
      I3 => \loopWidth_reg_795_reg[0]_0\,
      O => D(2)
    );
\loopWidth_reg_795[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \loopWidth_reg_795_reg[0]\,
      I3 => \loopWidth_reg_795_reg[0]_0\,
      O => D(3)
    );
\loopWidth_reg_795[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \loopWidth_reg_795_reg[0]\,
      I3 => \loopWidth_reg_795_reg[0]_0\,
      O => D(4)
    );
\loopWidth_reg_795[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \loopWidth_reg_795_reg[0]\,
      I3 => \loopWidth_reg_795_reg[0]_0\,
      O => D(5)
    );
\loopWidth_reg_795[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \loopWidth_reg_795_reg[0]\,
      I3 => \loopWidth_reg_795_reg[0]_0\,
      O => D(6)
    );
\loopWidth_reg_795[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \loopWidth_reg_795_reg[0]\,
      I3 => \loopWidth_reg_795_reg[0]_0\,
      O => D(7)
    );
\loopWidth_reg_795[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \loopWidth_reg_795_reg[0]\,
      I3 => \loopWidth_reg_795_reg[0]_0\,
      O => D(8)
    );
\loopWidth_reg_795[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \loopWidth_reg_795_reg[0]\,
      I3 => \loopWidth_reg_795_reg[0]_0\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_shiftReg;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_shiftReg is
  signal \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_2__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_4\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_5__1\ : label is "soft_lutpair188";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\SrcYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_shiftReg_58 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_shiftReg_58 : entity is "bd_0837_vsc_0_fifo_w24_d16_S_shiftReg";
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_shiftReg_58;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_shiftReg_58 is
  signal \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_3__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_4__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_5\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_6__0\ : label is "soft_lutpair183";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_shiftReg_59 is
  port (
    ap_clk_0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \B_V_data_1_payload_B_reg[23]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_shiftReg_59 : entity is "bd_0837_vsc_0_fifo_w24_d16_S_shiftReg";
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_shiftReg_59;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_shiftReg_59 is
  signal OutYUV_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[0]_i_1__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[10]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[11]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[12]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[13]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[14]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[15]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[16]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[17]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[18]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[19]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[20]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[21]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[22]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[23]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[2]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[3]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[4]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[5]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[6]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[7]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[8]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[9]_i_1\ : label is "soft_lutpair173";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_3__1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_4__1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_5__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_6\ : label is "soft_lutpair177";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\OutYUV_U/U_bd_0837_vsc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 ";
begin
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(0),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(8),
      O => ap_clk_0(0)
    );
\B_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(10),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(18),
      O => ap_clk_0(10)
    );
\B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(11),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(19),
      O => ap_clk_0(11)
    );
\B_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(12),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(20),
      O => ap_clk_0(12)
    );
\B_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(13),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(21),
      O => ap_clk_0(13)
    );
\B_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(14),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(22),
      O => ap_clk_0(14)
    );
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(15),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(23),
      O => ap_clk_0(15)
    );
\B_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(16),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(0),
      O => ap_clk_0(16)
    );
\B_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(17),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(1),
      O => ap_clk_0(17)
    );
\B_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(18),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(2),
      O => ap_clk_0(18)
    );
\B_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(19),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(3),
      O => ap_clk_0(19)
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(1),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(9),
      O => ap_clk_0(1)
    );
\B_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(20),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(4),
      O => ap_clk_0(20)
    );
\B_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(21),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(5),
      O => ap_clk_0(21)
    );
\B_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(22),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(6),
      O => ap_clk_0(22)
    );
\B_V_data_1_payload_A[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(23),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(7),
      O => ap_clk_0(23)
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(2),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(10),
      O => ap_clk_0(2)
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(3),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(11),
      O => ap_clk_0(3)
    );
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(4),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(12),
      O => ap_clk_0(4)
    );
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(5),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(13),
      O => ap_clk_0(5)
    );
\B_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(6),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(14),
      O => ap_clk_0(6)
    );
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(7),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(15),
      O => ap_clk_0(7)
    );
\B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(8),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(16),
      O => ap_clk_0(8)
    );
\B_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OutYUV_dout(9),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => OutYUV_dout(17),
      O => ap_clk_0(9)
    );
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => OutYUV_dout(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => shiftReg_addr(3)
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => OutYUV_dout(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => OutYUV_dout(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => OutYUV_dout(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => OutYUV_dout(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => OutYUV_dout(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => OutYUV_dout(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => OutYUV_dout(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => OutYUV_dout(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => OutYUV_dout(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => OutYUV_dout(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => OutYUV_dout(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => OutYUV_dout(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => OutYUV_dout(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => OutYUV_dout(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => OutYUV_dout(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => OutYUV_dout(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => OutYUV_dout(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => OutYUV_dout(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => OutYUV_dout(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => OutYUV_dout(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => OutYUV_dout(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => OutYUV_dout(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => OutYUV_dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w32_d4_S_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Rate_reg_2008_reg[0]\ : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w32_d4_S_shiftReg;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w32_d4_S_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_0837_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Rate_reg_2008_reg[0]\,
      I1 => Block_split4_proc_U0_ap_ready,
      O => shiftReg_ce
    );
\SRL_SIG_reg[3][0]_srl4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d2_S_shiftReg is
  port (
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d2_S_shiftReg;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\ColorMode_read_reg_553[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][7]_0\(0)
    );
\ColorMode_read_reg_553[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][7]_0\(1)
    );
\ColorMode_read_reg_553[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][7]_0\(2)
    );
\ColorMode_read_reg_553[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][7]_0\(3)
    );
\ColorMode_read_reg_553[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][7]_0\(4)
    );
\ColorMode_read_reg_553[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][7]_0\(5)
    );
\ColorMode_read_reg_553[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][7]_0\(6)
    );
\ColorMode_read_reg_553[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][7]_0\(7)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => Block_split4_proc_U0_ap_ready,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d2_S_shiftReg_68 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1048_fu_334_p2 : out STD_LOGIC;
    icmp_ln1044_fu_328_p2 : out STD_LOGIC;
    sel_tmp3_fu_386_p2 : out STD_LOGIC;
    cmp205_i_fu_370_p2 : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_WidthIn_read : in STD_LOGIC;
    \sel_tmp3_reg_830_reg[0]\ : in STD_LOGIC;
    \sel_tmp3_reg_830_reg[0]_0\ : in STD_LOGIC;
    shiftReg_addr : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d2_S_shiftReg_68 : entity is "bd_0837_vsc_0_fifo_w8_d2_S_shiftReg";
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d2_S_shiftReg_68;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d2_S_shiftReg_68 is
  signal HwReg_ColorMode_c16_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cmp205_i_reg_819[0]_i_2_n_3\ : STD_LOGIC;
  signal \cmp205_i_reg_819[0]_i_5_n_3\ : STD_LOGIC;
  signal \cmp205_i_reg_819[0]_i_6_n_3\ : STD_LOGIC;
  signal \^icmp_ln1044_fu_328_p2\ : STD_LOGIC;
  signal \icmp_ln1044_reg_800[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln1044_reg_800[0]_i_5_n_3\ : STD_LOGIC;
  signal \^icmp_ln1048_fu_334_p2\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \zext_ln1019_reg_809[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \zext_ln1019_reg_809[1]_i_1\ : label is "soft_lutpair111";
begin
  icmp_ln1044_fu_328_p2 <= \^icmp_ln1044_fu_328_p2\;
  icmp_ln1048_fu_334_p2 <= \^icmp_ln1048_fu_334_p2\;
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\cmp205_i_reg_819[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001450000"
    )
        port map (
      I0 => \cmp205_i_reg_819[0]_i_2_n_3\,
      I1 => shiftReg_addr,
      I2 => \SRL_SIG_reg[0]_0\(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      I4 => HwReg_ColorMode_c16_dout(1),
      I5 => \cmp205_i_reg_819[0]_i_5_n_3\,
      O => cmp205_i_fu_370_p2
    );
\cmp205_i_reg_819[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAFFCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => shiftReg_addr,
      I3 => \SRL_SIG_reg[1]_1\(6),
      I4 => \SRL_SIG_reg[0]_0\(6),
      I5 => \cmp205_i_reg_819[0]_i_6_n_3\,
      O => \cmp205_i_reg_819[0]_i_2_n_3\
    );
\cmp205_i_reg_819[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \sel_tmp3_reg_830_reg[0]\,
      I3 => \sel_tmp3_reg_830_reg[0]_0\,
      O => HwReg_ColorMode_c16_dout(1)
    );
\cmp205_i_reg_819[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFAAFCFFACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \SRL_SIG_reg[1]_1\(3),
      I2 => \sel_tmp3_reg_830_reg[0]_0\,
      I3 => \sel_tmp3_reg_830_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(2),
      I5 => \SRL_SIG_reg[1]_1\(2),
      O => \cmp205_i_reg_819[0]_i_5_n_3\
    );
\cmp205_i_reg_819[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFAAFCFFACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \SRL_SIG_reg[1]_1\(5),
      I2 => \sel_tmp3_reg_830_reg[0]_0\,
      I3 => \sel_tmp3_reg_830_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(4),
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => \cmp205_i_reg_819[0]_i_6_n_3\
    );
\icmp_ln1044_reg_800[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \out\(7),
      I1 => HwReg_ColorMode_c16_dout(7),
      I2 => \out\(6),
      I3 => HwReg_ColorMode_c16_dout(6),
      I4 => \icmp_ln1044_reg_800[0]_i_4_n_3\,
      I5 => \icmp_ln1044_reg_800[0]_i_5_n_3\,
      O => \^icmp_ln1044_fu_328_p2\
    );
\icmp_ln1044_reg_800[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \sel_tmp3_reg_830_reg[0]\,
      I3 => \sel_tmp3_reg_830_reg[0]_0\,
      O => HwReg_ColorMode_c16_dout(7)
    );
\icmp_ln1044_reg_800[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \sel_tmp3_reg_830_reg[0]\,
      I3 => \sel_tmp3_reg_830_reg[0]_0\,
      O => HwReg_ColorMode_c16_dout(6)
    );
\icmp_ln1044_reg_800[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => HwReg_ColorMode_c16_dout(3),
      I1 => \out\(3),
      I2 => \out\(5),
      I3 => HwReg_ColorMode_c16_dout(5),
      I4 => \out\(4),
      I5 => HwReg_ColorMode_c16_dout(4),
      O => \icmp_ln1044_reg_800[0]_i_4_n_3\
    );
\icmp_ln1044_reg_800[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => HwReg_ColorMode_c16_dout(0),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => HwReg_ColorMode_c16_dout(2),
      I4 => \out\(1),
      I5 => HwReg_ColorMode_c16_dout(1),
      O => \icmp_ln1044_reg_800[0]_i_5_n_3\
    );
\icmp_ln1044_reg_800[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \sel_tmp3_reg_830_reg[0]\,
      I3 => \sel_tmp3_reg_830_reg[0]_0\,
      O => HwReg_ColorMode_c16_dout(3)
    );
\icmp_ln1044_reg_800[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \sel_tmp3_reg_830_reg[0]\,
      I3 => \sel_tmp3_reg_830_reg[0]_0\,
      O => HwReg_ColorMode_c16_dout(5)
    );
\icmp_ln1044_reg_800[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \sel_tmp3_reg_830_reg[0]\,
      I3 => \sel_tmp3_reg_830_reg[0]_0\,
      O => HwReg_ColorMode_c16_dout(4)
    );
\icmp_ln1044_reg_800[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \sel_tmp3_reg_830_reg[0]\,
      I3 => \sel_tmp3_reg_830_reg[0]_0\,
      O => HwReg_ColorMode_c16_dout(2)
    );
\icmp_ln1048_reg_804[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054100000"
    )
        port map (
      I0 => \cmp205_i_reg_819[0]_i_2_n_3\,
      I1 => shiftReg_addr,
      I2 => \SRL_SIG_reg[0]_0\(1),
      I3 => \SRL_SIG_reg[1]_1\(1),
      I4 => HwReg_ColorMode_c16_dout(0),
      I5 => \cmp205_i_reg_819[0]_i_5_n_3\,
      O => \^icmp_ln1048_fu_334_p2\
    );
\icmp_ln1048_reg_804[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \sel_tmp3_reg_830_reg[0]\,
      I3 => \sel_tmp3_reg_830_reg[0]_0\,
      O => HwReg_ColorMode_c16_dout(0)
    );
\sel_tmp3_reg_830[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEBAFFFF"
    )
        port map (
      I0 => \cmp205_i_reg_819[0]_i_2_n_3\,
      I1 => shiftReg_addr,
      I2 => \SRL_SIG_reg[0]_0\(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      I4 => HwReg_ColorMode_c16_dout(1),
      I5 => \cmp205_i_reg_819[0]_i_5_n_3\,
      O => sel_tmp3_fu_386_p2
    );
\zext_ln1019_reg_809[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^icmp_ln1048_fu_334_p2\,
      I1 => \^icmp_ln1044_fu_328_p2\,
      O => D(0)
    );
\zext_ln1019_reg_809[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^icmp_ln1048_fu_334_p2\,
      I1 => \^icmp_ln1044_fu_328_p2\,
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d3_S_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[2][7]_srl3_0\ : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d3_S_shiftReg;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d3_S_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4\ : label is "soft_lutpair109";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[2][7]_srl3_0\,
      I1 => Block_split4_proc_U0_ap_ready,
      O => shiftReg_ce
    );
\SRL_SIG_reg[2][0]_srl3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d3_S_shiftReg_69 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ColorMode_read_reg_457_reg[0]\ : in STD_LOGIC;
    v_vcresampler_core_U0_outColorMode_read : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ColorMode_read_reg_457_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d3_S_shiftReg_69 : entity is "bd_0837_vsc_0_fifo_w8_d3_S_shiftReg";
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d3_S_shiftReg_69;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d3_S_shiftReg_69 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__0\ : label is "soft_lutpair107";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_0837_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \ColorMode_read_reg_457_reg[7]\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ColorMode_read_reg_457_reg[0]\,
      I1 => v_vcresampler_core_U0_outColorMode_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \ColorMode_read_reg_457_reg[7]\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \ColorMode_read_reg_457_reg[7]\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \ColorMode_read_reg_457_reg[7]\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \ColorMode_read_reg_457_reg[7]\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \ColorMode_read_reg_457_reg[7]\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \ColorMode_read_reg_457_reg[7]\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \ColorMode_read_reg_457_reg[7]\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    FiltCoeff_0_ce0 : out STD_LOGIC;
    grp_fu_1841_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_block_pp1_stage0_11001 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC
  );
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0 is
  signal \^filtcoeff_0_ce0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  FiltCoeff_0_ce0 <= \^filtcoeff_0_ce0\;
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_reg_reg_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_1841_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^filtcoeff_0_ce0\,
      CEB2 => grp_fu_1841_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1841_ce,
      CEP => grp_fu_1841_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_block_pp1_stage0_11001,
      I3 => Q(1),
      I4 => ap_enable_reg_pp1_iter0,
      O => \^filtcoeff_0_ce0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_42 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_0_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_42 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_42;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_42 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_reg_reg_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_1841_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_0_ce0,
      CEB2 => grp_fu_1841_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1841_ce,
      CEP => grp_fu_1841_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_43 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_0_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_43 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_43;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_43 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_1841_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_0_ce0,
      CEB2 => grp_fu_1841_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1841_ce,
      CEP => grp_fu_1841_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    FiltCoeff_1_ce0 : out STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_1841_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_block_pp1_stage0_11001 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC
  );
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1 is
  signal \^filtcoeff_1_ce0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  FiltCoeff_1_ce0 <= \^filtcoeff_1_ce0\;
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_0(23),
      C(46) => p_reg_reg_0(23),
      C(45) => p_reg_reg_0(23),
      C(44) => p_reg_reg_0(23),
      C(43) => p_reg_reg_0(23),
      C(42) => p_reg_reg_0(23),
      C(41) => p_reg_reg_0(23),
      C(40) => p_reg_reg_0(23),
      C(39) => p_reg_reg_0(23),
      C(38) => p_reg_reg_0(23),
      C(37) => p_reg_reg_0(23),
      C(36) => p_reg_reg_0(23),
      C(35) => p_reg_reg_0(23),
      C(34) => p_reg_reg_0(23),
      C(33) => p_reg_reg_0(23),
      C(32) => p_reg_reg_0(23),
      C(31) => p_reg_reg_0(23),
      C(30) => p_reg_reg_0(23),
      C(29) => p_reg_reg_0(23),
      C(28) => p_reg_reg_0(23),
      C(27) => p_reg_reg_0(23),
      C(26) => p_reg_reg_0(23),
      C(25) => p_reg_reg_0(23),
      C(24) => p_reg_reg_0(23),
      C(23 downto 0) => p_reg_reg_0(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => WEA(0),
      CEA2 => grp_fu_1841_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^filtcoeff_1_ce0\,
      CEB2 => grp_fu_1841_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1841_ce,
      CEP => grp_fu_1841_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
        port map (
      I0 => p_reg_reg_1,
      I1 => Q(1),
      I2 => ap_block_pp1_stage0_11001,
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter1,
      O => \^filtcoeff_1_ce0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_40 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_1_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_40 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_40;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_40 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_reg_reg_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(23),
      C(46) => p_reg_reg_1(23),
      C(45) => p_reg_reg_1(23),
      C(44) => p_reg_reg_1(23),
      C(43) => p_reg_reg_1(23),
      C(42) => p_reg_reg_1(23),
      C(41) => p_reg_reg_1(23),
      C(40) => p_reg_reg_1(23),
      C(39) => p_reg_reg_1(23),
      C(38) => p_reg_reg_1(23),
      C(37) => p_reg_reg_1(23),
      C(36) => p_reg_reg_1(23),
      C(35) => p_reg_reg_1(23),
      C(34) => p_reg_reg_1(23),
      C(33) => p_reg_reg_1(23),
      C(32) => p_reg_reg_1(23),
      C(31) => p_reg_reg_1(23),
      C(30) => p_reg_reg_1(23),
      C(29) => p_reg_reg_1(23),
      C(28) => p_reg_reg_1(23),
      C(27) => p_reg_reg_1(23),
      C(26) => p_reg_reg_1(23),
      C(25) => p_reg_reg_1(23),
      C(24) => p_reg_reg_1(23),
      C(23 downto 0) => p_reg_reg_1(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => WEA(0),
      CEA2 => grp_fu_1841_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_1_ce0,
      CEB2 => grp_fu_1841_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1841_ce,
      CEP => grp_fu_1841_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_41 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_1_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_41 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_41;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_41 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_reg_reg_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(23),
      C(46) => p_reg_reg_1(23),
      C(45) => p_reg_reg_1(23),
      C(44) => p_reg_reg_1(23),
      C(43) => p_reg_reg_1(23),
      C(42) => p_reg_reg_1(23),
      C(41) => p_reg_reg_1(23),
      C(40) => p_reg_reg_1(23),
      C(39) => p_reg_reg_1(23),
      C(38) => p_reg_reg_1(23),
      C(37) => p_reg_reg_1(23),
      C(36) => p_reg_reg_1(23),
      C(35) => p_reg_reg_1(23),
      C(34) => p_reg_reg_1(23),
      C(33) => p_reg_reg_1(23),
      C(32) => p_reg_reg_1(23),
      C(31) => p_reg_reg_1(23),
      C(30) => p_reg_reg_1(23),
      C(29) => p_reg_reg_1(23),
      C(28) => p_reg_reg_1(23),
      C(27) => p_reg_reg_1(23),
      C(26) => p_reg_reg_1(23),
      C(25) => p_reg_reg_1(23),
      C(24) => p_reg_reg_1(23),
      C(23 downto 0) => p_reg_reg_1(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => WEA(0),
      CEA2 => grp_fu_1841_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_1_ce0,
      CEB2 => grp_fu_1841_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1841_ce,
      CEP => grp_fu_1841_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    FiltCoeff_2_ce0 : out STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_1841_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ap_block_pp1_stage0_11001 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC
  );
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2 is
  signal \^filtcoeff_2_ce0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  FiltCoeff_2_ce0 <= \^filtcoeff_2_ce0\;
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(24),
      C(46) => P(24),
      C(45) => P(24),
      C(44) => P(24),
      C(43) => P(24),
      C(42) => P(24),
      C(41) => P(24),
      C(40) => P(24),
      C(39) => P(24),
      C(38) => P(24),
      C(37) => P(24),
      C(36) => P(24),
      C(35) => P(24),
      C(34) => P(24),
      C(33) => P(24),
      C(32) => P(24),
      C(31) => P(24),
      C(30) => P(24),
      C(29) => P(24),
      C(28) => P(24),
      C(27) => P(24),
      C(26) => P(24),
      C(25) => P(24),
      C(24 downto 0) => P(24 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => WEA(0),
      CEA2 => grp_fu_1841_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^filtcoeff_2_ce0\,
      CEB2 => grp_fu_1841_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1841_ce,
      CEP => grp_fu_1841_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter2,
      I1 => ap_block_pp1_stage0_11001,
      I2 => p_reg_reg_0(0),
      I3 => ap_enable_reg_pp0_iter1,
      O => \^filtcoeff_2_ce0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_38 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_2_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_38 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_38;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_38 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(24),
      C(46) => P(24),
      C(45) => P(24),
      C(44) => P(24),
      C(43) => P(24),
      C(42) => P(24),
      C(41) => P(24),
      C(40) => P(24),
      C(39) => P(24),
      C(38) => P(24),
      C(37) => P(24),
      C(36) => P(24),
      C(35) => P(24),
      C(34) => P(24),
      C(33) => P(24),
      C(32) => P(24),
      C(31) => P(24),
      C(30) => P(24),
      C(29) => P(24),
      C(28) => P(24),
      C(27) => P(24),
      C(26) => P(24),
      C(25) => P(24),
      C(24 downto 0) => P(24 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => WEA(0),
      CEA2 => grp_fu_1841_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_2_ce0,
      CEB2 => grp_fu_1841_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1841_ce,
      CEP => grp_fu_1841_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_39 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_2_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_39 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_39;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_39 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(24),
      C(46) => P(24),
      C(45) => P(24),
      C(44) => P(24),
      C(43) => P(24),
      C(42) => P(24),
      C(41) => P(24),
      C(40) => P(24),
      C(39) => P(24),
      C(38) => P(24),
      C(37) => P(24),
      C(36) => P(24),
      C(35) => P(24),
      C(34) => P(24),
      C(33) => P(24),
      C(32) => P(24),
      C(31) => P(24),
      C(30) => P(24),
      C(29) => P(24),
      C(28) => P(24),
      C(27) => P(24),
      C(26) => P(24),
      C(25) => P(24),
      C(24 downto 0) => P(24 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => WEA(0),
      CEA2 => grp_fu_1841_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_2_ce0,
      CEB2 => grp_fu_1841_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1841_ce,
      CEP => grp_fu_1841_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    FiltCoeff_3_ce0 : out STD_LOGIC;
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    grp_fu_1841_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_block_pp1_stage0_11001 : in STD_LOGIC;
    ap_enable_reg_pp1_iter3 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC
  );
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3 is
  signal \^filtcoeff_3_ce0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  FiltCoeff_3_ce0 <= \^filtcoeff_3_ce0\;
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp1_stage0_subdone,
      CEA2 => grp_fu_1841_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^filtcoeff_3_ce0\,
      CEB2 => grp_fu_1841_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1841_ce,
      CEP => grp_fu_1841_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => ap_block_pp1_stage0_11001,
      I1 => ap_enable_reg_pp1_iter3,
      I2 => p_reg_reg_0(0),
      I3 => ap_enable_reg_pp0_iter1,
      O => \^filtcoeff_3_ce0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_36 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_3_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_36 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_36;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_36 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp1_stage0_subdone,
      CEA2 => grp_fu_1841_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_3_ce0,
      CEB2 => grp_fu_1841_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1841_ce,
      CEP => grp_fu_1841_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_37 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_3_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_37 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_37;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_37 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp1_stage0_subdone,
      CEA2 => grp_fu_1841_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_3_ce0,
      CEB2 => grp_fu_1841_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1841_ce,
      CEP => grp_fu_1841_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    FiltCoeff_4_ce0 : out STD_LOGIC;
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    grp_fu_1841_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_block_pp1_stage0_11001 : in STD_LOGIC;
    ap_enable_reg_pp1_iter4 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC
  );
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4 is
  signal \^filtcoeff_4_ce0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  FiltCoeff_4_ce0 <= \^filtcoeff_4_ce0\;
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(25),
      C(46) => P(25),
      C(45) => P(25),
      C(44) => P(25),
      C(43) => P(25),
      C(42) => P(25),
      C(41) => P(25),
      C(40) => P(25),
      C(39) => P(25),
      C(38) => P(25),
      C(37) => P(25),
      C(36) => P(25),
      C(35) => P(25),
      C(34) => P(25),
      C(33) => P(25),
      C(32) => P(25),
      C(31) => P(25),
      C(30) => P(25),
      C(29) => P(25),
      C(28) => P(25),
      C(27) => P(25),
      C(26) => P(25),
      C(25 downto 0) => P(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp1_stage0_subdone,
      CEA2 => grp_fu_1841_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^filtcoeff_4_ce0\,
      CEB2 => grp_fu_1841_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1841_ce,
      CEP => grp_fu_1841_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => ap_block_pp1_stage0_11001,
      I1 => ap_enable_reg_pp1_iter4,
      I2 => p_reg_reg_0(0),
      I3 => ap_enable_reg_pp0_iter1,
      O => \^filtcoeff_4_ce0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_34 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_4_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_34 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_34;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_34 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(25),
      C(46) => P(25),
      C(45) => P(25),
      C(44) => P(25),
      C(43) => P(25),
      C(42) => P(25),
      C(41) => P(25),
      C(40) => P(25),
      C(39) => P(25),
      C(38) => P(25),
      C(37) => P(25),
      C(36) => P(25),
      C(35) => P(25),
      C(34) => P(25),
      C(33) => P(25),
      C(32) => P(25),
      C(31) => P(25),
      C(30) => P(25),
      C(29) => P(25),
      C(28) => P(25),
      C(27) => P(25),
      C(26) => P(25),
      C(25 downto 0) => P(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp1_stage0_subdone,
      CEA2 => grp_fu_1841_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_4_ce0,
      CEB2 => grp_fu_1841_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1841_ce,
      CEP => grp_fu_1841_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_35 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_4_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_35 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_35;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_35 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(25),
      C(46) => P(25),
      C(45) => P(25),
      C(44) => P(25),
      C(43) => P(25),
      C(42) => P(25),
      C(41) => P(25),
      C(40) => P(25),
      C(39) => P(25),
      C(38) => P(25),
      C(37) => P(25),
      C(36) => P(25),
      C(35) => P(25),
      C(34) => P(25),
      C(33) => P(25),
      C(32) => P(25),
      C(31) => P(25),
      C(30) => P(25),
      C(29) => P(25),
      C(28) => P(25),
      C(27) => P(25),
      C(26) => P(25),
      C(25 downto 0) => P(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp1_stage0_subdone,
      CEA2 => grp_fu_1841_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_4_ce0,
      CEB2 => grp_fu_1841_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1841_ce,
      CEP => grp_fu_1841_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5 is
  port (
    ap_block_pp1_stage0_subdone : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    FiltCoeff_5_ce0 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_block_pp1_stage0_11001 : in STD_LOGIC;
    ap_enable_reg_pp1_iter5 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC
  );
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5 is
  signal \^filtcoeff_5_ce0\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][16]_srl16_i_2_n_3\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]\ : STD_LOGIC;
  signal \^ap_block_pp1_stage0_subdone\ : STD_LOGIC;
  signal grp_fu_1992_p3 : STD_LOGIC_VECTOR ( 26 to 26 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal tmp_9_fu_1778_p4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_1__0\ : label is "soft_lutpair258";
begin
  FiltCoeff_5_ce0 <= \^filtcoeff_5_ce0\;
  \ap_CS_fsm_reg[4]\ <= \^ap_cs_fsm_reg[4]\;
  ap_block_pp1_stage0_subdone <= \^ap_block_pp1_stage0_subdone\;
\SRL_SIG_reg[15][16]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1992_p3(26),
      I1 => \SRL_SIG_reg[15][16]_srl16_i_2_n_3\,
      I2 => p_reg_reg_n_96,
      O => \in\(0)
    );
\SRL_SIG_reg[15][16]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_9_fu_1778_p4(0),
      I1 => tmp_9_fu_1778_p4(1),
      I2 => tmp_9_fu_1778_p4(2),
      I3 => tmp_9_fu_1778_p4(3),
      I4 => tmp_9_fu_1778_p4(4),
      I5 => tmp_9_fu_1778_p4(5),
      O => \SRL_SIG_reg[15][16]_srl16_i_2_n_3\
    );
\SRL_SIG_reg[15][17]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1992_p3(26),
      I1 => \SRL_SIG_reg[15][16]_srl16_i_2_n_3\,
      I2 => p_reg_reg_n_95,
      O => \in\(1)
    );
\SRL_SIG_reg[15][18]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1992_p3(26),
      I1 => \SRL_SIG_reg[15][16]_srl16_i_2_n_3\,
      I2 => p_reg_reg_n_94,
      O => \in\(2)
    );
\SRL_SIG_reg[15][19]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1992_p3(26),
      I1 => \SRL_SIG_reg[15][16]_srl16_i_2_n_3\,
      I2 => p_reg_reg_n_93,
      O => \in\(3)
    );
\SRL_SIG_reg[15][20]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1992_p3(26),
      I1 => \SRL_SIG_reg[15][16]_srl16_i_2_n_3\,
      I2 => p_reg_reg_n_92,
      O => \in\(4)
    );
\SRL_SIG_reg[15][21]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1992_p3(26),
      I1 => \SRL_SIG_reg[15][16]_srl16_i_2_n_3\,
      I2 => p_reg_reg_n_91,
      O => \in\(5)
    );
\SRL_SIG_reg[15][22]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1992_p3(26),
      I1 => \SRL_SIG_reg[15][16]_srl16_i_2_n_3\,
      I2 => p_reg_reg_n_90,
      O => \in\(6)
    );
\SRL_SIG_reg[15][23]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1992_p3(26),
      I1 => \SRL_SIG_reg[15][16]_srl16_i_2_n_3\,
      I2 => p_reg_reg_n_89,
      O => \in\(7)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^ap_block_pp1_stage0_subdone\,
      CEA2 => \^ap_cs_fsm_reg[4]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^filtcoeff_5_ce0\,
      CEB2 => \^ap_cs_fsm_reg[4]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_cs_fsm_reg[4]\,
      CEP => \^ap_cs_fsm_reg[4]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26) => grp_fu_1992_p3(26),
      P(25 downto 20) => tmp_9_fu_1778_p4(5 downto 0),
      P(19) => p_reg_reg_n_89,
      P(18) => p_reg_reg_n_90,
      P(17) => p_reg_reg_n_91,
      P(16) => p_reg_reg_n_92,
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => ap_block_pp1_stage0_11001,
      I1 => ap_enable_reg_pp1_iter5,
      I2 => p_reg_reg_0(0),
      I3 => ap_enable_reg_pp0_iter1,
      O => \^filtcoeff_5_ce0\
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_block_pp1_stage0_11001,
      O => \^ap_block_pp1_stage0_subdone\
    );
\p_reg_reg_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => ap_block_pp1_stage0_11001,
      O => \^ap_cs_fsm_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_32 is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_5_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_32 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_32;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_32 is
  signal \SRL_SIG_reg[15][8]_srl16_i_2__0_n_3\ : STD_LOGIC;
  signal grp_fu_1981_p3 : STD_LOGIC_VECTOR ( 26 to 26 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal tmp_7_fu_1719_p4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][11]_srl16_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][12]_srl16_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][13]_srl16_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][14]_srl16_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][15]_srl16_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][9]_srl16_i_1__0\ : label is "soft_lutpair254";
begin
\SRL_SIG_reg[15][10]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1981_p3(26),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_3\,
      I2 => p_reg_reg_n_94,
      O => \in\(2)
    );
\SRL_SIG_reg[15][11]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1981_p3(26),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_3\,
      I2 => p_reg_reg_n_93,
      O => \in\(3)
    );
\SRL_SIG_reg[15][12]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1981_p3(26),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_3\,
      I2 => p_reg_reg_n_92,
      O => \in\(4)
    );
\SRL_SIG_reg[15][13]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1981_p3(26),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_3\,
      I2 => p_reg_reg_n_91,
      O => \in\(5)
    );
\SRL_SIG_reg[15][14]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1981_p3(26),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_3\,
      I2 => p_reg_reg_n_90,
      O => \in\(6)
    );
\SRL_SIG_reg[15][15]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1981_p3(26),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_3\,
      I2 => p_reg_reg_n_89,
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1981_p3(26),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_3\,
      I2 => p_reg_reg_n_96,
      O => \in\(0)
    );
\SRL_SIG_reg[15][8]_srl16_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_7_fu_1719_p4(0),
      I1 => tmp_7_fu_1719_p4(1),
      I2 => tmp_7_fu_1719_p4(2),
      I3 => tmp_7_fu_1719_p4(3),
      I4 => tmp_7_fu_1719_p4(4),
      I5 => tmp_7_fu_1719_p4(5),
      O => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_3\
    );
\SRL_SIG_reg[15][9]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1981_p3(26),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_3\,
      I2 => p_reg_reg_n_95,
      O => \in\(1)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp1_stage0_subdone,
      CEA2 => grp_fu_1841_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_5_ce0,
      CEB2 => grp_fu_1841_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1841_ce,
      CEP => grp_fu_1841_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26) => grp_fu_1981_p3(26),
      P(25 downto 20) => tmp_7_fu_1719_p4(5 downto 0),
      P(19) => p_reg_reg_n_89,
      P(18) => p_reg_reg_n_90,
      P(17) => p_reg_reg_n_91,
      P(16) => p_reg_reg_n_92,
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_33 is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_5_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_33 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_33;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_33 is
  signal \SRL_SIG_reg[15][0]_srl16_i_7_n_3\ : STD_LOGIC;
  signal grp_fu_1970_p3 : STD_LOGIC_VECTOR ( 26 to 26 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal tmp_5_fu_1660_p4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_2__1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][1]_srl16_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][2]_srl16_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][3]_srl16_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][4]_srl16_i_1__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][5]_srl16_i_1__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][6]_srl16_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][7]_srl16_i_1__0\ : label is "soft_lutpair253";
begin
\SRL_SIG_reg[15][0]_srl16_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1970_p3(26),
      I1 => \SRL_SIG_reg[15][0]_srl16_i_7_n_3\,
      I2 => p_reg_reg_n_96,
      O => \in\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_5_fu_1660_p4(0),
      I1 => tmp_5_fu_1660_p4(1),
      I2 => tmp_5_fu_1660_p4(2),
      I3 => tmp_5_fu_1660_p4(3),
      I4 => tmp_5_fu_1660_p4(4),
      I5 => tmp_5_fu_1660_p4(5),
      O => \SRL_SIG_reg[15][0]_srl16_i_7_n_3\
    );
\SRL_SIG_reg[15][1]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1970_p3(26),
      I1 => \SRL_SIG_reg[15][0]_srl16_i_7_n_3\,
      I2 => p_reg_reg_n_95,
      O => \in\(1)
    );
\SRL_SIG_reg[15][2]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1970_p3(26),
      I1 => \SRL_SIG_reg[15][0]_srl16_i_7_n_3\,
      I2 => p_reg_reg_n_94,
      O => \in\(2)
    );
\SRL_SIG_reg[15][3]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1970_p3(26),
      I1 => \SRL_SIG_reg[15][0]_srl16_i_7_n_3\,
      I2 => p_reg_reg_n_93,
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1970_p3(26),
      I1 => \SRL_SIG_reg[15][0]_srl16_i_7_n_3\,
      I2 => p_reg_reg_n_92,
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1970_p3(26),
      I1 => \SRL_SIG_reg[15][0]_srl16_i_7_n_3\,
      I2 => p_reg_reg_n_91,
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1970_p3(26),
      I1 => \SRL_SIG_reg[15][0]_srl16_i_7_n_3\,
      I2 => p_reg_reg_n_90,
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_1970_p3(26),
      I1 => \SRL_SIG_reg[15][0]_srl16_i_7_n_3\,
      I2 => p_reg_reg_n_89,
      O => \in\(7)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp1_stage0_subdone,
      CEA2 => grp_fu_1841_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => FiltCoeff_5_ce0,
      CEB2 => grp_fu_1841_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1841_ce,
      CEP => grp_fu_1841_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26) => grp_fu_1970_p3(26),
      P(25 downto 20) => tmp_5_fu_1660_p4(5 downto 0),
      P(19) => p_reg_reg_n_89,
      P(18) => p_reg_reg_n_90,
      P(17) => p_reg_reg_n_91,
      P(16) => p_reg_reg_n_92,
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_reg_unsigned_short_s is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \d_read_reg_22_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_0837_vsc_0_bd_0837_vsc_0_reg_unsigned_short_s;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_reg_unsigned_short_s is
begin
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[9]_0\(0),
      Q => Q(0),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[9]_0\(1),
      Q => Q(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[9]_0\(2),
      Q => Q(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[9]_0\(3),
      Q => Q(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[9]_0\(4),
      Q => Q(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[9]_0\(5),
      Q => Q(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[9]_0\(6),
      Q => Q(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[9]_0\(7),
      Q => Q(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[9]_0\(8),
      Q => Q(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[9]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_reg_unsigned_short_s_60 is
  port (
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \d_read_reg_22_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp19184_i_reg_476_reg[0]\ : in STD_LOGIC;
    \d_read_reg_22_reg[10]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_reg_unsigned_short_s_60 : entity is "bd_0837_vsc_0_reg_unsigned_short_s";
end bd_0837_vsc_0_bd_0837_vsc_0_reg_unsigned_short_s_60;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_reg_unsigned_short_s_60 is
  signal \cmp19184_i_reg_476[0]_i_2_n_3\ : STD_LOGIC;
  signal \cmp19184_i_reg_476[0]_i_3_n_3\ : STD_LOGIC;
  signal \cmp19184_i_reg_476[0]_i_4_n_3\ : STD_LOGIC;
  signal \^d_read_reg_22_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_i_reg_471[11]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_471[6]_i_2_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmp19184_i_reg_476[0]_i_4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sub_i_reg_471[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sub_i_reg_471[1]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sub_i_reg_471[2]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sub_i_reg_471[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sub_i_reg_471[4]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sub_i_reg_471[6]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sub_i_reg_471[7]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sub_i_reg_471[8]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sub_i_reg_471[9]_i_1\ : label is "soft_lutpair132";
begin
  \d_read_reg_22_reg[10]_0\(10 downto 0) <= \^d_read_reg_22_reg[10]_0\(10 downto 0);
\cmp19184_i_reg_476[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \cmp19184_i_reg_476[0]_i_2_n_3\,
      I1 => \cmp19184_i_reg_476[0]_i_3_n_3\,
      I2 => \cmp19184_i_reg_476[0]_i_4_n_3\,
      I3 => Q(0),
      I4 => \cmp19184_i_reg_476_reg[0]\,
      O => \ap_CS_fsm_reg[1]\
    );
\cmp19184_i_reg_476[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^d_read_reg_22_reg[10]_0\(8),
      I1 => \^d_read_reg_22_reg[10]_0\(9),
      I2 => Q(0),
      I3 => \^d_read_reg_22_reg[10]_0\(10),
      I4 => \^d_read_reg_22_reg[10]_0\(1),
      I5 => \^d_read_reg_22_reg[10]_0\(0),
      O => \cmp19184_i_reg_476[0]_i_2_n_3\
    );
\cmp19184_i_reg_476[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^d_read_reg_22_reg[10]_0\(3),
      I1 => \^d_read_reg_22_reg[10]_0\(5),
      I2 => \^d_read_reg_22_reg[10]_0\(7),
      I3 => \^d_read_reg_22_reg[10]_0\(2),
      I4 => \^d_read_reg_22_reg[10]_0\(4),
      O => \cmp19184_i_reg_476[0]_i_3_n_3\
    );
\cmp19184_i_reg_476[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => \^d_read_reg_22_reg[10]_0\(6),
      I1 => \^d_read_reg_22_reg[10]_0\(8),
      I2 => \^d_read_reg_22_reg[10]_0\(7),
      O => \cmp19184_i_reg_476[0]_i_4_n_3\
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(0),
      Q => \^d_read_reg_22_reg[10]_0\(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(10),
      Q => \^d_read_reg_22_reg[10]_0\(10),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(1),
      Q => \^d_read_reg_22_reg[10]_0\(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(2),
      Q => \^d_read_reg_22_reg[10]_0\(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(3),
      Q => \^d_read_reg_22_reg[10]_0\(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(4),
      Q => \^d_read_reg_22_reg[10]_0\(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(5),
      Q => \^d_read_reg_22_reg[10]_0\(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(6),
      Q => \^d_read_reg_22_reg[10]_0\(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(7),
      Q => \^d_read_reg_22_reg[10]_0\(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(8),
      Q => \^d_read_reg_22_reg[10]_0\(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_1\(9),
      Q => \^d_read_reg_22_reg[10]_0\(9),
      R => '0'
    );
\sub_i_reg_471[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_read_reg_22_reg[10]_0\(0),
      O => D(0)
    );
\sub_i_reg_471[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^d_read_reg_22_reg[10]_0\(9),
      I1 => \^d_read_reg_22_reg[10]_0\(7),
      I2 => \sub_i_reg_471[11]_i_2_n_3\,
      I3 => \^d_read_reg_22_reg[10]_0\(6),
      I4 => \^d_read_reg_22_reg[10]_0\(8),
      I5 => \^d_read_reg_22_reg[10]_0\(10),
      O => D(10)
    );
\sub_i_reg_471[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^d_read_reg_22_reg[10]_0\(9),
      I1 => \^d_read_reg_22_reg[10]_0\(7),
      I2 => \sub_i_reg_471[11]_i_2_n_3\,
      I3 => \^d_read_reg_22_reg[10]_0\(6),
      I4 => \^d_read_reg_22_reg[10]_0\(8),
      I5 => \^d_read_reg_22_reg[10]_0\(10),
      O => D(11)
    );
\sub_i_reg_471[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^d_read_reg_22_reg[10]_0\(4),
      I1 => \^d_read_reg_22_reg[10]_0\(2),
      I2 => \^d_read_reg_22_reg[10]_0\(0),
      I3 => \^d_read_reg_22_reg[10]_0\(1),
      I4 => \^d_read_reg_22_reg[10]_0\(3),
      I5 => \^d_read_reg_22_reg[10]_0\(5),
      O => \sub_i_reg_471[11]_i_2_n_3\
    );
\sub_i_reg_471[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d_read_reg_22_reg[10]_0\(1),
      I1 => \^d_read_reg_22_reg[10]_0\(0),
      O => D(1)
    );
\sub_i_reg_471[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^d_read_reg_22_reg[10]_0\(1),
      I1 => \^d_read_reg_22_reg[10]_0\(0),
      I2 => \^d_read_reg_22_reg[10]_0\(2),
      O => D(2)
    );
\sub_i_reg_471[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^d_read_reg_22_reg[10]_0\(2),
      I1 => \^d_read_reg_22_reg[10]_0\(0),
      I2 => \^d_read_reg_22_reg[10]_0\(1),
      I3 => \^d_read_reg_22_reg[10]_0\(3),
      O => D(3)
    );
\sub_i_reg_471[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^d_read_reg_22_reg[10]_0\(3),
      I1 => \^d_read_reg_22_reg[10]_0\(1),
      I2 => \^d_read_reg_22_reg[10]_0\(0),
      I3 => \^d_read_reg_22_reg[10]_0\(2),
      I4 => \^d_read_reg_22_reg[10]_0\(4),
      O => D(4)
    );
\sub_i_reg_471[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^d_read_reg_22_reg[10]_0\(4),
      I1 => \^d_read_reg_22_reg[10]_0\(2),
      I2 => \^d_read_reg_22_reg[10]_0\(0),
      I3 => \^d_read_reg_22_reg[10]_0\(1),
      I4 => \^d_read_reg_22_reg[10]_0\(3),
      I5 => \^d_read_reg_22_reg[10]_0\(5),
      O => D(5)
    );
\sub_i_reg_471[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^d_read_reg_22_reg[10]_0\(5),
      I1 => \^d_read_reg_22_reg[10]_0\(3),
      I2 => \sub_i_reg_471[6]_i_2_n_3\,
      I3 => \^d_read_reg_22_reg[10]_0\(2),
      I4 => \^d_read_reg_22_reg[10]_0\(4),
      I5 => \^d_read_reg_22_reg[10]_0\(6),
      O => D(6)
    );
\sub_i_reg_471[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^d_read_reg_22_reg[10]_0\(0),
      I1 => \^d_read_reg_22_reg[10]_0\(1),
      O => \sub_i_reg_471[6]_i_2_n_3\
    );
\sub_i_reg_471[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^d_read_reg_22_reg[10]_0\(6),
      I1 => \sub_i_reg_471[11]_i_2_n_3\,
      I2 => \^d_read_reg_22_reg[10]_0\(7),
      O => D(7)
    );
\sub_i_reg_471[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^d_read_reg_22_reg[10]_0\(7),
      I1 => \sub_i_reg_471[11]_i_2_n_3\,
      I2 => \^d_read_reg_22_reg[10]_0\(6),
      I3 => \^d_read_reg_22_reg[10]_0\(8),
      O => D(8)
    );
\sub_i_reg_471[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^d_read_reg_22_reg[10]_0\(8),
      I1 => \^d_read_reg_22_reg[10]_0\(6),
      I2 => \sub_i_reg_471[11]_i_2_n_3\,
      I3 => \^d_read_reg_22_reg[10]_0\(7),
      I4 => \^d_read_reg_22_reg[10]_0\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_reg_unsigned_short_s_70 is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_reg_unsigned_short_s_70 : entity is "bd_0837_vsc_0_reg_unsigned_short_s";
end bd_0837_vsc_0_bd_0837_vsc_0_reg_unsigned_short_s_70;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_reg_unsigned_short_s_70 is
begin
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_reg_unsigned_short_s_71 is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \d_read_reg_22_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_reg_unsigned_short_s_71 : entity is "bd_0837_vsc_0_reg_unsigned_short_s";
end bd_0837_vsc_0_bd_0837_vsc_0_reg_unsigned_short_s_71;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_reg_unsigned_short_s_71 is
begin
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(0),
      Q => Q(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(10),
      Q => Q(10),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(1),
      Q => Q(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(2),
      Q => Q(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(3),
      Q => Q(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(4),
      Q => Q(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(5),
      Q => Q(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(6),
      Q => Q(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(7),
      Q => Q(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(8),
      Q => Q(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_regslice_both is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    ap_NS_fsm117_out : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \sof_3_reg_191_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_done : out STD_LOGIC;
    \icmp_ln938_reg_499_reg[0]\ : out STD_LOGIC;
    m_axis_video_TREADY_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ColorMode_read_reg_457_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \icmp_ln938_reg_499_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : in STD_LOGIC;
    sof_3_reg_191 : in STD_LOGIC;
    sof_fu_112 : in STD_LOGIC;
    \sof_3_reg_191_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    \icmp_ln938_reg_499_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    OutYUV_empty_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ColorMode_read : in STD_LOGIC;
    \B_V_data_1_payload_A[23]_i_3_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln951_reg_503_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln951_reg_503 : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_regslice_both;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_regslice_both is
  signal \B_V_data_1_payload_A[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  signal \^multipixstream2axivideo_u0_ap_done\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__0_n_3\ : STD_LOGIC;
  signal ap_NS_fsm1 : STD_LOGIC;
  signal \^ap_ns_fsm117_out\ : STD_LOGIC;
  signal ap_block_pp0_stage0_11001 : STD_LOGIC;
  signal \^icmp_ln938_reg_499_reg[0]\ : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_apdone_blk : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_4\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \i_1_reg_480[9]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \icmp_ln938_reg_499[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_isr[0]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \j_reg_180[10]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[0]_INST_0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[10]_INST_0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[11]_INST_0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[12]_INST_0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[13]_INST_0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[14]_INST_0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[15]_INST_0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[16]_INST_0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[17]_INST_0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[18]_INST_0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[19]_INST_0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[1]_INST_0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[20]_INST_0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[21]_INST_0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[22]_INST_0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[23]_INST_0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[2]_INST_0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[3]_INST_0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[4]_INST_0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[5]_INST_0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[6]_INST_0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[7]_INST_0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[8]_INST_0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[9]_INST_0\ : label is "soft_lutpair146";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  MultiPixStream2AXIvideo_U0_ap_done <= \^multipixstream2axivideo_u0_ap_done\;
  ap_NS_fsm117_out <= \^ap_ns_fsm117_out\;
  \icmp_ln938_reg_499_reg[0]\ <= \^icmp_ln938_reg_499_reg[0]\;
\B_V_data_1_payload_A[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[23]_i_1__0_n_3\
    );
\B_V_data_1_payload_A[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \B_V_data_1_payload_A[23]_i_3_0\(2),
      I1 => \B_V_data_1_payload_A[23]_i_3_0\(3),
      I2 => \B_V_data_1_payload_A[23]_i_3_0\(0),
      I3 => \B_V_data_1_payload_A[23]_i_3_0\(1),
      I4 => \B_V_data_1_payload_A[23]_i_4_n_3\,
      O => \ColorMode_read_reg_457_reg[2]\
    );
\B_V_data_1_payload_A[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \B_V_data_1_payload_A[23]_i_3_0\(5),
      I1 => \B_V_data_1_payload_A[23]_i_3_0\(4),
      I2 => \B_V_data_1_payload_A[23]_i_3_0\(7),
      I3 => \B_V_data_1_payload_A[23]_i_3_0\(6),
      O => \B_V_data_1_payload_A[23]_i_4_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_payload_B[23]_i_1__0_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[23]_i_1__0_n_3\,
      D => \B_V_data_1_payload_B_reg[23]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__2_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_3\,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^icmp_ln938_reg_499_reg[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A820A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => m_axis_video_TREADY,
      I4 => \^icmp_ln938_reg_499_reg[0]\,
      O => \B_V_data_1_state[0]_i_1__2_n_3\
    );
\B_V_data_1_state[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \icmp_ln938_reg_499_pp0_iter1_reg_reg[0]\,
      I1 => Q(3),
      I2 => ap_block_pp0_stage0_11001,
      I3 => ap_enable_reg_pp0_iter1,
      O => \^icmp_ln938_reg_499_reg[0]\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3FB"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => m_axis_video_TREADY,
      I3 => \^icmp_ln938_reg_499_reg[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => SS(0)
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^multipixstream2axivideo_u0_ap_done\,
      I1 => Q(2),
      I2 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I3 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => regslice_both_AXI_video_strm_V_data_V_U_apdone_blk,
      I3 => Q(2),
      O => D(1)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF404040FFFF4040"
    )
        port map (
      I0 => \^multipixstream2axivideo_u0_ap_done\,
      I1 => \^ap_ns_fsm117_out\,
      I2 => Q(2),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => Q(3),
      I5 => \ap_CS_fsm[3]_i_2__0_n_3\,
      O => D(2)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAA0000EF000000"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => \sof_3_reg_191_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter2_reg_0,
      I3 => \icmp_ln938_reg_499_pp0_iter1_reg_reg[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => OutYUV_empty_n,
      O => \ap_CS_fsm[3]_i_2__0_n_3\
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF008000800080"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\,
      I1 => regslice_both_AXI_video_strm_V_data_V_U_apdone_blk,
      I2 => Q(2),
      I3 => \ap_CS_fsm_reg[4]_0\(0),
      I4 => ap_NS_fsm1,
      I5 => Q(3),
      O => D(3)
    );
\ap_CS_fsm[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => m_axis_video_TREADY,
      O => regslice_both_AXI_video_strm_V_data_V_U_apdone_blk
    );
\ap_CS_fsm[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => Q(3),
      I2 => ap_block_pp0_stage0_11001,
      I3 => ap_enable_reg_pp0_iter1,
      O => ap_NS_fsm1
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E000E0E0E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^ap_ns_fsm117_out\,
      I2 => ap_rst_n,
      I3 => CO(0),
      I4 => ap_block_pp0_stage0_11001,
      I5 => Q(3),
      O => ap_enable_reg_pp0_iter0_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_rst_n,
      I3 => \^ap_ns_fsm117_out\,
      I4 => ap_block_pp0_stage0_11001,
      O => ap_enable_reg_pp0_iter0_reg
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808CC000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_0,
      I1 => ap_rst_n,
      I2 => \^ap_ns_fsm117_out\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_block_pp0_stage0_11001,
      O => ap_enable_reg_pp0_iter2_reg
    );
\i_1_reg_480[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(2),
      O => m_axis_video_TREADY_0(0)
    );
\icmp_ln938_reg_499[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => CO(0),
      I1 => Q(3),
      I2 => ap_block_pp0_stage0_11001,
      I3 => \icmp_ln938_reg_499_pp0_iter1_reg_reg[0]\,
      O => \ap_CS_fsm_reg[3]_0\
    );
\icmp_ln938_reg_499_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \icmp_ln938_reg_499_pp0_iter1_reg_reg[0]\,
      I1 => Q(3),
      I2 => ap_block_pp0_stage0_11001,
      I3 => \sof_3_reg_191_reg[0]_0\,
      O => \icmp_ln938_reg_499_reg[0]_0\
    );
\icmp_ln951_reg_503[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \icmp_ln951_reg_503_reg[0]\(0),
      I1 => ap_block_pp0_stage0_11001,
      I2 => Q(3),
      I3 => CO(0),
      I4 => icmp_ln951_reg_503,
      O => \ap_CS_fsm_reg[3]\
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008888"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm_reg[4]_0\(0),
      I2 => m_axis_video_TREADY,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \^multipixstream2axivideo_u0_ap_done\
    );
\j_reg_180[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D500"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => m_axis_video_TREADY,
      I3 => Q(2),
      I4 => \ap_CS_fsm_reg[4]_0\(0),
      I5 => \ap_CS_fsm_reg[4]\,
      O => \^ap_ns_fsm117_out\
    );
\j_reg_180[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => CO(0),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_block_pp0_stage0_11001,
      I3 => Q(3),
      O => E(0)
    );
\j_reg_180[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040C0CFF0C"
    )
        port map (
      I0 => OutYUV_empty_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln938_reg_499_pp0_iter1_reg_reg[0]\,
      I3 => ap_enable_reg_pp0_iter2_reg_0,
      I4 => \sof_3_reg_191_reg[0]_0\,
      I5 => \B_V_data_1_state_reg_n_3_[1]\,
      O => ap_block_pp0_stage0_11001
    );
\m_axis_video_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(0)
    );
\m_axis_video_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(10)
    );
\m_axis_video_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(11)
    );
\m_axis_video_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(12)
    );
\m_axis_video_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(13)
    );
\m_axis_video_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(14)
    );
\m_axis_video_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(15)
    );
\m_axis_video_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(16)
    );
\m_axis_video_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(17)
    );
\m_axis_video_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(18)
    );
\m_axis_video_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(19)
    );
\m_axis_video_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(1)
    );
\m_axis_video_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(20)
    );
\m_axis_video_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(21)
    );
\m_axis_video_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(22)
    );
\m_axis_video_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(23)
    );
\m_axis_video_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(2)
    );
\m_axis_video_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(3)
    );
\m_axis_video_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(4)
    );
\m_axis_video_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(5)
    );
\m_axis_video_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(6)
    );
\m_axis_video_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(7)
    );
\m_axis_video_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(8)
    );
\m_axis_video_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(9)
    );
\sof_3_reg_191[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACAC0CACA"
    )
        port map (
      I0 => sof_3_reg_191,
      I1 => sof_fu_112,
      I2 => \^ap_ns_fsm117_out\,
      I3 => \sof_3_reg_191_reg[0]_0\,
      I4 => ap_enable_reg_pp0_iter2_reg_0,
      I5 => ap_block_pp0_stage0_11001,
      O => \sof_3_reg_191_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_regslice_both_72 is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    \sof_6_reg_282_reg[0]\ : out STD_LOGIC;
    \icmp_ln820_reg_616_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    \icmp_ln844_reg_590_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln844_reg_590_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_video_TDATA_int_regslice : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_V_7_reg_313_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln844_reg_590_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_data_V_3_reg_302_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln820_reg_616_reg[0]_0\ : out STD_LOGIC;
    \eol_reg_270_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : out STD_LOGIC;
    \sof_reg_215_reg[0]\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter0_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_NS_fsm115_out : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    sof_6_reg_282 : in STD_LOGIC;
    sof_4_fu_120 : in STD_LOGIC;
    \sof_6_reg_282_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln820_reg_616_reg[0]_1\ : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_1\ : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_2\ : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_3\ : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_1 : in STD_LOGIC;
    SrcYUV_full_n : in STD_LOGIC;
    \pix_val_V_1_2_reg_629_reg[0]\ : in STD_LOGIC;
    \axi_data_V_7_reg_313_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_V_7_reg_313_reg[23]_1\ : in STD_LOGIC;
    \axi_data_V_7_reg_313_reg[23]_2\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \eol_reg_270_reg[0]_0\ : in STD_LOGIC;
    eol_reg_270 : in STD_LOGIC;
    \axi_data_V_5_reg_375_reg[0]\ : in STD_LOGIC;
    sof_reg_215 : in STD_LOGIC;
    \axi_data_V_5_reg_375_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    B_V_data_1_sel : in STD_LOGIC;
    B_V_data_1_sel_0 : in STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_regslice_both_72 : entity is "bd_0837_vsc_0_regslice_both";
end bd_0837_vsc_0_bd_0837_vsc_0_regslice_both_72;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_regslice_both_72 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_sel__0\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_2_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_2_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_3_n_3\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[7]\ : STD_LOGIC;
  signal \axi_data_V_7_reg_313[23]_i_4_n_3\ : STD_LOGIC;
  signal \^icmp_ln820_reg_616_reg[0]\ : STD_LOGIC;
  signal \^internal_full_n_reg\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_624[0]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_624[0]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_624[1]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_624[1]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_624[2]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_624[2]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_624[3]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_624[3]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_624[4]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_624[4]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_624[5]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_624[5]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_624[6]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_624[6]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_624[7]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_624[7]_i_4_n_3\ : STD_LOGIC;
  signal \pix_val_V_1_2_reg_629[0]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_1_2_reg_629[1]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_1_2_reg_629[2]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_1_2_reg_629[3]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_1_2_reg_629[4]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_1_2_reg_629[5]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_1_2_reg_629[6]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_1_2_reg_629[7]_i_2_n_3\ : STD_LOGIC;
  signal \^s_axis_video_tdata_int_regslice\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^sof_reg_215_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_302[23]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \axi_data_V_7_reg_313[23]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[10]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[11]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[12]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[13]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[14]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[15]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[16]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[17]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[18]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[19]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[20]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[21]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[22]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[23]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[5]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[6]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[7]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[8]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \axi_data_V_reg_191[9]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \icmp_ln820_reg_616[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \j_reg_259[10]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \pix_val_V_0_2_reg_624[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pix_val_V_0_2_reg_624[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \pix_val_V_0_2_reg_624[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pix_val_V_0_2_reg_624[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \pix_val_V_0_2_reg_624[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \pix_val_V_0_2_reg_624[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \pix_val_V_0_2_reg_624[6]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \pix_val_V_0_2_reg_624[7]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \pix_val_V_0_2_reg_624[7]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \pix_val_V_1_2_reg_629[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pix_val_V_1_2_reg_629[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \pix_val_V_1_2_reg_629[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pix_val_V_1_2_reg_629[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \pix_val_V_1_2_reg_629[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \pix_val_V_1_2_reg_629[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \pix_val_V_1_2_reg_629[6]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \pix_val_V_1_2_reg_629[7]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \pix_val_V_2_4_reg_634[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \pix_val_V_2_4_reg_634[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \pix_val_V_2_4_reg_634[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \pix_val_V_2_4_reg_634[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \pix_val_V_2_4_reg_634[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \pix_val_V_2_4_reg_634[5]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \pix_val_V_2_4_reg_634[6]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \pix_val_V_2_4_reg_634[7]_i_1\ : label is "soft_lutpair17";
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  \ap_CS_fsm_reg[5]_0\ <= \^ap_cs_fsm_reg[5]_0\;
  \ap_CS_fsm_reg[7]\ <= \^ap_cs_fsm_reg[7]\;
  \icmp_ln820_reg_616_reg[0]\ <= \^icmp_ln820_reg_616_reg[0]\;
  internal_full_n_reg <= \^internal_full_n_reg\;
  s_axis_video_TDATA_int_regslice(23 downto 0) <= \^s_axis_video_tdata_int_regslice\(23 downto 0);
  \sof_reg_215_reg[0]\ <= \^sof_reg_215_reg[0]\;
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554FFFFAAAB0000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]\,
      I1 => CO(0),
      I2 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I3 => \^ap_cs_fsm_reg[5]_0\,
      I4 => B_V_data_1_sel_rd_reg_0,
      I5 => B_V_data_1_sel,
      O => \B_V_data_1_state_reg[0]_0\
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554FFFFAAAB0000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]\,
      I1 => CO(0),
      I2 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I3 => \^ap_cs_fsm_reg[5]_0\,
      I4 => B_V_data_1_sel_rd_reg_1,
      I5 => B_V_data_1_sel_0,
      O => \B_V_data_1_state_reg[0]_1\
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FEFFFFFF01"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\,
      I1 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I2 => CO(0),
      I3 => B_V_data_1_sel_rd_i_2_n_3,
      I4 => \^sof_reg_215_reg[0]\,
      I5 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_sel_rd_i_1__1_n_3\
    );
B_V_data_1_sel_rd_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \axi_data_V_5_reg_375_reg[0]\,
      I1 => Q(4),
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      O => B_V_data_1_sel_rd_i_2_n_3
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_3\,
      Q => \B_V_data_1_sel__0\,
      R => SS(0)
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => s_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_3
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_3,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F020F0F0F0000000"
    )
        port map (
      I0 => \B_V_data_1_state[0]_i_2_n_3\,
      I1 => \^ap_cs_fsm_reg[7]\,
      I2 => ap_rst_n,
      I3 => s_axis_video_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F020F0F0F0000000"
    )
        port map (
      I0 => \B_V_data_1_state[0]_i_2_n_3\,
      I1 => \^ap_cs_fsm_reg[7]\,
      I2 => ap_rst_n,
      I3 => s_axis_video_TVALID,
      I4 => \B_V_data_1_state_reg[0]_2\,
      I5 => B_V_data_1_sel_rd_reg_0,
      O => ap_rst_n_0
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F020F0F0F0000000"
    )
        port map (
      I0 => \B_V_data_1_state[0]_i_2_n_3\,
      I1 => \^ap_cs_fsm_reg[7]\,
      I2 => ap_rst_n,
      I3 => s_axis_video_TVALID,
      I4 => \B_V_data_1_state_reg[0]_3\,
      I5 => B_V_data_1_sel_rd_reg_1,
      O => ap_rst_n_1
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \^internal_full_n_reg\,
      I2 => Q(2),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      O => \B_V_data_1_state[0]_i_2_n_3\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFF4FFFFFFFF"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^ap_cs_fsm_reg[7]\,
      I3 => \B_V_data_1_state_reg[1]_1\,
      I4 => \^ap_cs_fsm_reg[5]_0\,
      I5 => \B_V_data_1_state_reg_n_3_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2020F020"
    )
        port map (
      I0 => Q(4),
      I1 => \axi_data_V_5_reg_375_reg[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      I3 => Q(0),
      I4 => sof_reg_215,
      O => \^ap_cs_fsm_reg[7]\
    );
\B_V_data_1_state[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => Q(2),
      I1 => \^internal_full_n_reg\,
      I2 => ap_enable_reg_pp1_iter0,
      O => \^ap_cs_fsm_reg[5]_0\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => SS(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => SrcYUV_full_n,
      I1 => \icmp_ln820_reg_616_reg[0]_1\,
      I2 => ap_enable_reg_pp1_iter1_reg_0,
      I3 => Q(2),
      I4 => \^internal_full_n_reg\,
      O => shiftReg_ce
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFAAAA"
    )
        port map (
      I0 => ap_NS_fsm115_out,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => CO(0),
      I3 => \^internal_full_n_reg\,
      I4 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111F11"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_3_n_3\,
      I1 => SrcYUV_full_n,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => CO(0),
      I5 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      O => \^internal_full_n_reg\
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln820_reg_616_reg[0]_1\,
      I1 => ap_enable_reg_pp1_iter1_reg_0,
      O => \ap_CS_fsm[5]_i_3_n_3\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]_0\(0),
      I1 => Q(1),
      I2 => \sof_6_reg_282_reg[0]_0\,
      I3 => \ap_CS_fsm[6]_i_3_n_3\,
      I4 => CO(0),
      I5 => ap_enable_reg_pp1_iter0,
      O => D(1)
    );
\ap_CS_fsm[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^internal_full_n_reg\,
      I1 => Q(2),
      O => \ap_CS_fsm[6]_i_3_n_3\
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF0000000000"
    )
        port map (
      I0 => CO(0),
      I1 => \^internal_full_n_reg\,
      I2 => Q(2),
      I3 => ap_NS_fsm115_out,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_rst_n,
      O => \ap_CS_fsm_reg[5]\
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404F4000000000"
    )
        port map (
      I0 => ap_NS_fsm115_out,
      I1 => ap_enable_reg_pp1_iter1_reg_0,
      I2 => \^internal_full_n_reg\,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => CO(0),
      I5 => ap_rst_n,
      O => ap_enable_reg_pp1_iter1_reg
    );
\axi_data_V_3_reg_302[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]_0\(0),
      I1 => Q(1),
      I2 => \sof_6_reg_282_reg[0]_0\,
      I3 => \^icmp_ln820_reg_616_reg[0]\,
      O => E(0)
    );
\axi_data_V_3_reg_302[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \icmp_ln820_reg_616_reg[0]_1\,
      I1 => ap_enable_reg_pp1_iter1_reg_0,
      I2 => Q(2),
      I3 => \^internal_full_n_reg\,
      O => \^icmp_ln820_reg_616_reg[0]\
    );
\axi_data_V_5_reg_375[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(0),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(0),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(0),
      O => \axi_data_V_3_reg_302_reg[23]\(0)
    );
\axi_data_V_5_reg_375[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(10),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(10),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(10),
      O => \axi_data_V_3_reg_302_reg[23]\(10)
    );
\axi_data_V_5_reg_375[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(11),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(11),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(11),
      O => \axi_data_V_3_reg_302_reg[23]\(11)
    );
\axi_data_V_5_reg_375[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(12),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(12),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(12),
      O => \axi_data_V_3_reg_302_reg[23]\(12)
    );
\axi_data_V_5_reg_375[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(13),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(13),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(13),
      O => \axi_data_V_3_reg_302_reg[23]\(13)
    );
\axi_data_V_5_reg_375[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(14),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(14),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(14),
      O => \axi_data_V_3_reg_302_reg[23]\(14)
    );
\axi_data_V_5_reg_375[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(15),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(15),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(15),
      O => \axi_data_V_3_reg_302_reg[23]\(15)
    );
\axi_data_V_5_reg_375[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(16),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(16),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(16),
      O => \axi_data_V_3_reg_302_reg[23]\(16)
    );
\axi_data_V_5_reg_375[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(17),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(17),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(17),
      O => \axi_data_V_3_reg_302_reg[23]\(17)
    );
\axi_data_V_5_reg_375[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(18),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(18),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(18),
      O => \axi_data_V_3_reg_302_reg[23]\(18)
    );
\axi_data_V_5_reg_375[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(19),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(19),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(19),
      O => \axi_data_V_3_reg_302_reg[23]\(19)
    );
\axi_data_V_5_reg_375[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(1),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(1),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(1),
      O => \axi_data_V_3_reg_302_reg[23]\(1)
    );
\axi_data_V_5_reg_375[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(20),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(20),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(20),
      O => \axi_data_V_3_reg_302_reg[23]\(20)
    );
\axi_data_V_5_reg_375[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(21),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(21),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(21),
      O => \axi_data_V_3_reg_302_reg[23]\(21)
    );
\axi_data_V_5_reg_375[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(22),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(22),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(22),
      O => \axi_data_V_3_reg_302_reg[23]\(22)
    );
\axi_data_V_5_reg_375[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(23),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(23),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(23),
      O => \axi_data_V_3_reg_302_reg[23]\(23)
    );
\axi_data_V_5_reg_375[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(2),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(2),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(2),
      O => \axi_data_V_3_reg_302_reg[23]\(2)
    );
\axi_data_V_5_reg_375[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(3),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(3),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(3),
      O => \axi_data_V_3_reg_302_reg[23]\(3)
    );
\axi_data_V_5_reg_375[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(4),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(4),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(4),
      O => \axi_data_V_3_reg_302_reg[23]\(4)
    );
\axi_data_V_5_reg_375[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(5),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(5),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(5),
      O => \axi_data_V_3_reg_302_reg[23]\(5)
    );
\axi_data_V_5_reg_375[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(6),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(6),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(6),
      O => \axi_data_V_3_reg_302_reg[23]\(6)
    );
\axi_data_V_5_reg_375[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(7),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(7),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(7),
      O => \axi_data_V_3_reg_302_reg[23]\(7)
    );
\axi_data_V_5_reg_375[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(8),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(8),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(8),
      O => \axi_data_V_3_reg_302_reg[23]\(8)
    );
\axi_data_V_5_reg_375[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_2\(9),
      I1 => \sof_6_reg_282_reg[0]_0\,
      I2 => \axi_data_V_5_reg_375_reg[23]\(9),
      I3 => Q(3),
      I4 => \^s_axis_video_tdata_int_regslice\(9),
      O => \axi_data_V_3_reg_302_reg[23]\(9)
    );
\axi_data_V_7_reg_313[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(0),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(0),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(0),
      O => \axi_data_V_7_reg_313_reg[23]\(0)
    );
\axi_data_V_7_reg_313[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(10),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(10),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(10),
      O => \axi_data_V_7_reg_313_reg[23]\(10)
    );
\axi_data_V_7_reg_313[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(11),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(11),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(11),
      O => \axi_data_V_7_reg_313_reg[23]\(11)
    );
\axi_data_V_7_reg_313[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(12),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(12),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(12),
      O => \axi_data_V_7_reg_313_reg[23]\(12)
    );
\axi_data_V_7_reg_313[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(13),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(13),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(13),
      O => \axi_data_V_7_reg_313_reg[23]\(13)
    );
\axi_data_V_7_reg_313[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(14),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(14),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(14),
      O => \axi_data_V_7_reg_313_reg[23]\(14)
    );
\axi_data_V_7_reg_313[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(15),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(15),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(15),
      O => \axi_data_V_7_reg_313_reg[23]\(15)
    );
\axi_data_V_7_reg_313[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(16),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(16),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(16),
      O => \axi_data_V_7_reg_313_reg[23]\(16)
    );
\axi_data_V_7_reg_313[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(17),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(17),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(17),
      O => \axi_data_V_7_reg_313_reg[23]\(17)
    );
\axi_data_V_7_reg_313[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(18),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(18),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(18),
      O => \axi_data_V_7_reg_313_reg[23]\(18)
    );
\axi_data_V_7_reg_313[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(19),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(19),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(19),
      O => \axi_data_V_7_reg_313_reg[23]\(19)
    );
\axi_data_V_7_reg_313[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(1),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(1),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(1),
      O => \axi_data_V_7_reg_313_reg[23]\(1)
    );
\axi_data_V_7_reg_313[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(20),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(20),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(20),
      O => \axi_data_V_7_reg_313_reg[23]\(20)
    );
\axi_data_V_7_reg_313[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(21),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(21),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(21),
      O => \axi_data_V_7_reg_313_reg[23]\(21)
    );
\axi_data_V_7_reg_313[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(22),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(22),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(22),
      O => \axi_data_V_7_reg_313_reg[23]\(22)
    );
\axi_data_V_7_reg_313[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \^internal_full_n_reg\,
      I2 => Q(2),
      O => ap_enable_reg_pp1_iter0_reg(0)
    );
\axi_data_V_7_reg_313[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(23),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(23),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(23),
      O => \axi_data_V_7_reg_313_reg[23]\(23)
    );
\axi_data_V_7_reg_313[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFBFFFBF0080"
    )
        port map (
      I0 => \eol_reg_270_reg[0]_0\,
      I1 => Q(2),
      I2 => ap_enable_reg_pp1_iter1_reg_0,
      I3 => \icmp_ln820_reg_616_reg[0]_1\,
      I4 => eol_reg_270,
      I5 => sof_6_reg_282,
      O => \axi_data_V_7_reg_313[23]_i_4_n_3\
    );
\axi_data_V_7_reg_313[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(2),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(2),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(2),
      O => \axi_data_V_7_reg_313_reg[23]\(2)
    );
\axi_data_V_7_reg_313[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(3),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(3),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(3),
      O => \axi_data_V_7_reg_313_reg[23]\(3)
    );
\axi_data_V_7_reg_313[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(4),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(4),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(4),
      O => \axi_data_V_7_reg_313_reg[23]\(4)
    );
\axi_data_V_7_reg_313[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(5),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(5),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(5),
      O => \axi_data_V_7_reg_313_reg[23]\(5)
    );
\axi_data_V_7_reg_313[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(6),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(6),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(6),
      O => \axi_data_V_7_reg_313_reg[23]\(6)
    );
\axi_data_V_7_reg_313[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(7),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(7),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(7),
      O => \axi_data_V_7_reg_313_reg[23]\(7)
    );
\axi_data_V_7_reg_313[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(8),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(8),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(8),
      O => \axi_data_V_7_reg_313_reg[23]\(8)
    );
\axi_data_V_7_reg_313[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(9),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(9),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => CO(0),
      I5 => \^s_axis_video_tdata_int_regslice\(9),
      O => \axi_data_V_7_reg_313_reg[23]\(9)
    );
\axi_data_V_reg_191[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      O => \^s_axis_video_tdata_int_regslice\(0)
    );
\axi_data_V_reg_191[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      O => \^s_axis_video_tdata_int_regslice\(10)
    );
\axi_data_V_reg_191[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      O => \^s_axis_video_tdata_int_regslice\(11)
    );
\axi_data_V_reg_191[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      O => \^s_axis_video_tdata_int_regslice\(12)
    );
\axi_data_V_reg_191[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      O => \^s_axis_video_tdata_int_regslice\(13)
    );
\axi_data_V_reg_191[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      O => \^s_axis_video_tdata_int_regslice\(14)
    );
\axi_data_V_reg_191[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      O => \^s_axis_video_tdata_int_regslice\(15)
    );
\axi_data_V_reg_191[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      O => \^s_axis_video_tdata_int_regslice\(16)
    );
\axi_data_V_reg_191[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      O => \^s_axis_video_tdata_int_regslice\(17)
    );
\axi_data_V_reg_191[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      O => \^s_axis_video_tdata_int_regslice\(18)
    );
\axi_data_V_reg_191[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      O => \^s_axis_video_tdata_int_regslice\(19)
    );
\axi_data_V_reg_191[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      O => \^s_axis_video_tdata_int_regslice\(1)
    );
\axi_data_V_reg_191[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      O => \^s_axis_video_tdata_int_regslice\(20)
    );
\axi_data_V_reg_191[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      O => \^s_axis_video_tdata_int_regslice\(21)
    );
\axi_data_V_reg_191[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      O => \^s_axis_video_tdata_int_regslice\(22)
    );
\axi_data_V_reg_191[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      O => \^s_axis_video_tdata_int_regslice\(23)
    );
\axi_data_V_reg_191[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      O => \^s_axis_video_tdata_int_regslice\(2)
    );
\axi_data_V_reg_191[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      O => \^s_axis_video_tdata_int_regslice\(3)
    );
\axi_data_V_reg_191[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      O => \^s_axis_video_tdata_int_regslice\(4)
    );
\axi_data_V_reg_191[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      O => \^s_axis_video_tdata_int_regslice\(5)
    );
\axi_data_V_reg_191[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      O => \^s_axis_video_tdata_int_regslice\(6)
    );
\axi_data_V_reg_191[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      O => \^s_axis_video_tdata_int_regslice\(7)
    );
\axi_data_V_reg_191[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      O => \^s_axis_video_tdata_int_regslice\(8)
    );
\axi_data_V_reg_191[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      O => \^s_axis_video_tdata_int_regslice\(9)
    );
\axi_last_V_reg_203[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sof_reg_215,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \^sof_reg_215_reg[0]\
    );
\eol_1_reg_399[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => Q(3),
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => Q(4),
      I3 => \axi_data_V_5_reg_375_reg[0]\,
      O => \ap_CS_fsm_reg[6]\(0)
    );
\eol_reg_270[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => eol_reg_270,
      I1 => \^icmp_ln820_reg_616_reg[0]\,
      I2 => \eol_reg_270_reg[0]_0\,
      I3 => \ap_CS_fsm_reg[6]_0\(0),
      I4 => Q(1),
      I5 => \sof_6_reg_282_reg[0]_0\,
      O => \eol_reg_270_reg[0]\
    );
\icmp_ln820_reg_616[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \icmp_ln820_reg_616_reg[0]_1\,
      I1 => \^internal_full_n_reg\,
      I2 => Q(2),
      I3 => CO(0),
      O => \icmp_ln820_reg_616_reg[0]_0\
    );
\j_reg_259[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => CO(0),
      I1 => ap_enable_reg_pp1_iter0,
      I2 => \^internal_full_n_reg\,
      I3 => Q(2),
      O => ap_enable_reg_pp1_iter0_reg_0(0)
    );
\pix_val_V_0_2_reg_624[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_624[0]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_0_2_reg_624[0]_i_3_n_3\,
      O => \icmp_ln844_reg_590_reg[0]_0\(0)
    );
\pix_val_V_0_2_reg_624[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(16),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(16),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(16),
      O => \pix_val_V_0_2_reg_624[0]_i_2_n_3\
    );
\pix_val_V_0_2_reg_624[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(0),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(0),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(0),
      O => \pix_val_V_0_2_reg_624[0]_i_3_n_3\
    );
\pix_val_V_0_2_reg_624[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_624[1]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_0_2_reg_624[1]_i_3_n_3\,
      O => \icmp_ln844_reg_590_reg[0]_0\(1)
    );
\pix_val_V_0_2_reg_624[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(17),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(17),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(17),
      O => \pix_val_V_0_2_reg_624[1]_i_2_n_3\
    );
\pix_val_V_0_2_reg_624[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(1),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(1),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(1),
      O => \pix_val_V_0_2_reg_624[1]_i_3_n_3\
    );
\pix_val_V_0_2_reg_624[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_624[2]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_0_2_reg_624[2]_i_3_n_3\,
      O => \icmp_ln844_reg_590_reg[0]_0\(2)
    );
\pix_val_V_0_2_reg_624[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(18),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(18),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(18),
      O => \pix_val_V_0_2_reg_624[2]_i_2_n_3\
    );
\pix_val_V_0_2_reg_624[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(2),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(2),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(2),
      O => \pix_val_V_0_2_reg_624[2]_i_3_n_3\
    );
\pix_val_V_0_2_reg_624[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_624[3]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_0_2_reg_624[3]_i_3_n_3\,
      O => \icmp_ln844_reg_590_reg[0]_0\(3)
    );
\pix_val_V_0_2_reg_624[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(19),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(19),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(19),
      O => \pix_val_V_0_2_reg_624[3]_i_2_n_3\
    );
\pix_val_V_0_2_reg_624[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(3),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(3),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(3),
      O => \pix_val_V_0_2_reg_624[3]_i_3_n_3\
    );
\pix_val_V_0_2_reg_624[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_624[4]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_0_2_reg_624[4]_i_3_n_3\,
      O => \icmp_ln844_reg_590_reg[0]_0\(4)
    );
\pix_val_V_0_2_reg_624[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(20),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(20),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(20),
      O => \pix_val_V_0_2_reg_624[4]_i_2_n_3\
    );
\pix_val_V_0_2_reg_624[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(4),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(4),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(4),
      O => \pix_val_V_0_2_reg_624[4]_i_3_n_3\
    );
\pix_val_V_0_2_reg_624[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_624[5]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_0_2_reg_624[5]_i_3_n_3\,
      O => \icmp_ln844_reg_590_reg[0]_0\(5)
    );
\pix_val_V_0_2_reg_624[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(21),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(21),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(21),
      O => \pix_val_V_0_2_reg_624[5]_i_2_n_3\
    );
\pix_val_V_0_2_reg_624[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(5),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(5),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(5),
      O => \pix_val_V_0_2_reg_624[5]_i_3_n_3\
    );
\pix_val_V_0_2_reg_624[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_624[6]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_0_2_reg_624[6]_i_3_n_3\,
      O => \icmp_ln844_reg_590_reg[0]_0\(6)
    );
\pix_val_V_0_2_reg_624[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(22),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(22),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(22),
      O => \pix_val_V_0_2_reg_624[6]_i_2_n_3\
    );
\pix_val_V_0_2_reg_624[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(6),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(6),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(6),
      O => \pix_val_V_0_2_reg_624[6]_i_3_n_3\
    );
\pix_val_V_0_2_reg_624[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => CO(0),
      I1 => Q(2),
      I2 => \^internal_full_n_reg\,
      O => \ap_CS_fsm_reg[5]_1\(0)
    );
\pix_val_V_0_2_reg_624[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_624[7]_i_3_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_0_2_reg_624[7]_i_4_n_3\,
      O => \icmp_ln844_reg_590_reg[0]_0\(7)
    );
\pix_val_V_0_2_reg_624[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(23),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(23),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(23),
      O => \pix_val_V_0_2_reg_624[7]_i_3_n_3\
    );
\pix_val_V_0_2_reg_624[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(7),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(7),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(7),
      O => \pix_val_V_0_2_reg_624[7]_i_4_n_3\
    );
\pix_val_V_1_2_reg_629[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_624[0]_i_3_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_1_2_reg_629[0]_i_2_n_3\,
      O => \icmp_ln844_reg_590_reg[0]\(0)
    );
\pix_val_V_1_2_reg_629[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(8),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(8),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(8),
      O => \pix_val_V_1_2_reg_629[0]_i_2_n_3\
    );
\pix_val_V_1_2_reg_629[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_624[1]_i_3_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_1_2_reg_629[1]_i_2_n_3\,
      O => \icmp_ln844_reg_590_reg[0]\(1)
    );
\pix_val_V_1_2_reg_629[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(9),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(9),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(9),
      O => \pix_val_V_1_2_reg_629[1]_i_2_n_3\
    );
\pix_val_V_1_2_reg_629[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_624[2]_i_3_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_1_2_reg_629[2]_i_2_n_3\,
      O => \icmp_ln844_reg_590_reg[0]\(2)
    );
\pix_val_V_1_2_reg_629[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(10),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(10),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(10),
      O => \pix_val_V_1_2_reg_629[2]_i_2_n_3\
    );
\pix_val_V_1_2_reg_629[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_624[3]_i_3_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_1_2_reg_629[3]_i_2_n_3\,
      O => \icmp_ln844_reg_590_reg[0]\(3)
    );
\pix_val_V_1_2_reg_629[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(11),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(11),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(11),
      O => \pix_val_V_1_2_reg_629[3]_i_2_n_3\
    );
\pix_val_V_1_2_reg_629[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_624[4]_i_3_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_1_2_reg_629[4]_i_2_n_3\,
      O => \icmp_ln844_reg_590_reg[0]\(4)
    );
\pix_val_V_1_2_reg_629[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(12),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(12),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(12),
      O => \pix_val_V_1_2_reg_629[4]_i_2_n_3\
    );
\pix_val_V_1_2_reg_629[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_624[5]_i_3_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_1_2_reg_629[5]_i_2_n_3\,
      O => \icmp_ln844_reg_590_reg[0]\(5)
    );
\pix_val_V_1_2_reg_629[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(13),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(13),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(13),
      O => \pix_val_V_1_2_reg_629[5]_i_2_n_3\
    );
\pix_val_V_1_2_reg_629[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_624[6]_i_3_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_1_2_reg_629[6]_i_2_n_3\,
      O => \icmp_ln844_reg_590_reg[0]\(6)
    );
\pix_val_V_1_2_reg_629[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(14),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(14),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(14),
      O => \pix_val_V_1_2_reg_629[6]_i_2_n_3\
    );
\pix_val_V_1_2_reg_629[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_624[7]_i_4_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_1_2_reg_629[7]_i_2_n_3\,
      O => \icmp_ln844_reg_590_reg[0]\(7)
    );
\pix_val_V_1_2_reg_629[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_313_reg[23]_0\(15),
      I1 => \axi_data_V_7_reg_313_reg[23]_1\,
      I2 => \axi_data_V_7_reg_313_reg[23]_2\(15),
      I3 => \axi_data_V_7_reg_313[23]_i_4_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(15),
      O => \pix_val_V_1_2_reg_629[7]_i_2_n_3\
    );
\pix_val_V_2_4_reg_634[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_1_2_reg_629[0]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_0_2_reg_624[0]_i_2_n_3\,
      O => \icmp_ln844_reg_590_reg[0]_1\(0)
    );
\pix_val_V_2_4_reg_634[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_1_2_reg_629[1]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_0_2_reg_624[1]_i_2_n_3\,
      O => \icmp_ln844_reg_590_reg[0]_1\(1)
    );
\pix_val_V_2_4_reg_634[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_1_2_reg_629[2]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_0_2_reg_624[2]_i_2_n_3\,
      O => \icmp_ln844_reg_590_reg[0]_1\(2)
    );
\pix_val_V_2_4_reg_634[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_1_2_reg_629[3]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_0_2_reg_624[3]_i_2_n_3\,
      O => \icmp_ln844_reg_590_reg[0]_1\(3)
    );
\pix_val_V_2_4_reg_634[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_1_2_reg_629[4]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_0_2_reg_624[4]_i_2_n_3\,
      O => \icmp_ln844_reg_590_reg[0]_1\(4)
    );
\pix_val_V_2_4_reg_634[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_1_2_reg_629[5]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_0_2_reg_624[5]_i_2_n_3\,
      O => \icmp_ln844_reg_590_reg[0]_1\(5)
    );
\pix_val_V_2_4_reg_634[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_1_2_reg_629[6]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_0_2_reg_624[6]_i_2_n_3\,
      O => \icmp_ln844_reg_590_reg[0]_1\(6)
    );
\pix_val_V_2_4_reg_634[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_1_2_reg_629[7]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_629_reg[0]\,
      I2 => \pix_val_V_0_2_reg_624[7]_i_3_n_3\,
      O => \icmp_ln844_reg_590_reg[0]_1\(7)
    );
\sof_6_reg_282[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C00AAAAACAA"
    )
        port map (
      I0 => sof_6_reg_282,
      I1 => sof_4_fu_120,
      I2 => \sof_6_reg_282_reg[0]_0\,
      I3 => Q(1),
      I4 => \ap_CS_fsm_reg[6]_0\(0),
      I5 => \^icmp_ln820_reg_616_reg[0]\,
      O => \sof_6_reg_282_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0837_vsc_0_bd_0837_vsc_0_regslice_both__parameterized1\ is
  port (
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    icmp_ln951_reg_503 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0837_vsc_0_bd_0837_vsc_0_regslice_both__parameterized1\ : entity is "bd_0837_vsc_0_regslice_both";
end \bd_0837_vsc_0_bd_0837_vsc_0_regslice_both__parameterized1\;

architecture STRUCTURE of \bd_0837_vsc_0_bd_0837_vsc_0_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__3_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__4_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__4\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__3\ : label is "soft_lutpair154";
begin
\B_V_data_1_payload_A[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => icmp_ln951_reg_503,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__3_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__3_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => icmp_ln951_reg_503,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__2_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__2_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_3\,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg[0]_0\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__4_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__4_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => m_axis_video_TREADY,
      I4 => \B_V_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__4_n_3\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => m_axis_video_TREADY,
      I3 => \B_V_data_1_state_reg[0]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => SS(0)
    );
\m_axis_video_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0837_vsc_0_bd_0837_vsc_0_regslice_both__parameterized1_61\ is
  port (
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    sof_3_reg_191 : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0837_vsc_0_bd_0837_vsc_0_regslice_both__parameterized1_61\ : entity is "bd_0837_vsc_0_regslice_both";
end \bd_0837_vsc_0_bd_0837_vsc_0_regslice_both__parameterized1_61\;

architecture STRUCTURE of \bd_0837_vsc_0_bd_0837_vsc_0_regslice_both__parameterized1_61\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__3_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_cmp_full__0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[0]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__3\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__2\ : label is "soft_lutpair156";
begin
\B_V_data_1_payload_A[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8AFF00008A00"
    )
        port map (
      I0 => sof_3_reg_191,
      I1 => \B_V_data_1_payload_A_reg[0]_0\,
      I2 => \B_V_data_1_payload_A_reg[0]_1\,
      I3 => \B_V_data_1_state_cmp_full__0\,
      I4 => B_V_data_1_sel_wr,
      I5 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__2_n_3\
    );
\B_V_data_1_payload_A[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state_cmp_full__0\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__2_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFFFFFF8A000000"
    )
        port map (
      I0 => sof_3_reg_191,
      I1 => \B_V_data_1_payload_A_reg[0]_0\,
      I2 => \B_V_data_1_payload_A_reg[0]_1\,
      I3 => B_V_data_1_sel_wr,
      I4 => \B_V_data_1_state_cmp_full__0\,
      I5 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__1_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_3\,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg[0]_0\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__3_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__3_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => m_axis_video_TREADY,
      I4 => \B_V_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__3_n_3\
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => m_axis_video_TREADY,
      I3 => \B_V_data_1_state_reg[0]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => SS(0)
    );
\m_axis_video_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0837_vsc_0_bd_0837_vsc_0_regslice_both__parameterized1_73\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    \sof_6_reg_282_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \eol_reg_270_reg[0]\ : out STD_LOGIC;
    s_axis_video_TLAST_int_regslice : out STD_LOGIC;
    \eol_1_ph_reg_362_reg[0]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_last_V_3_reg_292_reg[0]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_1\ : in STD_LOGIC;
    \axi_last_V_8_reg_325_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_last_V_8_reg_325_reg[0]_0\ : in STD_LOGIC;
    \axi_last_V_8_reg_325_reg[0]_1\ : in STD_LOGIC;
    eol_reg_270 : in STD_LOGIC;
    \axi_last_V_5_reg_387_reg[0]\ : in STD_LOGIC;
    axi_last_V_5_ph_reg_350 : in STD_LOGIC;
    \eol_1_reg_399_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[6]_i_4_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[6]_i_4_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_last_V_3_reg_292 : in STD_LOGIC;
    \axi_last_V_8_reg_325_reg[0]_2\ : in STD_LOGIC;
    \axi_last_V_8_reg_325_reg[0]_3\ : in STD_LOGIC;
    sof_6_reg_282 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0837_vsc_0_bd_0837_vsc_0_regslice_both__parameterized1_73\ : entity is "bd_0837_vsc_0_regslice_both";
end \bd_0837_vsc_0_bd_0837_vsc_0_regslice_both__parameterized1_73\;

architecture STRUCTURE of \bd_0837_vsc_0_bd_0837_vsc_0_regslice_both__parameterized1_73\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[6]_i_10_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_11_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_12_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_9_n_3\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_4_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_4_n_6\ : STD_LOGIC;
  signal \^s_axis_video_tlast_int_regslice\ : STD_LOGIC;
  signal \^sof_6_reg_282_reg[0]\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[6]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  CO(0) <= \^co\(0);
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  s_axis_video_TLAST_int_regslice <= \^s_axis_video_tlast_int_regslice\;
  \sof_6_reg_282_reg[0]\ <= \^sof_6_reg_282_reg[0]\;
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__0_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => s_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFF4FFFFFFFF"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg[1]_1\,
      I3 => \^sof_6_reg_282_reg[0]\,
      I4 => \axi_last_V_8_reg_325_reg[0]\,
      I5 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00015501"
    )
        port map (
      I0 => \^co\(0),
      I1 => sof_6_reg_282,
      I2 => eol_reg_270,
      I3 => \^ap_cs_fsm_reg[5]\,
      I4 => \axi_last_V_8_reg_325_reg[0]_3\,
      O => \^sof_6_reg_282_reg[0]\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state_reg[0]_1\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => SS(0)
    );
\ap_CS_fsm[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]_i_4_1\(7),
      I1 => \ap_CS_fsm_reg[6]_i_4_0\(7),
      I2 => \ap_CS_fsm_reg[6]_i_4_0\(8),
      I3 => \ap_CS_fsm_reg[6]_i_4_1\(8),
      I4 => \ap_CS_fsm_reg[6]_i_4_0\(6),
      I5 => \ap_CS_fsm_reg[6]_i_4_1\(6),
      O => \ap_CS_fsm[6]_i_10_n_3\
    );
\ap_CS_fsm[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]_i_4_1\(4),
      I1 => \ap_CS_fsm_reg[6]_i_4_0\(4),
      I2 => \ap_CS_fsm_reg[6]_i_4_0\(5),
      I3 => \ap_CS_fsm_reg[6]_i_4_1\(5),
      I4 => \ap_CS_fsm_reg[6]_i_4_0\(3),
      I5 => \ap_CS_fsm_reg[6]_i_4_1\(3),
      O => \ap_CS_fsm[6]_i_11_n_3\
    );
\ap_CS_fsm[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]_i_4_0\(2),
      I1 => \ap_CS_fsm_reg[6]_i_4_1\(2),
      I2 => \ap_CS_fsm_reg[6]_i_4_0\(0),
      I3 => \ap_CS_fsm_reg[6]_i_4_1\(0),
      I4 => \ap_CS_fsm_reg[6]_i_4_1\(1),
      I5 => \ap_CS_fsm_reg[6]_i_4_0\(1),
      O => \ap_CS_fsm[6]_i_12_n_3\
    );
\ap_CS_fsm[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]_i_4_1\(9),
      I1 => \ap_CS_fsm_reg[6]_i_4_0\(9),
      I2 => \ap_CS_fsm_reg[6]_i_4_1\(10),
      I3 => \ap_CS_fsm_reg[6]_i_4_0\(10),
      O => \ap_CS_fsm[6]_i_9_n_3\
    );
\ap_CS_fsm_reg[6]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[6]_i_4_n_4\,
      CO(1) => \ap_CS_fsm_reg[6]_i_4_n_5\,
      CO(0) => \ap_CS_fsm_reg[6]_i_4_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[6]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[6]_i_9_n_3\,
      S(2) => \ap_CS_fsm[6]_i_10_n_3\,
      S(1) => \ap_CS_fsm[6]_i_11_n_3\,
      S(0) => \ap_CS_fsm[6]_i_12_n_3\
    );
\axi_data_V_7_reg_313[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(0),
      I1 => \axi_last_V_8_reg_325_reg[0]_0\,
      I2 => \axi_last_V_8_reg_325_reg[0]_1\,
      O => \^ap_cs_fsm_reg[5]\
    );
\axi_last_V_5_reg_387[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAA0CAA"
    )
        port map (
      I0 => \^s_axis_video_tlast_int_regslice\,
      I1 => eol_reg_270,
      I2 => \axi_last_V_5_reg_387_reg[0]\,
      I3 => Q(1),
      I4 => axi_last_V_5_ph_reg_350,
      O => \eol_reg_270_reg[0]\
    );
\axi_last_V_8_reg_325[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFAFC000C0A0C"
    )
        port map (
      I0 => axi_last_V_3_reg_292,
      I1 => \^s_axis_video_tlast_int_regslice\,
      I2 => \axi_last_V_8_reg_325_reg[0]\,
      I3 => \axi_last_V_8_reg_325_reg[0]_2\,
      I4 => \^ap_cs_fsm_reg[5]\,
      I5 => \axi_last_V_8_reg_325_reg[0]_3\,
      O => \axi_last_V_3_reg_292_reg[0]\
    );
\axi_last_V_reg_203[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A,
      O => \^s_axis_video_tlast_int_regslice\
    );
\eol_1_reg_399[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFC0C"
    )
        port map (
      I0 => \eol_1_reg_399_reg[0]\,
      I1 => \^s_axis_video_tlast_int_regslice\,
      I2 => Q(1),
      I3 => eol_reg_270,
      I4 => \axi_last_V_5_reg_387_reg[0]\,
      O => \eol_1_ph_reg_362_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0837_vsc_0_bd_0837_vsc_0_regslice_both__parameterized1_74\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    \sof_reg_215_reg[0]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_1\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_2\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_3\ : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof_reg_215 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0837_vsc_0_bd_0837_vsc_0_regslice_both__parameterized1_74\ : entity is "bd_0837_vsc_0_regslice_both";
end \bd_0837_vsc_0_bd_0837_vsc_0_regslice_both__parameterized1_74\;

architecture STRUCTURE of \bd_0837_vsc_0_bd_0837_vsc_0_regslice_both__parameterized1_74\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => s_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFF4FFFFFFFF"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg[1]_1\,
      I3 => \B_V_data_1_state_reg[1]_2\,
      I4 => \B_V_data_1_state_reg[1]_3\,
      I5 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state_reg[0]_1\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => SS(0)
    );
\sof_reg_215[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => sof_reg_215,
      I1 => E(0),
      I2 => B_V_data_1_payload_A,
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B,
      I5 => Q(0),
      O => \sof_reg_215_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_start_for_AXIvideo2MultiPixStream_U0 is
  port (
    start_for_AXIvideo2MultiPixStream_U0_full_n : out STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_start_for_AXIvideo2MultiPixStream_U0;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_start_for_AXIvideo2MultiPixStream_U0 is
  signal \^axivideo2multipixstream_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__16_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__16_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \^start_for_axivideo2multipixstream_u0_full_n\ : STD_LOGIC;
begin
  AXIvideo2MultiPixStream_U0_ap_start <= \^axivideo2multipixstream_u0_ap_start\;
  start_for_AXIvideo2MultiPixStream_U0_full_n <= \^start_for_axivideo2multipixstream_u0_full_n\;
\internal_empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^axivideo2multipixstream_u0_ap_start\,
      I1 => internal_full_n_reg_0,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__16_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__16_n_3\,
      Q => \^axivideo2multipixstream_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^start_for_axivideo2multipixstream_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__16_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__16_n_3\,
      Q => \^start_for_axivideo2multipixstream_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80807F"
    )
        port map (
      I0 => \^axivideo2multipixstream_u0_ap_start\,
      I1 => Q(0),
      I2 => CO(0),
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDDDDDDD42222222"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^axivideo2multipixstream_u0_ap_start\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_start_for_MultiPixStream2AXIvideo_U0 is
  port (
    start_for_MultiPixStream2AXIvideo_U0_full_n : out STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_vcresampler_core_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_done : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_start_for_MultiPixStream2AXIvideo_U0;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_start_for_MultiPixStream2AXIvideo_U0 is
  signal \^multipixstream2axivideo_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__18_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__18_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_2_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \^start_for_multipixstream2axivideo_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair192";
begin
  MultiPixStream2AXIvideo_U0_ap_start <= \^multipixstream2axivideo_u0_ap_start\;
  start_for_MultiPixStream2AXIvideo_U0_full_n <= \^start_for_multipixstream2axivideo_u0_full_n\;
int_ap_idle_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^multipixstream2axivideo_u0_ap_start\,
      I1 => Q(0),
      I2 => v_vcresampler_core_U0_ap_start,
      I3 => int_ap_idle_reg(0),
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^multipixstream2axivideo_u0_ap_start\,
      I1 => \mOutPtr[1]_i_3_n_3\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__18_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__18_n_3\,
      Q => \^multipixstream2axivideo_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__18_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__18_n_3\,
      Q => \^start_for_multipixstream2axivideo_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[0]_i_2_n_3\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF020002000200"
    )
        port map (
      I0 => ap_start,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => start_once_reg,
      I3 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I4 => MultiPixStream2AXIvideo_U0_ap_done,
      I5 => \^multipixstream2axivideo_u0_ap_start\,
      O => \mOutPtr[0]_i_2_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[1]_i_3_n_3\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880888888888"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_done,
      I1 => \^multipixstream2axivideo_u0_ap_start\,
      I2 => ap_start,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => start_once_reg,
      I5 => \^start_for_multipixstream2axivideo_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007000000000"
    )
        port map (
      I0 => \^multipixstream2axivideo_u0_ap_start\,
      I1 => MultiPixStream2AXIvideo_U0_ap_done,
      I2 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I3 => start_once_reg,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => ap_start,
      O => \mOutPtr[1]_i_3_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_start_for_v_vcresampler_core_U0 is
  port (
    start_for_v_vcresampler_core_U0_full_n : out STD_LOGIC;
    v_vcresampler_core_U0_ap_start : out STD_LOGIC;
    \internal_full_n__1\ : out STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_start_for_v_vcresampler_core_U0;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_start_for_v_vcresampler_core_U0 is
  signal \internal_empty_n__1\ : STD_LOGIC;
  signal \internal_empty_n_i_1__15_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal \^v_vcresampler_core_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__13\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair193";
begin
  v_vcresampler_core_U0_ap_start <= \^v_vcresampler_core_u0_ap_start\;
\internal_empty_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2A2A2A2A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^v_vcresampler_core_u0_ap_start\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \internal_empty_n__1\,
      O => \internal_empty_n_i_1__15_n_3\
    );
\internal_empty_n_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      O => \internal_empty_n__1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__15_n_3\,
      Q => \^v_vcresampler_core_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_3__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      O => \internal_full_n__1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_reg_0,
      Q => start_for_v_vcresampler_core_U0_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80807F"
    )
        port map (
      I0 => \^v_vcresampler_core_u0_ap_start\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => \mOutPtr_reg[0]_0\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDDDDDDD42222222"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[0]_0\,
      I2 => Q(0),
      I3 => CO(0),
      I4 => \^v_vcresampler_core_u0_ap_start\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7FF1800"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr110_out,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_30_in : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC;
    cmp27_i_reg_849 : in STD_LOGIC;
    SrcYUV_empty_n : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    cmp76_i_reg_853 : in STD_LOGIC
  );
end bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_30_in\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "linebuf_y_val_V_0_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  p_30_in <= \^p_30_in\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_0(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^d\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => E(0),
      ENBWREN => \^p_30_in\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(7),
      I1 => cmp76_i_reg_853,
      I2 => ram_reg_1(7),
      O => DIADI(7)
    );
ram_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA2"
    )
        port map (
      I0 => ram_reg_2,
      I1 => cmp27_i_reg_849,
      I2 => SrcYUV_empty_n,
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      O => \^p_30_in\
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(6),
      I1 => cmp76_i_reg_853,
      I2 => ram_reg_1(6),
      O => DIADI(6)
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(5),
      I1 => cmp76_i_reg_853,
      I2 => ram_reg_1(5),
      O => DIADI(5)
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(4),
      I1 => cmp76_i_reg_853,
      I2 => ram_reg_1(4),
      O => DIADI(4)
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(3),
      I1 => cmp76_i_reg_853,
      I2 => ram_reg_1(3),
      O => DIADI(3)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(2),
      I1 => cmp76_i_reg_853,
      I2 => ram_reg_1(2),
      O => DIADI(2)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(1),
      I1 => cmp76_i_reg_853,
      I2 => ram_reg_1(1),
      O => DIADI(1)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => cmp76_i_reg_853,
      I2 => ram_reg_1(0),
      O => DIADI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_56 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    linebuf_c_val_V_0_ce1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \cmp27_i_reg_849_reg[0]\ : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    cmp27_i_reg_849 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    SrcYUV_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    icmp_ln1044_reg_800 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    tmp_reg_866 : in STD_LOGIC;
    SrcYUV422_full_n : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    \outpix_val_V_1_reg_931_reg[0]\ : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp76_i_reg_853 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_8 : in STD_LOGIC;
    \outpix_val_V_1_reg_931_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_56 : entity is "bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram";
end bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_56;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_56 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp0_iter2_reg\ : STD_LOGIC;
  signal \^cmp27_i_reg_849_reg[0]\ : STD_LOGIC;
  signal \^internal_empty_n_reg\ : STD_LOGIC;
  signal \^linebuf_c_val_v_0_ce1\ : STD_LOGIC;
  signal linebuf_c_val_V_1_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_c_val_V_1_we0 : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \outpix_val_V_1_reg_931[0]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \outpix_val_V_1_reg_931[1]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \outpix_val_V_1_reg_931[2]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \outpix_val_V_1_reg_931[3]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \outpix_val_V_1_reg_931[4]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \outpix_val_V_1_reg_931[5]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \outpix_val_V_1_reg_931[6]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \outpix_val_V_1_reg_931[7]_i_2\ : label is "soft_lutpair194";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "linebuf_c_val_V_1_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  WEA(0) <= \^wea\(0);
  ap_enable_reg_pp0_iter2_reg <= \^ap_enable_reg_pp0_iter2_reg\;
  \cmp27_i_reg_849_reg[0]\ <= \^cmp27_i_reg_849_reg[0]\;
  internal_empty_n_reg <= \^internal_empty_n_reg\;
  linebuf_c_val_V_0_ce1 <= \^linebuf_c_val_v_0_ce1\;
\outpix_val_V_1_reg_931[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \outpix_val_V_1_reg_931_reg[0]\,
      I2 => \outpix_val_V_1_reg_931_reg[7]\(0),
      O => ram_reg_0(0)
    );
\outpix_val_V_1_reg_931[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \outpix_val_V_1_reg_931_reg[0]\,
      I2 => \outpix_val_V_1_reg_931_reg[7]\(1),
      O => ram_reg_0(1)
    );
\outpix_val_V_1_reg_931[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \outpix_val_V_1_reg_931_reg[0]\,
      I2 => \outpix_val_V_1_reg_931_reg[7]\(2),
      O => ram_reg_0(2)
    );
\outpix_val_V_1_reg_931[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(3),
      I1 => \outpix_val_V_1_reg_931_reg[0]\,
      I2 => \outpix_val_V_1_reg_931_reg[7]\(3),
      O => ram_reg_0(3)
    );
\outpix_val_V_1_reg_931[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \outpix_val_V_1_reg_931_reg[0]\,
      I2 => \outpix_val_V_1_reg_931_reg[7]\(4),
      O => ram_reg_0(4)
    );
\outpix_val_V_1_reg_931[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^d\(5),
      I1 => \outpix_val_V_1_reg_931_reg[7]\(5),
      I2 => \outpix_val_V_1_reg_931_reg[0]\,
      O => ram_reg_0(5)
    );
\outpix_val_V_1_reg_931[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^d\(6),
      I1 => \outpix_val_V_1_reg_931_reg[7]\(6),
      I2 => \outpix_val_V_1_reg_931_reg[0]\,
      O => ram_reg_0(6)
    );
\outpix_val_V_1_reg_931[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^d\(7),
      I1 => \outpix_val_V_1_reg_931_reg[7]\(7),
      I2 => \outpix_val_V_1_reg_931_reg[0]\,
      O => ram_reg_0(7)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => Q(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => linebuf_c_val_V_1_d0(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^d\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => linebuf_c_val_V_1_we0,
      ENBWREN => \^linebuf_c_val_v_0_ce1\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \outpix_val_V_1_reg_931_reg[0]\,
      I3 => \^internal_empty_n_reg\,
      O => linebuf_c_val_V_1_we0
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF70000"
    )
        port map (
      I0 => cmp27_i_reg_849,
      I1 => ram_reg_1,
      I2 => ram_reg_2,
      I3 => SrcYUV_empty_n,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \^ap_enable_reg_pp0_iter2_reg\,
      O => \^linebuf_c_val_v_0_ce1\
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \^cmp27_i_reg_849_reg[0]\,
      I1 => ram_reg_6(7),
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(7),
      I3 => cmp76_i_reg_853,
      I4 => ram_reg_7(7),
      O => linebuf_c_val_V_1_d0(7)
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA0200000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => icmp_ln1044_reg_800,
      I2 => ram_reg_3,
      I3 => SrcYUV422_full_n,
      I4 => tmp_reg_866,
      I5 => \^internal_empty_n_reg\,
      O => \^wea\(0)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \^cmp27_i_reg_849_reg[0]\,
      I1 => ram_reg_6(6),
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(6),
      I3 => cmp76_i_reg_853,
      I4 => ram_reg_7(6),
      O => linebuf_c_val_V_1_d0(6)
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => cmp27_i_reg_849,
      I1 => ram_reg_8,
      I2 => \outpix_val_V_1_reg_931_reg[0]\,
      O => \^cmp27_i_reg_849_reg[0]\
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \^cmp27_i_reg_849_reg[0]\,
      I1 => ram_reg_6(5),
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(5),
      I3 => cmp76_i_reg_853,
      I4 => ram_reg_7(5),
      O => linebuf_c_val_V_1_d0(5)
    );
ram_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => SrcYUV_empty_n,
      I1 => ram_reg_2,
      I2 => ram_reg_1,
      I3 => cmp27_i_reg_849,
      O => \^internal_empty_n_reg\
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \^cmp27_i_reg_849_reg[0]\,
      I1 => ram_reg_6(4),
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(4),
      I3 => cmp76_i_reg_853,
      I4 => ram_reg_7(4),
      O => linebuf_c_val_V_1_d0(4)
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B8FFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => icmp_ln1044_reg_800,
      I2 => ram_reg_3,
      I3 => tmp_reg_866,
      I4 => SrcYUV422_full_n,
      I5 => ram_reg_4(0),
      O => \^ap_enable_reg_pp0_iter2_reg\
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \^cmp27_i_reg_849_reg[0]\,
      I1 => ram_reg_6(3),
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(3),
      I3 => cmp76_i_reg_853,
      I4 => ram_reg_7(3),
      O => linebuf_c_val_V_1_d0(3)
    );
ram_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \^cmp27_i_reg_849_reg[0]\,
      I1 => ram_reg_6(2),
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(2),
      I3 => cmp76_i_reg_853,
      I4 => ram_reg_7(2),
      O => linebuf_c_val_V_1_d0(2)
    );
ram_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \^cmp27_i_reg_849_reg[0]\,
      I1 => ram_reg_6(1),
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(1),
      I3 => cmp76_i_reg_853,
      I4 => ram_reg_7(1),
      O => linebuf_c_val_V_1_d0(1)
    );
ram_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \^cmp27_i_reg_849_reg[0]\,
      I1 => ram_reg_6(0),
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(0),
      I3 => cmp76_i_reg_853,
      I4 => ram_reg_7(0),
      O => linebuf_c_val_V_1_d0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_57 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    linebuf_c_val_V_0_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    SrcYUV_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_57 : entity is "bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram";
end bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_57;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_57 is
  signal linebuf_c_val_V_0_we0 : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "linebuf_c_val_V_0_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => Q(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_0(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => linebuf_c_val_V_0_we0,
      ENBWREN => linebuf_c_val_V_0_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040400040"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ram_reg_2,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      I5 => SrcYUV_empty_n,
      O => linebuf_c_val_V_0_we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1044_reg_800_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    icmp_ln1044_reg_800 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    SrcYUV422_full_n : in STD_LOGIC;
    tmp_reg_866 : in STD_LOGIC;
    sel_tmp6_reg_881 : in STD_LOGIC;
    empty_reg_844 : in STD_LOGIC;
    sel_tmp1_reg_870 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^icmp_ln1044_reg_800_reg[0]\ : STD_LOGIC;
  signal linebuf_y_val_V_1_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "linebuf_y_val_V_1_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  E(0) <= \^e\(0);
  \icmp_ln1044_reg_800_reg[0]\ <= \^icmp_ln1044_reg_800_reg[0]\;
\outpix_val_V_0_2_reg_966[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEA202A"
    )
        port map (
      I0 => linebuf_y_val_V_1_q0(0),
      I1 => sel_tmp6_reg_881,
      I2 => empty_reg_844,
      I3 => sel_tmp1_reg_870,
      I4 => Q(0),
      O => D(0)
    );
\outpix_val_V_0_2_reg_966[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEA202A"
    )
        port map (
      I0 => linebuf_y_val_V_1_q0(1),
      I1 => sel_tmp6_reg_881,
      I2 => empty_reg_844,
      I3 => sel_tmp1_reg_870,
      I4 => Q(1),
      O => D(1)
    );
\outpix_val_V_0_2_reg_966[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEA202A"
    )
        port map (
      I0 => linebuf_y_val_V_1_q0(2),
      I1 => sel_tmp6_reg_881,
      I2 => empty_reg_844,
      I3 => sel_tmp1_reg_870,
      I4 => Q(2),
      O => D(2)
    );
\outpix_val_V_0_2_reg_966[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEA202A"
    )
        port map (
      I0 => linebuf_y_val_V_1_q0(3),
      I1 => sel_tmp6_reg_881,
      I2 => empty_reg_844,
      I3 => sel_tmp1_reg_870,
      I4 => Q(3),
      O => D(3)
    );
\outpix_val_V_0_2_reg_966[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEA202A"
    )
        port map (
      I0 => linebuf_y_val_V_1_q0(4),
      I1 => sel_tmp6_reg_881,
      I2 => empty_reg_844,
      I3 => sel_tmp1_reg_870,
      I4 => Q(4),
      O => D(4)
    );
\outpix_val_V_0_2_reg_966[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEA202A"
    )
        port map (
      I0 => linebuf_y_val_V_1_q0(5),
      I1 => sel_tmp6_reg_881,
      I2 => empty_reg_844,
      I3 => sel_tmp1_reg_870,
      I4 => Q(5),
      O => D(5)
    );
\outpix_val_V_0_2_reg_966[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEA202A"
    )
        port map (
      I0 => linebuf_y_val_V_1_q0(6),
      I1 => sel_tmp6_reg_881,
      I2 => empty_reg_844,
      I3 => sel_tmp1_reg_870,
      I4 => Q(6),
      O => D(6)
    );
\outpix_val_V_0_2_reg_966[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEA202A"
    )
        port map (
      I0 => linebuf_y_val_V_1_q0(7),
      I1 => sel_tmp6_reg_881,
      I2 => empty_reg_844,
      I3 => sel_tmp1_reg_870,
      I4 => Q(7),
      O => D(7)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => linebuf_y_val_V_1_q0(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^e\(0),
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^icmp_ln1044_reg_800_reg[0]\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_0,
      I3 => ram_reg_1,
      O => \^e\(0)
    );
ram_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => icmp_ln1044_reg_800,
      I1 => ram_reg_2,
      I2 => SrcYUV422_full_n,
      I3 => tmp_reg_866,
      O => \^icmp_ln1044_reg_800_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    select_ln250_reg_2037 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    FiltCoeff_5_addr_1_reg_2147 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter5 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram is
  signal FiltCoeff_5_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_0_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8000000"
    )
        port map (
      I0 => select_ln250_reg_2037(2),
      I1 => select_ln250_reg_2037(0),
      I2 => select_ln250_reg_2037(1),
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter1,
      O => p_0_in
    );
\ram_reg_0_63_0_0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(0),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => p_reg_reg(0),
      O => FiltCoeff_5_address0(0)
    );
\ram_reg_0_63_0_0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(1),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => p_reg_reg(1),
      O => FiltCoeff_5_address0(1)
    );
\ram_reg_0_63_0_0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(2),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => p_reg_reg(2),
      O => FiltCoeff_5_address0(2)
    );
\ram_reg_0_63_0_0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(3),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => p_reg_reg(3),
      O => FiltCoeff_5_address0(3)
    );
\ram_reg_0_63_0_0_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(4),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => p_reg_reg(4),
      O => FiltCoeff_5_address0(4)
    );
\ram_reg_0_63_0_0_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(5),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => p_reg_reg(5),
      O => FiltCoeff_5_address0(5)
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_49 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    select_ln250_reg_2037 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    FiltCoeff_5_addr_1_reg_2147 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter4 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_49 : entity is "bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram";
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_49;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_49 is
  signal FiltCoeff_4_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_63_0_0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => select_ln250_reg_2037(0),
      I1 => select_ln250_reg_2037(1),
      I2 => select_ln250_reg_2037(2),
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter1,
      O => p_0_in
    );
\ram_reg_0_63_0_0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(0),
      I1 => ap_enable_reg_pp1_iter4,
      I2 => p_reg_reg(0),
      O => FiltCoeff_4_address0(0)
    );
\ram_reg_0_63_0_0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(1),
      I1 => ap_enable_reg_pp1_iter4,
      I2 => p_reg_reg(1),
      O => FiltCoeff_4_address0(1)
    );
\ram_reg_0_63_0_0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(2),
      I1 => ap_enable_reg_pp1_iter4,
      I2 => p_reg_reg(2),
      O => FiltCoeff_4_address0(2)
    );
\ram_reg_0_63_0_0_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(3),
      I1 => ap_enable_reg_pp1_iter4,
      I2 => p_reg_reg(3),
      O => FiltCoeff_4_address0(3)
    );
\ram_reg_0_63_0_0_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(4),
      I1 => ap_enable_reg_pp1_iter4,
      I2 => p_reg_reg(4),
      O => FiltCoeff_4_address0(4)
    );
\ram_reg_0_63_0_0_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(5),
      I1 => ap_enable_reg_pp1_iter4,
      I2 => p_reg_reg(5),
      O => FiltCoeff_4_address0(5)
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_50 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    select_ln250_reg_2037 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    FiltCoeff_5_addr_1_reg_2147 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter3 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_50 : entity is "bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram";
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_50;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_50 is
  signal FiltCoeff_3_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_63_0_0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => select_ln250_reg_2037(1),
      I1 => select_ln250_reg_2037(0),
      I2 => select_ln250_reg_2037(2),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => Q(0),
      O => p_0_in
    );
\ram_reg_0_63_0_0_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(0),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => p_reg_reg(0),
      O => FiltCoeff_3_address0(0)
    );
\ram_reg_0_63_0_0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(1),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => p_reg_reg(1),
      O => FiltCoeff_3_address0(1)
    );
\ram_reg_0_63_0_0_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(2),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => p_reg_reg(2),
      O => FiltCoeff_3_address0(2)
    );
\ram_reg_0_63_0_0_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(3),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => p_reg_reg(3),
      O => FiltCoeff_3_address0(3)
    );
\ram_reg_0_63_0_0_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(4),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => p_reg_reg(4),
      O => FiltCoeff_3_address0(4)
    );
\ram_reg_0_63_0_0_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(5),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => p_reg_reg(5),
      O => FiltCoeff_3_address0(5)
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_51 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    select_ln250_reg_2037 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    FiltCoeff_5_addr_1_reg_2147 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_51 : entity is "bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram";
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_51;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_51 is
  signal FiltCoeff_2_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_63_0_0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => select_ln250_reg_2037(0),
      I1 => select_ln250_reg_2037(1),
      I2 => select_ln250_reg_2037(2),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => Q(0),
      O => p_0_in
    );
\ram_reg_0_63_0_0_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(0),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => p_reg_reg(0),
      O => FiltCoeff_2_address0(0)
    );
\ram_reg_0_63_0_0_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(1),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => p_reg_reg(1),
      O => FiltCoeff_2_address0(1)
    );
\ram_reg_0_63_0_0_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(2),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => p_reg_reg(2),
      O => FiltCoeff_2_address0(2)
    );
\ram_reg_0_63_0_0_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(3),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => p_reg_reg(3),
      O => FiltCoeff_2_address0(3)
    );
\ram_reg_0_63_0_0_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(4),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => p_reg_reg(4),
      O => FiltCoeff_2_address0(4)
    );
\ram_reg_0_63_0_0_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FiltCoeff_5_addr_1_reg_2147(5),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => p_reg_reg(5),
      O => FiltCoeff_2_address0(5)
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_52 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    select_ln250_reg_2037 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    FiltCoeff_5_addr_1_reg_2147 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_52 : entity is "bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram";
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_52;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_52 is
  signal FiltCoeff_1_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_63_0_0_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => select_ln250_reg_2037(1),
      I1 => select_ln250_reg_2037(0),
      I2 => select_ln250_reg_2037(2),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => Q(0),
      O => p_0_in
    );
\ram_reg_0_63_0_0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => p_reg_reg(0),
      I1 => Q(1),
      I2 => p_reg_reg_0,
      I3 => FiltCoeff_5_addr_1_reg_2147(0),
      O => FiltCoeff_1_address0(0)
    );
\ram_reg_0_63_0_0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => p_reg_reg(1),
      I1 => Q(1),
      I2 => p_reg_reg_0,
      I3 => FiltCoeff_5_addr_1_reg_2147(1),
      O => FiltCoeff_1_address0(1)
    );
\ram_reg_0_63_0_0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => p_reg_reg(2),
      I1 => Q(1),
      I2 => p_reg_reg_0,
      I3 => FiltCoeff_5_addr_1_reg_2147(2),
      O => FiltCoeff_1_address0(2)
    );
\ram_reg_0_63_0_0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => p_reg_reg(3),
      I1 => Q(1),
      I2 => p_reg_reg_0,
      I3 => FiltCoeff_5_addr_1_reg_2147(3),
      O => FiltCoeff_1_address0(3)
    );
\ram_reg_0_63_0_0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => p_reg_reg(4),
      I1 => Q(1),
      I2 => p_reg_reg_0,
      I3 => FiltCoeff_5_addr_1_reg_2147(4),
      O => FiltCoeff_1_address0(4)
    );
\ram_reg_0_63_0_0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => p_reg_reg(5),
      I1 => Q(1),
      I2 => p_reg_reg_0,
      I3 => FiltCoeff_5_addr_1_reg_2147(5),
      O => FiltCoeff_1_address0(5)
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_53 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    select_ln250_reg_2037 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    FiltCoeff_5_addr_1_reg_2147 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_53 : entity is "bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram";
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_53;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_53 is
  signal FiltCoeff_0_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_0_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => select_ln250_reg_2037(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(0),
      I3 => select_ln250_reg_2037(1),
      I4 => select_ln250_reg_2037(0),
      O => p_0_in
    );
ram_reg_0_63_0_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => p_reg_reg(0),
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => FiltCoeff_5_addr_1_reg_2147(0),
      O => FiltCoeff_0_address0(0)
    );
ram_reg_0_63_0_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => p_reg_reg(1),
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => FiltCoeff_5_addr_1_reg_2147(1),
      O => FiltCoeff_0_address0(1)
    );
ram_reg_0_63_0_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => p_reg_reg(2),
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => FiltCoeff_5_addr_1_reg_2147(2),
      O => FiltCoeff_0_address0(2)
    );
ram_reg_0_63_0_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => p_reg_reg(3),
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => FiltCoeff_5_addr_1_reg_2147(3),
      O => FiltCoeff_0_address0(3)
    );
ram_reg_0_63_0_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => p_reg_reg(4),
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => FiltCoeff_5_addr_1_reg_2147(4),
      O => FiltCoeff_0_address0(4)
    );
ram_reg_0_63_0_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => p_reg_reg(5),
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => FiltCoeff_5_addr_1_reg_2147(5),
      O => FiltCoeff_0_address0(5)
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram is
  port (
    we0 : out STD_LOGIC;
    \cmp81_i_reg_2095_reg[0]\ : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    ce1 : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_0_0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    cmp81_i_reg_2095 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    SrcYUV422_empty_n : in STD_LOGIC;
    OutYUV_full_n : in STD_LOGIC;
    OutputWriteEn_reg_2086 : in STD_LOGIC;
    ram_reg_0_i_4_0 : in STD_LOGIC;
    ram_reg_0_i_4_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_4 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_0 : in STD_LOGIC;
    ram_reg_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram is
  signal LineBuf_val_V_5_d0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^ce0\ : STD_LOGIC;
  signal \^ce1\ : STD_LOGIC;
  signal \^cmp81_i_reg_2095_reg[0]\ : STD_LOGIC;
  signal ram_reg_0_i_5_n_3 : STD_LOGIC;
  signal ram_reg_0_i_6_n_3 : STD_LOGIC;
  signal \^we0\ : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "LineBuf_val_V_5_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 30720;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "LineBuf_val_V_5_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 2047;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 18;
  attribute ram_slice_end of ram_reg_1 : label is 23;
begin
  ce0 <= \^ce0\;
  ce1 <= \^ce1\;
  \cmp81_i_reg_2095_reg[0]\ <= \^cmp81_i_reg_2095_reg[0]\;
  we0 <= \^we0\;
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => ram_reg_0_3(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ram_reg_0_4(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => LineBuf_val_V_5_d0(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => LineBuf_val_V_5_d0(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => q1(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => q1(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^we0\,
      ENBWREN => \^ce1\,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => \^ce0\,
      WEA(2) => \^ce0\,
      WEA(1) => \^ce0\,
      WEA(0) => \^ce0\,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ram_reg_0_0,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_0_1,
      I3 => \^cmp81_i_reg_2095_reg[0]\,
      O => \^we0\
    );
\ram_reg_0_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(6),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(6),
      O => LineBuf_val_V_5_d0(6)
    );
\ram_reg_0_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(5),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(5),
      O => LineBuf_val_V_5_d0(5)
    );
\ram_reg_0_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(4),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(4),
      O => LineBuf_val_V_5_d0(4)
    );
\ram_reg_0_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(3),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(3),
      O => LineBuf_val_V_5_d0(3)
    );
\ram_reg_0_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(2),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(2),
      O => LineBuf_val_V_5_d0(2)
    );
\ram_reg_0_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(1),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(1),
      O => LineBuf_val_V_5_d0(1)
    );
\ram_reg_0_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(0),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(0),
      O => LineBuf_val_V_5_d0(0)
    );
\ram_reg_0_i_17__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(1),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(1),
      O => LineBuf_val_V_5_d0(17)
    );
\ram_reg_0_i_18__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(0),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(0),
      O => LineBuf_val_V_5_d0(16)
    );
\ram_reg_0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_7(7),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_8(7),
      O => LineBuf_val_V_5_d0(15)
    );
ram_reg_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^cmp81_i_reg_2095_reg[0]\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp1_iter0,
      O => \^ce1\
    );
ram_reg_0_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter2,
      I1 => \^cmp81_i_reg_2095_reg[0]\,
      O => \^ce0\
    );
\ram_reg_0_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_7(6),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_8(6),
      O => LineBuf_val_V_5_d0(14)
    );
\ram_reg_0_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_7(5),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_8(5),
      O => LineBuf_val_V_5_d0(13)
    );
ram_reg_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
        port map (
      I0 => ram_reg_0_i_5_n_3,
      I1 => cmp81_i_reg_2095,
      I2 => ram_reg_0_2,
      I3 => SrcYUV422_empty_n,
      I4 => OutYUV_full_n,
      I5 => ram_reg_0_i_6_n_3,
      O => \^cmp81_i_reg_2095_reg[0]\
    );
\ram_reg_0_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_7(4),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_8(4),
      O => LineBuf_val_V_5_d0(12)
    );
ram_reg_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_0_1,
      I1 => ram_reg_0_i_4_1,
      O => ram_reg_0_i_5_n_3
    );
\ram_reg_0_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_7(3),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_8(3),
      O => LineBuf_val_V_5_d0(11)
    );
ram_reg_0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => OutputWriteEn_reg_2086,
      I1 => ram_reg_0_i_4_0,
      O => ram_reg_0_i_6_n_3
    );
\ram_reg_0_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_7(2),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_8(2),
      O => LineBuf_val_V_5_d0(10)
    );
\ram_reg_0_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_7(1),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_8(1),
      O => LineBuf_val_V_5_d0(9)
    );
\ram_reg_0_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_7(0),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_8(0),
      O => LineBuf_val_V_5_d0(8)
    );
\ram_reg_0_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(7),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(7),
      O => LineBuf_val_V_5_d0(7)
    );
ram_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ram_reg_0_3(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_0_4(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 0) => LineBuf_val_V_5_d0(23 downto 18),
      DIBDI(15 downto 0) => B"0000000000111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 6) => NLW_ram_reg_1_DOBDO_UNCONNECTED(15 downto 6),
      DOBDO(5 downto 0) => q1(23 downto 18),
      DOPADOP(1 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^we0\,
      ENBWREN => \^ce1\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^ce0\,
      WEA(0) => \^ce0\,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(7),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(7),
      O => LineBuf_val_V_5_d0(23)
    );
\ram_reg_1_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(6),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(6),
      O => LineBuf_val_V_5_d0(22)
    );
\ram_reg_1_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(5),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(5),
      O => LineBuf_val_V_5_d0(21)
    );
\ram_reg_1_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(4),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(4),
      O => LineBuf_val_V_5_d0(20)
    );
\ram_reg_1_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(3),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(3),
      O => LineBuf_val_V_5_d0(19)
    );
\ram_reg_1_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(2),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(2),
      O => LineBuf_val_V_5_d0(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_44 is
  port (
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    we0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_1 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_3 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_44 : entity is "bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram";
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_44;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_44 is
  signal LineBuf_val_V_4_d0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^q1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "LineBuf_val_V_4_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 30720;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "LineBuf_val_V_4_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 2047;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 18;
  attribute ram_slice_end of ram_reg_1 : label is 23;
begin
  q1(23 downto 0) <= \^q1\(23 downto 0);
p_reg_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(0),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(0),
      O => A(0)
    );
\p_reg_reg_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(15),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(15),
      O => ram_reg_0_0(7)
    );
\p_reg_reg_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(23),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(23),
      O => ram_reg_1_0(7)
    );
\p_reg_reg_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(14),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(14),
      O => ram_reg_0_0(6)
    );
\p_reg_reg_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(22),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(22),
      O => ram_reg_1_0(6)
    );
\p_reg_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(7),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(7),
      O => A(7)
    );
\p_reg_reg_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(13),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(13),
      O => ram_reg_0_0(5)
    );
\p_reg_reg_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(21),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(21),
      O => ram_reg_1_0(5)
    );
\p_reg_reg_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(6),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(6),
      O => A(6)
    );
\p_reg_reg_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(12),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(12),
      O => ram_reg_0_0(4)
    );
\p_reg_reg_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(20),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(20),
      O => ram_reg_1_0(4)
    );
\p_reg_reg_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(5),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(5),
      O => A(5)
    );
\p_reg_reg_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(11),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(11),
      O => ram_reg_0_0(3)
    );
\p_reg_reg_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(19),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(19),
      O => ram_reg_1_0(3)
    );
\p_reg_reg_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(4),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(4),
      O => A(4)
    );
\p_reg_reg_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(10),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(10),
      O => ram_reg_0_0(2)
    );
\p_reg_reg_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(18),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(18),
      O => ram_reg_1_0(2)
    );
\p_reg_reg_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(3),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(3),
      O => A(3)
    );
\p_reg_reg_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(9),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(9),
      O => ram_reg_0_0(1)
    );
\p_reg_reg_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(17),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(17),
      O => ram_reg_1_0(1)
    );
\p_reg_reg_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(2),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(2),
      O => A(2)
    );
\p_reg_reg_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(8),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(8),
      O => ram_reg_0_0(0)
    );
\p_reg_reg_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(16),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(16),
      O => ram_reg_1_0(0)
    );
\p_reg_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(1),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0(1),
      O => A(1)
    );
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ram_reg_0_1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => LineBuf_val_V_4_d0(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => LineBuf_val_V_4_d0(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => \^q1\(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => \^q1\(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we0,
      ENBWREN => ce1,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_0_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_2(6),
      I1 => ram_reg_1_1,
      I2 => ram_reg_0_3(6),
      O => LineBuf_val_V_4_d0(6)
    );
\ram_reg_0_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_2(5),
      I1 => ram_reg_1_1,
      I2 => ram_reg_0_3(5),
      O => LineBuf_val_V_4_d0(5)
    );
\ram_reg_0_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_2(4),
      I1 => ram_reg_1_1,
      I2 => ram_reg_0_3(4),
      O => LineBuf_val_V_4_d0(4)
    );
\ram_reg_0_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_2(3),
      I1 => ram_reg_1_1,
      I2 => ram_reg_0_3(3),
      O => LineBuf_val_V_4_d0(3)
    );
\ram_reg_0_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_2(2),
      I1 => ram_reg_1_1,
      I2 => ram_reg_0_3(2),
      O => LineBuf_val_V_4_d0(2)
    );
\ram_reg_0_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_2(1),
      I1 => ram_reg_1_1,
      I2 => ram_reg_0_3(1),
      O => LineBuf_val_V_4_d0(1)
    );
\ram_reg_0_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_2(0),
      I1 => ram_reg_1_1,
      I2 => ram_reg_0_3(0),
      O => LineBuf_val_V_4_d0(0)
    );
\ram_reg_0_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_2(1),
      I1 => ram_reg_1_1,
      I2 => ram_reg_1_3(1),
      O => LineBuf_val_V_4_d0(17)
    );
\ram_reg_0_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_2(0),
      I1 => ram_reg_1_1,
      I2 => ram_reg_1_3(0),
      O => LineBuf_val_V_4_d0(16)
    );
\ram_reg_0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_4(7),
      I1 => ram_reg_1_1,
      I2 => ram_reg_0_5(7),
      O => LineBuf_val_V_4_d0(15)
    );
\ram_reg_0_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_4(6),
      I1 => ram_reg_1_1,
      I2 => ram_reg_0_5(6),
      O => LineBuf_val_V_4_d0(14)
    );
\ram_reg_0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_4(5),
      I1 => ram_reg_1_1,
      I2 => ram_reg_0_5(5),
      O => LineBuf_val_V_4_d0(13)
    );
\ram_reg_0_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_4(4),
      I1 => ram_reg_1_1,
      I2 => ram_reg_0_5(4),
      O => LineBuf_val_V_4_d0(12)
    );
\ram_reg_0_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_4(3),
      I1 => ram_reg_1_1,
      I2 => ram_reg_0_5(3),
      O => LineBuf_val_V_4_d0(11)
    );
\ram_reg_0_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_4(2),
      I1 => ram_reg_1_1,
      I2 => ram_reg_0_5(2),
      O => LineBuf_val_V_4_d0(10)
    );
\ram_reg_0_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_4(1),
      I1 => ram_reg_1_1,
      I2 => ram_reg_0_5(1),
      O => LineBuf_val_V_4_d0(9)
    );
\ram_reg_0_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_4(0),
      I1 => ram_reg_1_1,
      I2 => ram_reg_0_5(0),
      O => LineBuf_val_V_4_d0(8)
    );
\ram_reg_0_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_2(7),
      I1 => ram_reg_1_1,
      I2 => ram_reg_0_3(7),
      O => LineBuf_val_V_4_d0(7)
    );
ram_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_0_1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 0) => LineBuf_val_V_4_d0(23 downto 18),
      DIBDI(15 downto 0) => B"0000000000111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 6) => NLW_ram_reg_1_DOBDO_UNCONNECTED(15 downto 6),
      DOBDO(5 downto 0) => \^q1\(23 downto 18),
      DOPADOP(1 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_2(7),
      I1 => ram_reg_1_1,
      I2 => ram_reg_1_3(7),
      O => LineBuf_val_V_4_d0(23)
    );
\ram_reg_1_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_2(6),
      I1 => ram_reg_1_1,
      I2 => ram_reg_1_3(6),
      O => LineBuf_val_V_4_d0(22)
    );
\ram_reg_1_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_2(5),
      I1 => ram_reg_1_1,
      I2 => ram_reg_1_3(5),
      O => LineBuf_val_V_4_d0(21)
    );
\ram_reg_1_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_2(4),
      I1 => ram_reg_1_1,
      I2 => ram_reg_1_3(4),
      O => LineBuf_val_V_4_d0(20)
    );
\ram_reg_1_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_2(3),
      I1 => ram_reg_1_1,
      I2 => ram_reg_1_3(3),
      O => LineBuf_val_V_4_d0(19)
    );
\ram_reg_1_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_2(2),
      I1 => ram_reg_1_1,
      I2 => ram_reg_1_3(2),
      O => LineBuf_val_V_4_d0(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_45 is
  port (
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    we0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_0 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_45 : entity is "bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram";
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_45;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_45 is
  signal LineBuf_val_V_3_d0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^q1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "LineBuf_val_V_3_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 30720;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "LineBuf_val_V_3_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 2047;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 18;
  attribute ram_slice_end of ram_reg_1 : label is 23;
begin
  q1(23 downto 0) <= \^q1\(23 downto 0);
\p_reg_reg_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(23),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => p_reg_reg_1(23),
      O => A(7)
    );
\p_reg_reg_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(15),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => p_reg_reg_1(15),
      O => ram_reg_0_0(7)
    );
\p_reg_reg_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(22),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => p_reg_reg_1(22),
      O => A(6)
    );
\p_reg_reg_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(14),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => p_reg_reg_1(14),
      O => ram_reg_0_0(6)
    );
\p_reg_reg_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \^q1\(7),
      I1 => p_reg_reg_1(7),
      I2 => p_reg_reg,
      I3 => p_reg_reg_0,
      O => ram_reg_0_1(7)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(21),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => p_reg_reg_1(21),
      O => A(5)
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(13),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => p_reg_reg_1(13),
      O => ram_reg_0_0(5)
    );
\p_reg_reg_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \^q1\(6),
      I1 => p_reg_reg_1(6),
      I2 => p_reg_reg,
      I3 => p_reg_reg_0,
      O => ram_reg_0_1(6)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(20),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => p_reg_reg_1(20),
      O => A(4)
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(12),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => p_reg_reg_1(12),
      O => ram_reg_0_0(4)
    );
\p_reg_reg_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \^q1\(5),
      I1 => p_reg_reg_1(5),
      I2 => p_reg_reg,
      I3 => p_reg_reg_0,
      O => ram_reg_0_1(5)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(19),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => p_reg_reg_1(19),
      O => A(3)
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(11),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => p_reg_reg_1(11),
      O => ram_reg_0_0(3)
    );
\p_reg_reg_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \^q1\(4),
      I1 => p_reg_reg_1(4),
      I2 => p_reg_reg,
      I3 => p_reg_reg_0,
      O => ram_reg_0_1(4)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(18),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => p_reg_reg_1(18),
      O => A(2)
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(10),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => p_reg_reg_1(10),
      O => ram_reg_0_0(2)
    );
\p_reg_reg_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \^q1\(3),
      I1 => p_reg_reg_1(3),
      I2 => p_reg_reg,
      I3 => p_reg_reg_0,
      O => ram_reg_0_1(3)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(17),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => p_reg_reg_1(17),
      O => A(1)
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(9),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => p_reg_reg_1(9),
      O => ram_reg_0_0(1)
    );
\p_reg_reg_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \^q1\(2),
      I1 => p_reg_reg_1(2),
      I2 => p_reg_reg,
      I3 => p_reg_reg_0,
      O => ram_reg_0_1(2)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(16),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => p_reg_reg_1(16),
      O => A(0)
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(8),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => p_reg_reg_1(8),
      O => ram_reg_0_0(0)
    );
\p_reg_reg_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \^q1\(1),
      I1 => p_reg_reg_1(1),
      I2 => p_reg_reg,
      I3 => p_reg_reg_0,
      O => ram_reg_0_1(1)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \^q1\(0),
      I1 => p_reg_reg_1(0),
      I2 => p_reg_reg,
      I3 => p_reg_reg_0,
      O => ram_reg_0_1(0)
    );
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ram_reg_0_2(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => LineBuf_val_V_3_d0(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => LineBuf_val_V_3_d0(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => \^q1\(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => \^q1\(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we0,
      ENBWREN => ce1,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_0_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(6),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(6),
      O => LineBuf_val_V_3_d0(6)
    );
\ram_reg_0_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(5),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(5),
      O => LineBuf_val_V_3_d0(5)
    );
\ram_reg_0_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(4),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(4),
      O => LineBuf_val_V_3_d0(4)
    );
\ram_reg_0_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(3),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(3),
      O => LineBuf_val_V_3_d0(3)
    );
\ram_reg_0_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(2),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(2),
      O => LineBuf_val_V_3_d0(2)
    );
\ram_reg_0_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(1),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(1),
      O => LineBuf_val_V_3_d0(1)
    );
\ram_reg_0_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(0),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(0),
      O => LineBuf_val_V_3_d0(0)
    );
\ram_reg_0_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(1),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(1),
      O => LineBuf_val_V_3_d0(17)
    );
\ram_reg_0_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(0),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(0),
      O => LineBuf_val_V_3_d0(16)
    );
\ram_reg_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(7),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(7),
      O => LineBuf_val_V_3_d0(15)
    );
\ram_reg_0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(6),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(6),
      O => LineBuf_val_V_3_d0(14)
    );
\ram_reg_0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(5),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(5),
      O => LineBuf_val_V_3_d0(13)
    );
\ram_reg_0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(4),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(4),
      O => LineBuf_val_V_3_d0(12)
    );
\ram_reg_0_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(3),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(3),
      O => LineBuf_val_V_3_d0(11)
    );
\ram_reg_0_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(2),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(2),
      O => LineBuf_val_V_3_d0(10)
    );
\ram_reg_0_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(1),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(1),
      O => LineBuf_val_V_3_d0(9)
    );
\ram_reg_0_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(0),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(0),
      O => LineBuf_val_V_3_d0(8)
    );
\ram_reg_0_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(7),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(7),
      O => LineBuf_val_V_3_d0(7)
    );
ram_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_0_2(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 0) => LineBuf_val_V_3_d0(23 downto 18),
      DIBDI(15 downto 0) => B"0000000000111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 6) => NLW_ram_reg_1_DOBDO_UNCONNECTED(15 downto 6),
      DOBDO(5 downto 0) => \^q1\(23 downto 18),
      DOPADOP(1 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(7),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(7),
      O => LineBuf_val_V_3_d0(23)
    );
\ram_reg_1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(6),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(6),
      O => LineBuf_val_V_3_d0(22)
    );
\ram_reg_1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(5),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(5),
      O => LineBuf_val_V_3_d0(21)
    );
\ram_reg_1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(4),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(4),
      O => LineBuf_val_V_3_d0(20)
    );
\ram_reg_1_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(3),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(3),
      O => LineBuf_val_V_3_d0(19)
    );
\ram_reg_1_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(2),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(2),
      O => LineBuf_val_V_3_d0(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_46 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    we0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_0 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_46 : entity is "bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram";
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_46;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_46 is
  signal LineBuf_val_V_2_d0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^q1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "LineBuf_val_V_2_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 30720;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "LineBuf_val_V_2_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 2047;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 18;
  attribute ram_slice_end of ram_reg_1 : label is 23;
begin
  q1(23 downto 0) <= \^q1\(23 downto 0);
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(0),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(0),
      O => ram_reg_0_1(0)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(1),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(1),
      O => ram_reg_0_1(1)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(2),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(2),
      O => ram_reg_0_1(2)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(3),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(3),
      O => ram_reg_0_1(3)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(4),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(4),
      O => ram_reg_0_1(4)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(5),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(5),
      O => ram_reg_0_1(5)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(6),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(6),
      O => ram_reg_0_1(6)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \^q1\(7),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(7),
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      O => ram_reg_0_1(7)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(8),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(8),
      O => ram_reg_0_0(0)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(9),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(9),
      O => ram_reg_0_0(1)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(10),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(10),
      O => ram_reg_0_0(2)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(11),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(11),
      O => ram_reg_0_0(3)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(12),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(12),
      O => ram_reg_0_0(4)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(13),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(13),
      O => ram_reg_0_0(5)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(14),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(14),
      O => ram_reg_0_0(6)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(15),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(15),
      O => ram_reg_0_0(7)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(16),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(16),
      O => D(0)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(17),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(17),
      O => D(1)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(18),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(18),
      O => D(2)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(19),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(19),
      O => D(3)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(20),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(20),
      O => D(4)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(21),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(21),
      O => D(5)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(22),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(22),
      O => D(6)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(23),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(23),
      O => D(7)
    );
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ram_reg_0_2(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => LineBuf_val_V_2_d0(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => LineBuf_val_V_2_d0(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => \^q1\(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => \^q1\(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we0,
      ENBWREN => ce1,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_0_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(6),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(6),
      O => LineBuf_val_V_2_d0(6)
    );
\ram_reg_0_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(5),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(5),
      O => LineBuf_val_V_2_d0(5)
    );
\ram_reg_0_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(4),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(4),
      O => LineBuf_val_V_2_d0(4)
    );
\ram_reg_0_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(3),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(3),
      O => LineBuf_val_V_2_d0(3)
    );
\ram_reg_0_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(2),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(2),
      O => LineBuf_val_V_2_d0(2)
    );
\ram_reg_0_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(1),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(1),
      O => LineBuf_val_V_2_d0(1)
    );
\ram_reg_0_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(0),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(0),
      O => LineBuf_val_V_2_d0(0)
    );
\ram_reg_0_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(1),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(1),
      O => LineBuf_val_V_2_d0(17)
    );
\ram_reg_0_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(0),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(0),
      O => LineBuf_val_V_2_d0(16)
    );
\ram_reg_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(7),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(7),
      O => LineBuf_val_V_2_d0(15)
    );
\ram_reg_0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(6),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(6),
      O => LineBuf_val_V_2_d0(14)
    );
\ram_reg_0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(5),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(5),
      O => LineBuf_val_V_2_d0(13)
    );
\ram_reg_0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(4),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(4),
      O => LineBuf_val_V_2_d0(12)
    );
\ram_reg_0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(3),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(3),
      O => LineBuf_val_V_2_d0(11)
    );
\ram_reg_0_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(2),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(2),
      O => LineBuf_val_V_2_d0(10)
    );
\ram_reg_0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(1),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(1),
      O => LineBuf_val_V_2_d0(9)
    );
\ram_reg_0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(0),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(0),
      O => LineBuf_val_V_2_d0(8)
    );
\ram_reg_0_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(7),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(7),
      O => LineBuf_val_V_2_d0(7)
    );
ram_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_0_2(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 0) => LineBuf_val_V_2_d0(23 downto 18),
      DIBDI(15 downto 0) => B"0000000000111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 6) => NLW_ram_reg_1_DOBDO_UNCONNECTED(15 downto 6),
      DOBDO(5 downto 0) => \^q1\(23 downto 18),
      DOPADOP(1 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(7),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(7),
      O => LineBuf_val_V_2_d0(23)
    );
\ram_reg_1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(6),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(6),
      O => LineBuf_val_V_2_d0(22)
    );
\ram_reg_1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(5),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(5),
      O => LineBuf_val_V_2_d0(21)
    );
\ram_reg_1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(4),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(4),
      O => LineBuf_val_V_2_d0(20)
    );
\ram_reg_1_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(3),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(3),
      O => LineBuf_val_V_2_d0(19)
    );
\ram_reg_1_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(2),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(2),
      O => LineBuf_val_V_2_d0(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_47 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    we0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_0 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_47 : entity is "bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram";
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_47;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_47 is
  signal LineBuf_val_V_1_d0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^q1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "LineBuf_val_V_1_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 30720;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "LineBuf_val_V_1_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 2047;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 18;
  attribute ram_slice_end of ram_reg_1 : label is 23;
begin
  q1(23 downto 0) <= \^q1\(23 downto 0);
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(0),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(0),
      O => ram_reg_0_1(0)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(1),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(1),
      O => ram_reg_0_1(1)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(2),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(2),
      O => ram_reg_0_1(2)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(3),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(3),
      O => ram_reg_0_1(3)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(4),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(4),
      O => ram_reg_0_1(4)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(5),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(5),
      O => ram_reg_0_1(5)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(6),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(6),
      O => ram_reg_0_1(6)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(7),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(7),
      O => ram_reg_0_1(7)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(8),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(8),
      O => ram_reg_0_0(0)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(9),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(9),
      O => ram_reg_0_0(1)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(10),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(10),
      O => ram_reg_0_0(2)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(11),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(11),
      O => ram_reg_0_0(3)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(12),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(12),
      O => ram_reg_0_0(4)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(13),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(13),
      O => ram_reg_0_0(5)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(14),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(14),
      O => ram_reg_0_0(6)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(15),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(15),
      O => ram_reg_0_0(7)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(16),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(16),
      O => D(0)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(17),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(17),
      O => D(1)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(18),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(18),
      O => D(2)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(19),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(19),
      O => D(3)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(20),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(20),
      O => D(4)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(21),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(21),
      O => D(5)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(22),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(22),
      O => D(6)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(23),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(23),
      O => D(7)
    );
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ram_reg_0_2(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => LineBuf_val_V_1_d0(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => LineBuf_val_V_1_d0(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => \^q1\(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => \^q1\(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we0,
      ENBWREN => ce1,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(7),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(7),
      O => LineBuf_val_V_1_d0(7)
    );
ram_reg_0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(6),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(6),
      O => LineBuf_val_V_1_d0(6)
    );
ram_reg_0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(5),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(5),
      O => LineBuf_val_V_1_d0(5)
    );
ram_reg_0_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(4),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(4),
      O => LineBuf_val_V_1_d0(4)
    );
ram_reg_0_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(3),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(3),
      O => LineBuf_val_V_1_d0(3)
    );
ram_reg_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(2),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(2),
      O => LineBuf_val_V_1_d0(2)
    );
ram_reg_0_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(1),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(1),
      O => LineBuf_val_V_1_d0(1)
    );
ram_reg_0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(0),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_4(0),
      O => LineBuf_val_V_1_d0(0)
    );
ram_reg_0_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(1),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(1),
      O => LineBuf_val_V_1_d0(17)
    );
ram_reg_0_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(0),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(0),
      O => LineBuf_val_V_1_d0(16)
    );
\ram_reg_0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(7),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(7),
      O => LineBuf_val_V_1_d0(15)
    );
\ram_reg_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(6),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(6),
      O => LineBuf_val_V_1_d0(14)
    );
\ram_reg_0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(5),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(5),
      O => LineBuf_val_V_1_d0(13)
    );
\ram_reg_0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(4),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(4),
      O => LineBuf_val_V_1_d0(12)
    );
\ram_reg_0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(3),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(3),
      O => LineBuf_val_V_1_d0(11)
    );
ram_reg_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(2),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(2),
      O => LineBuf_val_V_1_d0(10)
    );
ram_reg_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(1),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(1),
      O => LineBuf_val_V_1_d0(9)
    );
ram_reg_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_5(0),
      I1 => ram_reg_1_0,
      I2 => ram_reg_0_6(0),
      O => LineBuf_val_V_1_d0(8)
    );
ram_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_0_2(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 0) => LineBuf_val_V_1_d0(23 downto 18),
      DIBDI(15 downto 0) => B"0000000000111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 6) => NLW_ram_reg_1_DOBDO_UNCONNECTED(15 downto 6),
      DOBDO(5 downto 0) => \^q1\(23 downto 18),
      DOPADOP(1 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(7),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(7),
      O => LineBuf_val_V_1_d0(23)
    );
ram_reg_1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(6),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(6),
      O => LineBuf_val_V_1_d0(22)
    );
ram_reg_1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(5),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(5),
      O => LineBuf_val_V_1_d0(21)
    );
ram_reg_1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(4),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(4),
      O => LineBuf_val_V_1_d0(20)
    );
ram_reg_1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(3),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(3),
      O => LineBuf_val_V_1_d0(19)
    );
ram_reg_1_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_1(2),
      I1 => ram_reg_1_0,
      I2 => ram_reg_1_2(2),
      O => LineBuf_val_V_1_d0(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_48 is
  port (
    ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp81_i_reg_2095_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp81_i_reg_2095_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp1_stage0_11001 : in STD_LOGIC;
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\ : in STD_LOGIC;
    cmp81_i_reg_2095 : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    we0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    ram_reg_0_6 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_7 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_48 : entity is "bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram";
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_48;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_48 is
  signal \^ce0\ : STD_LOGIC;
  signal \^q1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \PixArrayVal_val_V_0_reg_641[0]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \PixArrayVal_val_V_0_reg_641[1]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \PixArrayVal_val_V_0_reg_641[2]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \PixArrayVal_val_V_0_reg_641[3]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \PixArrayVal_val_V_0_reg_641[4]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \PixArrayVal_val_V_0_reg_641[5]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \PixArrayVal_val_V_0_reg_641[6]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \PixArrayVal_val_V_0_reg_641[7]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \PixArrayVal_val_V_1_reg_631[0]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \PixArrayVal_val_V_1_reg_631[1]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \PixArrayVal_val_V_1_reg_631[2]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \PixArrayVal_val_V_1_reg_631[3]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \PixArrayVal_val_V_1_reg_631[4]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \PixArrayVal_val_V_1_reg_631[5]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \PixArrayVal_val_V_1_reg_631[6]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \PixArrayVal_val_V_1_reg_631[7]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \PixArray_val_V_5_2_0_i_reg_621[0]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \PixArray_val_V_5_2_0_i_reg_621[1]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \PixArray_val_V_5_2_0_i_reg_621[2]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \PixArray_val_V_5_2_0_i_reg_621[3]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \PixArray_val_V_5_2_0_i_reg_621[4]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \PixArray_val_V_5_2_0_i_reg_621[5]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \PixArray_val_V_5_2_0_i_reg_621[6]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \PixArray_val_V_5_2_0_i_reg_621[7]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[0]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[1]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[2]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[3]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[4]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[5]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[6]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[7]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[0]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[1]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[2]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[3]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[4]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[5]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[6]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[7]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[0]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[1]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[2]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[3]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[4]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[5]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[6]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[7]_i_1\ : label is "soft_lutpair233";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "LineBuf_val_V_0_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 30720;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "LineBuf_val_V_0_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 2047;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 18;
  attribute ram_slice_end of ram_reg_1 : label is 23;
begin
  ce0 <= \^ce0\;
  q1(23 downto 0) <= \^q1\(23 downto 0);
\PixArrayVal_val_V_0_reg_641[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(0),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(0),
      O => ram_reg_0_1(0)
    );
\PixArrayVal_val_V_0_reg_641[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(1),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(1),
      O => ram_reg_0_1(1)
    );
\PixArrayVal_val_V_0_reg_641[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(2),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(2),
      O => ram_reg_0_1(2)
    );
\PixArrayVal_val_V_0_reg_641[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(3),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(3),
      O => ram_reg_0_1(3)
    );
\PixArrayVal_val_V_0_reg_641[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(4),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(4),
      O => ram_reg_0_1(4)
    );
\PixArrayVal_val_V_0_reg_641[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(5),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(5),
      O => ram_reg_0_1(5)
    );
\PixArrayVal_val_V_0_reg_641[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(6),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(6),
      O => ram_reg_0_1(6)
    );
\PixArrayVal_val_V_0_reg_641[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(7),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(7),
      O => ram_reg_0_1(7)
    );
\PixArrayVal_val_V_1_reg_631[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(8),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(8),
      O => ram_reg_0_0(0)
    );
\PixArrayVal_val_V_1_reg_631[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(9),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(9),
      O => ram_reg_0_0(1)
    );
\PixArrayVal_val_V_1_reg_631[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(10),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(10),
      O => ram_reg_0_0(2)
    );
\PixArrayVal_val_V_1_reg_631[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(11),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(11),
      O => ram_reg_0_0(3)
    );
\PixArrayVal_val_V_1_reg_631[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(12),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(12),
      O => ram_reg_0_0(4)
    );
\PixArrayVal_val_V_1_reg_631[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(13),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(13),
      O => ram_reg_0_0(5)
    );
\PixArrayVal_val_V_1_reg_631[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(14),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(14),
      O => ram_reg_0_0(6)
    );
\PixArrayVal_val_V_1_reg_631[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(15),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(15),
      O => ram_reg_0_0(7)
    );
\PixArray_val_V_5_2_0_i_reg_621[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(16),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(16),
      O => D(0)
    );
\PixArray_val_V_5_2_0_i_reg_621[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(17),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(17),
      O => D(1)
    );
\PixArray_val_V_5_2_0_i_reg_621[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(18),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(18),
      O => D(2)
    );
\PixArray_val_V_5_2_0_i_reg_621[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(19),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(19),
      O => D(3)
    );
\PixArray_val_V_5_2_0_i_reg_621[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(20),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(20),
      O => D(4)
    );
\PixArray_val_V_5_2_0_i_reg_621[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(21),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(21),
      O => D(5)
    );
\PixArray_val_V_5_2_0_i_reg_621[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(22),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(22),
      O => D(6)
    );
\PixArray_val_V_5_2_0_i_reg_621[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q1\(23),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => cmp81_i_reg_2095,
      I4 => d0(23),
      O => D(7)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(0),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(0),
      O => ram_reg_0_4(0)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(1),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(1),
      O => ram_reg_0_4(1)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(2),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(2),
      O => ram_reg_0_4(2)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(3),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(3),
      O => ram_reg_0_4(3)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(4),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(4),
      O => ram_reg_0_4(4)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(5),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(5),
      O => ram_reg_0_4(5)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(6),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(6),
      O => ram_reg_0_4(6)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(7),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(7),
      O => ram_reg_0_4(7)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(8),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(8),
      O => ram_reg_0_3(0)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(9),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(9),
      O => ram_reg_0_3(1)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(10),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(10),
      O => ram_reg_0_3(2)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(11),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(11),
      O => ram_reg_0_3(3)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(12),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(12),
      O => ram_reg_0_3(4)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(13),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(13),
      O => ram_reg_0_3(5)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(14),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(14),
      O => ram_reg_0_3(6)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(15),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(15),
      O => ram_reg_0_3(7)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(16),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(16),
      O => ram_reg_1_0(0)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(17),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(17),
      O => ram_reg_1_0(1)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(18),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(18),
      O => ram_reg_1_0(2)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(19),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(19),
      O => ram_reg_1_0(3)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(20),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(20),
      O => ram_reg_1_0(4)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(21),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(21),
      O => ram_reg_1_0(5)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(22),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(22),
      O => ram_reg_1_0(6)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^q1\(23),
      I1 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(23),
      O => ram_reg_1_0(7)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => d0(0),
      I1 => \^q1\(0),
      I2 => cmp81_i_reg_2095,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I4 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      O => ram_reg_0_2(0)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => d0(1),
      I1 => \^q1\(1),
      I2 => cmp81_i_reg_2095,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I4 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      O => ram_reg_0_2(1)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => d0(2),
      I1 => \^q1\(2),
      I2 => cmp81_i_reg_2095,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I4 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      O => ram_reg_0_2(2)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => d0(3),
      I1 => \^q1\(3),
      I2 => cmp81_i_reg_2095,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I4 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      O => ram_reg_0_2(3)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => d0(4),
      I1 => \^q1\(4),
      I2 => cmp81_i_reg_2095,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I4 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      O => ram_reg_0_2(4)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => d0(5),
      I1 => \^q1\(5),
      I2 => cmp81_i_reg_2095,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I4 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      O => ram_reg_0_2(5)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => d0(6),
      I1 => \^q1\(6),
      I2 => cmp81_i_reg_2095,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I4 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      O => ram_reg_0_2(6)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => d0(7),
      I1 => \^q1\(7),
      I2 => cmp81_i_reg_2095,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I4 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      O => ram_reg_0_2(7)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF0080"
    )
        port map (
      I0 => d0(8),
      I1 => cmp81_i_reg_2095,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I4 => \^q1\(8),
      O => \cmp81_i_reg_2095_reg[0]_0\(0)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF0080"
    )
        port map (
      I0 => d0(9),
      I1 => cmp81_i_reg_2095,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I4 => \^q1\(9),
      O => \cmp81_i_reg_2095_reg[0]_0\(1)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF0080"
    )
        port map (
      I0 => d0(10),
      I1 => cmp81_i_reg_2095,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I4 => \^q1\(10),
      O => \cmp81_i_reg_2095_reg[0]_0\(2)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF0080"
    )
        port map (
      I0 => d0(11),
      I1 => cmp81_i_reg_2095,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I4 => \^q1\(11),
      O => \cmp81_i_reg_2095_reg[0]_0\(3)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF0080"
    )
        port map (
      I0 => d0(12),
      I1 => cmp81_i_reg_2095,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I4 => \^q1\(12),
      O => \cmp81_i_reg_2095_reg[0]_0\(4)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF0080"
    )
        port map (
      I0 => d0(13),
      I1 => cmp81_i_reg_2095,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I4 => \^q1\(13),
      O => \cmp81_i_reg_2095_reg[0]_0\(5)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF0080"
    )
        port map (
      I0 => d0(14),
      I1 => cmp81_i_reg_2095,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I4 => \^q1\(14),
      O => \cmp81_i_reg_2095_reg[0]_0\(6)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF0080"
    )
        port map (
      I0 => d0(15),
      I1 => cmp81_i_reg_2095,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I4 => \^q1\(15),
      O => \cmp81_i_reg_2095_reg[0]_0\(7)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF0080"
    )
        port map (
      I0 => d0(16),
      I1 => cmp81_i_reg_2095,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I4 => \^q1\(16),
      O => \cmp81_i_reg_2095_reg[0]\(0)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF0080"
    )
        port map (
      I0 => d0(17),
      I1 => cmp81_i_reg_2095,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I4 => \^q1\(17),
      O => \cmp81_i_reg_2095_reg[0]\(1)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF0080"
    )
        port map (
      I0 => d0(18),
      I1 => cmp81_i_reg_2095,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I4 => \^q1\(18),
      O => \cmp81_i_reg_2095_reg[0]\(2)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF0080"
    )
        port map (
      I0 => d0(19),
      I1 => cmp81_i_reg_2095,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I4 => \^q1\(19),
      O => \cmp81_i_reg_2095_reg[0]\(3)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF0080"
    )
        port map (
      I0 => d0(20),
      I1 => cmp81_i_reg_2095,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I4 => \^q1\(20),
      O => \cmp81_i_reg_2095_reg[0]\(4)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF0080"
    )
        port map (
      I0 => d0(21),
      I1 => cmp81_i_reg_2095,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I4 => \^q1\(21),
      O => \cmp81_i_reg_2095_reg[0]\(5)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF0080"
    )
        port map (
      I0 => d0(22),
      I1 => cmp81_i_reg_2095,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I4 => \^q1\(22),
      O => \cmp81_i_reg_2095_reg[0]\(6)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF0080"
    )
        port map (
      I0 => d0(23),
      I1 => cmp81_i_reg_2095,
      I2 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      I3 => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      I4 => \^q1\(23),
      O => \cmp81_i_reg_2095_reg[0]\(7)
    );
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => ram_reg_0_6(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ram_reg_0_7(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => d0(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => d0(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => \^q1\(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => \^q1\(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we0,
      ENBWREN => ce1,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => \^ce0\,
      WEA(2) => \^ce0\,
      WEA(1) => \^ce0\,
      WEA(0) => \^ce0\,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ram_reg_0_5,
      I1 => Q(0),
      I2 => ap_block_pp1_stage0_11001,
      O => \^ce0\
    );
ram_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ram_reg_0_6(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_0_7(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 0) => d0(23 downto 18),
      DIBDI(15 downto 0) => B"0000000000111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 6) => NLW_ram_reg_1_DOBDO_UNCONNECTED(15 downto 6),
      DOBDO(5 downto 0) => \^q1\(23 downto 18),
      DOPADOP(1 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => we0,
      ENBWREN => ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^ce0\,
      WEA(0) => \^ce0\,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_AXIvideo2MultiPixStream is
  port (
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXIvideo2MultiPixStream_U0_SrcYUV_write : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    AXIvideo2MultiPixStream_U0_WidthIn_read : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    internal_full_n_reg_1 : out STD_LOGIC;
    internal_full_n_reg_2 : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    SrcYUV_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    HwReg_ColorMode_c_empty_n : in STD_LOGIC;
    HwReg_ColorMode_c16_full_n : in STD_LOGIC;
    HwReg_HeightIn_c_empty_n : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_HeightIn_c14_full_n : in STD_LOGIC;
    HwReg_Width_c15_full_n : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_start : in STD_LOGIC;
    internal_full_n_reg_3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \d_read_reg_22_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ColorMode_read_reg_553_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_AXIvideo2MultiPixStream;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_AXIvideo2MultiPixStream is
  signal \^axivideo2multipixstream_u0_widthin_read\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_0 : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ColorMode_read_reg_553 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[6]_i_5_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_6_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_7_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_8_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_2_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_NS_fsm115_out : STD_LOGIC;
  signal ap_condition_pp1_exit_iter0_state6 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_3 : STD_LOGIC;
  signal axi_data_V_2_reg_248 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V_2_reg_248[0]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[10]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[11]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[12]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[13]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[14]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[15]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[16]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[17]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[18]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[19]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[1]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[20]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[21]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[22]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[23]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[2]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[3]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[4]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[5]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[6]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[7]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[8]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_248[9]_i_1_n_3\ : STD_LOGIC;
  signal axi_data_V_3_reg_302 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V_3_reg_302[0]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[10]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[11]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[12]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[13]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[14]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[15]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[16]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[17]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[18]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[19]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[1]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[20]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[21]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[22]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[23]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[2]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[3]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[4]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[5]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[6]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[7]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[8]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_302[9]_i_1_n_3\ : STD_LOGIC;
  signal axi_data_V_5_ph_reg_338 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V_5_ph_reg_338[23]_i_1_n_3\ : STD_LOGIC;
  signal axi_data_V_5_reg_375 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_data_V_7_reg_313 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_data_V_reg_191 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_last_V_2_reg_237 : STD_LOGIC;
  signal \axi_last_V_2_reg_237[0]_i_1_n_3\ : STD_LOGIC;
  signal axi_last_V_3_reg_292 : STD_LOGIC;
  signal \axi_last_V_3_reg_292[0]_i_1_n_3\ : STD_LOGIC;
  signal axi_last_V_5_ph_reg_350 : STD_LOGIC;
  signal \axi_last_V_5_ph_reg_350[0]_i_1_n_3\ : STD_LOGIC;
  signal axi_last_V_5_reg_387 : STD_LOGIC;
  signal \axi_last_V_8_reg_325[0]_i_2_n_3\ : STD_LOGIC;
  signal \axi_last_V_8_reg_325_reg_n_3_[0]\ : STD_LOGIC;
  signal axi_last_V_reg_203 : STD_LOGIC;
  signal \cmp7661_i_reg_586[0]_i_1_n_3\ : STD_LOGIC;
  signal \cmp7661_i_reg_586[0]_i_2_n_3\ : STD_LOGIC;
  signal \cmp7661_i_reg_586[0]_i_3_n_3\ : STD_LOGIC;
  signal \cmp7661_i_reg_586[0]_i_4_n_3\ : STD_LOGIC;
  signal \cmp7661_i_reg_586_reg_n_3_[0]\ : STD_LOGIC;
  signal cols_reg_563 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \eol_1_ph_reg_362[0]_i_1_n_3\ : STD_LOGIC;
  signal \eol_1_ph_reg_362_reg_n_3_[0]\ : STD_LOGIC;
  signal eol_1_reg_399 : STD_LOGIC;
  signal \eol_1_reg_399_reg_n_3_[0]\ : STD_LOGIC;
  signal eol_reg_270 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_435_n_10 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_435_n_11 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_435_n_12 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_435_n_13 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_435_n_3 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_435_n_4 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_435_n_5 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_435_n_6 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_435_n_7 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_435_n_8 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_435_n_9 : STD_LOGIC;
  signal i_2_fu_464_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_2_reg_597 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_2_reg_597[9]_i_2_n_3\ : STD_LOGIC;
  signal i_reg_226 : STD_LOGIC;
  signal \i_reg_226_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_reg_226_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_reg_226_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_reg_226_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_reg_226_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_reg_226_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_reg_226_reg_n_3_[6]\ : STD_LOGIC;
  signal \i_reg_226_reg_n_3_[7]\ : STD_LOGIC;
  signal \i_reg_226_reg_n_3_[8]\ : STD_LOGIC;
  signal \i_reg_226_reg_n_3_[9]\ : STD_LOGIC;
  signal \icmp_ln820_reg_616_reg_n_3_[0]\ : STD_LOGIC;
  signal \icmp_ln844_reg_590[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln844_reg_590[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln844_reg_590_reg_n_3_[0]\ : STD_LOGIC;
  signal j_2_fu_478_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \j_reg_259[10]_i_4_n_3\ : STD_LOGIC;
  signal \j_reg_259[4]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_259[7]_i_1_n_3\ : STD_LOGIC;
  signal j_reg_259_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_24_in : STD_LOGIC;
  signal pix_val_V_0_2_fu_509_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_val_V_1_2_fu_526_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_val_V_2_4_fu_533_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal regslice_both_AXI_video_strm_V_data_V_U_n_10 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_100 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_101 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_102 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_103 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_104 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_105 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_106 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_107 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_108 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_109 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_110 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_111 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_112 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_113 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_114 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_115 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_116 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_117 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_118 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_120 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_121 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_14 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_4 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_57 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_58 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_59 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_6 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_60 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_61 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_62 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_63 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_64 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_65 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_66 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_67 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_68 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_69 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_70 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_71 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_72 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_73 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_74 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_75 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_76 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_77 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_78 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_79 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_80 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_90 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_91 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_92 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_93 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_94 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_95 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_96 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_97 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_98 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_99 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_10 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_12 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_3 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_4 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_6 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_8 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_user_V_U_n_3 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_user_V_U_n_4 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_user_V_U_n_6 : STD_LOGIC;
  signal s_axis_video_TDATA_int_regslice : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal s_axis_video_TLAST_int_regslice : STD_LOGIC;
  signal sof_4_fu_120 : STD_LOGIC;
  signal \sof_4_fu_120[0]_i_1_n_3\ : STD_LOGIC;
  signal sof_6_reg_282 : STD_LOGIC;
  signal sof_reg_215 : STD_LOGIC;
  signal trunc_ln797_reg_558 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_ap_CS_fsm_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair38";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[10]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[11]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[12]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[13]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[14]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[15]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[16]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[17]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[18]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[19]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[20]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[21]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[22]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[23]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[5]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[7]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[8]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_248[9]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_last_V_2_reg_237[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \i_2_reg_597[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \i_2_reg_597[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \i_2_reg_597[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \i_2_reg_597[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \i_2_reg_597[6]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \i_2_reg_597[7]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \i_2_reg_597[8]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \i_2_reg_597[9]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__10\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__10\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \j_reg_259[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \j_reg_259[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \j_reg_259[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \j_reg_259[4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \j_reg_259[6]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \j_reg_259[7]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \j_reg_259[8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \j_reg_259[9]_i_1\ : label is "soft_lutpair30";
begin
  AXIvideo2MultiPixStream_U0_WidthIn_read <= \^axivideo2multipixstream_u0_widthin_read\;
  CO(0) <= \^co\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \ap_CS_fsm_reg[5]_0\ <= \^ap_cs_fsm_reg[5]_0\;
\ColorMode_read_reg_553_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_553_reg[7]_0\(0),
      Q => ColorMode_read_reg_553(0),
      R => '0'
    );
\ColorMode_read_reg_553_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_553_reg[7]_0\(1),
      Q => ColorMode_read_reg_553(1),
      R => '0'
    );
\ColorMode_read_reg_553_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_553_reg[7]_0\(2),
      Q => ColorMode_read_reg_553(2),
      R => '0'
    );
\ColorMode_read_reg_553_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_553_reg[7]_0\(3),
      Q => ColorMode_read_reg_553(3),
      R => '0'
    );
\ColorMode_read_reg_553_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_553_reg[7]_0\(4),
      Q => ColorMode_read_reg_553(4),
      R => '0'
    );
\ColorMode_read_reg_553_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_553_reg[7]_0\(5),
      Q => ColorMode_read_reg_553(5),
      R => '0'
    );
\ColorMode_read_reg_553_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_553_reg[7]_0\(6),
      Q => ColorMode_read_reg_553(6),
      R => '0'
    );
\ColorMode_read_reg_553_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_553_reg[7]_0\(7),
      Q => ColorMode_read_reg_553(7),
      R => '0'
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => \ap_CS_fsm_reg[0]_0\,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg[1]_0\,
      I2 => HwReg_ColorMode_c_empty_n,
      I3 => HwReg_ColorMode_c16_full_n,
      I4 => HwReg_HeightIn_c_empty_n,
      O => \^axivideo2multipixstream_u0_widthin_read\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => sof_reg_215,
      I2 => ap_CS_fsm_state3,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sof_reg_215,
      I1 => ap_CS_fsm_state3,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state4,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln797_reg_558(9),
      I1 => \i_reg_226_reg_n_3_[9]\,
      O => \ap_CS_fsm[6]_i_5_n_3\
    );
\ap_CS_fsm[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_226_reg_n_3_[7]\,
      I1 => trunc_ln797_reg_558(7),
      I2 => \i_reg_226_reg_n_3_[6]\,
      I3 => trunc_ln797_reg_558(6),
      I4 => trunc_ln797_reg_558(8),
      I5 => \i_reg_226_reg_n_3_[8]\,
      O => \ap_CS_fsm[6]_i_6_n_3\
    );
\ap_CS_fsm[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => trunc_ln797_reg_558(5),
      I1 => \i_reg_226_reg_n_3_[5]\,
      I2 => \i_reg_226_reg_n_3_[3]\,
      I3 => trunc_ln797_reg_558(3),
      I4 => \i_reg_226_reg_n_3_[4]\,
      I5 => trunc_ln797_reg_558(4),
      O => \ap_CS_fsm[6]_i_7_n_3\
    );
\ap_CS_fsm[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => trunc_ln797_reg_558(2),
      I1 => \i_reg_226_reg_n_3_[2]\,
      I2 => \i_reg_226_reg_n_3_[0]\,
      I3 => trunc_ln797_reg_558(0),
      I4 => \i_reg_226_reg_n_3_[1]\,
      I5 => trunc_ln797_reg_558(1),
      O => \ap_CS_fsm[6]_i_8_n_3\
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \eol_1_reg_399_reg_n_3_[0]\,
      I2 => ap_CS_fsm_state9,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \eol_1_reg_399_reg_n_3_[0]\,
      I1 => ap_CS_fsm_state9,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^axivideo2multipixstream_u0_widthin_read\,
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_pp1_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state8,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[6]_i_2_n_4\,
      CO(1) => \ap_CS_fsm_reg[6]_i_2_n_5\,
      CO(0) => \ap_CS_fsm_reg[6]_i_2_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[6]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[6]_i_5_n_3\,
      S(2) => \ap_CS_fsm[6]_i_6_n_3\,
      S(1) => \ap_CS_fsm[6]_i_7_n_3\,
      S(0) => \ap_CS_fsm[6]_i_8_n_3\
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state9,
      R => SS(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state10,
      R => SS(0)
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_11,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      Q => ap_enable_reg_pp1_iter1_reg_n_3,
      R => '0'
    );
\axi_data_V_2_reg_248[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(0),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(0),
      O => \axi_data_V_2_reg_248[0]_i_1_n_3\
    );
\axi_data_V_2_reg_248[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(10),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(10),
      O => \axi_data_V_2_reg_248[10]_i_1_n_3\
    );
\axi_data_V_2_reg_248[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(11),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(11),
      O => \axi_data_V_2_reg_248[11]_i_1_n_3\
    );
\axi_data_V_2_reg_248[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(12),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(12),
      O => \axi_data_V_2_reg_248[12]_i_1_n_3\
    );
\axi_data_V_2_reg_248[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(13),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(13),
      O => \axi_data_V_2_reg_248[13]_i_1_n_3\
    );
\axi_data_V_2_reg_248[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(14),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(14),
      O => \axi_data_V_2_reg_248[14]_i_1_n_3\
    );
\axi_data_V_2_reg_248[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(15),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(15),
      O => \axi_data_V_2_reg_248[15]_i_1_n_3\
    );
\axi_data_V_2_reg_248[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(16),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(16),
      O => \axi_data_V_2_reg_248[16]_i_1_n_3\
    );
\axi_data_V_2_reg_248[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(17),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(17),
      O => \axi_data_V_2_reg_248[17]_i_1_n_3\
    );
\axi_data_V_2_reg_248[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(18),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(18),
      O => \axi_data_V_2_reg_248[18]_i_1_n_3\
    );
\axi_data_V_2_reg_248[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(19),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(19),
      O => \axi_data_V_2_reg_248[19]_i_1_n_3\
    );
\axi_data_V_2_reg_248[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(1),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(1),
      O => \axi_data_V_2_reg_248[1]_i_1_n_3\
    );
\axi_data_V_2_reg_248[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(20),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(20),
      O => \axi_data_V_2_reg_248[20]_i_1_n_3\
    );
\axi_data_V_2_reg_248[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(21),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(21),
      O => \axi_data_V_2_reg_248[21]_i_1_n_3\
    );
\axi_data_V_2_reg_248[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(22),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(22),
      O => \axi_data_V_2_reg_248[22]_i_1_n_3\
    );
\axi_data_V_2_reg_248[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(23),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(23),
      O => \axi_data_V_2_reg_248[23]_i_1_n_3\
    );
\axi_data_V_2_reg_248[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(2),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(2),
      O => \axi_data_V_2_reg_248[2]_i_1_n_3\
    );
\axi_data_V_2_reg_248[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(3),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(3),
      O => \axi_data_V_2_reg_248[3]_i_1_n_3\
    );
\axi_data_V_2_reg_248[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(4),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(4),
      O => \axi_data_V_2_reg_248[4]_i_1_n_3\
    );
\axi_data_V_2_reg_248[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(5),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(5),
      O => \axi_data_V_2_reg_248[5]_i_1_n_3\
    );
\axi_data_V_2_reg_248[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(6),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(6),
      O => \axi_data_V_2_reg_248[6]_i_1_n_3\
    );
\axi_data_V_2_reg_248[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(7),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(7),
      O => \axi_data_V_2_reg_248[7]_i_1_n_3\
    );
\axi_data_V_2_reg_248[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(8),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(8),
      O => \axi_data_V_2_reg_248[8]_i_1_n_3\
    );
\axi_data_V_2_reg_248[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_375(9),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_191(9),
      O => \axi_data_V_2_reg_248[9]_i_1_n_3\
    );
\axi_data_V_2_reg_248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[0]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(0),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[10]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(10),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[11]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(11),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[12]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(12),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[13]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(13),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[14]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(14),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[15]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(15),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[16]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(16),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[17]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(17),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[18]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(18),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[19]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(19),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[1]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(1),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[20]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(20),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[21]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(21),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[22]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(22),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[23]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(23),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[2]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(2),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[3]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(3),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[4]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(4),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[5]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(5),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[6]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(6),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[7]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(7),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[8]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(8),
      R => '0'
    );
\axi_data_V_2_reg_248_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_248[9]_i_1_n_3\,
      Q => axi_data_V_2_reg_248(9),
      R => '0'
    );
\axi_data_V_3_reg_302[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(0),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(0),
      O => \axi_data_V_3_reg_302[0]_i_1_n_3\
    );
\axi_data_V_3_reg_302[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(10),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(10),
      O => \axi_data_V_3_reg_302[10]_i_1_n_3\
    );
\axi_data_V_3_reg_302[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(11),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(11),
      O => \axi_data_V_3_reg_302[11]_i_1_n_3\
    );
\axi_data_V_3_reg_302[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(12),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(12),
      O => \axi_data_V_3_reg_302[12]_i_1_n_3\
    );
\axi_data_V_3_reg_302[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(13),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(13),
      O => \axi_data_V_3_reg_302[13]_i_1_n_3\
    );
\axi_data_V_3_reg_302[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(14),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(14),
      O => \axi_data_V_3_reg_302[14]_i_1_n_3\
    );
\axi_data_V_3_reg_302[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(15),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(15),
      O => \axi_data_V_3_reg_302[15]_i_1_n_3\
    );
\axi_data_V_3_reg_302[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(16),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(16),
      O => \axi_data_V_3_reg_302[16]_i_1_n_3\
    );
\axi_data_V_3_reg_302[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(17),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(17),
      O => \axi_data_V_3_reg_302[17]_i_1_n_3\
    );
\axi_data_V_3_reg_302[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(18),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(18),
      O => \axi_data_V_3_reg_302[18]_i_1_n_3\
    );
\axi_data_V_3_reg_302[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(19),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(19),
      O => \axi_data_V_3_reg_302[19]_i_1_n_3\
    );
\axi_data_V_3_reg_302[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(1),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(1),
      O => \axi_data_V_3_reg_302[1]_i_1_n_3\
    );
\axi_data_V_3_reg_302[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(20),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(20),
      O => \axi_data_V_3_reg_302[20]_i_1_n_3\
    );
\axi_data_V_3_reg_302[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(21),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(21),
      O => \axi_data_V_3_reg_302[21]_i_1_n_3\
    );
\axi_data_V_3_reg_302[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(22),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(22),
      O => \axi_data_V_3_reg_302[22]_i_1_n_3\
    );
\axi_data_V_3_reg_302[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(23),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(23),
      O => \axi_data_V_3_reg_302[23]_i_2_n_3\
    );
\axi_data_V_3_reg_302[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(2),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(2),
      O => \axi_data_V_3_reg_302[2]_i_1_n_3\
    );
\axi_data_V_3_reg_302[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(3),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(3),
      O => \axi_data_V_3_reg_302[3]_i_1_n_3\
    );
\axi_data_V_3_reg_302[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(4),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(4),
      O => \axi_data_V_3_reg_302[4]_i_1_n_3\
    );
\axi_data_V_3_reg_302[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(5),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(5),
      O => \axi_data_V_3_reg_302[5]_i_1_n_3\
    );
\axi_data_V_3_reg_302[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(6),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(6),
      O => \axi_data_V_3_reg_302[6]_i_1_n_3\
    );
\axi_data_V_3_reg_302[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(7),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(7),
      O => \axi_data_V_3_reg_302[7]_i_1_n_3\
    );
\axi_data_V_3_reg_302[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(8),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(8),
      O => \axi_data_V_3_reg_302[8]_i_1_n_3\
    );
\axi_data_V_3_reg_302[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_248(9),
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => axi_data_V_7_reg_313(9),
      O => \axi_data_V_3_reg_302[9]_i_1_n_3\
    );
\axi_data_V_3_reg_302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[0]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(0),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[10]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(10),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[11]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(11),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[12]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(12),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[13]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(13),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[14]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(14),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[15]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(15),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[16]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(16),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[17]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(17),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[18]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(18),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[19]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(19),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[1]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(1),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[20]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(20),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[21]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(21),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[22]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(22),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[23]_i_2_n_3\,
      Q => axi_data_V_3_reg_302(23),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[2]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(2),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[3]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(3),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[4]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(4),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[5]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(5),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[6]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(6),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[7]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(7),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[8]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(8),
      R => '0'
    );
\axi_data_V_3_reg_302_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_data_V_3_reg_302[9]_i_1_n_3\,
      Q => axi_data_V_3_reg_302(9),
      R => '0'
    );
\axi_data_V_5_ph_reg_338[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(0),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(0),
      O => p_1_in(0)
    );
\axi_data_V_5_ph_reg_338[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(10),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(10),
      O => p_1_in(10)
    );
\axi_data_V_5_ph_reg_338[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(11),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(11),
      O => p_1_in(11)
    );
\axi_data_V_5_ph_reg_338[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(12),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(12),
      O => p_1_in(12)
    );
\axi_data_V_5_ph_reg_338[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(13),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(13),
      O => p_1_in(13)
    );
\axi_data_V_5_ph_reg_338[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(14),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(14),
      O => p_1_in(14)
    );
\axi_data_V_5_ph_reg_338[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(15),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(15),
      O => p_1_in(15)
    );
\axi_data_V_5_ph_reg_338[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(16),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(16),
      O => p_1_in(16)
    );
\axi_data_V_5_ph_reg_338[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(17),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(17),
      O => p_1_in(17)
    );
\axi_data_V_5_ph_reg_338[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(18),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(18),
      O => p_1_in(18)
    );
\axi_data_V_5_ph_reg_338[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(19),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(19),
      O => p_1_in(19)
    );
\axi_data_V_5_ph_reg_338[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(1),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(1),
      O => p_1_in(1)
    );
\axi_data_V_5_ph_reg_338[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(20),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(20),
      O => p_1_in(20)
    );
\axi_data_V_5_ph_reg_338[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(21),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(21),
      O => p_1_in(21)
    );
\axi_data_V_5_ph_reg_338[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(22),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(22),
      O => p_1_in(22)
    );
\axi_data_V_5_ph_reg_338[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30AA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \^co\(0),
      I2 => \^q\(1),
      I3 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      O => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\
    );
\axi_data_V_5_ph_reg_338[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(23),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(23),
      O => p_1_in(23)
    );
\axi_data_V_5_ph_reg_338[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(2),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(2),
      O => p_1_in(2)
    );
\axi_data_V_5_ph_reg_338[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(3),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(3),
      O => p_1_in(3)
    );
\axi_data_V_5_ph_reg_338[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(4),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(4),
      O => p_1_in(4)
    );
\axi_data_V_5_ph_reg_338[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(5),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(5),
      O => p_1_in(5)
    );
\axi_data_V_5_ph_reg_338[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(6),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(6),
      O => p_1_in(6)
    );
\axi_data_V_5_ph_reg_338[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(7),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(7),
      O => p_1_in(7)
    );
\axi_data_V_5_ph_reg_338[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(8),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(8),
      O => p_1_in(8)
    );
\axi_data_V_5_ph_reg_338[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_302(9),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_248(9),
      O => p_1_in(9)
    );
\axi_data_V_5_ph_reg_338_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(0),
      Q => axi_data_V_5_ph_reg_338(0),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(10),
      Q => axi_data_V_5_ph_reg_338(10),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(11),
      Q => axi_data_V_5_ph_reg_338(11),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(12),
      Q => axi_data_V_5_ph_reg_338(12),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(13),
      Q => axi_data_V_5_ph_reg_338(13),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(14),
      Q => axi_data_V_5_ph_reg_338(14),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(15),
      Q => axi_data_V_5_ph_reg_338(15),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(16),
      Q => axi_data_V_5_ph_reg_338(16),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(17),
      Q => axi_data_V_5_ph_reg_338(17),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(18),
      Q => axi_data_V_5_ph_reg_338(18),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(19),
      Q => axi_data_V_5_ph_reg_338(19),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(1),
      Q => axi_data_V_5_ph_reg_338(1),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(20),
      Q => axi_data_V_5_ph_reg_338(20),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(21),
      Q => axi_data_V_5_ph_reg_338(21),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(22),
      Q => axi_data_V_5_ph_reg_338(22),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(23),
      Q => axi_data_V_5_ph_reg_338(23),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(2),
      Q => axi_data_V_5_ph_reg_338(2),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(3),
      Q => axi_data_V_5_ph_reg_338(3),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(4),
      Q => axi_data_V_5_ph_reg_338(4),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(5),
      Q => axi_data_V_5_ph_reg_338(5),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(6),
      Q => axi_data_V_5_ph_reg_338(6),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(7),
      Q => axi_data_V_5_ph_reg_338(7),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(8),
      Q => axi_data_V_5_ph_reg_338(8),
      R => '0'
    );
\axi_data_V_5_ph_reg_338_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => p_1_in(9),
      Q => axi_data_V_5_ph_reg_338(9),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_113,
      Q => axi_data_V_5_reg_375(0),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_103,
      Q => axi_data_V_5_reg_375(10),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_102,
      Q => axi_data_V_5_reg_375(11),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_101,
      Q => axi_data_V_5_reg_375(12),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_100,
      Q => axi_data_V_5_reg_375(13),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_99,
      Q => axi_data_V_5_reg_375(14),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_98,
      Q => axi_data_V_5_reg_375(15),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_97,
      Q => axi_data_V_5_reg_375(16),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_96,
      Q => axi_data_V_5_reg_375(17),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_95,
      Q => axi_data_V_5_reg_375(18),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_94,
      Q => axi_data_V_5_reg_375(19),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_112,
      Q => axi_data_V_5_reg_375(1),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_93,
      Q => axi_data_V_5_reg_375(20),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_92,
      Q => axi_data_V_5_reg_375(21),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_91,
      Q => axi_data_V_5_reg_375(22),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      Q => axi_data_V_5_reg_375(23),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_111,
      Q => axi_data_V_5_reg_375(2),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_110,
      Q => axi_data_V_5_reg_375(3),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_109,
      Q => axi_data_V_5_reg_375(4),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_108,
      Q => axi_data_V_5_reg_375(5),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_107,
      Q => axi_data_V_5_reg_375(6),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_106,
      Q => axi_data_V_5_reg_375(7),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_105,
      Q => axi_data_V_5_reg_375(8),
      R => '0'
    );
\axi_data_V_5_reg_375_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_104,
      Q => axi_data_V_5_reg_375(9),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_80,
      Q => axi_data_V_7_reg_313(0),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_70,
      Q => axi_data_V_7_reg_313(10),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_69,
      Q => axi_data_V_7_reg_313(11),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_68,
      Q => axi_data_V_7_reg_313(12),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_67,
      Q => axi_data_V_7_reg_313(13),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_66,
      Q => axi_data_V_7_reg_313(14),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_65,
      Q => axi_data_V_7_reg_313(15),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_64,
      Q => axi_data_V_7_reg_313(16),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_63,
      Q => axi_data_V_7_reg_313(17),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_62,
      Q => axi_data_V_7_reg_313(18),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_61,
      Q => axi_data_V_7_reg_313(19),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_79,
      Q => axi_data_V_7_reg_313(1),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_60,
      Q => axi_data_V_7_reg_313(20),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_59,
      Q => axi_data_V_7_reg_313(21),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_58,
      Q => axi_data_V_7_reg_313(22),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_57,
      Q => axi_data_V_7_reg_313(23),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_78,
      Q => axi_data_V_7_reg_313(2),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_77,
      Q => axi_data_V_7_reg_313(3),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_76,
      Q => axi_data_V_7_reg_313(4),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_75,
      Q => axi_data_V_7_reg_313(5),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_74,
      Q => axi_data_V_7_reg_313(6),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_73,
      Q => axi_data_V_7_reg_313(7),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_72,
      Q => axi_data_V_7_reg_313(8),
      R => '0'
    );
\axi_data_V_7_reg_313_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_71,
      Q => axi_data_V_7_reg_313(9),
      R => '0'
    );
\axi_data_V_reg_191_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(0),
      Q => axi_data_V_reg_191(0),
      R => '0'
    );
\axi_data_V_reg_191_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(10),
      Q => axi_data_V_reg_191(10),
      R => '0'
    );
\axi_data_V_reg_191_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(11),
      Q => axi_data_V_reg_191(11),
      R => '0'
    );
\axi_data_V_reg_191_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(12),
      Q => axi_data_V_reg_191(12),
      R => '0'
    );
\axi_data_V_reg_191_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(13),
      Q => axi_data_V_reg_191(13),
      R => '0'
    );
\axi_data_V_reg_191_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(14),
      Q => axi_data_V_reg_191(14),
      R => '0'
    );
\axi_data_V_reg_191_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(15),
      Q => axi_data_V_reg_191(15),
      R => '0'
    );
\axi_data_V_reg_191_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(16),
      Q => axi_data_V_reg_191(16),
      R => '0'
    );
\axi_data_V_reg_191_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(17),
      Q => axi_data_V_reg_191(17),
      R => '0'
    );
\axi_data_V_reg_191_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(18),
      Q => axi_data_V_reg_191(18),
      R => '0'
    );
\axi_data_V_reg_191_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(19),
      Q => axi_data_V_reg_191(19),
      R => '0'
    );
\axi_data_V_reg_191_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(1),
      Q => axi_data_V_reg_191(1),
      R => '0'
    );
\axi_data_V_reg_191_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(20),
      Q => axi_data_V_reg_191(20),
      R => '0'
    );
\axi_data_V_reg_191_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(21),
      Q => axi_data_V_reg_191(21),
      R => '0'
    );
\axi_data_V_reg_191_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(22),
      Q => axi_data_V_reg_191(22),
      R => '0'
    );
\axi_data_V_reg_191_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(23),
      Q => axi_data_V_reg_191(23),
      R => '0'
    );
\axi_data_V_reg_191_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(2),
      Q => axi_data_V_reg_191(2),
      R => '0'
    );
\axi_data_V_reg_191_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(3),
      Q => axi_data_V_reg_191(3),
      R => '0'
    );
\axi_data_V_reg_191_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(4),
      Q => axi_data_V_reg_191(4),
      R => '0'
    );
\axi_data_V_reg_191_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(5),
      Q => axi_data_V_reg_191(5),
      R => '0'
    );
\axi_data_V_reg_191_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(6),
      Q => axi_data_V_reg_191(6),
      R => '0'
    );
\axi_data_V_reg_191_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(7),
      Q => axi_data_V_reg_191(7),
      R => '0'
    );
\axi_data_V_reg_191_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(8),
      Q => axi_data_V_reg_191(8),
      R => '0'
    );
\axi_data_V_reg_191_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TDATA_int_regslice(9),
      Q => axi_data_V_reg_191(9),
      R => '0'
    );
\axi_last_V_2_reg_237[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_last_V_5_reg_387,
      I1 => ap_CS_fsm_state10,
      I2 => axi_last_V_reg_203,
      O => \axi_last_V_2_reg_237[0]_i_1_n_3\
    );
\axi_last_V_2_reg_237_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_last_V_2_reg_237[0]_i_1_n_3\,
      Q => axi_last_V_2_reg_237,
      R => '0'
    );
\axi_last_V_3_reg_292[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_last_V_2_reg_237,
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => \axi_last_V_8_reg_325_reg_n_3_[0]\,
      O => \axi_last_V_3_reg_292[0]_i_1_n_3\
    );
\axi_last_V_3_reg_292_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      D => \axi_last_V_3_reg_292[0]_i_1_n_3\,
      Q => axi_last_V_3_reg_292,
      R => '0'
    );
\axi_last_V_5_ph_reg_350[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => eol_reg_270,
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I3 => axi_last_V_2_reg_237,
      O => \axi_last_V_5_ph_reg_350[0]_i_1_n_3\
    );
\axi_last_V_5_ph_reg_350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_338[23]_i_1_n_3\,
      D => \axi_last_V_5_ph_reg_350[0]_i_1_n_3\,
      Q => axi_last_V_5_ph_reg_350,
      R => '0'
    );
\axi_last_V_5_reg_387_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_last_V_U_n_8,
      Q => axi_last_V_5_reg_387,
      R => '0'
    );
\axi_last_V_8_reg_325[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE0E"
    )
        port map (
      I0 => sof_6_reg_282,
      I1 => eol_reg_270,
      I2 => \^ap_cs_fsm_reg[5]_0\,
      I3 => \axi_last_V_8_reg_325_reg_n_3_[0]\,
      I4 => ap_condition_pp1_exit_iter0_state6,
      O => \axi_last_V_8_reg_325[0]_i_2_n_3\
    );
\axi_last_V_8_reg_325_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_last_V_U_n_12,
      Q => \axi_last_V_8_reg_325_reg_n_3_[0]\,
      R => '0'
    );
\axi_last_V_reg_203_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      D => s_axis_video_TLAST_int_regslice,
      Q => axi_last_V_reg_203,
      R => '0'
    );
\cmp7661_i_reg_586[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444F4444"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => \cmp7661_i_reg_586[0]_i_2_n_3\,
      I3 => \cmp7661_i_reg_586[0]_i_3_n_3\,
      I4 => \cmp7661_i_reg_586[0]_i_4_n_3\,
      O => \cmp7661_i_reg_586[0]_i_1_n_3\
    );
\cmp7661_i_reg_586[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => cols_reg_563(10),
      I1 => cols_reg_563(3),
      I2 => ap_CS_fsm_state4,
      I3 => cols_reg_563(7),
      O => \cmp7661_i_reg_586[0]_i_2_n_3\
    );
\cmp7661_i_reg_586[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cols_reg_563(1),
      I1 => cols_reg_563(9),
      I2 => cols_reg_563(6),
      I3 => cols_reg_563(0),
      O => \cmp7661_i_reg_586[0]_i_3_n_3\
    );
\cmp7661_i_reg_586[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => cols_reg_563(4),
      I1 => cols_reg_563(5),
      I2 => cols_reg_563(8),
      I3 => cols_reg_563(2),
      O => \cmp7661_i_reg_586[0]_i_4_n_3\
    );
\cmp7661_i_reg_586_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp7661_i_reg_586[0]_i_1_n_3\,
      Q => \cmp7661_i_reg_586_reg_n_3_[0]\,
      R => '0'
    );
\cols_reg_563_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_435_n_13,
      Q => cols_reg_563(0),
      R => '0'
    );
\cols_reg_563_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_435_n_3,
      Q => cols_reg_563(10),
      R => '0'
    );
\cols_reg_563_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_435_n_12,
      Q => cols_reg_563(1),
      R => '0'
    );
\cols_reg_563_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_435_n_11,
      Q => cols_reg_563(2),
      R => '0'
    );
\cols_reg_563_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_435_n_10,
      Q => cols_reg_563(3),
      R => '0'
    );
\cols_reg_563_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_435_n_9,
      Q => cols_reg_563(4),
      R => '0'
    );
\cols_reg_563_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_435_n_8,
      Q => cols_reg_563(5),
      R => '0'
    );
\cols_reg_563_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_435_n_7,
      Q => cols_reg_563(6),
      R => '0'
    );
\cols_reg_563_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_435_n_6,
      Q => cols_reg_563(7),
      R => '0'
    );
\cols_reg_563_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_435_n_5,
      Q => cols_reg_563(8),
      R => '0'
    );
\cols_reg_563_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_435_n_4,
      Q => cols_reg_563(9),
      R => '0'
    );
\eol_1_ph_reg_362[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAAAE2E2E2E2"
    )
        port map (
      I0 => \eol_1_ph_reg_362_reg_n_3_[0]\,
      I1 => ap_CS_fsm_state8,
      I2 => eol_reg_270,
      I3 => \^co\(0),
      I4 => \^q\(1),
      I5 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      O => \eol_1_ph_reg_362[0]_i_1_n_3\
    );
\eol_1_ph_reg_362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \eol_1_ph_reg_362[0]_i_1_n_3\,
      Q => \eol_1_ph_reg_362_reg_n_3_[0]\,
      R => '0'
    );
\eol_1_reg_399_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_399,
      D => regslice_both_AXI_video_strm_V_last_V_U_n_10,
      Q => \eol_1_reg_399_reg_n_3_[0]\,
      R => '0'
    );
\eol_reg_270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_115,
      Q => eol_reg_270,
      R => '0'
    );
grp_reg_unsigned_short_s_fu_429: entity work.bd_0837_vsc_0_bd_0837_vsc_0_reg_unsigned_short_s_70
     port map (
      D(9 downto 0) => D(9 downto 0),
      Q(9 downto 0) => d_read_reg_22(9 downto 0),
      ap_clk => ap_clk
    );
grp_reg_unsigned_short_s_fu_435: entity work.bd_0837_vsc_0_bd_0837_vsc_0_reg_unsigned_short_s_71
     port map (
      Q(10) => grp_reg_unsigned_short_s_fu_435_n_3,
      Q(9) => grp_reg_unsigned_short_s_fu_435_n_4,
      Q(8) => grp_reg_unsigned_short_s_fu_435_n_5,
      Q(7) => grp_reg_unsigned_short_s_fu_435_n_6,
      Q(6) => grp_reg_unsigned_short_s_fu_435_n_7,
      Q(5) => grp_reg_unsigned_short_s_fu_435_n_8,
      Q(4) => grp_reg_unsigned_short_s_fu_435_n_9,
      Q(3) => grp_reg_unsigned_short_s_fu_435_n_10,
      Q(2) => grp_reg_unsigned_short_s_fu_435_n_11,
      Q(1) => grp_reg_unsigned_short_s_fu_435_n_12,
      Q(0) => grp_reg_unsigned_short_s_fu_435_n_13,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[10]_0\(10 downto 0) => \d_read_reg_22_reg[10]\(10 downto 0)
    );
\i_2_reg_597[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_226_reg_n_3_[0]\,
      O => i_2_fu_464_p2(0)
    );
\i_2_reg_597[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_226_reg_n_3_[0]\,
      I1 => \i_reg_226_reg_n_3_[1]\,
      O => i_2_fu_464_p2(1)
    );
\i_2_reg_597[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_reg_226_reg_n_3_[2]\,
      I1 => \i_reg_226_reg_n_3_[1]\,
      I2 => \i_reg_226_reg_n_3_[0]\,
      O => i_2_fu_464_p2(2)
    );
\i_2_reg_597[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_reg_226_reg_n_3_[3]\,
      I1 => \i_reg_226_reg_n_3_[2]\,
      I2 => \i_reg_226_reg_n_3_[0]\,
      I3 => \i_reg_226_reg_n_3_[1]\,
      O => i_2_fu_464_p2(3)
    );
\i_2_reg_597[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i_reg_226_reg_n_3_[4]\,
      I1 => \i_reg_226_reg_n_3_[1]\,
      I2 => \i_reg_226_reg_n_3_[0]\,
      I3 => \i_reg_226_reg_n_3_[2]\,
      I4 => \i_reg_226_reg_n_3_[3]\,
      O => i_2_fu_464_p2(4)
    );
\i_2_reg_597[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i_reg_226_reg_n_3_[5]\,
      I1 => \i_reg_226_reg_n_3_[3]\,
      I2 => \i_reg_226_reg_n_3_[2]\,
      I3 => \i_reg_226_reg_n_3_[0]\,
      I4 => \i_reg_226_reg_n_3_[1]\,
      I5 => \i_reg_226_reg_n_3_[4]\,
      O => i_2_fu_464_p2(5)
    );
\i_2_reg_597[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_226_reg_n_3_[6]\,
      I1 => \i_2_reg_597[9]_i_2_n_3\,
      O => i_2_fu_464_p2(6)
    );
\i_2_reg_597[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_reg_226_reg_n_3_[7]\,
      I1 => \i_2_reg_597[9]_i_2_n_3\,
      I2 => \i_reg_226_reg_n_3_[6]\,
      O => i_2_fu_464_p2(7)
    );
\i_2_reg_597[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_reg_226_reg_n_3_[8]\,
      I1 => \i_reg_226_reg_n_3_[6]\,
      I2 => \i_2_reg_597[9]_i_2_n_3\,
      I3 => \i_reg_226_reg_n_3_[7]\,
      O => i_2_fu_464_p2(8)
    );
\i_2_reg_597[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i_reg_226_reg_n_3_[9]\,
      I1 => \i_reg_226_reg_n_3_[7]\,
      I2 => \i_2_reg_597[9]_i_2_n_3\,
      I3 => \i_reg_226_reg_n_3_[6]\,
      I4 => \i_reg_226_reg_n_3_[8]\,
      O => i_2_fu_464_p2(9)
    );
\i_2_reg_597[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_reg_226_reg_n_3_[3]\,
      I1 => \i_reg_226_reg_n_3_[2]\,
      I2 => \i_reg_226_reg_n_3_[0]\,
      I3 => \i_reg_226_reg_n_3_[1]\,
      I4 => \i_reg_226_reg_n_3_[4]\,
      I5 => \i_reg_226_reg_n_3_[5]\,
      O => \i_2_reg_597[9]_i_2_n_3\
    );
\i_2_reg_597_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_464_p2(0),
      Q => i_2_reg_597(0),
      R => '0'
    );
\i_2_reg_597_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_464_p2(1),
      Q => i_2_reg_597(1),
      R => '0'
    );
\i_2_reg_597_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_464_p2(2),
      Q => i_2_reg_597(2),
      R => '0'
    );
\i_2_reg_597_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_464_p2(3),
      Q => i_2_reg_597(3),
      R => '0'
    );
\i_2_reg_597_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_464_p2(4),
      Q => i_2_reg_597(4),
      R => '0'
    );
\i_2_reg_597_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_464_p2(5),
      Q => i_2_reg_597(5),
      R => '0'
    );
\i_2_reg_597_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_464_p2(6),
      Q => i_2_reg_597(6),
      R => '0'
    );
\i_2_reg_597_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_464_p2(7),
      Q => i_2_reg_597(7),
      R => '0'
    );
\i_2_reg_597_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_464_p2(8),
      Q => i_2_reg_597(8),
      R => '0'
    );
\i_2_reg_597_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_464_p2(9),
      Q => i_2_reg_597(9),
      R => '0'
    );
\i_reg_226[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state10,
      O => i_reg_226
    );
\i_reg_226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_597(0),
      Q => \i_reg_226_reg_n_3_[0]\,
      R => i_reg_226
    );
\i_reg_226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_597(1),
      Q => \i_reg_226_reg_n_3_[1]\,
      R => i_reg_226
    );
\i_reg_226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_597(2),
      Q => \i_reg_226_reg_n_3_[2]\,
      R => i_reg_226
    );
\i_reg_226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_597(3),
      Q => \i_reg_226_reg_n_3_[3]\,
      R => i_reg_226
    );
\i_reg_226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_597(4),
      Q => \i_reg_226_reg_n_3_[4]\,
      R => i_reg_226
    );
\i_reg_226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_597(5),
      Q => \i_reg_226_reg_n_3_[5]\,
      R => i_reg_226
    );
\i_reg_226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_597(6),
      Q => \i_reg_226_reg_n_3_[6]\,
      R => i_reg_226
    );
\i_reg_226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_597(7),
      Q => \i_reg_226_reg_n_3_[7]\,
      R => i_reg_226
    );
\i_reg_226_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_597(8),
      Q => \i_reg_226_reg_n_3_[8]\,
      R => i_reg_226
    );
\i_reg_226_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_597(9),
      Q => \i_reg_226_reg_n_3_[9]\,
      R => i_reg_226
    );
\icmp_ln820_reg_616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_114,
      Q => \icmp_ln820_reg_616_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln844_reg_590[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444444444F"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \icmp_ln844_reg_590_reg_n_3_[0]\,
      I2 => \icmp_ln844_reg_590[0]_i_2_n_3\,
      I3 => ColorMode_read_reg_553(3),
      I4 => ColorMode_read_reg_553(2),
      I5 => ColorMode_read_reg_553(4),
      O => \icmp_ln844_reg_590[0]_i_1_n_3\
    );
\icmp_ln844_reg_590[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ColorMode_read_reg_553(1),
      I2 => ColorMode_read_reg_553(0),
      I3 => ColorMode_read_reg_553(5),
      I4 => ColorMode_read_reg_553(7),
      I5 => ColorMode_read_reg_553(6),
      O => \icmp_ln844_reg_590[0]_i_2_n_3\
    );
\icmp_ln844_reg_590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln844_reg_590[0]_i_1_n_3\,
      Q => \icmp_ln844_reg_590_reg_n_3_[0]\,
      R => '0'
    );
\internal_empty_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^axivideo2multipixstream_u0_widthin_read\,
      I1 => HwReg_HeightIn_c14_full_n,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^axivideo2multipixstream_u0_widthin_read\,
      I1 => HwReg_Width_c15_full_n,
      O => internal_full_n_reg_1
    );
\internal_empty_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^axivideo2multipixstream_u0_widthin_read\,
      I1 => HwReg_ColorMode_c16_full_n,
      O => internal_full_n_reg_2
    );
\internal_full_n_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_U0_ap_start,
      I1 => \^q\(1),
      I2 => \^co\(0),
      I3 => internal_full_n_reg_3,
      O => internal_empty_n_reg
    );
\internal_full_n_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => AXIvideo2MultiPixStream_U0_ap_start,
      I3 => internal_full_n_reg_3,
      O => mOutPtr110_out
    );
\j_reg_259[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_259_reg(0),
      O => j_2_fu_478_p2(0)
    );
\j_reg_259[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I1 => \^q\(1),
      I2 => \^co\(0),
      O => ap_NS_fsm115_out
    );
\j_reg_259[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => j_reg_259_reg(10),
      I1 => j_reg_259_reg(7),
      I2 => \j_reg_259[10]_i_4_n_3\,
      I3 => j_reg_259_reg(6),
      I4 => j_reg_259_reg(8),
      I5 => j_reg_259_reg(9),
      O => j_2_fu_478_p2(10)
    );
\j_reg_259[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => j_reg_259_reg(4),
      I1 => j_reg_259_reg(2),
      I2 => j_reg_259_reg(0),
      I3 => j_reg_259_reg(1),
      I4 => j_reg_259_reg(3),
      I5 => j_reg_259_reg(5),
      O => \j_reg_259[10]_i_4_n_3\
    );
\j_reg_259[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_reg_259_reg(0),
      I1 => j_reg_259_reg(1),
      O => j_2_fu_478_p2(1)
    );
\j_reg_259[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => j_reg_259_reg(2),
      I1 => j_reg_259_reg(0),
      I2 => j_reg_259_reg(1),
      O => j_2_fu_478_p2(2)
    );
\j_reg_259[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => j_reg_259_reg(3),
      I1 => j_reg_259_reg(1),
      I2 => j_reg_259_reg(0),
      I3 => j_reg_259_reg(2),
      O => j_2_fu_478_p2(3)
    );
\j_reg_259[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => j_reg_259_reg(4),
      I1 => j_reg_259_reg(3),
      I2 => j_reg_259_reg(1),
      I3 => j_reg_259_reg(0),
      I4 => j_reg_259_reg(2),
      O => \j_reg_259[4]_i_1_n_3\
    );
\j_reg_259[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => j_reg_259_reg(5),
      I1 => j_reg_259_reg(3),
      I2 => j_reg_259_reg(1),
      I3 => j_reg_259_reg(0),
      I4 => j_reg_259_reg(2),
      I5 => j_reg_259_reg(4),
      O => j_2_fu_478_p2(5)
    );
\j_reg_259[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => j_reg_259_reg(6),
      I1 => \j_reg_259[10]_i_4_n_3\,
      O => j_2_fu_478_p2(6)
    );
\j_reg_259[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => j_reg_259_reg(7),
      I1 => j_reg_259_reg(6),
      I2 => \j_reg_259[10]_i_4_n_3\,
      O => \j_reg_259[7]_i_1_n_3\
    );
\j_reg_259[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => j_reg_259_reg(8),
      I1 => j_reg_259_reg(6),
      I2 => \j_reg_259[10]_i_4_n_3\,
      I3 => j_reg_259_reg(7),
      O => j_2_fu_478_p2(8)
    );
\j_reg_259[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => j_reg_259_reg(7),
      I1 => \j_reg_259[10]_i_4_n_3\,
      I2 => j_reg_259_reg(6),
      I3 => j_reg_259_reg(8),
      I4 => j_reg_259_reg(9),
      O => j_2_fu_478_p2(9)
    );
\j_reg_259_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_121,
      D => j_2_fu_478_p2(0),
      Q => j_reg_259_reg(0),
      R => ap_NS_fsm115_out
    );
\j_reg_259_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_121,
      D => j_2_fu_478_p2(10),
      Q => j_reg_259_reg(10),
      R => ap_NS_fsm115_out
    );
\j_reg_259_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_121,
      D => j_2_fu_478_p2(1),
      Q => j_reg_259_reg(1),
      R => ap_NS_fsm115_out
    );
\j_reg_259_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_121,
      D => j_2_fu_478_p2(2),
      Q => j_reg_259_reg(2),
      R => ap_NS_fsm115_out
    );
\j_reg_259_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_121,
      D => j_2_fu_478_p2(3),
      Q => j_reg_259_reg(3),
      R => ap_NS_fsm115_out
    );
\j_reg_259_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_121,
      D => \j_reg_259[4]_i_1_n_3\,
      Q => j_reg_259_reg(4),
      R => ap_NS_fsm115_out
    );
\j_reg_259_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_121,
      D => j_2_fu_478_p2(5),
      Q => j_reg_259_reg(5),
      R => ap_NS_fsm115_out
    );
\j_reg_259_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_121,
      D => j_2_fu_478_p2(6),
      Q => j_reg_259_reg(6),
      R => ap_NS_fsm115_out
    );
\j_reg_259_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_121,
      D => \j_reg_259[7]_i_1_n_3\,
      Q => j_reg_259_reg(7),
      R => ap_NS_fsm115_out
    );
\j_reg_259_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_121,
      D => j_2_fu_478_p2(8),
      Q => j_reg_259_reg(8),
      R => ap_NS_fsm115_out
    );
\j_reg_259_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_121,
      D => j_2_fu_478_p2(9),
      Q => j_reg_259_reg(9),
      R => ap_NS_fsm115_out
    );
\pix_val_V_0_2_reg_624_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_0_2_fu_509_p3(0),
      Q => \in\(0),
      R => '0'
    );
\pix_val_V_0_2_reg_624_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_0_2_fu_509_p3(1),
      Q => \in\(1),
      R => '0'
    );
\pix_val_V_0_2_reg_624_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_0_2_fu_509_p3(2),
      Q => \in\(2),
      R => '0'
    );
\pix_val_V_0_2_reg_624_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_0_2_fu_509_p3(3),
      Q => \in\(3),
      R => '0'
    );
\pix_val_V_0_2_reg_624_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_0_2_fu_509_p3(4),
      Q => \in\(4),
      R => '0'
    );
\pix_val_V_0_2_reg_624_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_0_2_fu_509_p3(5),
      Q => \in\(5),
      R => '0'
    );
\pix_val_V_0_2_reg_624_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_0_2_fu_509_p3(6),
      Q => \in\(6),
      R => '0'
    );
\pix_val_V_0_2_reg_624_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_0_2_fu_509_p3(7),
      Q => \in\(7),
      R => '0'
    );
\pix_val_V_1_2_reg_629_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_1_2_fu_526_p3(0),
      Q => \in\(8),
      R => '0'
    );
\pix_val_V_1_2_reg_629_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_1_2_fu_526_p3(1),
      Q => \in\(9),
      R => '0'
    );
\pix_val_V_1_2_reg_629_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_1_2_fu_526_p3(2),
      Q => \in\(10),
      R => '0'
    );
\pix_val_V_1_2_reg_629_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_1_2_fu_526_p3(3),
      Q => \in\(11),
      R => '0'
    );
\pix_val_V_1_2_reg_629_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_1_2_fu_526_p3(4),
      Q => \in\(12),
      R => '0'
    );
\pix_val_V_1_2_reg_629_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_1_2_fu_526_p3(5),
      Q => \in\(13),
      R => '0'
    );
\pix_val_V_1_2_reg_629_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_1_2_fu_526_p3(6),
      Q => \in\(14),
      R => '0'
    );
\pix_val_V_1_2_reg_629_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_1_2_fu_526_p3(7),
      Q => \in\(15),
      R => '0'
    );
\pix_val_V_2_4_reg_634_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_2_4_fu_533_p3(0),
      Q => \in\(16),
      R => '0'
    );
\pix_val_V_2_4_reg_634_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_2_4_fu_533_p3(1),
      Q => \in\(17),
      R => '0'
    );
\pix_val_V_2_4_reg_634_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_2_4_fu_533_p3(2),
      Q => \in\(18),
      R => '0'
    );
\pix_val_V_2_4_reg_634_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_2_4_fu_533_p3(3),
      Q => \in\(19),
      R => '0'
    );
\pix_val_V_2_4_reg_634_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_2_4_fu_533_p3(4),
      Q => \in\(20),
      R => '0'
    );
\pix_val_V_2_4_reg_634_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_2_4_fu_533_p3(5),
      Q => \in\(21),
      R => '0'
    );
\pix_val_V_2_4_reg_634_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_2_4_fu_533_p3(6),
      Q => \in\(22),
      R => '0'
    );
\pix_val_V_2_4_reg_634_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      D => pix_val_V_2_4_fu_533_p3(7),
      Q => \in\(23),
      R => '0'
    );
regslice_both_AXI_video_strm_V_data_V_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_regslice_both_72
     port map (
      B_V_data_1_sel => B_V_data_1_sel_0,
      B_V_data_1_sel_0 => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => regslice_both_AXI_video_strm_V_user_V_U_n_4,
      B_V_data_1_sel_rd_reg_1 => regslice_both_AXI_video_strm_V_last_V_U_n_4,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_116,
      \B_V_data_1_state_reg[0]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_117,
      \B_V_data_1_state_reg[0]_2\ => regslice_both_AXI_video_strm_V_user_V_U_n_3,
      \B_V_data_1_state_reg[0]_3\ => regslice_both_AXI_video_strm_V_last_V_U_n_3,
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      \B_V_data_1_state_reg[1]_1\ => regslice_both_AXI_video_strm_V_last_V_U_n_6,
      CO(0) => ap_condition_pp1_exit_iter0_state6,
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      E(0) => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      Q(4) => ap_CS_fsm_state9,
      Q(3) => ap_CS_fsm_state8,
      Q(2) => ap_CS_fsm_pp1_stage0,
      Q(1) => \^q\(1),
      Q(0) => ap_CS_fsm_state3,
      SS(0) => SS(0),
      SrcYUV_full_n => SrcYUV_full_n,
      \ap_CS_fsm_reg[5]\ => regslice_both_AXI_video_strm_V_data_V_U_n_11,
      \ap_CS_fsm_reg[5]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_14,
      \ap_CS_fsm_reg[5]_1\(0) => regslice_both_AXI_video_strm_V_data_V_U_n_120,
      \ap_CS_fsm_reg[6]\(0) => eol_1_reg_399,
      \ap_CS_fsm_reg[6]_0\(0) => \^co\(0),
      \ap_CS_fsm_reg[7]\ => regslice_both_AXI_video_strm_V_data_V_U_n_13,
      ap_NS_fsm115_out => ap_NS_fsm115_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg(0) => p_24_in,
      ap_enable_reg_pp1_iter0_reg_0(0) => regslice_both_AXI_video_strm_V_data_V_U_n_121,
      ap_enable_reg_pp1_iter1_reg => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      ap_enable_reg_pp1_iter1_reg_0 => ap_enable_reg_pp1_iter1_reg_n_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => regslice_both_AXI_video_strm_V_data_V_U_n_15,
      ap_rst_n_1 => regslice_both_AXI_video_strm_V_data_V_U_n_16,
      \axi_data_V_3_reg_302_reg[23]\(23) => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      \axi_data_V_3_reg_302_reg[23]\(22) => regslice_both_AXI_video_strm_V_data_V_U_n_91,
      \axi_data_V_3_reg_302_reg[23]\(21) => regslice_both_AXI_video_strm_V_data_V_U_n_92,
      \axi_data_V_3_reg_302_reg[23]\(20) => regslice_both_AXI_video_strm_V_data_V_U_n_93,
      \axi_data_V_3_reg_302_reg[23]\(19) => regslice_both_AXI_video_strm_V_data_V_U_n_94,
      \axi_data_V_3_reg_302_reg[23]\(18) => regslice_both_AXI_video_strm_V_data_V_U_n_95,
      \axi_data_V_3_reg_302_reg[23]\(17) => regslice_both_AXI_video_strm_V_data_V_U_n_96,
      \axi_data_V_3_reg_302_reg[23]\(16) => regslice_both_AXI_video_strm_V_data_V_U_n_97,
      \axi_data_V_3_reg_302_reg[23]\(15) => regslice_both_AXI_video_strm_V_data_V_U_n_98,
      \axi_data_V_3_reg_302_reg[23]\(14) => regslice_both_AXI_video_strm_V_data_V_U_n_99,
      \axi_data_V_3_reg_302_reg[23]\(13) => regslice_both_AXI_video_strm_V_data_V_U_n_100,
      \axi_data_V_3_reg_302_reg[23]\(12) => regslice_both_AXI_video_strm_V_data_V_U_n_101,
      \axi_data_V_3_reg_302_reg[23]\(11) => regslice_both_AXI_video_strm_V_data_V_U_n_102,
      \axi_data_V_3_reg_302_reg[23]\(10) => regslice_both_AXI_video_strm_V_data_V_U_n_103,
      \axi_data_V_3_reg_302_reg[23]\(9) => regslice_both_AXI_video_strm_V_data_V_U_n_104,
      \axi_data_V_3_reg_302_reg[23]\(8) => regslice_both_AXI_video_strm_V_data_V_U_n_105,
      \axi_data_V_3_reg_302_reg[23]\(7) => regslice_both_AXI_video_strm_V_data_V_U_n_106,
      \axi_data_V_3_reg_302_reg[23]\(6) => regslice_both_AXI_video_strm_V_data_V_U_n_107,
      \axi_data_V_3_reg_302_reg[23]\(5) => regslice_both_AXI_video_strm_V_data_V_U_n_108,
      \axi_data_V_3_reg_302_reg[23]\(4) => regslice_both_AXI_video_strm_V_data_V_U_n_109,
      \axi_data_V_3_reg_302_reg[23]\(3) => regslice_both_AXI_video_strm_V_data_V_U_n_110,
      \axi_data_V_3_reg_302_reg[23]\(2) => regslice_both_AXI_video_strm_V_data_V_U_n_111,
      \axi_data_V_3_reg_302_reg[23]\(1) => regslice_both_AXI_video_strm_V_data_V_U_n_112,
      \axi_data_V_3_reg_302_reg[23]\(0) => regslice_both_AXI_video_strm_V_data_V_U_n_113,
      \axi_data_V_5_reg_375_reg[0]\ => \eol_1_reg_399_reg_n_3_[0]\,
      \axi_data_V_5_reg_375_reg[23]\(23 downto 0) => axi_data_V_5_ph_reg_338(23 downto 0),
      \axi_data_V_7_reg_313_reg[23]\(23) => regslice_both_AXI_video_strm_V_data_V_U_n_57,
      \axi_data_V_7_reg_313_reg[23]\(22) => regslice_both_AXI_video_strm_V_data_V_U_n_58,
      \axi_data_V_7_reg_313_reg[23]\(21) => regslice_both_AXI_video_strm_V_data_V_U_n_59,
      \axi_data_V_7_reg_313_reg[23]\(20) => regslice_both_AXI_video_strm_V_data_V_U_n_60,
      \axi_data_V_7_reg_313_reg[23]\(19) => regslice_both_AXI_video_strm_V_data_V_U_n_61,
      \axi_data_V_7_reg_313_reg[23]\(18) => regslice_both_AXI_video_strm_V_data_V_U_n_62,
      \axi_data_V_7_reg_313_reg[23]\(17) => regslice_both_AXI_video_strm_V_data_V_U_n_63,
      \axi_data_V_7_reg_313_reg[23]\(16) => regslice_both_AXI_video_strm_V_data_V_U_n_64,
      \axi_data_V_7_reg_313_reg[23]\(15) => regslice_both_AXI_video_strm_V_data_V_U_n_65,
      \axi_data_V_7_reg_313_reg[23]\(14) => regslice_both_AXI_video_strm_V_data_V_U_n_66,
      \axi_data_V_7_reg_313_reg[23]\(13) => regslice_both_AXI_video_strm_V_data_V_U_n_67,
      \axi_data_V_7_reg_313_reg[23]\(12) => regslice_both_AXI_video_strm_V_data_V_U_n_68,
      \axi_data_V_7_reg_313_reg[23]\(11) => regslice_both_AXI_video_strm_V_data_V_U_n_69,
      \axi_data_V_7_reg_313_reg[23]\(10) => regslice_both_AXI_video_strm_V_data_V_U_n_70,
      \axi_data_V_7_reg_313_reg[23]\(9) => regslice_both_AXI_video_strm_V_data_V_U_n_71,
      \axi_data_V_7_reg_313_reg[23]\(8) => regslice_both_AXI_video_strm_V_data_V_U_n_72,
      \axi_data_V_7_reg_313_reg[23]\(7) => regslice_both_AXI_video_strm_V_data_V_U_n_73,
      \axi_data_V_7_reg_313_reg[23]\(6) => regslice_both_AXI_video_strm_V_data_V_U_n_74,
      \axi_data_V_7_reg_313_reg[23]\(5) => regslice_both_AXI_video_strm_V_data_V_U_n_75,
      \axi_data_V_7_reg_313_reg[23]\(4) => regslice_both_AXI_video_strm_V_data_V_U_n_76,
      \axi_data_V_7_reg_313_reg[23]\(3) => regslice_both_AXI_video_strm_V_data_V_U_n_77,
      \axi_data_V_7_reg_313_reg[23]\(2) => regslice_both_AXI_video_strm_V_data_V_U_n_78,
      \axi_data_V_7_reg_313_reg[23]\(1) => regslice_both_AXI_video_strm_V_data_V_U_n_79,
      \axi_data_V_7_reg_313_reg[23]\(0) => regslice_both_AXI_video_strm_V_data_V_U_n_80,
      \axi_data_V_7_reg_313_reg[23]_0\(23 downto 0) => axi_data_V_7_reg_313(23 downto 0),
      \axi_data_V_7_reg_313_reg[23]_1\ => \^ap_cs_fsm_reg[5]_0\,
      \axi_data_V_7_reg_313_reg[23]_2\(23 downto 0) => axi_data_V_3_reg_302(23 downto 0),
      eol_reg_270 => eol_reg_270,
      \eol_reg_270_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_115,
      \eol_reg_270_reg[0]_0\ => \axi_last_V_8_reg_325_reg_n_3_[0]\,
      \icmp_ln820_reg_616_reg[0]\ => AXIvideo2MultiPixStream_U0_SrcYUV_write,
      \icmp_ln820_reg_616_reg[0]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_114,
      \icmp_ln820_reg_616_reg[0]_1\ => \icmp_ln820_reg_616_reg_n_3_[0]\,
      \icmp_ln844_reg_590_reg[0]\(7 downto 0) => pix_val_V_1_2_fu_526_p3(7 downto 0),
      \icmp_ln844_reg_590_reg[0]_0\(7 downto 0) => pix_val_V_0_2_fu_509_p3(7 downto 0),
      \icmp_ln844_reg_590_reg[0]_1\(7 downto 0) => pix_val_V_2_4_fu_533_p3(7 downto 0),
      internal_full_n_reg => internal_full_n_reg,
      \pix_val_V_1_2_reg_629_reg[0]\ => \icmp_ln844_reg_590_reg_n_3_[0]\,
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TDATA_int_regslice(23 downto 0) => s_axis_video_TDATA_int_regslice(23 downto 0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      shiftReg_ce => shiftReg_ce,
      sof_4_fu_120 => sof_4_fu_120,
      sof_6_reg_282 => sof_6_reg_282,
      \sof_6_reg_282_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_6,
      \sof_6_reg_282_reg[0]_0\ => \cmp7661_i_reg_586_reg_n_3_[0]\,
      sof_reg_215 => sof_reg_215,
      \sof_reg_215_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_118
    );
regslice_both_AXI_video_strm_V_last_V_U: entity work.\bd_0837_vsc_0_bd_0837_vsc_0_regslice_both__parameterized1_73\
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => regslice_both_AXI_video_strm_V_data_V_U_n_117,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_AXI_video_strm_V_last_V_U_n_4,
      \B_V_data_1_state_reg[0]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_16,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_AXI_video_strm_V_last_V_U_n_3,
      \B_V_data_1_state_reg[1]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_13,
      CO(0) => ap_condition_pp1_exit_iter0_state6,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_pp1_stage0,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[5]\ => \^ap_cs_fsm_reg[5]_0\,
      \ap_CS_fsm_reg[6]_i_4_0\(10 downto 0) => j_reg_259_reg(10 downto 0),
      \ap_CS_fsm_reg[6]_i_4_1\(10 downto 0) => cols_reg_563(10 downto 0),
      ap_clk => ap_clk,
      axi_last_V_3_reg_292 => axi_last_V_3_reg_292,
      \axi_last_V_3_reg_292_reg[0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_12,
      axi_last_V_5_ph_reg_350 => axi_last_V_5_ph_reg_350,
      \axi_last_V_5_reg_387_reg[0]\ => \cmp7661_i_reg_586_reg_n_3_[0]\,
      \axi_last_V_8_reg_325_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_14,
      \axi_last_V_8_reg_325_reg[0]_0\ => ap_enable_reg_pp1_iter1_reg_n_3,
      \axi_last_V_8_reg_325_reg[0]_1\ => \icmp_ln820_reg_616_reg_n_3_[0]\,
      \axi_last_V_8_reg_325_reg[0]_2\ => \axi_last_V_8_reg_325[0]_i_2_n_3\,
      \axi_last_V_8_reg_325_reg[0]_3\ => \axi_last_V_8_reg_325_reg_n_3_[0]\,
      \eol_1_ph_reg_362_reg[0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_10,
      \eol_1_reg_399_reg[0]\ => \eol_1_ph_reg_362_reg_n_3_[0]\,
      eol_reg_270 => eol_reg_270,
      \eol_reg_270_reg[0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_8,
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID => s_axis_video_TVALID,
      sof_6_reg_282 => sof_6_reg_282,
      \sof_6_reg_282_reg[0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_6
    );
regslice_both_AXI_video_strm_V_user_V_U: entity work.\bd_0837_vsc_0_bd_0837_vsc_0_regslice_both__parameterized1_74\
     port map (
      B_V_data_1_sel => B_V_data_1_sel_0,
      B_V_data_1_sel_rd_reg_0 => regslice_both_AXI_video_strm_V_data_V_U_n_116,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_AXI_video_strm_V_user_V_U_n_4,
      \B_V_data_1_state_reg[0]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_15,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_AXI_video_strm_V_user_V_U_n_3,
      \B_V_data_1_state_reg[1]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_13,
      \B_V_data_1_state_reg[1]_2\ => regslice_both_AXI_video_strm_V_last_V_U_n_6,
      \B_V_data_1_state_reg[1]_3\ => regslice_both_AXI_video_strm_V_data_V_U_n_14,
      E(0) => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      sof_reg_215 => sof_reg_215,
      \sof_reg_215_reg[0]\ => regslice_both_AXI_video_strm_V_user_V_U_n_6
    );
\sof_4_fu_120[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => sof_4_fu_120,
      I1 => \cmp7661_i_reg_586_reg_n_3_[0]\,
      I2 => ap_CS_fsm_state8,
      I3 => ap_CS_fsm_state4,
      O => \sof_4_fu_120[0]_i_1_n_3\
    );
\sof_4_fu_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_4_fu_120[0]_i_1_n_3\,
      Q => sof_4_fu_120,
      R => '0'
    );
\sof_6_reg_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_6,
      Q => sof_6_reg_282,
      R => '0'
    );
\sof_reg_215_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_user_V_U_n_6,
      Q => sof_reg_215,
      R => '0'
    );
\trunc_ln797_reg_558_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(0),
      Q => trunc_ln797_reg_558(0),
      R => '0'
    );
\trunc_ln797_reg_558_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(1),
      Q => trunc_ln797_reg_558(1),
      R => '0'
    );
\trunc_ln797_reg_558_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(2),
      Q => trunc_ln797_reg_558(2),
      R => '0'
    );
\trunc_ln797_reg_558_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(3),
      Q => trunc_ln797_reg_558(3),
      R => '0'
    );
\trunc_ln797_reg_558_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(4),
      Q => trunc_ln797_reg_558(4),
      R => '0'
    );
\trunc_ln797_reg_558_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(5),
      Q => trunc_ln797_reg_558(5),
      R => '0'
    );
\trunc_ln797_reg_558_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(6),
      Q => trunc_ln797_reg_558(6),
      R => '0'
    );
\trunc_ln797_reg_558_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(7),
      Q => trunc_ln797_reg_558(7),
      R => '0'
    );
\trunc_ln797_reg_558_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(8),
      Q => trunc_ln797_reg_558(8),
      R => '0'
    );
\trunc_ln797_reg_558_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(9),
      Q => trunc_ln797_reg_558(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_CTRL_s_axi is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_vfltCoeff_shift_reg[0]_0\ : out STD_LOGIC;
    int_ap_start_reg_0 : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    int_ap_start_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \int_Width_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_HeightOut_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \int_LineRate_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_ColorMode_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    vfltCoeff_q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_CTRL_WREADY : out STD_LOGIC;
    int_vfltCoeff_ce1 : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_CTRL_BVALID : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    vfltCoeff_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_idle : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    \int_vfltCoeff_shift_reg[0]_1\ : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_done : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_sync_reg_Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    start_for_AXIvideo2MultiPixStream_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_v_vcresampler_core_U0_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC;
    p_reg_reg_3 : in STD_LOGIC;
    p_reg_reg_4 : in STD_LOGIC;
    p_reg_reg_5 : in STD_LOGIC;
    p_reg_reg_6 : in STD_LOGIC;
    p_reg_reg_7 : in STD_LOGIC;
    p_reg_reg_8 : in STD_LOGIC;
    p_reg_reg_9 : in STD_LOGIC;
    p_reg_reg_10 : in STD_LOGIC;
    p_reg_reg_11 : in STD_LOGIC;
    p_reg_reg_12 : in STD_LOGIC;
    p_reg_reg_13 : in STD_LOGIC;
    p_reg_reg_14 : in STD_LOGIC;
    p_reg_reg_15 : in STD_LOGIC;
    p_reg_reg_16 : in STD_LOGIC;
    p_reg_reg_17 : in STD_LOGIC;
    p_reg_reg_18 : in STD_LOGIC;
    p_reg_reg_19 : in STD_LOGIC;
    p_reg_reg_20 : in STD_LOGIC;
    p_reg_reg_21 : in STD_LOGIC;
    p_reg_reg_22 : in STD_LOGIC;
    p_reg_reg_23 : in STD_LOGIC;
    p_reg_reg_24 : in STD_LOGIC;
    p_reg_reg_25 : in STD_LOGIC;
    p_reg_reg_26 : in STD_LOGIC;
    p_reg_reg_27 : in STD_LOGIC;
    p_reg_reg_28 : in STD_LOGIC;
    p_reg_reg_29 : in STD_LOGIC;
    p_reg_reg_30 : in STD_LOGIC;
    p_reg_reg_31 : in STD_LOGIC;
    \rdata_reg[31]_0\ : in STD_LOGIC;
    \rdata_reg[0]_0\ : in STD_LOGIC;
    \rdata_reg[1]_0\ : in STD_LOGIC;
    \rdata_reg[2]_0\ : in STD_LOGIC;
    \rdata_reg[3]_0\ : in STD_LOGIC;
    \rdata_reg[4]_0\ : in STD_LOGIC;
    \rdata_reg[5]_0\ : in STD_LOGIC;
    \rdata_reg[6]_0\ : in STD_LOGIC;
    \rdata_reg[7]_0\ : in STD_LOGIC;
    \rdata_reg[8]_0\ : in STD_LOGIC;
    \rdata_reg[9]_0\ : in STD_LOGIC;
    \rdata_reg[10]_0\ : in STD_LOGIC;
    \rdata_reg[11]_0\ : in STD_LOGIC;
    \rdata_reg[12]_0\ : in STD_LOGIC;
    \rdata_reg[13]_0\ : in STD_LOGIC;
    \rdata_reg[14]_0\ : in STD_LOGIC;
    \rdata_reg[15]_0\ : in STD_LOGIC;
    \rdata_reg[16]_0\ : in STD_LOGIC;
    \rdata_reg[17]_0\ : in STD_LOGIC;
    \rdata_reg[18]_0\ : in STD_LOGIC;
    \rdata_reg[19]_0\ : in STD_LOGIC;
    \rdata_reg[20]_0\ : in STD_LOGIC;
    \rdata_reg[21]_0\ : in STD_LOGIC;
    \rdata_reg[22]_0\ : in STD_LOGIC;
    \rdata_reg[23]_0\ : in STD_LOGIC;
    \rdata_reg[24]_0\ : in STD_LOGIC;
    \rdata_reg[25]_0\ : in STD_LOGIC;
    \rdata_reg[26]_0\ : in STD_LOGIC;
    \rdata_reg[27]_0\ : in STD_LOGIC;
    \rdata_reg[28]_0\ : in STD_LOGIC;
    \rdata_reg[29]_0\ : in STD_LOGIC;
    \rdata_reg[30]_0\ : in STD_LOGIC;
    \rdata_reg[31]_1\ : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC
  );
end bd_0837_vsc_0_bd_0837_vsc_0_CTRL_s_axi;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_CTRL_s_axi is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal aw_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \int_ColorMode[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_ColorMode[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_ColorMode[2]_i_1_n_3\ : STD_LOGIC;
  signal \int_ColorMode[3]_i_1_n_3\ : STD_LOGIC;
  signal \int_ColorMode[4]_i_1_n_3\ : STD_LOGIC;
  signal \int_ColorMode[5]_i_1_n_3\ : STD_LOGIC;
  signal \int_ColorMode[6]_i_1_n_3\ : STD_LOGIC;
  signal \int_ColorMode[7]_i_1_n_3\ : STD_LOGIC;
  signal \int_ColorMode[7]_i_2_n_3\ : STD_LOGIC;
  signal \^int_colormode_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal int_HeightIn0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_HeightIn[15]_i_1_n_3\ : STD_LOGIC;
  signal \int_HeightIn_reg_n_3_[10]\ : STD_LOGIC;
  signal \int_HeightIn_reg_n_3_[11]\ : STD_LOGIC;
  signal \int_HeightIn_reg_n_3_[12]\ : STD_LOGIC;
  signal \int_HeightIn_reg_n_3_[13]\ : STD_LOGIC;
  signal \int_HeightIn_reg_n_3_[14]\ : STD_LOGIC;
  signal \int_HeightIn_reg_n_3_[15]\ : STD_LOGIC;
  signal int_HeightOut0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_HeightOut[15]_i_1_n_3\ : STD_LOGIC;
  signal \int_HeightOut[15]_i_3_n_3\ : STD_LOGIC;
  signal \int_HeightOut[15]_i_4_n_3\ : STD_LOGIC;
  signal \^int_heightout_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_HeightOut_reg_n_3_[10]\ : STD_LOGIC;
  signal \int_HeightOut_reg_n_3_[11]\ : STD_LOGIC;
  signal \int_HeightOut_reg_n_3_[12]\ : STD_LOGIC;
  signal \int_HeightOut_reg_n_3_[13]\ : STD_LOGIC;
  signal \int_HeightOut_reg_n_3_[14]\ : STD_LOGIC;
  signal \int_HeightOut_reg_n_3_[15]\ : STD_LOGIC;
  signal \int_LineRate[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[10]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[11]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[12]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[13]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[14]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[15]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[16]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[17]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[18]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[19]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[20]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[21]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[22]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[23]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[24]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[25]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[26]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[27]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[28]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[29]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[2]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[30]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[31]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[31]_i_2_n_3\ : STD_LOGIC;
  signal \int_LineRate[3]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[4]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[5]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[6]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[7]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[8]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[9]_i_1_n_3\ : STD_LOGIC;
  signal \^int_linerate_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_Width0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_Width[15]_i_1_n_3\ : STD_LOGIC;
  signal \^int_width_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \int_Width_reg_n_3_[11]\ : STD_LOGIC;
  signal \int_Width_reg_n_3_[12]\ : STD_LOGIC;
  signal \int_Width_reg_n_3_[13]\ : STD_LOGIC;
  signal \int_Width_reg_n_3_[14]\ : STD_LOGIC;
  signal \int_Width_reg_n_3_[15]\ : STD_LOGIC;
  signal int_ap_done_i_1_n_3 : STD_LOGIC;
  signal int_ap_done_i_2_n_3 : STD_LOGIC;
  signal int_ap_done_i_3_n_3 : STD_LOGIC;
  signal int_ap_done_i_4_n_3 : STD_LOGIC;
  signal int_ap_done_i_5_n_3 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_3 : STD_LOGIC;
  signal int_auto_restart_i_1_n_3 : STD_LOGIC;
  signal int_gie_i_1_n_3 : STD_LOGIC;
  signal int_gie_i_2_n_3 : STD_LOGIC;
  signal int_gie_reg_n_3 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_3\ : STD_LOGIC;
  signal \int_ier_reg_n_3_[0]\ : STD_LOGIC;
  signal \int_ier_reg_n_3_[1]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_isr_reg_n_3_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_3_[1]\ : STD_LOGIC;
  signal int_vfltCoeff_n_67 : STD_LOGIC;
  signal int_vfltCoeff_n_68 : STD_LOGIC;
  signal int_vfltCoeff_n_69 : STD_LOGIC;
  signal int_vfltCoeff_n_70 : STD_LOGIC;
  signal int_vfltCoeff_n_71 : STD_LOGIC;
  signal int_vfltCoeff_n_72 : STD_LOGIC;
  signal int_vfltCoeff_n_73 : STD_LOGIC;
  signal int_vfltCoeff_n_74 : STD_LOGIC;
  signal int_vfltCoeff_n_75 : STD_LOGIC;
  signal int_vfltCoeff_n_76 : STD_LOGIC;
  signal int_vfltCoeff_n_77 : STD_LOGIC;
  signal int_vfltCoeff_n_78 : STD_LOGIC;
  signal int_vfltCoeff_n_79 : STD_LOGIC;
  signal int_vfltCoeff_n_80 : STD_LOGIC;
  signal int_vfltCoeff_n_81 : STD_LOGIC;
  signal int_vfltCoeff_n_82 : STD_LOGIC;
  signal int_vfltCoeff_n_83 : STD_LOGIC;
  signal int_vfltCoeff_n_84 : STD_LOGIC;
  signal int_vfltCoeff_n_85 : STD_LOGIC;
  signal int_vfltCoeff_n_86 : STD_LOGIC;
  signal int_vfltCoeff_n_87 : STD_LOGIC;
  signal int_vfltCoeff_n_88 : STD_LOGIC;
  signal int_vfltCoeff_n_89 : STD_LOGIC;
  signal int_vfltCoeff_n_90 : STD_LOGIC;
  signal int_vfltCoeff_n_91 : STD_LOGIC;
  signal int_vfltCoeff_n_92 : STD_LOGIC;
  signal int_vfltCoeff_n_93 : STD_LOGIC;
  signal int_vfltCoeff_n_94 : STD_LOGIC;
  signal int_vfltCoeff_n_95 : STD_LOGIC;
  signal int_vfltCoeff_n_96 : STD_LOGIC;
  signal int_vfltCoeff_n_97 : STD_LOGIC;
  signal int_vfltCoeff_n_98 : STD_LOGIC;
  signal int_vfltCoeff_read : STD_LOGIC;
  signal int_vfltCoeff_read0 : STD_LOGIC;
  signal \^int_vfltcoeff_shift_reg[0]_0\ : STD_LOGIC;
  signal int_vfltCoeff_write_i_1_n_3 : STD_LOGIC;
  signal int_vfltCoeff_write_reg_n_3 : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal \rdata[0]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_3\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_3\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_3\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_8_n_3\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[4]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[5]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[6]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_5_n_3\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_3\ : STD_LOGIC;
  signal rstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rstate[0]_i_1_n_3\ : STD_LOGIC;
  signal \waddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[10]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[11]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[7]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[8]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[9]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_3\ : STD_LOGIC;
  signal \wstate[1]_i_1_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \int_ColorMode[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_ColorMode[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_ColorMode[2]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_ColorMode[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_ColorMode[4]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_ColorMode[5]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_ColorMode[6]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_ColorMode[7]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_HeightIn[0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_HeightIn[10]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_HeightIn[11]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_HeightIn[12]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_HeightIn[13]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_HeightIn[14]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_HeightIn[15]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_HeightIn[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_HeightIn[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_HeightIn[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_HeightIn[4]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_HeightIn[5]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_HeightIn[6]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_HeightIn[7]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_HeightIn[8]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_HeightIn[9]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_HeightOut[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_HeightOut[10]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_HeightOut[11]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_HeightOut[12]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_HeightOut[13]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_HeightOut[14]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_HeightOut[15]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_HeightOut[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_HeightOut[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_HeightOut[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_HeightOut[4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_HeightOut[5]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_HeightOut[6]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_HeightOut[7]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_HeightOut[8]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_HeightOut[9]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_LineRate[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_LineRate[10]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_LineRate[11]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_LineRate[12]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_LineRate[13]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_LineRate[14]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_LineRate[15]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_LineRate[16]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_LineRate[17]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_LineRate[18]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_LineRate[19]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_LineRate[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_LineRate[20]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_LineRate[21]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_LineRate[22]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_LineRate[23]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_LineRate[24]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_LineRate[25]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_LineRate[26]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_LineRate[27]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_LineRate[28]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_LineRate[29]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_LineRate[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_LineRate[30]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_LineRate[31]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_LineRate[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_LineRate[4]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_LineRate[5]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_LineRate[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_LineRate[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_LineRate[8]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_LineRate[9]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_Width[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_Width[10]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_Width[11]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_Width[12]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_Width[13]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_Width[14]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_Width[15]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_Width[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_Width[2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_Width[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_Width[4]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_Width[5]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_Width[6]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_Width[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_Width[8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_Width[9]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of int_ap_done_i_3 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of int_vfltCoeff_read_i_1 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \rdata[0]_i_5\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \rdata[1]_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \rdata[1]_i_6\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \rdata[31]_i_7\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \rdata[7]_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \rstate[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of s_axi_CTRL_ARREADY_INST_0 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of s_axi_CTRL_AWREADY_INST_0 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of s_axi_CTRL_BVALID_INST_0 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of s_axi_CTRL_RVALID_INST_0 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \wstate[1]_i_1\ : label is "soft_lutpair55";
begin
  DOBDO(31 downto 0) <= \^dobdo\(31 downto 0);
  Q(9 downto 0) <= \^q\(9 downto 0);
  SS(0) <= \^ss\(0);
  ap_start <= \^ap_start\;
  \int_ColorMode_reg[7]_0\(7 downto 0) <= \^int_colormode_reg[7]_0\(7 downto 0);
  \int_HeightOut_reg[9]_0\(9 downto 0) <= \^int_heightout_reg[9]_0\(9 downto 0);
  \int_LineRate_reg[31]_0\(31 downto 0) <= \^int_linerate_reg[31]_0\(31 downto 0);
  \int_Width_reg[10]_0\(10 downto 0) <= \^int_width_reg[10]_0\(10 downto 0);
  \int_vfltCoeff_shift_reg[0]_0\ <= \^int_vfltcoeff_shift_reg[0]_0\;
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ss\(0)
    );
\int_ColorMode[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => \int_ColorMode[0]_i_1_n_3\
    );
\int_ColorMode[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => \int_ColorMode[1]_i_1_n_3\
    );
\int_ColorMode[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => \int_ColorMode[2]_i_1_n_3\
    );
\int_ColorMode[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => \int_ColorMode[3]_i_1_n_3\
    );
\int_ColorMode[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => \int_ColorMode[4]_i_1_n_3\
    );
\int_ColorMode[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => \int_ColorMode[5]_i_1_n_3\
    );
\int_ColorMode[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => \int_ColorMode[6]_i_1_n_3\
    );
\int_ColorMode[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \waddr_reg_n_3_[2]\,
      I1 => \waddr_reg_n_3_[5]\,
      I2 => \int_HeightOut[15]_i_3_n_3\,
      I3 => \waddr_reg_n_3_[3]\,
      I4 => \waddr_reg_n_3_[4]\,
      O => \int_ColorMode[7]_i_1_n_3\
    );
\int_ColorMode[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => \int_ColorMode[7]_i_2_n_3\
    );
\int_ColorMode_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_3\,
      D => \int_ColorMode[0]_i_1_n_3\,
      Q => \^int_colormode_reg[7]_0\(0),
      R => \^ss\(0)
    );
\int_ColorMode_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_3\,
      D => \int_ColorMode[1]_i_1_n_3\,
      Q => \^int_colormode_reg[7]_0\(1),
      R => \^ss\(0)
    );
\int_ColorMode_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_3\,
      D => \int_ColorMode[2]_i_1_n_3\,
      Q => \^int_colormode_reg[7]_0\(2),
      R => \^ss\(0)
    );
\int_ColorMode_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_3\,
      D => \int_ColorMode[3]_i_1_n_3\,
      Q => \^int_colormode_reg[7]_0\(3),
      R => \^ss\(0)
    );
\int_ColorMode_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_3\,
      D => \int_ColorMode[4]_i_1_n_3\,
      Q => \^int_colormode_reg[7]_0\(4),
      R => \^ss\(0)
    );
\int_ColorMode_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_3\,
      D => \int_ColorMode[5]_i_1_n_3\,
      Q => \^int_colormode_reg[7]_0\(5),
      R => \^ss\(0)
    );
\int_ColorMode_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_3\,
      D => \int_ColorMode[6]_i_1_n_3\,
      Q => \^int_colormode_reg[7]_0\(6),
      R => \^ss\(0)
    );
\int_ColorMode_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_3\,
      D => \int_ColorMode[7]_i_2_n_3\,
      Q => \^int_colormode_reg[7]_0\(7),
      R => \^ss\(0)
    );
\int_HeightIn[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => int_HeightIn0(0)
    );
\int_HeightIn[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_HeightIn_reg_n_3_[10]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => int_HeightIn0(10)
    );
\int_HeightIn[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_HeightIn_reg_n_3_[11]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => int_HeightIn0(11)
    );
\int_HeightIn[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_HeightIn_reg_n_3_[12]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => int_HeightIn0(12)
    );
\int_HeightIn[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_HeightIn_reg_n_3_[13]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => int_HeightIn0(13)
    );
\int_HeightIn[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_HeightIn_reg_n_3_[14]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => int_HeightIn0(14)
    );
\int_HeightIn[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => \waddr_reg_n_3_[4]\,
      I2 => \int_ier[1]_i_2_n_3\,
      O => \int_HeightIn[15]_i_1_n_3\
    );
\int_HeightIn[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_HeightIn_reg_n_3_[15]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => int_HeightIn0(15)
    );
\int_HeightIn[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => int_HeightIn0(1)
    );
\int_HeightIn[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => int_HeightIn0(2)
    );
\int_HeightIn[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => int_HeightIn0(3)
    );
\int_HeightIn[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => int_HeightIn0(4)
    );
\int_HeightIn[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => int_HeightIn0(5)
    );
\int_HeightIn[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => int_HeightIn0(6)
    );
\int_HeightIn[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => int_HeightIn0(7)
    );
\int_HeightIn[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => int_HeightIn0(8)
    );
\int_HeightIn[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => int_HeightIn0(9)
    );
\int_HeightIn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(0),
      Q => \^q\(0),
      R => \^ss\(0)
    );
\int_HeightIn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(10),
      Q => \int_HeightIn_reg_n_3_[10]\,
      R => \^ss\(0)
    );
\int_HeightIn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(11),
      Q => \int_HeightIn_reg_n_3_[11]\,
      R => \^ss\(0)
    );
\int_HeightIn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(12),
      Q => \int_HeightIn_reg_n_3_[12]\,
      R => \^ss\(0)
    );
\int_HeightIn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(13),
      Q => \int_HeightIn_reg_n_3_[13]\,
      R => \^ss\(0)
    );
\int_HeightIn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(14),
      Q => \int_HeightIn_reg_n_3_[14]\,
      R => \^ss\(0)
    );
\int_HeightIn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(15),
      Q => \int_HeightIn_reg_n_3_[15]\,
      R => \^ss\(0)
    );
\int_HeightIn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(1),
      Q => \^q\(1),
      R => \^ss\(0)
    );
\int_HeightIn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(2),
      Q => \^q\(2),
      R => \^ss\(0)
    );
\int_HeightIn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(3),
      Q => \^q\(3),
      R => \^ss\(0)
    );
\int_HeightIn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(4),
      Q => \^q\(4),
      R => \^ss\(0)
    );
\int_HeightIn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(5),
      Q => \^q\(5),
      R => \^ss\(0)
    );
\int_HeightIn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(6),
      Q => \^q\(6),
      R => \^ss\(0)
    );
\int_HeightIn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(7),
      Q => \^q\(7),
      R => \^ss\(0)
    );
\int_HeightIn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(8),
      Q => \^q\(8),
      R => \^ss\(0)
    );
\int_HeightIn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(9),
      Q => \^q\(9),
      R => \^ss\(0)
    );
\int_HeightOut[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[9]_0\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => int_HeightOut0(0)
    );
\int_HeightOut[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_HeightOut_reg_n_3_[10]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => int_HeightOut0(10)
    );
\int_HeightOut[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_HeightOut_reg_n_3_[11]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => int_HeightOut0(11)
    );
\int_HeightOut[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_HeightOut_reg_n_3_[12]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => int_HeightOut0(12)
    );
\int_HeightOut[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_HeightOut_reg_n_3_[13]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => int_HeightOut0(13)
    );
\int_HeightOut[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_HeightOut_reg_n_3_[14]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => int_HeightOut0(14)
    );
\int_HeightOut[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \waddr_reg_n_3_[2]\,
      I1 => \waddr_reg_n_3_[5]\,
      I2 => \int_HeightOut[15]_i_3_n_3\,
      I3 => \waddr_reg_n_3_[4]\,
      I4 => \waddr_reg_n_3_[3]\,
      O => \int_HeightOut[15]_i_1_n_3\
    );
\int_HeightOut[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_HeightOut_reg_n_3_[15]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => int_HeightOut0(15)
    );
\int_HeightOut[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \int_HeightOut[15]_i_4_n_3\,
      I1 => \waddr_reg_n_3_[11]\,
      I2 => \waddr_reg_n_3_[10]\,
      I3 => \waddr_reg_n_3_[9]\,
      I4 => \waddr_reg_n_3_[8]\,
      I5 => p_16_in,
      O => \int_HeightOut[15]_i_3_n_3\
    );
\int_HeightOut[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \waddr_reg_n_3_[1]\,
      I1 => \waddr_reg_n_3_[0]\,
      I2 => \waddr_reg_n_3_[7]\,
      I3 => \waddr_reg_n_3_[6]\,
      O => \int_HeightOut[15]_i_4_n_3\
    );
\int_HeightOut[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[9]_0\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => int_HeightOut0(1)
    );
\int_HeightOut[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[9]_0\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => int_HeightOut0(2)
    );
\int_HeightOut[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[9]_0\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => int_HeightOut0(3)
    );
\int_HeightOut[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[9]_0\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => int_HeightOut0(4)
    );
\int_HeightOut[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[9]_0\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => int_HeightOut0(5)
    );
\int_HeightOut[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[9]_0\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => int_HeightOut0(6)
    );
\int_HeightOut[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[9]_0\(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => int_HeightOut0(7)
    );
\int_HeightOut[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[9]_0\(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => int_HeightOut0(8)
    );
\int_HeightOut[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[9]_0\(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => int_HeightOut0(9)
    );
\int_HeightOut_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(0),
      Q => \^int_heightout_reg[9]_0\(0),
      R => \^ss\(0)
    );
\int_HeightOut_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(10),
      Q => \int_HeightOut_reg_n_3_[10]\,
      R => \^ss\(0)
    );
\int_HeightOut_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(11),
      Q => \int_HeightOut_reg_n_3_[11]\,
      R => \^ss\(0)
    );
\int_HeightOut_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(12),
      Q => \int_HeightOut_reg_n_3_[12]\,
      R => \^ss\(0)
    );
\int_HeightOut_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(13),
      Q => \int_HeightOut_reg_n_3_[13]\,
      R => \^ss\(0)
    );
\int_HeightOut_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(14),
      Q => \int_HeightOut_reg_n_3_[14]\,
      R => \^ss\(0)
    );
\int_HeightOut_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(15),
      Q => \int_HeightOut_reg_n_3_[15]\,
      R => \^ss\(0)
    );
\int_HeightOut_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(1),
      Q => \^int_heightout_reg[9]_0\(1),
      R => \^ss\(0)
    );
\int_HeightOut_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(2),
      Q => \^int_heightout_reg[9]_0\(2),
      R => \^ss\(0)
    );
\int_HeightOut_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(3),
      Q => \^int_heightout_reg[9]_0\(3),
      R => \^ss\(0)
    );
\int_HeightOut_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(4),
      Q => \^int_heightout_reg[9]_0\(4),
      R => \^ss\(0)
    );
\int_HeightOut_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(5),
      Q => \^int_heightout_reg[9]_0\(5),
      R => \^ss\(0)
    );
\int_HeightOut_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(6),
      Q => \^int_heightout_reg[9]_0\(6),
      R => \^ss\(0)
    );
\int_HeightOut_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(7),
      Q => \^int_heightout_reg[9]_0\(7),
      R => \^ss\(0)
    );
\int_HeightOut_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(8),
      Q => \^int_heightout_reg[9]_0\(8),
      R => \^ss\(0)
    );
\int_HeightOut_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(9),
      Q => \^int_heightout_reg[9]_0\(9),
      R => \^ss\(0)
    );
\int_LineRate[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => \int_LineRate[0]_i_1_n_3\
    );
\int_LineRate[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => \int_LineRate[10]_i_1_n_3\
    );
\int_LineRate[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => \int_LineRate[11]_i_1_n_3\
    );
\int_LineRate[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => \int_LineRate[12]_i_1_n_3\
    );
\int_LineRate[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => \int_LineRate[13]_i_1_n_3\
    );
\int_LineRate[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => \int_LineRate[14]_i_1_n_3\
    );
\int_LineRate[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => \int_LineRate[15]_i_1_n_3\
    );
\int_LineRate[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^int_linerate_reg[31]_0\(16),
      O => \int_LineRate[16]_i_1_n_3\
    );
\int_LineRate[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^int_linerate_reg[31]_0\(17),
      O => \int_LineRate[17]_i_1_n_3\
    );
\int_LineRate[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^int_linerate_reg[31]_0\(18),
      O => \int_LineRate[18]_i_1_n_3\
    );
\int_LineRate[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^int_linerate_reg[31]_0\(19),
      O => \int_LineRate[19]_i_1_n_3\
    );
\int_LineRate[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => \int_LineRate[1]_i_1_n_3\
    );
\int_LineRate[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^int_linerate_reg[31]_0\(20),
      O => \int_LineRate[20]_i_1_n_3\
    );
\int_LineRate[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^int_linerate_reg[31]_0\(21),
      O => \int_LineRate[21]_i_1_n_3\
    );
\int_LineRate[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^int_linerate_reg[31]_0\(22),
      O => \int_LineRate[22]_i_1_n_3\
    );
\int_LineRate[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^int_linerate_reg[31]_0\(23),
      O => \int_LineRate[23]_i_1_n_3\
    );
\int_LineRate[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_linerate_reg[31]_0\(24),
      O => \int_LineRate[24]_i_1_n_3\
    );
\int_LineRate[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_linerate_reg[31]_0\(25),
      O => \int_LineRate[25]_i_1_n_3\
    );
\int_LineRate[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_linerate_reg[31]_0\(26),
      O => \int_LineRate[26]_i_1_n_3\
    );
\int_LineRate[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_linerate_reg[31]_0\(27),
      O => \int_LineRate[27]_i_1_n_3\
    );
\int_LineRate[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_linerate_reg[31]_0\(28),
      O => \int_LineRate[28]_i_1_n_3\
    );
\int_LineRate[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_linerate_reg[31]_0\(29),
      O => \int_LineRate[29]_i_1_n_3\
    );
\int_LineRate[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => \int_LineRate[2]_i_1_n_3\
    );
\int_LineRate[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_linerate_reg[31]_0\(30),
      O => \int_LineRate[30]_i_1_n_3\
    );
\int_LineRate[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \waddr_reg_n_3_[2]\,
      I1 => \waddr_reg_n_3_[5]\,
      I2 => \int_HeightOut[15]_i_3_n_3\,
      I3 => \waddr_reg_n_3_[4]\,
      I4 => \waddr_reg_n_3_[3]\,
      O => \int_LineRate[31]_i_1_n_3\
    );
\int_LineRate[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_linerate_reg[31]_0\(31),
      O => \int_LineRate[31]_i_2_n_3\
    );
\int_LineRate[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => \int_LineRate[3]_i_1_n_3\
    );
\int_LineRate[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => \int_LineRate[4]_i_1_n_3\
    );
\int_LineRate[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => \int_LineRate[5]_i_1_n_3\
    );
\int_LineRate[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => \int_LineRate[6]_i_1_n_3\
    );
\int_LineRate[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => \int_LineRate[7]_i_1_n_3\
    );
\int_LineRate[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => \int_LineRate[8]_i_1_n_3\
    );
\int_LineRate[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => \int_LineRate[9]_i_1_n_3\
    );
\int_LineRate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[0]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(0),
      R => \^ss\(0)
    );
\int_LineRate_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[10]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(10),
      R => \^ss\(0)
    );
\int_LineRate_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[11]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(11),
      R => \^ss\(0)
    );
\int_LineRate_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[12]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(12),
      R => \^ss\(0)
    );
\int_LineRate_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[13]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(13),
      R => \^ss\(0)
    );
\int_LineRate_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[14]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(14),
      R => \^ss\(0)
    );
\int_LineRate_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[15]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(15),
      R => \^ss\(0)
    );
\int_LineRate_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[16]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(16),
      R => \^ss\(0)
    );
\int_LineRate_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[17]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(17),
      R => \^ss\(0)
    );
\int_LineRate_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[18]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(18),
      R => \^ss\(0)
    );
\int_LineRate_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[19]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(19),
      R => \^ss\(0)
    );
\int_LineRate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[1]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(1),
      R => \^ss\(0)
    );
\int_LineRate_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[20]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(20),
      R => \^ss\(0)
    );
\int_LineRate_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[21]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(21),
      R => \^ss\(0)
    );
\int_LineRate_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[22]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(22),
      R => \^ss\(0)
    );
\int_LineRate_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[23]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(23),
      R => \^ss\(0)
    );
\int_LineRate_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[24]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(24),
      R => \^ss\(0)
    );
\int_LineRate_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[25]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(25),
      R => \^ss\(0)
    );
\int_LineRate_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[26]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(26),
      R => \^ss\(0)
    );
\int_LineRate_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[27]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(27),
      R => \^ss\(0)
    );
\int_LineRate_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[28]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(28),
      R => \^ss\(0)
    );
\int_LineRate_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[29]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(29),
      R => \^ss\(0)
    );
\int_LineRate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[2]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(2),
      R => \^ss\(0)
    );
\int_LineRate_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[30]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(30),
      R => \^ss\(0)
    );
\int_LineRate_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[31]_i_2_n_3\,
      Q => \^int_linerate_reg[31]_0\(31),
      R => \^ss\(0)
    );
\int_LineRate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[3]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(3),
      R => \^ss\(0)
    );
\int_LineRate_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[4]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(4),
      R => \^ss\(0)
    );
\int_LineRate_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[5]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(5),
      R => \^ss\(0)
    );
\int_LineRate_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[6]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(6),
      R => \^ss\(0)
    );
\int_LineRate_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[7]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(7),
      R => \^ss\(0)
    );
\int_LineRate_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[8]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(8),
      R => \^ss\(0)
    );
\int_LineRate_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[9]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(9),
      R => \^ss\(0)
    );
\int_Width[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[10]_0\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => int_Width0(0)
    );
\int_Width[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[10]_0\(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => int_Width0(10)
    );
\int_Width[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_Width_reg_n_3_[11]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => int_Width0(11)
    );
\int_Width[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_Width_reg_n_3_[12]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => int_Width0(12)
    );
\int_Width[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_Width_reg_n_3_[13]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => int_Width0(13)
    );
\int_Width[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_Width_reg_n_3_[14]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => int_Width0(14)
    );
\int_Width[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \waddr_reg_n_3_[4]\,
      I1 => \waddr_reg_n_3_[3]\,
      I2 => \int_ier[1]_i_2_n_3\,
      O => \int_Width[15]_i_1_n_3\
    );
\int_Width[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_Width_reg_n_3_[15]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => int_Width0(15)
    );
\int_Width[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[10]_0\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => int_Width0(1)
    );
\int_Width[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[10]_0\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => int_Width0(2)
    );
\int_Width[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[10]_0\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => int_Width0(3)
    );
\int_Width[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[10]_0\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => int_Width0(4)
    );
\int_Width[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[10]_0\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => int_Width0(5)
    );
\int_Width[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[10]_0\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => int_Width0(6)
    );
\int_Width[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[10]_0\(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => int_Width0(7)
    );
\int_Width[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[10]_0\(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => int_Width0(8)
    );
\int_Width[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[10]_0\(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => int_Width0(9)
    );
\int_Width_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(0),
      Q => \^int_width_reg[10]_0\(0),
      R => \^ss\(0)
    );
\int_Width_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(10),
      Q => \^int_width_reg[10]_0\(10),
      R => \^ss\(0)
    );
\int_Width_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(11),
      Q => \int_Width_reg_n_3_[11]\,
      R => \^ss\(0)
    );
\int_Width_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(12),
      Q => \int_Width_reg_n_3_[12]\,
      R => \^ss\(0)
    );
\int_Width_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(13),
      Q => \int_Width_reg_n_3_[13]\,
      R => \^ss\(0)
    );
\int_Width_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(14),
      Q => \int_Width_reg_n_3_[14]\,
      R => \^ss\(0)
    );
\int_Width_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(15),
      Q => \int_Width_reg_n_3_[15]\,
      R => \^ss\(0)
    );
\int_Width_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(1),
      Q => \^int_width_reg[10]_0\(1),
      R => \^ss\(0)
    );
\int_Width_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(2),
      Q => \^int_width_reg[10]_0\(2),
      R => \^ss\(0)
    );
\int_Width_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(3),
      Q => \^int_width_reg[10]_0\(3),
      R => \^ss\(0)
    );
\int_Width_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(4),
      Q => \^int_width_reg[10]_0\(4),
      R => \^ss\(0)
    );
\int_Width_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(5),
      Q => \^int_width_reg[10]_0\(5),
      R => \^ss\(0)
    );
\int_Width_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(6),
      Q => \^int_width_reg[10]_0\(6),
      R => \^ss\(0)
    );
\int_Width_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(7),
      Q => \^int_width_reg[10]_0\(7),
      R => \^ss\(0)
    );
\int_Width_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(8),
      Q => \^int_width_reg[10]_0\(8),
      R => \^ss\(0)
    );
\int_Width_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(9),
      Q => \^int_width_reg[10]_0\(9),
      R => \^ss\(0)
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFF0000"
    )
        port map (
      I0 => int_ap_done_i_2_n_3,
      I1 => int_ap_done_i_3_n_3,
      I2 => int_ap_done_i_4_n_3,
      I3 => int_ap_done_i_5_n_3,
      I4 => MultiPixStream2AXIvideo_U0_ap_done,
      I5 => data0(1),
      O => int_ap_done_i_1_n_3
    );
int_ap_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      O => int_ap_done_i_2_n_3
    );
int_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      O => int_ap_done_i_3_n_3
    );
int_ap_done_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(8),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => s_axi_CTRL_ARADDR(10),
      I3 => s_axi_CTRL_ARADDR(11),
      O => int_ap_done_i_4_n_3
    );
int_ap_done_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(2),
      I4 => s_axi_CTRL_ARADDR(3),
      O => int_ap_done_i_5_n_3
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_3,
      Q => data0(1),
      R => \^ss\(0)
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => \^ss\(0)
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_ready,
      Q => data0(3),
      R => \^ss\(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => data0(7),
      I1 => ap_sync_ready,
      I2 => int_ap_start3_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_3
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \int_ier[1]_i_2_n_3\,
      I2 => \waddr_reg_n_3_[4]\,
      I3 => s_axi_CTRL_WSTRB(0),
      I4 => \waddr_reg_n_3_[3]\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_3,
      Q => \^ap_start\,
      R => \^ss\(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => \waddr_reg_n_3_[3]\,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => \waddr_reg_n_3_[4]\,
      I4 => \int_ier[1]_i_2_n_3\,
      I5 => data0(7),
      O => int_auto_restart_i_1_n_3
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_3,
      Q => data0(7),
      R => \^ss\(0)
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_gie_i_2_n_3,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => \waddr_reg_n_3_[3]\,
      I4 => \int_HeightOut[15]_i_3_n_3\,
      I5 => int_gie_reg_n_3,
      O => int_gie_i_1_n_3
    );
int_gie_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \waddr_reg_n_3_[5]\,
      I1 => \waddr_reg_n_3_[4]\,
      I2 => \waddr_reg_n_3_[2]\,
      O => int_gie_i_2_n_3
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_3,
      Q => int_gie_reg_n_3,
      R => \^ss\(0)
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \waddr_reg_n_3_[3]\,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => \waddr_reg_n_3_[4]\,
      I4 => \int_ier[1]_i_2_n_3\,
      I5 => \int_ier_reg_n_3_[0]\,
      O => \int_ier[0]_i_1_n_3\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => \waddr_reg_n_3_[3]\,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => \waddr_reg_n_3_[4]\,
      I4 => \int_ier[1]_i_2_n_3\,
      I5 => \int_ier_reg_n_3_[1]\,
      O => \int_ier[1]_i_1_n_3\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \int_HeightOut[15]_i_3_n_3\,
      I1 => \waddr_reg_n_3_[2]\,
      I2 => \waddr_reg_n_3_[5]\,
      O => \int_ier[1]_i_2_n_3\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_3\,
      Q => \int_ier_reg_n_3_[0]\,
      R => \^ss\(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_3\,
      Q => \int_ier_reg_n_3_[1]\,
      R => \^ss\(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr6_out,
      I2 => MultiPixStream2AXIvideo_U0_ap_done,
      I3 => \int_ier_reg_n_3_[0]\,
      I4 => \int_isr_reg_n_3_[0]\,
      O => \int_isr[0]_i_1_n_3\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \waddr_reg_n_3_[5]\,
      I1 => \waddr_reg_n_3_[4]\,
      I2 => \waddr_reg_n_3_[2]\,
      I3 => \waddr_reg_n_3_[3]\,
      I4 => s_axi_CTRL_WSTRB(0),
      I5 => \int_HeightOut[15]_i_3_n_3\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_3_[1]\,
      I3 => ap_sync_ready,
      I4 => \int_isr_reg_n_3_[1]\,
      O => \int_isr[1]_i_1_n_3\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_3\,
      Q => \int_isr_reg_n_3_[0]\,
      R => \^ss\(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_3\,
      Q => \int_isr_reg_n_3_[1]\,
      R => \^ss\(0)
    );
int_vfltCoeff: entity work.bd_0837_vsc_0_bd_0837_vsc_0_CTRL_s_axi_ram
     port map (
      D(31) => int_vfltCoeff_n_67,
      D(30) => int_vfltCoeff_n_68,
      D(29) => int_vfltCoeff_n_69,
      D(28) => int_vfltCoeff_n_70,
      D(27) => int_vfltCoeff_n_71,
      D(26) => int_vfltCoeff_n_72,
      D(25) => int_vfltCoeff_n_73,
      D(24) => int_vfltCoeff_n_74,
      D(23) => int_vfltCoeff_n_75,
      D(22) => int_vfltCoeff_n_76,
      D(21) => int_vfltCoeff_n_77,
      D(20) => int_vfltCoeff_n_78,
      D(19) => int_vfltCoeff_n_79,
      D(18) => int_vfltCoeff_n_80,
      D(17) => int_vfltCoeff_n_81,
      D(16) => int_vfltCoeff_n_82,
      D(15) => int_vfltCoeff_n_83,
      D(14) => int_vfltCoeff_n_84,
      D(13) => int_vfltCoeff_n_85,
      D(12) => int_vfltCoeff_n_86,
      D(11) => int_vfltCoeff_n_87,
      D(10) => int_vfltCoeff_n_88,
      D(9) => int_vfltCoeff_n_89,
      D(8) => int_vfltCoeff_n_90,
      D(7) => int_vfltCoeff_n_91,
      D(6) => int_vfltCoeff_n_92,
      D(5) => int_vfltCoeff_n_93,
      D(4) => int_vfltCoeff_n_94,
      D(3) => int_vfltCoeff_n_95,
      D(2) => int_vfltCoeff_n_96,
      D(1) => int_vfltCoeff_n_97,
      D(0) => int_vfltCoeff_n_98,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => \^dobdo\(31 downto 0),
      Q(7) => \waddr_reg_n_3_[9]\,
      Q(6) => \waddr_reg_n_3_[8]\,
      Q(5) => \waddr_reg_n_3_[7]\,
      Q(4) => \waddr_reg_n_3_[6]\,
      Q(3) => \waddr_reg_n_3_[5]\,
      Q(2) => \waddr_reg_n_3_[4]\,
      Q(1) => \waddr_reg_n_3_[3]\,
      Q(0) => \waddr_reg_n_3_[2]\,
      ap_clk => ap_clk,
      ar_hs => ar_hs,
      \gen_write[1].mem_reg_0\ => int_vfltCoeff_write_reg_n_3,
      \rdata_reg[0]\ => \rdata[0]_i_2_n_3\,
      \rdata_reg[0]_0\ => \rdata[1]_i_3_n_3\,
      \rdata_reg[0]_1\ => \rdata_reg[0]_0\,
      \rdata_reg[10]\ => \rdata[10]_i_2_n_3\,
      \rdata_reg[10]_0\ => \rdata_reg[10]_0\,
      \rdata_reg[11]\ => \rdata[11]_i_2_n_3\,
      \rdata_reg[11]_0\ => \rdata_reg[11]_0\,
      \rdata_reg[12]\ => \rdata[12]_i_2_n_3\,
      \rdata_reg[12]_0\ => \rdata_reg[12]_0\,
      \rdata_reg[13]\ => \rdata[13]_i_2_n_3\,
      \rdata_reg[13]_0\ => \rdata_reg[13]_0\,
      \rdata_reg[14]\ => \rdata[14]_i_2_n_3\,
      \rdata_reg[14]_0\ => \rdata_reg[14]_0\,
      \rdata_reg[15]\ => \rdata[15]_i_2_n_3\,
      \rdata_reg[15]_0\ => \rdata_reg[15]_0\,
      \rdata_reg[16]\ => \rdata[31]_i_3_n_3\,
      \rdata_reg[16]_0\ => \rdata_reg[16]_0\,
      \rdata_reg[17]\ => \rdata_reg[17]_0\,
      \rdata_reg[18]\ => \rdata_reg[18]_0\,
      \rdata_reg[19]\ => \rdata_reg[19]_0\,
      \rdata_reg[1]\ => \rdata[1]_i_2_n_3\,
      \rdata_reg[1]_0\ => \rdata_reg[1]_0\,
      \rdata_reg[20]\ => \rdata_reg[20]_0\,
      \rdata_reg[21]\ => \rdata_reg[21]_0\,
      \rdata_reg[22]\ => \rdata_reg[22]_0\,
      \rdata_reg[23]\ => \rdata_reg[23]_0\,
      \rdata_reg[24]\ => \rdata_reg[24]_0\,
      \rdata_reg[25]\ => \rdata_reg[25]_0\,
      \rdata_reg[26]\ => \rdata_reg[26]_0\,
      \rdata_reg[27]\ => \rdata_reg[27]_0\,
      \rdata_reg[28]\ => \rdata_reg[28]_0\,
      \rdata_reg[29]\ => \rdata_reg[29]_0\,
      \rdata_reg[2]\ => \rdata[2]_i_2_n_3\,
      \rdata_reg[2]_0\ => \rdata[7]_i_3_n_3\,
      \rdata_reg[2]_1\ => \rdata_reg[2]_0\,
      \rdata_reg[30]\ => \rdata_reg[30]_0\,
      \rdata_reg[31]\ => \rdata_reg[31]_0\,
      \rdata_reg[31]_0\(15 downto 0) => \^int_linerate_reg[31]_0\(31 downto 16),
      \rdata_reg[31]_1\ => \rdata_reg[31]_1\,
      \rdata_reg[3]\ => \rdata[3]_i_2_n_3\,
      \rdata_reg[3]_0\ => \rdata_reg[3]_0\,
      \rdata_reg[4]\ => \rdata[4]_i_2_n_3\,
      \rdata_reg[4]_0\ => \rdata_reg[4]_0\,
      \rdata_reg[5]\ => \rdata[5]_i_2_n_3\,
      \rdata_reg[5]_0\ => \rdata_reg[5]_0\,
      \rdata_reg[6]\ => \rdata[6]_i_2_n_3\,
      \rdata_reg[6]_0\ => \rdata_reg[6]_0\,
      \rdata_reg[7]\ => \rdata[7]_i_2_n_3\,
      \rdata_reg[7]_0\ => \rdata_reg[7]_0\,
      \rdata_reg[8]\ => \rdata[8]_i_2_n_3\,
      \rdata_reg[8]_0\ => \rdata[15]_i_3_n_3\,
      \rdata_reg[8]_1\ => \rdata_reg[8]_0\,
      \rdata_reg[9]\ => \rdata[9]_i_2_n_3\,
      \rdata_reg[9]_0\ => \rdata_reg[9]_0\,
      rstate(1 downto 0) => rstate(1 downto 0),
      s_axi_CTRL_ARADDR(7 downto 0) => s_axi_CTRL_ARADDR(9 downto 2),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      vfltCoeff_address0(7 downto 0) => vfltCoeff_address0(7 downto 0),
      wstate(1 downto 0) => wstate(1 downto 0)
    );
int_vfltCoeff_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(10),
      I1 => s_axi_CTRL_ARADDR(11),
      I2 => rstate(0),
      I3 => s_axi_CTRL_ARVALID,
      I4 => rstate(1),
      O => int_vfltCoeff_read0
    );
int_vfltCoeff_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_vfltCoeff_read0,
      Q => int_vfltCoeff_read,
      R => \^ss\(0)
    );
\int_vfltCoeff_shift_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_vfltCoeff_shift_reg[0]_1\,
      Q => \^int_vfltcoeff_shift_reg[0]_0\,
      R => '0'
    );
int_vfltCoeff_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => aw_hs,
      I1 => s_axi_CTRL_AWADDR(10),
      I2 => s_axi_CTRL_AWADDR(11),
      I3 => p_16_in,
      I4 => int_vfltCoeff_write_reg_n_3,
      O => int_vfltCoeff_write_i_1_n_3
    );
int_vfltCoeff_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB0000000000"
    )
        port map (
      I0 => rstate(1),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      I3 => wstate(0),
      I4 => wstate(1),
      I5 => s_axi_CTRL_WVALID,
      O => p_16_in
    );
int_vfltCoeff_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_vfltCoeff_write_i_1_n_3,
      Q => int_vfltCoeff_write_reg_n_3,
      R => \^ss\(0)
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_3_[0]\,
      I1 => \int_isr_reg_n_3_[1]\,
      I2 => int_gie_reg_n_3,
      O => interrupt
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      I2 => start_for_AXIvideo2MultiPixStream_U0_full_n,
      I3 => start_once_reg,
      I4 => start_for_v_vcresampler_core_U0_full_n,
      O => int_ap_start_reg_0
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      I2 => start_for_v_vcresampler_core_U0_full_n,
      I3 => start_once_reg,
      I4 => start_for_AXIvideo2MultiPixStream_U0_full_n,
      O => int_ap_start_reg_1
    );
ram_reg_0_63_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(16),
      I1 => p_reg_reg,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^dobdo\(0),
      I4 => p_reg_reg_0,
      I5 => p_reg_reg_1,
      O => vfltCoeff_q0(0)
    );
ram_reg_0_63_10_10_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(26),
      I1 => p_reg_reg_20,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^dobdo\(10),
      I4 => p_reg_reg_0,
      I5 => p_reg_reg_21,
      O => vfltCoeff_q0(10)
    );
ram_reg_0_63_11_11_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(27),
      I1 => p_reg_reg_22,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^dobdo\(11),
      I4 => p_reg_reg_0,
      I5 => p_reg_reg_23,
      O => vfltCoeff_q0(11)
    );
ram_reg_0_63_12_12_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(28),
      I1 => p_reg_reg_24,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^dobdo\(12),
      I4 => p_reg_reg_0,
      I5 => p_reg_reg_25,
      O => vfltCoeff_q0(12)
    );
ram_reg_0_63_13_13_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(29),
      I1 => p_reg_reg_26,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^dobdo\(13),
      I4 => p_reg_reg_0,
      I5 => p_reg_reg_27,
      O => vfltCoeff_q0(13)
    );
ram_reg_0_63_14_14_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(30),
      I1 => p_reg_reg_28,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^dobdo\(14),
      I4 => p_reg_reg_0,
      I5 => p_reg_reg_29,
      O => vfltCoeff_q0(14)
    );
ram_reg_0_63_15_15_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(31),
      I1 => p_reg_reg_30,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^dobdo\(15),
      I4 => p_reg_reg_0,
      I5 => p_reg_reg_31,
      O => vfltCoeff_q0(15)
    );
ram_reg_0_63_1_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(17),
      I1 => p_reg_reg_2,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^dobdo\(1),
      I4 => p_reg_reg_0,
      I5 => p_reg_reg_3,
      O => vfltCoeff_q0(1)
    );
ram_reg_0_63_2_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(18),
      I1 => p_reg_reg_4,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^dobdo\(2),
      I4 => p_reg_reg_0,
      I5 => p_reg_reg_5,
      O => vfltCoeff_q0(2)
    );
ram_reg_0_63_3_3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(19),
      I1 => p_reg_reg_6,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^dobdo\(3),
      I4 => p_reg_reg_0,
      I5 => p_reg_reg_7,
      O => vfltCoeff_q0(3)
    );
ram_reg_0_63_4_4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(20),
      I1 => p_reg_reg_8,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^dobdo\(4),
      I4 => p_reg_reg_0,
      I5 => p_reg_reg_9,
      O => vfltCoeff_q0(4)
    );
ram_reg_0_63_5_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(21),
      I1 => p_reg_reg_10,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^dobdo\(5),
      I4 => p_reg_reg_0,
      I5 => p_reg_reg_11,
      O => vfltCoeff_q0(5)
    );
ram_reg_0_63_6_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(22),
      I1 => p_reg_reg_12,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^dobdo\(6),
      I4 => p_reg_reg_0,
      I5 => p_reg_reg_13,
      O => vfltCoeff_q0(6)
    );
ram_reg_0_63_7_7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(23),
      I1 => p_reg_reg_14,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^dobdo\(7),
      I4 => p_reg_reg_0,
      I5 => p_reg_reg_15,
      O => vfltCoeff_q0(7)
    );
ram_reg_0_63_8_8_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(24),
      I1 => p_reg_reg_16,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^dobdo\(8),
      I4 => p_reg_reg_0,
      I5 => p_reg_reg_17,
      O => vfltCoeff_q0(8)
    );
ram_reg_0_63_9_9_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(25),
      I1 => p_reg_reg_18,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^dobdo\(9),
      I4 => p_reg_reg_0,
      I5 => p_reg_reg_19,
      O => vfltCoeff_q0(9)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3210"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => \rdata[0]_i_4_n_3\,
      I3 => \rdata[0]_i_5_n_3\,
      I4 => \rdata[0]_i_6_n_3\,
      O => \rdata[0]_i_2_n_3\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_heightout_reg[9]_0\(0),
      I1 => \^int_colormode_reg[7]_0\(0),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \^ap_start\,
      I5 => \^q\(0),
      O => \rdata[0]_i_4_n_3\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \int_ier_reg_n_3_[0]\,
      I1 => \^int_width_reg[10]_0\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^int_linerate_reg[31]_0\(0),
      O => \rdata[0]_i_5_n_3\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020000000200"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => int_gie_reg_n_3,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_isr_reg_n_3_[0]\,
      O => \rdata[0]_i_6_n_3\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \int_HeightIn_reg_n_3_[10]\,
      I1 => \^int_width_reg[10]_0\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \int_HeightOut_reg_n_3_[10]\,
      I5 => \^int_linerate_reg[31]_0\(10),
      O => \rdata[10]_i_2_n_3\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \int_HeightIn_reg_n_3_[11]\,
      I1 => \int_Width_reg_n_3_[11]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \int_HeightOut_reg_n_3_[11]\,
      I5 => \^int_linerate_reg[31]_0\(11),
      O => \rdata[11]_i_2_n_3\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \int_HeightIn_reg_n_3_[12]\,
      I1 => \int_Width_reg_n_3_[12]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \int_HeightOut_reg_n_3_[12]\,
      I5 => \^int_linerate_reg[31]_0\(12),
      O => \rdata[12]_i_2_n_3\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \int_HeightIn_reg_n_3_[13]\,
      I1 => \int_Width_reg_n_3_[13]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \int_HeightOut_reg_n_3_[13]\,
      I5 => \^int_linerate_reg[31]_0\(13),
      O => \rdata[13]_i_2_n_3\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \int_HeightIn_reg_n_3_[14]\,
      I1 => \int_Width_reg_n_3_[14]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \int_HeightOut_reg_n_3_[14]\,
      I5 => \^int_linerate_reg[31]_0\(14),
      O => \rdata[14]_i_2_n_3\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \int_HeightIn_reg_n_3_[15]\,
      I1 => \int_Width_reg_n_3_[15]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \int_HeightOut_reg_n_3_[15]\,
      I5 => \^int_linerate_reg[31]_0\(15),
      O => \rdata[15]_i_2_n_3\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000220"
    )
        port map (
      I0 => \rdata[31]_i_8_n_3\,
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => s_axi_CTRL_ARADDR(0),
      O => \rdata[15]_i_3_n_3\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000000CCCCAAAA"
    )
        port map (
      I0 => \rdata[1]_i_5_n_3\,
      I1 => \rdata[1]_i_6_n_3\,
      I2 => int_ap_done_i_3_n_3,
      I3 => \int_isr_reg_n_3_[1]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => s_axi_CTRL_ARADDR(2),
      O => \rdata[1]_i_2_n_3\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \rdata[31]_i_8_n_3\,
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(1),
      O => \rdata[1]_i_3_n_3\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_heightout_reg[9]_0\(1),
      I1 => \^int_colormode_reg[7]_0\(1),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => data0(1),
      I5 => \^q\(1),
      O => \rdata[1]_i_5_n_3\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \int_ier_reg_n_3_[1]\,
      I1 => \^int_width_reg[10]_0\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^int_linerate_reg[31]_0\(1),
      O => \rdata[1]_i_6_n_3\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CF0AAAA0C00AAAA"
    )
        port map (
      I0 => \rdata[2]_i_4_n_3\,
      I1 => \^int_width_reg[10]_0\(2),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_linerate_reg[31]_0\(2),
      O => \rdata[2]_i_2_n_3\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_heightout_reg[9]_0\(2),
      I1 => \^int_colormode_reg[7]_0\(2),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => data0(2),
      I5 => \^q\(2),
      O => \rdata[2]_i_4_n_3\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => rstate(0),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(1),
      I3 => int_vfltCoeff_read,
      O => \rdata[31]_i_1_n_3\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => \rdata[31]_i_7_n_3\,
      I2 => s_axi_CTRL_ARADDR(1),
      I3 => s_axi_CTRL_ARADDR(2),
      I4 => s_axi_CTRL_ARADDR(0),
      I5 => \rdata[31]_i_8_n_3\,
      O => \rdata[31]_i_3_n_3\
    );
\rdata[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      O => \rdata[31]_i_7_n_3\
    );
\rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => rstate(0),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(1),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => int_ap_done_i_4_n_3,
      O => \rdata[31]_i_8_n_3\
    );
\rdata[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => int_vfltCoeff_write_reg_n_3,
      I2 => rstate(0),
      I3 => s_axi_CTRL_ARVALID,
      I4 => rstate(1),
      O => int_vfltCoeff_ce1
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CF0AAAA0C00AAAA"
    )
        port map (
      I0 => \rdata[3]_i_4_n_3\,
      I1 => \^int_width_reg[10]_0\(3),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_linerate_reg[31]_0\(3),
      O => \rdata[3]_i_2_n_3\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_heightout_reg[9]_0\(3),
      I1 => \^int_colormode_reg[7]_0\(3),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => data0(3),
      I5 => \^q\(3),
      O => \rdata[3]_i_4_n_3\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFAAAAAAEAAAAAA"
    )
        port map (
      I0 => \rdata[4]_i_4_n_3\,
      I1 => \^int_width_reg[10]_0\(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_linerate_reg[31]_0\(4),
      O => \rdata[4]_i_2_n_3\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => \^int_colormode_reg[7]_0\(4),
      I3 => \^int_heightout_reg[9]_0\(4),
      I4 => \^q\(4),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata[4]_i_4_n_3\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFAAAAAAEAAAAAA"
    )
        port map (
      I0 => \rdata[5]_i_4_n_3\,
      I1 => \^int_width_reg[10]_0\(5),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_linerate_reg[31]_0\(5),
      O => \rdata[5]_i_2_n_3\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => \^int_colormode_reg[7]_0\(5),
      I3 => \^int_heightout_reg[9]_0\(5),
      I4 => \^q\(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata[5]_i_4_n_3\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFAAAAAAEAAAAAA"
    )
        port map (
      I0 => \rdata[6]_i_4_n_3\,
      I1 => \^int_width_reg[10]_0\(6),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_linerate_reg[31]_0\(6),
      O => \rdata[6]_i_2_n_3\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => \^int_colormode_reg[7]_0\(6),
      I3 => \^int_heightout_reg[9]_0\(6),
      I4 => \^q\(6),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata[6]_i_4_n_3\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CF0AAAA0C00AAAA"
    )
        port map (
      I0 => \rdata[7]_i_5_n_3\,
      I1 => \^int_width_reg[10]_0\(7),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_linerate_reg[31]_0\(7),
      O => \rdata[7]_i_2_n_3\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \rdata[31]_i_8_n_3\,
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(2),
      O => \rdata[7]_i_3_n_3\
    );
\rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_heightout_reg[9]_0\(7),
      I1 => \^int_colormode_reg[7]_0\(7),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => data0(7),
      I5 => \^q\(7),
      O => \rdata[7]_i_5_n_3\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^int_width_reg[10]_0\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_heightout_reg[9]_0\(8),
      I5 => \^int_linerate_reg[31]_0\(8),
      O => \rdata[8]_i_2_n_3\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^int_width_reg[10]_0\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_heightout_reg[9]_0\(9),
      I5 => \^int_linerate_reg[31]_0\(9),
      O => \rdata[9]_i_2_n_3\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_98,
      Q => s_axi_CTRL_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_88,
      Q => s_axi_CTRL_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_87,
      Q => s_axi_CTRL_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_86,
      Q => s_axi_CTRL_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_85,
      Q => s_axi_CTRL_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_84,
      Q => s_axi_CTRL_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_83,
      Q => s_axi_CTRL_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_82,
      Q => s_axi_CTRL_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_81,
      Q => s_axi_CTRL_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_80,
      Q => s_axi_CTRL_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_79,
      Q => s_axi_CTRL_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_97,
      Q => s_axi_CTRL_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_78,
      Q => s_axi_CTRL_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_77,
      Q => s_axi_CTRL_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_76,
      Q => s_axi_CTRL_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_75,
      Q => s_axi_CTRL_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_74,
      Q => s_axi_CTRL_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_73,
      Q => s_axi_CTRL_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_72,
      Q => s_axi_CTRL_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_71,
      Q => s_axi_CTRL_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_70,
      Q => s_axi_CTRL_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_69,
      Q => s_axi_CTRL_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_96,
      Q => s_axi_CTRL_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_68,
      Q => s_axi_CTRL_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_67,
      Q => s_axi_CTRL_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_95,
      Q => s_axi_CTRL_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_94,
      Q => s_axi_CTRL_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_93,
      Q => s_axi_CTRL_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_92,
      Q => s_axi_CTRL_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_91,
      Q => s_axi_CTRL_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_90,
      Q => s_axi_CTRL_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_89,
      Q => s_axi_CTRL_RDATA(9),
      R => '0'
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DF8A"
    )
        port map (
      I0 => rstate(0),
      I1 => int_vfltCoeff_read,
      I2 => s_axi_CTRL_RREADY,
      I3 => s_axi_CTRL_ARVALID,
      I4 => rstate(1),
      O => \rstate[0]_i_1_n_3\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_3\,
      Q => rstate(0),
      R => \^ss\(0)
    );
\rstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => rstate(1),
      S => \^ss\(0)
    );
s_axi_CTRL_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      O => s_axi_CTRL_ARREADY
    );
s_axi_CTRL_AWREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_CTRL_AWREADY
    );
s_axi_CTRL_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_CTRL_BVALID
    );
s_axi_CTRL_RVALID_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => int_vfltCoeff_read,
      I1 => rstate(1),
      I2 => rstate(0),
      O => s_axi_CTRL_RVALID
    );
s_axi_CTRL_WREADY_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      I2 => rstate(0),
      I3 => s_axi_CTRL_ARVALID,
      I4 => rstate(1),
      O => s_axi_CTRL_WREADY
    );
\waddr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wstate(1),
      I1 => s_axi_CTRL_AWVALID,
      I2 => wstate(0),
      O => aw_hs
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_3_[0]\,
      R => '0'
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(10),
      Q => \waddr_reg_n_3_[10]\,
      R => '0'
    );
\waddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(11),
      Q => \waddr_reg_n_3_[11]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_3_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_3_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_3_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(4),
      Q => \waddr_reg_n_3_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(5),
      Q => \waddr_reg_n_3_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(6),
      Q => \waddr_reg_n_3_[6]\,
      R => '0'
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(7),
      Q => \waddr_reg_n_3_[7]\,
      R => '0'
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(8),
      Q => \waddr_reg_n_3_[8]\,
      R => '0'
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(9),
      Q => \waddr_reg_n_3_[9]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFB0"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_CTRL_WVALID,
      I2 => wstate(0),
      I3 => s_axi_CTRL_AWVALID,
      I4 => wstate(1),
      O => \wstate[0]_i_1_n_3\
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05300500"
    )
        port map (
      I0 => s_axi_CTRL_BREADY,
      I1 => ar_hs,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_CTRL_WVALID,
      O => \wstate[1]_i_1_n_3\
    );
\wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_3\,
      Q => wstate(0),
      S => \^ss\(0)
    );
\wstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1_n_3\,
      Q => wstate(1),
      S => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_MultiPixStream2AXIvideo is
  port (
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_done : out STD_LOGIC;
    MultiPixStream2AXIvideo_U0_OutYUV_read : out STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ColorMode_read : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ColorMode_read_reg_457_reg[2]_0\ : out STD_LOGIC;
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    OutYUV_empty_n : in STD_LOGIC;
    ColorMode_vcr_c19_empty_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    HwReg_Width_c20_empty_n : in STD_LOGIC;
    HwReg_HeightOut_c21_empty_n : in STD_LOGIC;
    \ColorMode_read_reg_457_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_B_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \d_read_reg_22_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \d_read_reg_22_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_MultiPixStream2AXIvideo;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_MultiPixStream2AXIvideo is
  signal ColorMode_read_reg_457 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^multipixstream2axivideo_u0_colormode_read\ : STD_LOGIC;
  signal \^multipixstream2axivideo_u0_outyuv_read\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[4]_i_5_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_6_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_7_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_8_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[4]_i_3_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[4]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[4]_i_3_n_6\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_NS_fsm117_out : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_3 : STD_LOGIC;
  signal \cmp19184_i_reg_476_reg_n_3_[0]\ : STD_LOGIC;
  signal cols_reg_466 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_reg_unsigned_short_s_fu_251_n_10 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_251_n_11 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_251_n_12 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_251_n_13 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_251_n_14 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_251_n_3 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_251_n_4 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_251_n_5 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_251_n_6 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_251_n_7 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_251_n_8 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_251_n_9 : STD_LOGIC;
  signal i_1_fu_282_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_1_reg_480 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_1_reg_4800 : STD_LOGIC;
  signal \i_1_reg_480[9]_i_3_n_3\ : STD_LOGIC;
  signal i_reg_169 : STD_LOGIC;
  signal \i_reg_169_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_reg_169_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_reg_169_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_reg_169_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_reg_169_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_reg_169_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_reg_169_reg_n_3_[6]\ : STD_LOGIC;
  signal \i_reg_169_reg_n_3_[7]\ : STD_LOGIC;
  signal \i_reg_169_reg_n_3_[8]\ : STD_LOGIC;
  signal \i_reg_169_reg_n_3_[9]\ : STD_LOGIC;
  signal icmp_ln936_fu_291_p222_in : STD_LOGIC;
  signal icmp_ln938_fu_306_p2 : STD_LOGIC;
  signal \icmp_ln938_reg_499_pp0_iter1_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal \icmp_ln938_reg_499_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln951_fu_311_p2 : STD_LOGIC;
  signal icmp_ln951_reg_503 : STD_LOGIC;
  signal \icmp_ln951_reg_503[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln951_reg_503[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln951_reg_503[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln951_reg_503[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln951_reg_503_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln951_reg_503_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln951_reg_503_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal j_1_fu_296_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_reg_1800 : STD_LOGIC;
  signal \j_reg_180[10]_i_10_n_3\ : STD_LOGIC;
  signal \j_reg_180[10]_i_6_n_3\ : STD_LOGIC;
  signal \j_reg_180[10]_i_7_n_3\ : STD_LOGIC;
  signal \j_reg_180[10]_i_8_n_3\ : STD_LOGIC;
  signal \j_reg_180[10]_i_9_n_3\ : STD_LOGIC;
  signal j_reg_180_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \j_reg_180_reg[10]_i_4_n_4\ : STD_LOGIC;
  signal \j_reg_180_reg[10]_i_4_n_5\ : STD_LOGIC;
  signal \j_reg_180_reg[10]_i_4_n_6\ : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_4 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_6 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_7 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_9 : STD_LOGIC;
  signal sof_3_reg_191 : STD_LOGIC;
  signal sof_fu_112 : STD_LOGIC;
  signal \sof_fu_112[0]_i_1_n_3\ : STD_LOGIC;
  signal sub_i_fu_270_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sub_i_reg_471 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal trunc_ln897_reg_461 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_ap_CS_fsm_reg[4]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln951_reg_503_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_reg_180_reg[10]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_1_reg_480[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \i_1_reg_480[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \i_1_reg_480[3]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \i_1_reg_480[4]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \i_1_reg_480[6]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \i_1_reg_480[7]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \i_1_reg_480[8]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \i_1_reg_480[9]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \j_reg_180[1]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \j_reg_180[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \j_reg_180[3]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \j_reg_180[4]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \j_reg_180[6]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \j_reg_180[7]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \j_reg_180[8]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \j_reg_180[9]_i_1\ : label is "soft_lutpair157";
begin
  MultiPixStream2AXIvideo_U0_ColorMode_read <= \^multipixstream2axivideo_u0_colormode_read\;
  MultiPixStream2AXIvideo_U0_OutYUV_read <= \^multipixstream2axivideo_u0_outyuv_read\;
  Q(0) <= \^q\(0);
\ColorMode_read_reg_457_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_457_reg[7]_0\(0),
      Q => ColorMode_read_reg_457(0),
      R => '0'
    );
\ColorMode_read_reg_457_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_457_reg[7]_0\(1),
      Q => ColorMode_read_reg_457(1),
      R => '0'
    );
\ColorMode_read_reg_457_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_457_reg[7]_0\(2),
      Q => ColorMode_read_reg_457(2),
      R => '0'
    );
\ColorMode_read_reg_457_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_457_reg[7]_0\(3),
      Q => ColorMode_read_reg_457(3),
      R => '0'
    );
\ColorMode_read_reg_457_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_457_reg[7]_0\(4),
      Q => ColorMode_read_reg_457(4),
      R => '0'
    );
\ColorMode_read_reg_457_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_457_reg[7]_0\(5),
      Q => ColorMode_read_reg_457(5),
      R => '0'
    );
\ColorMode_read_reg_457_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_457_reg[7]_0\(6),
      Q => ColorMode_read_reg_457(6),
      R => '0'
    );
\ColorMode_read_reg_457_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_457_reg[7]_0\(7),
      Q => ColorMode_read_reg_457(7),
      R => '0'
    );
\ap_CS_fsm[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => ColorMode_vcr_c19_empty_n,
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => HwReg_Width_c20_empty_n,
      I4 => HwReg_HeightOut_c21_empty_n,
      O => \^multipixstream2axivideo_u0_colormode_read\
    );
\ap_CS_fsm[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln897_reg_461(9),
      I1 => \i_reg_169_reg_n_3_[9]\,
      O => \ap_CS_fsm[4]_i_5_n_3\
    );
\ap_CS_fsm[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_169_reg_n_3_[7]\,
      I1 => trunc_ln897_reg_461(7),
      I2 => \i_reg_169_reg_n_3_[6]\,
      I3 => trunc_ln897_reg_461(6),
      I4 => trunc_ln897_reg_461(8),
      I5 => \i_reg_169_reg_n_3_[8]\,
      O => \ap_CS_fsm[4]_i_6_n_3\
    );
\ap_CS_fsm[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_169_reg_n_3_[4]\,
      I1 => trunc_ln897_reg_461(4),
      I2 => \i_reg_169_reg_n_3_[3]\,
      I3 => trunc_ln897_reg_461(3),
      I4 => trunc_ln897_reg_461(5),
      I5 => \i_reg_169_reg_n_3_[5]\,
      O => \ap_CS_fsm[4]_i_7_n_3\
    );
\ap_CS_fsm[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_169_reg_n_3_[1]\,
      I1 => trunc_ln897_reg_461(1),
      I2 => \i_reg_169_reg_n_3_[0]\,
      I3 => trunc_ln897_reg_461(0),
      I4 => trunc_ln897_reg_461(2),
      I5 => \i_reg_169_reg_n_3_[2]\,
      O => \ap_CS_fsm[4]_i_8_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state7,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln936_fu_291_p222_in,
      CO(2) => \ap_CS_fsm_reg[4]_i_3_n_4\,
      CO(1) => \ap_CS_fsm_reg[4]_i_3_n_5\,
      CO(0) => \ap_CS_fsm_reg[4]_i_3_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[4]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[4]_i_5_n_3\,
      S(2) => \ap_CS_fsm[4]_i_6_n_3\,
      S(1) => \ap_CS_fsm[4]_i_7_n_3\,
      S(0) => \ap_CS_fsm[4]_i_8_n_3\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_9,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_6,
      Q => ap_enable_reg_pp0_iter2_reg_n_3,
      R => '0'
    );
\cmp19184_i_reg_476_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_unsigned_short_s_fu_251_n_3,
      Q => \cmp19184_i_reg_476_reg_n_3_[0]\,
      R => '0'
    );
\cols_reg_466_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_251_n_14,
      Q => cols_reg_466(0),
      R => '0'
    );
\cols_reg_466_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_251_n_4,
      Q => cols_reg_466(10),
      R => '0'
    );
\cols_reg_466_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_251_n_13,
      Q => cols_reg_466(1),
      R => '0'
    );
\cols_reg_466_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_251_n_12,
      Q => cols_reg_466(2),
      R => '0'
    );
\cols_reg_466_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_251_n_11,
      Q => cols_reg_466(3),
      R => '0'
    );
\cols_reg_466_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_251_n_10,
      Q => cols_reg_466(4),
      R => '0'
    );
\cols_reg_466_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_251_n_9,
      Q => cols_reg_466(5),
      R => '0'
    );
\cols_reg_466_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_251_n_8,
      Q => cols_reg_466(6),
      R => '0'
    );
\cols_reg_466_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_251_n_7,
      Q => cols_reg_466(7),
      R => '0'
    );
\cols_reg_466_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_251_n_6,
      Q => cols_reg_466(8),
      R => '0'
    );
\cols_reg_466_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_251_n_5,
      Q => cols_reg_466(9),
      R => '0'
    );
grp_reg_unsigned_short_s_fu_245: entity work.bd_0837_vsc_0_bd_0837_vsc_0_reg_unsigned_short_s
     port map (
      Q(9 downto 0) => d_read_reg_22(9 downto 0),
      ap_clk => ap_clk,
      \d_read_reg_22_reg[9]_0\(9 downto 0) => \d_read_reg_22_reg[9]\(9 downto 0)
    );
grp_reg_unsigned_short_s_fu_251: entity work.bd_0837_vsc_0_bd_0837_vsc_0_reg_unsigned_short_s_60
     port map (
      D(11 downto 0) => sub_i_fu_270_p2(11 downto 0),
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]\ => grp_reg_unsigned_short_s_fu_251_n_3,
      ap_clk => ap_clk,
      \cmp19184_i_reg_476_reg[0]\ => \cmp19184_i_reg_476_reg_n_3_[0]\,
      \d_read_reg_22_reg[10]_0\(10) => grp_reg_unsigned_short_s_fu_251_n_4,
      \d_read_reg_22_reg[10]_0\(9) => grp_reg_unsigned_short_s_fu_251_n_5,
      \d_read_reg_22_reg[10]_0\(8) => grp_reg_unsigned_short_s_fu_251_n_6,
      \d_read_reg_22_reg[10]_0\(7) => grp_reg_unsigned_short_s_fu_251_n_7,
      \d_read_reg_22_reg[10]_0\(6) => grp_reg_unsigned_short_s_fu_251_n_8,
      \d_read_reg_22_reg[10]_0\(5) => grp_reg_unsigned_short_s_fu_251_n_9,
      \d_read_reg_22_reg[10]_0\(4) => grp_reg_unsigned_short_s_fu_251_n_10,
      \d_read_reg_22_reg[10]_0\(3) => grp_reg_unsigned_short_s_fu_251_n_11,
      \d_read_reg_22_reg[10]_0\(2) => grp_reg_unsigned_short_s_fu_251_n_12,
      \d_read_reg_22_reg[10]_0\(1) => grp_reg_unsigned_short_s_fu_251_n_13,
      \d_read_reg_22_reg[10]_0\(0) => grp_reg_unsigned_short_s_fu_251_n_14,
      \d_read_reg_22_reg[10]_1\(10 downto 0) => \d_read_reg_22_reg[10]\(10 downto 0)
    );
\i_1_reg_480[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_169_reg_n_3_[0]\,
      O => i_1_fu_282_p2(0)
    );
\i_1_reg_480[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_169_reg_n_3_[0]\,
      I1 => \i_reg_169_reg_n_3_[1]\,
      O => i_1_fu_282_p2(1)
    );
\i_1_reg_480[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_reg_169_reg_n_3_[0]\,
      I1 => \i_reg_169_reg_n_3_[1]\,
      I2 => \i_reg_169_reg_n_3_[2]\,
      O => i_1_fu_282_p2(2)
    );
\i_1_reg_480[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_reg_169_reg_n_3_[1]\,
      I1 => \i_reg_169_reg_n_3_[0]\,
      I2 => \i_reg_169_reg_n_3_[2]\,
      I3 => \i_reg_169_reg_n_3_[3]\,
      O => i_1_fu_282_p2(3)
    );
\i_1_reg_480[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_reg_169_reg_n_3_[2]\,
      I1 => \i_reg_169_reg_n_3_[0]\,
      I2 => \i_reg_169_reg_n_3_[1]\,
      I3 => \i_reg_169_reg_n_3_[3]\,
      I4 => \i_reg_169_reg_n_3_[4]\,
      O => i_1_fu_282_p2(4)
    );
\i_1_reg_480[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_reg_169_reg_n_3_[3]\,
      I1 => \i_reg_169_reg_n_3_[1]\,
      I2 => \i_reg_169_reg_n_3_[0]\,
      I3 => \i_reg_169_reg_n_3_[2]\,
      I4 => \i_reg_169_reg_n_3_[4]\,
      I5 => \i_reg_169_reg_n_3_[5]\,
      O => i_1_fu_282_p2(5)
    );
\i_1_reg_480[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_1_reg_480[9]_i_3_n_3\,
      I1 => \i_reg_169_reg_n_3_[6]\,
      O => i_1_fu_282_p2(6)
    );
\i_1_reg_480[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_1_reg_480[9]_i_3_n_3\,
      I1 => \i_reg_169_reg_n_3_[6]\,
      I2 => \i_reg_169_reg_n_3_[7]\,
      O => i_1_fu_282_p2(7)
    );
\i_1_reg_480[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_reg_169_reg_n_3_[6]\,
      I1 => \i_1_reg_480[9]_i_3_n_3\,
      I2 => \i_reg_169_reg_n_3_[7]\,
      I3 => \i_reg_169_reg_n_3_[8]\,
      O => i_1_fu_282_p2(8)
    );
\i_1_reg_480[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_reg_169_reg_n_3_[7]\,
      I1 => \i_1_reg_480[9]_i_3_n_3\,
      I2 => \i_reg_169_reg_n_3_[6]\,
      I3 => \i_reg_169_reg_n_3_[8]\,
      I4 => \i_reg_169_reg_n_3_[9]\,
      O => i_1_fu_282_p2(9)
    );
\i_1_reg_480[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_reg_169_reg_n_3_[5]\,
      I1 => \i_reg_169_reg_n_3_[3]\,
      I2 => \i_reg_169_reg_n_3_[1]\,
      I3 => \i_reg_169_reg_n_3_[0]\,
      I4 => \i_reg_169_reg_n_3_[2]\,
      I5 => \i_reg_169_reg_n_3_[4]\,
      O => \i_1_reg_480[9]_i_3_n_3\
    );
\i_1_reg_480_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_4800,
      D => i_1_fu_282_p2(0),
      Q => i_1_reg_480(0),
      R => '0'
    );
\i_1_reg_480_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_4800,
      D => i_1_fu_282_p2(1),
      Q => i_1_reg_480(1),
      R => '0'
    );
\i_1_reg_480_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_4800,
      D => i_1_fu_282_p2(2),
      Q => i_1_reg_480(2),
      R => '0'
    );
\i_1_reg_480_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_4800,
      D => i_1_fu_282_p2(3),
      Q => i_1_reg_480(3),
      R => '0'
    );
\i_1_reg_480_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_4800,
      D => i_1_fu_282_p2(4),
      Q => i_1_reg_480(4),
      R => '0'
    );
\i_1_reg_480_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_4800,
      D => i_1_fu_282_p2(5),
      Q => i_1_reg_480(5),
      R => '0'
    );
\i_1_reg_480_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_4800,
      D => i_1_fu_282_p2(6),
      Q => i_1_reg_480(6),
      R => '0'
    );
\i_1_reg_480_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_4800,
      D => i_1_fu_282_p2(7),
      Q => i_1_reg_480(7),
      R => '0'
    );
\i_1_reg_480_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_4800,
      D => i_1_fu_282_p2(8),
      Q => i_1_reg_480(8),
      R => '0'
    );
\i_1_reg_480_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_4800,
      D => i_1_fu_282_p2(9),
      Q => i_1_reg_480(9),
      R => '0'
    );
\i_reg_169[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state7,
      O => i_reg_169
    );
\i_reg_169_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_480(0),
      Q => \i_reg_169_reg_n_3_[0]\,
      R => i_reg_169
    );
\i_reg_169_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_480(1),
      Q => \i_reg_169_reg_n_3_[1]\,
      R => i_reg_169
    );
\i_reg_169_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_480(2),
      Q => \i_reg_169_reg_n_3_[2]\,
      R => i_reg_169
    );
\i_reg_169_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_480(3),
      Q => \i_reg_169_reg_n_3_[3]\,
      R => i_reg_169
    );
\i_reg_169_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_480(4),
      Q => \i_reg_169_reg_n_3_[4]\,
      R => i_reg_169
    );
\i_reg_169_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_480(5),
      Q => \i_reg_169_reg_n_3_[5]\,
      R => i_reg_169
    );
\i_reg_169_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_480(6),
      Q => \i_reg_169_reg_n_3_[6]\,
      R => i_reg_169
    );
\i_reg_169_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_480(7),
      Q => \i_reg_169_reg_n_3_[7]\,
      R => i_reg_169
    );
\i_reg_169_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_480(8),
      Q => \i_reg_169_reg_n_3_[8]\,
      R => i_reg_169
    );
\i_reg_169_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_480(9),
      Q => \i_reg_169_reg_n_3_[9]\,
      R => i_reg_169
    );
\icmp_ln938_reg_499_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      Q => \icmp_ln938_reg_499_pp0_iter1_reg_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln938_reg_499_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      Q => \icmp_ln938_reg_499_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln951_reg_503[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => sub_i_reg_471(11),
      I1 => j_reg_180_reg(9),
      I2 => sub_i_reg_471(9),
      I3 => j_reg_180_reg(10),
      I4 => sub_i_reg_471(10),
      O => \icmp_ln951_reg_503[0]_i_3_n_3\
    );
\icmp_ln951_reg_503[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_180_reg(7),
      I1 => sub_i_reg_471(7),
      I2 => j_reg_180_reg(6),
      I3 => sub_i_reg_471(6),
      I4 => j_reg_180_reg(8),
      I5 => sub_i_reg_471(8),
      O => \icmp_ln951_reg_503[0]_i_4_n_3\
    );
\icmp_ln951_reg_503[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_180_reg(4),
      I1 => sub_i_reg_471(4),
      I2 => j_reg_180_reg(3),
      I3 => sub_i_reg_471(3),
      I4 => j_reg_180_reg(5),
      I5 => sub_i_reg_471(5),
      O => \icmp_ln951_reg_503[0]_i_5_n_3\
    );
\icmp_ln951_reg_503[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_180_reg(1),
      I1 => sub_i_reg_471(1),
      I2 => j_reg_180_reg(0),
      I3 => sub_i_reg_471(0),
      I4 => j_reg_180_reg(2),
      I5 => sub_i_reg_471(2),
      O => \icmp_ln951_reg_503[0]_i_6_n_3\
    );
\icmp_ln951_reg_503_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_18,
      Q => icmp_ln951_reg_503,
      R => '0'
    );
\icmp_ln951_reg_503_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln951_fu_311_p2,
      CO(2) => \icmp_ln951_reg_503_reg[0]_i_2_n_4\,
      CO(1) => \icmp_ln951_reg_503_reg[0]_i_2_n_5\,
      CO(0) => \icmp_ln951_reg_503_reg[0]_i_2_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln951_reg_503_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln951_reg_503[0]_i_3_n_3\,
      S(2) => \icmp_ln951_reg_503[0]_i_4_n_3\,
      S(1) => \icmp_ln951_reg_503[0]_i_5_n_3\,
      S(0) => \icmp_ln951_reg_503[0]_i_6_n_3\
    );
\j_reg_180[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_180_reg(0),
      O => j_1_fu_296_p2(0)
    );
\j_reg_180[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_180_reg(1),
      I1 => cols_reg_466(1),
      I2 => j_reg_180_reg(0),
      I3 => cols_reg_466(0),
      I4 => j_reg_180_reg(2),
      I5 => cols_reg_466(2),
      O => \j_reg_180[10]_i_10_n_3\
    );
\j_reg_180[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => j_reg_180_reg(8),
      I1 => j_reg_180_reg(6),
      I2 => \j_reg_180[10]_i_6_n_3\,
      I3 => j_reg_180_reg(7),
      I4 => j_reg_180_reg(9),
      I5 => j_reg_180_reg(10),
      O => j_1_fu_296_p2(10)
    );
\j_reg_180[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => j_reg_180_reg(5),
      I1 => j_reg_180_reg(3),
      I2 => j_reg_180_reg(1),
      I3 => j_reg_180_reg(0),
      I4 => j_reg_180_reg(2),
      I5 => j_reg_180_reg(4),
      O => \j_reg_180[10]_i_6_n_3\
    );
\j_reg_180[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_180_reg(9),
      I1 => cols_reg_466(9),
      I2 => cols_reg_466(10),
      I3 => j_reg_180_reg(10),
      O => \j_reg_180[10]_i_7_n_3\
    );
\j_reg_180[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_180_reg(7),
      I1 => cols_reg_466(7),
      I2 => j_reg_180_reg(6),
      I3 => cols_reg_466(6),
      I4 => j_reg_180_reg(8),
      I5 => cols_reg_466(8),
      O => \j_reg_180[10]_i_8_n_3\
    );
\j_reg_180[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_180_reg(4),
      I1 => cols_reg_466(4),
      I2 => j_reg_180_reg(3),
      I3 => cols_reg_466(3),
      I4 => j_reg_180_reg(5),
      I5 => cols_reg_466(5),
      O => \j_reg_180[10]_i_9_n_3\
    );
\j_reg_180[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_reg_180_reg(0),
      I1 => j_reg_180_reg(1),
      O => j_1_fu_296_p2(1)
    );
\j_reg_180[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => j_reg_180_reg(0),
      I1 => j_reg_180_reg(1),
      I2 => j_reg_180_reg(2),
      O => j_1_fu_296_p2(2)
    );
\j_reg_180[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => j_reg_180_reg(1),
      I1 => j_reg_180_reg(0),
      I2 => j_reg_180_reg(2),
      I3 => j_reg_180_reg(3),
      O => j_1_fu_296_p2(3)
    );
\j_reg_180[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => j_reg_180_reg(2),
      I1 => j_reg_180_reg(0),
      I2 => j_reg_180_reg(1),
      I3 => j_reg_180_reg(3),
      I4 => j_reg_180_reg(4),
      O => j_1_fu_296_p2(4)
    );
\j_reg_180[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => j_reg_180_reg(3),
      I1 => j_reg_180_reg(1),
      I2 => j_reg_180_reg(0),
      I3 => j_reg_180_reg(2),
      I4 => j_reg_180_reg(4),
      I5 => j_reg_180_reg(5),
      O => j_1_fu_296_p2(5)
    );
\j_reg_180[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_reg_180[10]_i_6_n_3\,
      I1 => j_reg_180_reg(6),
      O => j_1_fu_296_p2(6)
    );
\j_reg_180[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \j_reg_180[10]_i_6_n_3\,
      I1 => j_reg_180_reg(6),
      I2 => j_reg_180_reg(7),
      O => j_1_fu_296_p2(7)
    );
\j_reg_180[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => j_reg_180_reg(6),
      I1 => \j_reg_180[10]_i_6_n_3\,
      I2 => j_reg_180_reg(7),
      I3 => j_reg_180_reg(8),
      O => j_1_fu_296_p2(8)
    );
\j_reg_180[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => j_reg_180_reg(7),
      I1 => \j_reg_180[10]_i_6_n_3\,
      I2 => j_reg_180_reg(6),
      I3 => j_reg_180_reg(8),
      I4 => j_reg_180_reg(9),
      O => j_1_fu_296_p2(9)
    );
\j_reg_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1800,
      D => j_1_fu_296_p2(0),
      Q => j_reg_180_reg(0),
      R => ap_NS_fsm117_out
    );
\j_reg_180_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1800,
      D => j_1_fu_296_p2(10),
      Q => j_reg_180_reg(10),
      R => ap_NS_fsm117_out
    );
\j_reg_180_reg[10]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln938_fu_306_p2,
      CO(2) => \j_reg_180_reg[10]_i_4_n_4\,
      CO(1) => \j_reg_180_reg[10]_i_4_n_5\,
      CO(0) => \j_reg_180_reg[10]_i_4_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_j_reg_180_reg[10]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \j_reg_180[10]_i_7_n_3\,
      S(2) => \j_reg_180[10]_i_8_n_3\,
      S(1) => \j_reg_180[10]_i_9_n_3\,
      S(0) => \j_reg_180[10]_i_10_n_3\
    );
\j_reg_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1800,
      D => j_1_fu_296_p2(1),
      Q => j_reg_180_reg(1),
      R => ap_NS_fsm117_out
    );
\j_reg_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1800,
      D => j_1_fu_296_p2(2),
      Q => j_reg_180_reg(2),
      R => ap_NS_fsm117_out
    );
\j_reg_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1800,
      D => j_1_fu_296_p2(3),
      Q => j_reg_180_reg(3),
      R => ap_NS_fsm117_out
    );
\j_reg_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1800,
      D => j_1_fu_296_p2(4),
      Q => j_reg_180_reg(4),
      R => ap_NS_fsm117_out
    );
\j_reg_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1800,
      D => j_1_fu_296_p2(5),
      Q => j_reg_180_reg(5),
      R => ap_NS_fsm117_out
    );
\j_reg_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1800,
      D => j_1_fu_296_p2(6),
      Q => j_reg_180_reg(6),
      R => ap_NS_fsm117_out
    );
\j_reg_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1800,
      D => j_1_fu_296_p2(7),
      Q => j_reg_180_reg(7),
      R => ap_NS_fsm117_out
    );
\j_reg_180_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1800,
      D => j_1_fu_296_p2(8),
      Q => j_reg_180_reg(8),
      R => ap_NS_fsm117_out
    );
\j_reg_180_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1800,
      D => j_1_fu_296_p2(9),
      Q => j_reg_180_reg(9),
      R => ap_NS_fsm117_out
    );
regslice_both_AXI_video_strm_V_data_V_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_regslice_both
     port map (
      \B_V_data_1_payload_A[23]_i_3_0\(7 downto 0) => ColorMode_read_reg_457(7 downto 0),
      \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) => \B_V_data_1_payload_B_reg[23]\(23 downto 0),
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      CO(0) => icmp_ln938_fu_306_p2,
      \ColorMode_read_reg_457_reg[2]\ => \ColorMode_read_reg_457_reg[2]_0\,
      D(3 downto 1) => ap_NS_fsm(4 downto 2),
      D(0) => ap_NS_fsm(0),
      E(0) => j_reg_1800,
      MultiPixStream2AXIvideo_U0_ColorMode_read => \^multipixstream2axivideo_u0_colormode_read\,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      OutYUV_empty_n => OutYUV_empty_n,
      Q(4) => ap_CS_fsm_state7,
      Q(3) => ap_CS_fsm_pp0_stage0,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      SS(0) => SS(0),
      \ap_CS_fsm_reg[3]\ => regslice_both_AXI_video_strm_V_data_V_U_n_18,
      \ap_CS_fsm_reg[3]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      \ap_CS_fsm_reg[4]\ => \cmp19184_i_reg_476_reg_n_3_[0]\,
      \ap_CS_fsm_reg[4]_0\(0) => icmp_ln936_fu_291_p222_in,
      ap_NS_fsm117_out => ap_NS_fsm117_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      ap_enable_reg_pp0_iter0_reg_0 => regslice_both_AXI_video_strm_V_data_V_U_n_9,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2_reg => regslice_both_AXI_video_strm_V_data_V_U_n_6,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2_reg_n_3,
      ap_rst_n => ap_rst_n,
      \icmp_ln938_reg_499_pp0_iter1_reg_reg[0]\ => \icmp_ln938_reg_499_reg_n_3_[0]\,
      \icmp_ln938_reg_499_reg[0]\ => \^multipixstream2axivideo_u0_outyuv_read\,
      \icmp_ln938_reg_499_reg[0]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      icmp_ln951_reg_503 => icmp_ln951_reg_503,
      \icmp_ln951_reg_503_reg[0]\(0) => icmp_ln951_fu_311_p2,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_0(0) => i_1_reg_4800,
      sof_3_reg_191 => sof_3_reg_191,
      \sof_3_reg_191_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_7,
      \sof_3_reg_191_reg[0]_0\ => \icmp_ln938_reg_499_pp0_iter1_reg_reg_n_3_[0]\,
      sof_fu_112 => sof_fu_112
    );
regslice_both_AXI_video_strm_V_last_V_U: entity work.\bd_0837_vsc_0_bd_0837_vsc_0_regslice_both__parameterized1\
     port map (
      \B_V_data_1_state_reg[0]_0\ => \^multipixstream2axivideo_u0_outyuv_read\,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      icmp_ln951_reg_503 => icmp_ln951_reg_503,
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY
    );
regslice_both_AXI_video_strm_V_user_V_U: entity work.\bd_0837_vsc_0_bd_0837_vsc_0_regslice_both__parameterized1_61\
     port map (
      \B_V_data_1_payload_A_reg[0]_0\ => \icmp_ln938_reg_499_pp0_iter1_reg_reg_n_3_[0]\,
      \B_V_data_1_payload_A_reg[0]_1\ => ap_enable_reg_pp0_iter2_reg_n_3,
      \B_V_data_1_state_reg[0]_0\ => \^multipixstream2axivideo_u0_outyuv_read\,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      sof_3_reg_191 => sof_3_reg_191
    );
\sof_3_reg_191_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_7,
      Q => sof_3_reg_191,
      R => '0'
    );
\sof_fu_112[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \cmp19184_i_reg_476_reg_n_3_[0]\,
      I2 => sof_fu_112,
      I3 => \^multipixstream2axivideo_u0_colormode_read\,
      O => \sof_fu_112[0]_i_1_n_3\
    );
\sof_fu_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_fu_112[0]_i_1_n_3\,
      Q => sof_fu_112,
      R => '0'
    );
\sub_i_reg_471_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_270_p2(0),
      Q => sub_i_reg_471(0),
      R => '0'
    );
\sub_i_reg_471_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_270_p2(10),
      Q => sub_i_reg_471(10),
      R => '0'
    );
\sub_i_reg_471_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_270_p2(11),
      Q => sub_i_reg_471(11),
      R => '0'
    );
\sub_i_reg_471_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_270_p2(1),
      Q => sub_i_reg_471(1),
      R => '0'
    );
\sub_i_reg_471_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_270_p2(2),
      Q => sub_i_reg_471(2),
      R => '0'
    );
\sub_i_reg_471_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_270_p2(3),
      Q => sub_i_reg_471(3),
      R => '0'
    );
\sub_i_reg_471_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_270_p2(4),
      Q => sub_i_reg_471(4),
      R => '0'
    );
\sub_i_reg_471_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_270_p2(5),
      Q => sub_i_reg_471(5),
      R => '0'
    );
\sub_i_reg_471_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_270_p2(6),
      Q => sub_i_reg_471(6),
      R => '0'
    );
\sub_i_reg_471_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_270_p2(7),
      Q => sub_i_reg_471(7),
      R => '0'
    );
\sub_i_reg_471_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_270_p2(8),
      Q => sub_i_reg_471(8),
      R => '0'
    );
\sub_i_reg_471_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_270_p2(9),
      Q => sub_i_reg_471(9),
      R => '0'
    );
\trunc_ln897_reg_461_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(0),
      Q => trunc_ln897_reg_461(0),
      R => '0'
    );
\trunc_ln897_reg_461_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(1),
      Q => trunc_ln897_reg_461(1),
      R => '0'
    );
\trunc_ln897_reg_461_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(2),
      Q => trunc_ln897_reg_461(2),
      R => '0'
    );
\trunc_ln897_reg_461_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(3),
      Q => trunc_ln897_reg_461(3),
      R => '0'
    );
\trunc_ln897_reg_461_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(4),
      Q => trunc_ln897_reg_461(4),
      R => '0'
    );
\trunc_ln897_reg_461_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(5),
      Q => trunc_ln897_reg_461(5),
      R => '0'
    );
\trunc_ln897_reg_461_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(6),
      Q => trunc_ln897_reg_461(6),
      R => '0'
    );
\trunc_ln897_reg_461_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(7),
      Q => trunc_ln897_reg_461(7),
      R => '0'
    );
\trunc_ln897_reg_461_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(8),
      Q => trunc_ln897_reg_461(8),
      R => '0'
    );
\trunc_ln897_reg_461_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(9),
      Q => trunc_ln897_reg_461(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S is
  port (
    HwReg_HeightIn_c14_full_n : out STD_LOGIC;
    HwReg_HeightIn_c14_empty_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    HwReg_Width_c15_full_n : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_start : in STD_LOGIC;
    HwReg_Width_c_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    v_vcresampler_core_U0_outColorMode_read : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_WidthIn_read : in STD_LOGIC;
    icmp_ln1048_fu_334_p2 : in STD_LOGIC;
    icmp_ln1044_fu_328_p2 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S is
  signal \^hwreg_heightin_c14_empty_n\ : STD_LOGIC;
  signal \^hwreg_heightin_c14_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__13_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair114";
begin
  HwReg_HeightIn_c14_empty_n <= \^hwreg_heightin_c14_empty_n\;
  HwReg_HeightIn_c14_full_n <= \^hwreg_heightin_c14_full_n\;
U_bd_0837_vsc_0_fifo_w10_d2_S_ram: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg_67
     port map (
      AXIvideo2MultiPixStream_U0_WidthIn_read => AXIvideo2MultiPixStream_U0_WidthIn_read,
      D(10 downto 0) => D(10 downto 0),
      \SRL_SIG_reg[0][9]_0\(9 downto 0) => \SRL_SIG_reg[0][9]\(9 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_heightin_c14_full_n\,
      \SRL_SIG_reg[1][9]_0\(9 downto 0) => \SRL_SIG_reg[1][9]\(9 downto 0),
      ap_clk => ap_clk,
      icmp_ln1044_fu_328_p2 => icmp_ln1044_fu_328_p2,
      icmp_ln1048_fu_334_p2 => icmp_ln1048_fu_334_p2,
      \zext_ln1058_reg_814_reg[0]\ => \mOutPtr_reg_n_3_[0]\,
      \zext_ln1058_reg_814_reg[0]_0\ => \mOutPtr_reg_n_3_[1]\
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^hwreg_heightin_c14_full_n\,
      I1 => HwReg_Width_c15_full_n,
      I2 => AXIvideo2MultiPixStream_U0_ap_start,
      I3 => HwReg_Width_c_empty_n,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_heightin_c14_empty_n\,
      I3 => v_vcresampler_core_U0_outColorMode_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__3_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_3\,
      Q => \^hwreg_heightin_c14_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__13_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^hwreg_heightin_c14_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__3_n_3\
    );
\internal_full_n_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_heightin_c14_empty_n\,
      I1 => v_vcresampler_core_U0_outColorMode_read,
      I2 => \^hwreg_heightin_c14_full_n\,
      I3 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      O => \internal_full_n_i_2__13_n_3\
    );
\internal_full_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_vcresampler_core_U0_outColorMode_read,
      I1 => \^hwreg_heightin_c14_empty_n\,
      I2 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I3 => \^hwreg_heightin_c14_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_3\,
      Q => \^hwreg_heightin_c14_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^hwreg_heightin_c14_empty_n\,
      I1 => v_vcresampler_core_U0_outColorMode_read,
      I2 => \^hwreg_heightin_c14_full_n\,
      I3 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__3_n_3\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I2 => \^hwreg_heightin_c14_full_n\,
      I3 => v_vcresampler_core_U0_outColorMode_read,
      I4 => \^hwreg_heightin_c14_empty_n\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__2_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__3_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_2 is
  port (
    HwReg_HeightIn_c17_full_n : out STD_LOGIC;
    HwReg_HeightIn_c17_empty_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    HwReg_HeightIn_c17_dout : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ColorMode_vcr_c_empty_n : in STD_LOGIC;
    ColorMode_vcr_c19_full_n : in STD_LOGIC;
    HwReg_Width_c18_full_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \YLoopSize_reg_2023_reg[3]\ : in STD_LOGIC;
    \YLoopSize_reg_2023_reg[4]\ : in STD_LOGIC;
    \YLoopSize_reg_2023_reg[5]\ : in STD_LOGIC;
    \YLoopSize_reg_2023_reg[7]\ : in STD_LOGIC;
    \YLoopSize_reg_2023_reg[8]\ : in STD_LOGIC;
    \YLoopSize_reg_2023_reg[9]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    vscale_core_polyphase_U0_LineRate_read : in STD_LOGIC;
    v_vcresampler_core_U0_outColorMode_read : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_2 : entity is "bd_0837_vsc_0_fifo_w10_d2_S";
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_2;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_2 is
  signal \^hwreg_heightin_c17_empty_n\ : STD_LOGIC;
  signal \^hwreg_heightin_c17_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__7_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__15_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__5\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__7\ : label is "soft_lutpair117";
begin
  HwReg_HeightIn_c17_empty_n <= \^hwreg_heightin_c17_empty_n\;
  HwReg_HeightIn_c17_full_n <= \^hwreg_heightin_c17_full_n\;
U_bd_0837_vsc_0_fifo_w10_d2_S_ram: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg_66
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      HwReg_HeightIn_c17_dout(8 downto 3) => HwReg_HeightIn_c17_dout(9 downto 4),
      HwReg_HeightIn_c17_dout(2 downto 0) => HwReg_HeightIn_c17_dout(2 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][9]_0\(9 downto 0) => \SRL_SIG_reg[0][9]\(9 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_heightin_c17_full_n\,
      \SRL_SIG_reg[1][3]_0\ => HwReg_HeightIn_c17_dout(3),
      \YLoopSize_reg_2023_reg[0]\ => \mOutPtr_reg_n_3_[1]\,
      \YLoopSize_reg_2023_reg[0]_0\ => \mOutPtr_reg_n_3_[0]\,
      \YLoopSize_reg_2023_reg[3]\ => \YLoopSize_reg_2023_reg[3]\,
      \YLoopSize_reg_2023_reg[4]\ => \YLoopSize_reg_2023_reg[4]\,
      \YLoopSize_reg_2023_reg[5]\ => \YLoopSize_reg_2023_reg[5]\,
      \YLoopSize_reg_2023_reg[7]\ => \YLoopSize_reg_2023_reg[7]\,
      \YLoopSize_reg_2023_reg[8]\ => \YLoopSize_reg_2023_reg[8]\,
      \YLoopSize_reg_2023_reg[9]\ => \YLoopSize_reg_2023_reg[9]\,
      ap_clk => ap_clk,
      \out\(9 downto 0) => \out\(9 downto 0),
      shiftReg_addr => shiftReg_addr,
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read
    );
\YLoopSize_reg_2023[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      O => shiftReg_addr
    );
\ap_CS_fsm[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^hwreg_heightin_c17_full_n\,
      I1 => ColorMode_vcr_c_empty_n,
      I2 => ColorMode_vcr_c19_full_n,
      I3 => HwReg_Width_c18_full_n,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_heightin_c17_empty_n\,
      I3 => vscale_core_polyphase_U0_LineRate_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__7_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_3\,
      Q => \^hwreg_heightin_c17_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__15_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^hwreg_heightin_c17_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__7_n_3\
    );
\internal_full_n_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_heightin_c17_empty_n\,
      I1 => vscale_core_polyphase_U0_LineRate_read,
      I2 => \^hwreg_heightin_c17_full_n\,
      I3 => v_vcresampler_core_U0_outColorMode_read,
      O => \internal_full_n_i_2__15_n_3\
    );
\internal_full_n_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => vscale_core_polyphase_U0_LineRate_read,
      I1 => \^hwreg_heightin_c17_empty_n\,
      I2 => v_vcresampler_core_U0_outColorMode_read,
      I3 => \^hwreg_heightin_c17_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_3\,
      Q => \^hwreg_heightin_c17_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^hwreg_heightin_c17_empty_n\,
      I1 => vscale_core_polyphase_U0_LineRate_read,
      I2 => \^hwreg_heightin_c17_full_n\,
      I3 => v_vcresampler_core_U0_outColorMode_read,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__7_n_3\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => v_vcresampler_core_U0_outColorMode_read,
      I2 => \^hwreg_heightin_c17_full_n\,
      I3 => vscale_core_polyphase_U0_LineRate_read,
      I4 => \^hwreg_heightin_c17_empty_n\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__5_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__7_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__5_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_3 is
  port (
    HwReg_HeightIn_c_full_n : out STD_LOGIC;
    HwReg_HeightIn_c_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \SRL_SIG_reg[1][9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    HwReg_ColorMode_c16_full_n : in STD_LOGIC;
    HwReg_ColorMode_c_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_WidthIn_read : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_3 : entity is "bd_0837_vsc_0_fifo_w10_d2_S";
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_3;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_3 is
  signal \^hwreg_heightin_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_heightin_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__7_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair118";
begin
  HwReg_HeightIn_c_empty_n <= \^hwreg_heightin_c_empty_n\;
  HwReg_HeightIn_c_full_n <= \^hwreg_heightin_c_full_n\;
U_bd_0837_vsc_0_fifo_w10_d2_S_ram: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg_65
     port map (
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      D(9 downto 0) => D(9 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_3_[1]\,
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_heightin_c_full_n\,
      \SRL_SIG_reg[1][9]_0\(9 downto 0) => \SRL_SIG_reg[1][9]\(9 downto 0),
      ap_clk => ap_clk
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^hwreg_heightin_c_empty_n\,
      I1 => HwReg_ColorMode_c16_full_n,
      I2 => HwReg_ColorMode_c_empty_n,
      I3 => \ap_CS_fsm_reg[0]\,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_1,
      I2 => \^hwreg_heightin_c_empty_n\,
      I3 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__0_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_3\,
      Q => \^hwreg_heightin_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__7_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^hwreg_heightin_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__0_n_3\
    );
\internal_full_n_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_heightin_c_empty_n\,
      I1 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I2 => \^hwreg_heightin_c_full_n\,
      I3 => Block_split4_proc_U0_ap_ready,
      O => \internal_full_n_i_2__7_n_3\
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I1 => \^hwreg_heightin_c_empty_n\,
      I2 => Block_split4_proc_U0_ap_ready,
      I3 => \^hwreg_heightin_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_3\,
      Q => \^hwreg_heightin_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^hwreg_heightin_c_empty_n\,
      I1 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I2 => \^hwreg_heightin_c_full_n\,
      I3 => Block_split4_proc_U0_ap_ready,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__0_n_3\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => Block_split4_proc_U0_ap_ready,
      I2 => \^hwreg_heightin_c_full_n\,
      I3 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I4 => \^hwreg_heightin_c_empty_n\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__0_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__0_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_4 is
  port (
    HwReg_HeightOut_c21_full_n : out STD_LOGIC;
    HwReg_HeightOut_c21_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    HwReg_Width_c20_empty_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    ColorMode_vcr_c19_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ColorMode_read : in STD_LOGIC;
    vscale_core_polyphase_U0_LineRate_read : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_4 : entity is "bd_0837_vsc_0_fifo_w10_d2_S";
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_4;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_4 is
  signal \^hwreg_heightout_c21_empty_n\ : STD_LOGIC;
  signal \^hwreg_heightout_c21_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__11_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__16_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__11_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__9\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__11\ : label is "soft_lutpair119";
begin
  HwReg_HeightOut_c21_empty_n <= \^hwreg_heightout_c21_empty_n\;
  HwReg_HeightOut_c21_full_n <= \^hwreg_heightout_c21_full_n\;
U_bd_0837_vsc_0_fifo_w10_d2_S_ram: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_shiftReg
     port map (
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_heightout_c21_full_n\,
      \SRL_SIG_reg[1][9]_0\(9 downto 0) => \SRL_SIG_reg[1][9]\(9 downto 0),
      ap_clk => ap_clk,
      \d_read_reg_22_reg[0]\ => \mOutPtr_reg_n_3_[0]\,
      \d_read_reg_22_reg[0]_0\ => \mOutPtr_reg_n_3_[1]\,
      \out\(9 downto 0) => \out\(9 downto 0),
      vscale_core_polyphase_U0_LineRate_read => vscale_core_polyphase_U0_LineRate_read
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^hwreg_heightout_c21_empty_n\,
      I1 => HwReg_Width_c20_empty_n,
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => ColorMode_vcr_c19_empty_n,
      I4 => Q(0),
      O => D(0)
    );
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_heightout_c21_empty_n\,
      I3 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__11_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_3\,
      Q => \^hwreg_heightout_c21_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__16_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^hwreg_heightout_c21_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__11_n_3\
    );
\internal_full_n_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_heightout_c21_empty_n\,
      I1 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I2 => \^hwreg_heightout_c21_full_n\,
      I3 => vscale_core_polyphase_U0_LineRate_read,
      O => \internal_full_n_i_2__16_n_3\
    );
\internal_full_n_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I1 => \^hwreg_heightout_c21_empty_n\,
      I2 => vscale_core_polyphase_U0_LineRate_read,
      I3 => \^hwreg_heightout_c21_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_3\,
      Q => \^hwreg_heightout_c21_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^hwreg_heightout_c21_empty_n\,
      I1 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I2 => \^hwreg_heightout_c21_full_n\,
      I3 => vscale_core_polyphase_U0_LineRate_read,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__11_n_3\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => vscale_core_polyphase_U0_LineRate_read,
      I2 => \^hwreg_heightout_c21_full_n\,
      I3 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I4 => \^hwreg_heightout_c21_empty_n\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__8_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__11_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__8_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d4_S is
  port (
    HwReg_HeightOut_c_full_n : out STD_LOGIC;
    HwReg_HeightOut_c_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \int_HeightOut_reg[6]\ : out STD_LOGIC;
    \int_HeightOut_reg[4]\ : out STD_LOGIC;
    \int_HeightOut_reg[5]\ : out STD_LOGIC;
    \int_HeightOut_reg[0]\ : out STD_LOGIC;
    \int_HeightOut_reg[3]\ : out STD_LOGIC;
    \int_HeightOut_reg[2]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \YLoopSize_reg_2023_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \YLoopSize_reg_2023_reg[2]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    vscale_core_polyphase_U0_LineRate_read : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d4_S;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d4_S is
  signal \^hwreg_heightout_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_heightout_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__13_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__13_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__4_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_3__11_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_full_n_i_4 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair123";
begin
  HwReg_HeightOut_c_empty_n <= \^hwreg_heightout_c_empty_n\;
  HwReg_HeightOut_c_full_n <= \^hwreg_heightout_c_full_n\;
U_bd_0837_vsc_0_fifo_w10_d4_S_ram: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d4_S_shiftReg
     port map (
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      CO(0) => CO(0),
      D(1 downto 0) => D(1 downto 0),
      \YLoopSize_reg_2023_reg[2]\(2 downto 0) => \YLoopSize_reg_2023_reg[2]\(2 downto 0),
      \YLoopSize_reg_2023_reg[2]_0\ => \YLoopSize_reg_2023_reg[2]_0\,
      ap_clk => ap_clk,
      \in\(9 downto 0) => \in\(9 downto 0),
      \int_HeightOut_reg[0]\ => \int_HeightOut_reg[0]\,
      \int_HeightOut_reg[2]\ => \int_HeightOut_reg[2]\,
      \int_HeightOut_reg[3]\ => \int_HeightOut_reg[3]\,
      \int_HeightOut_reg[4]\ => \int_HeightOut_reg[4]\,
      \int_HeightOut_reg[5]\ => \int_HeightOut_reg[5]\,
      \int_HeightOut_reg[6]\ => \int_HeightOut_reg[6]\,
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(9 downto 0) => \out\(9 downto 0),
      \zext_ln222_reg_2013_reg[0]\ => \^hwreg_heightout_c_full_n\
    );
\internal_empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A222A2A2A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \^hwreg_heightout_c_empty_n\,
      I3 => vscale_core_polyphase_U0_LineRate_read,
      I4 => mOutPtr(1),
      I5 => \internal_full_n_i_3__11_n_3\,
      O => \internal_empty_n_i_1__13_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__13_n_3\,
      Q => \^hwreg_heightout_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__4_n_3\,
      I1 => \internal_full_n_i_3__11_n_3\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_heightout_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__13_n_3\
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_heightout_c_empty_n\,
      I1 => vscale_core_polyphase_U0_LineRate_read,
      I2 => \^hwreg_heightout_c_full_n\,
      I3 => Block_split4_proc_U0_ap_ready,
      O => \internal_full_n_i_2__4_n_3\
    );
\internal_full_n_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \internal_full_n_i_3__11_n_3\
    );
internal_full_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => vscale_core_polyphase_U0_LineRate_read,
      I1 => \^hwreg_heightout_c_empty_n\,
      I2 => Block_split4_proc_U0_ap_ready,
      I3 => \^hwreg_heightout_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__13_n_3\,
      Q => \^hwreg_heightout_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^hwreg_heightout_c_empty_n\,
      I1 => vscale_core_polyphase_U0_LineRate_read,
      I2 => \^hwreg_heightout_c_full_n\,
      I3 => Block_split4_proc_U0_ap_ready,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => Block_split4_proc_U0_ap_ready,
      I2 => \^hwreg_heightout_c_full_n\,
      I3 => vscale_core_polyphase_U0_LineRate_read,
      I4 => \^hwreg_heightout_c_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => vscale_core_polyphase_U0_LineRate_read,
      I4 => \^hwreg_heightout_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S is
  port (
    HwReg_Width_c15_full_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    HwReg_ColorMode_c16_empty_n : in STD_LOGIC;
    v_vcresampler_core_U0_ap_start : in STD_LOGIC;
    HwReg_HeightIn_c14_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    v_vcresampler_core_U0_outColorMode_read : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_WidthIn_read : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S is
  signal HwReg_Width_c15_empty_n : STD_LOGIC;
  signal \^hwreg_width_c15_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__12_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair125";
begin
  HwReg_Width_c15_full_n <= \^hwreg_width_c15_full_n\;
U_bd_0837_vsc_0_fifo_w11_d2_S_ram: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg_64
     port map (
      AXIvideo2MultiPixStream_U0_WidthIn_read => AXIvideo2MultiPixStream_U0_WidthIn_read,
      D(10 downto 0) => D(10 downto 0),
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][10]\(10 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_width_c15_full_n\,
      ap_clk => ap_clk,
      \loopWidth_reg_795_reg[0]\ => \mOutPtr_reg_n_3_[0]\,
      \loopWidth_reg_795_reg[0]_0\ => \mOutPtr_reg_n_3_[1]\
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => HwReg_Width_c15_empty_n,
      I1 => HwReg_ColorMode_c16_empty_n,
      I2 => v_vcresampler_core_U0_ap_start,
      I3 => HwReg_HeightIn_c14_empty_n,
      I4 => \ap_CS_fsm_reg[0]\,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_1,
      I2 => HwReg_Width_c15_empty_n,
      I3 => v_vcresampler_core_U0_outColorMode_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__4_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_3\,
      Q => HwReg_Width_c15_empty_n,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__12_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^hwreg_width_c15_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__4_n_3\
    );
\internal_full_n_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => HwReg_Width_c15_empty_n,
      I1 => v_vcresampler_core_U0_outColorMode_read,
      I2 => \^hwreg_width_c15_full_n\,
      I3 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      O => \internal_full_n_i_2__12_n_3\
    );
\internal_full_n_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_vcresampler_core_U0_outColorMode_read,
      I1 => HwReg_Width_c15_empty_n,
      I2 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I3 => \^hwreg_width_c15_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_3\,
      Q => \^hwreg_width_c15_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => HwReg_Width_c15_empty_n,
      I1 => v_vcresampler_core_U0_outColorMode_read,
      I2 => \^hwreg_width_c15_full_n\,
      I3 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__4_n_3\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I2 => \^hwreg_width_c15_full_n\,
      I3 => v_vcresampler_core_U0_outColorMode_read,
      I4 => HwReg_Width_c15_empty_n,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__3_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__4_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_5 is
  port (
    HwReg_Width_c18_full_n : out STD_LOGIC;
    HwReg_Width_c18_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    vscale_core_polyphase_U0_LineRate_read : in STD_LOGIC;
    v_vcresampler_core_U0_outColorMode_read : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_5 : entity is "bd_0837_vsc_0_fifo_w11_d2_S";
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_5;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_5 is
  signal \^hwreg_width_c18_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c18_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__8_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__14_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__6\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__8\ : label is "soft_lutpair126";
begin
  HwReg_Width_c18_empty_n <= \^hwreg_width_c18_empty_n\;
  HwReg_Width_c18_full_n <= \^hwreg_width_c18_full_n\;
U_bd_0837_vsc_0_fifo_w11_d2_S_ram: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg_63
     port map (
      D(10 downto 0) => D(10 downto 0),
      \InPixels_reg_2003_reg[0]\ => \mOutPtr_reg_n_3_[0]\,
      \InPixels_reg_2003_reg[0]_0\ => \mOutPtr_reg_n_3_[1]\,
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][10]\(10 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_width_c18_full_n\,
      ap_clk => ap_clk,
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_width_c18_empty_n\,
      I3 => vscale_core_polyphase_U0_LineRate_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__8_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_3\,
      Q => \^hwreg_width_c18_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__14_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^hwreg_width_c18_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__8_n_3\
    );
\internal_full_n_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_width_c18_empty_n\,
      I1 => vscale_core_polyphase_U0_LineRate_read,
      I2 => \^hwreg_width_c18_full_n\,
      I3 => v_vcresampler_core_U0_outColorMode_read,
      O => \internal_full_n_i_2__14_n_3\
    );
\internal_full_n_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => vscale_core_polyphase_U0_LineRate_read,
      I1 => \^hwreg_width_c18_empty_n\,
      I2 => v_vcresampler_core_U0_outColorMode_read,
      I3 => \^hwreg_width_c18_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_3\,
      Q => \^hwreg_width_c18_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^hwreg_width_c18_empty_n\,
      I1 => vscale_core_polyphase_U0_LineRate_read,
      I2 => \^hwreg_width_c18_full_n\,
      I3 => v_vcresampler_core_U0_outColorMode_read,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__8_n_3\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => v_vcresampler_core_U0_outColorMode_read,
      I2 => \^hwreg_width_c18_full_n\,
      I3 => vscale_core_polyphase_U0_LineRate_read,
      I4 => \^hwreg_width_c18_empty_n\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__6_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__8_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__6_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_6 is
  port (
    HwReg_Width_c20_full_n : out STD_LOGIC;
    HwReg_Width_c20_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ColorMode_read : in STD_LOGIC;
    vscale_core_polyphase_U0_LineRate_read : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_6 : entity is "bd_0837_vsc_0_fifo_w11_d2_S";
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_6;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_6 is
  signal \^hwreg_width_c20_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c20_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__10_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__17_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__10_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__8\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__10\ : label is "soft_lutpair127";
begin
  HwReg_Width_c20_empty_n <= \^hwreg_width_c20_empty_n\;
  HwReg_Width_c20_full_n <= \^hwreg_width_c20_full_n\;
U_bd_0837_vsc_0_fifo_w11_d2_S_ram: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg_62
     port map (
      D(10 downto 0) => D(10 downto 0),
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][10]\(10 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_width_c20_full_n\,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[0]\ => \mOutPtr_reg_n_3_[0]\,
      \d_read_reg_22_reg[0]_0\ => \mOutPtr_reg_n_3_[1]\,
      vscale_core_polyphase_U0_LineRate_read => vscale_core_polyphase_U0_LineRate_read
    );
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_width_c20_empty_n\,
      I3 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__10_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_3\,
      Q => \^hwreg_width_c20_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__17_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^hwreg_width_c20_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__10_n_3\
    );
\internal_full_n_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_width_c20_empty_n\,
      I1 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I2 => \^hwreg_width_c20_full_n\,
      I3 => vscale_core_polyphase_U0_LineRate_read,
      O => \internal_full_n_i_2__17_n_3\
    );
\internal_full_n_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I1 => \^hwreg_width_c20_empty_n\,
      I2 => vscale_core_polyphase_U0_LineRate_read,
      I3 => \^hwreg_width_c20_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_3\,
      Q => \^hwreg_width_c20_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^hwreg_width_c20_empty_n\,
      I1 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I2 => \^hwreg_width_c20_full_n\,
      I3 => vscale_core_polyphase_U0_LineRate_read,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__10_n_3\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => vscale_core_polyphase_U0_LineRate_read,
      I2 => \^hwreg_width_c20_full_n\,
      I3 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I4 => \^hwreg_width_c20_empty_n\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__7_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__10_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__7_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_7 is
  port (
    Block_split4_proc_U0_ap_ready : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    internal_full_n_reg_1 : out STD_LOGIC;
    internal_full_n_reg_2 : out STD_LOGIC;
    internal_full_n_reg_3 : out STD_LOGIC;
    internal_full_n_reg_4 : out STD_LOGIC;
    internal_full_n_reg_5 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    HwReg_Width_c_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    start_for_AXIvideo2MultiPixStream_U0_full_n : in STD_LOGIC;
    start_for_v_vcresampler_core_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ColorMode_vcr_c_full_n : in STD_LOGIC;
    HwReg_HeightOut_c_full_n : in STD_LOGIC;
    HwReg_LineRate_c_full_n : in STD_LOGIC;
    HwReg_HeightIn_c_full_n : in STD_LOGIC;
    HwReg_ColorMode_c_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_Block_split4_proc_U0_ap_ready_reg : in STD_LOGIC;
    ap_sync_reg_Block_split4_proc_U0_ap_ready_reg_0 : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_WidthIn_read : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_7 : entity is "bd_0837_vsc_0_fifo_w11_d2_S";
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_7;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_7 is
  signal \^block_split4_proc_u0_ap_ready\ : STD_LOGIC;
  signal \^hwreg_width_c_empty_n\ : STD_LOGIC;
  signal HwReg_Width_c_full_n : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__1_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__6_n_3\ : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__6\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__0\ : label is "soft_lutpair131";
begin
  Block_split4_proc_U0_ap_ready <= \^block_split4_proc_u0_ap_ready\;
  HwReg_Width_c_empty_n <= \^hwreg_width_c_empty_n\;
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
U_bd_0837_vsc_0_fifo_w11_d2_S_ram: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_shiftReg
     port map (
      HwReg_Width_c_full_n => HwReg_Width_c_full_n,
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_3_[1]\,
      \SRL_SIG_reg[1][0]_0\ => \^block_split4_proc_u0_ap_ready\,
      \SRL_SIG_reg[1][10]_0\(10 downto 0) => \SRL_SIG_reg[1][10]\(10 downto 0),
      ap_clk => ap_clk,
      if_din(10 downto 0) => if_din(10 downto 0)
    );
ap_sync_reg_Block_split4_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A80000A8A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      I2 => \^block_split4_proc_u0_ap_ready\,
      I3 => ap_sync_reg_Block_split4_proc_U0_ap_ready_reg,
      I4 => ap_sync_reg_Block_split4_proc_U0_ap_ready_reg_0,
      I5 => ap_start,
      O => ap_rst_n_0
    );
int_ap_ready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404000000"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      I3 => start_for_AXIvideo2MultiPixStream_U0_full_n,
      I4 => start_for_v_vcresampler_core_U0_full_n,
      I5 => start_once_reg,
      O => \^block_split4_proc_u0_ap_ready\
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_empty_n_i_2__1_n_3\,
      I2 => \^hwreg_width_c_empty_n\,
      I3 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__1_n_3\
    );
internal_empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^block_split4_proc_u0_ap_ready\,
      I1 => HwReg_ColorMode_c_full_n,
      O => internal_full_n_reg_1
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^block_split4_proc_u0_ap_ready\,
      I1 => HwReg_HeightIn_c_full_n,
      O => internal_full_n_reg_2
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^block_split4_proc_u0_ap_ready\,
      I1 => HwReg_Width_c_full_n,
      O => \internal_empty_n_i_2__1_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_3\,
      Q => \^hwreg_width_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__6_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => HwReg_Width_c_full_n,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__1_n_3\
    );
\internal_full_n_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_width_c_empty_n\,
      I1 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I2 => HwReg_Width_c_full_n,
      I3 => \^block_split4_proc_u0_ap_ready\,
      O => \internal_full_n_i_2__6_n_3\
    );
\internal_full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I1 => \^hwreg_width_c_empty_n\,
      I2 => \^block_split4_proc_u0_ap_ready\,
      I3 => HwReg_Width_c_full_n,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_3\,
      Q => HwReg_Width_c_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^hwreg_width_c_empty_n\,
      I1 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I2 => HwReg_Width_c_full_n,
      I3 => \^block_split4_proc_u0_ap_ready\,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__1_n_3\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \^block_split4_proc_u0_ap_ready\,
      I2 => HwReg_Width_c_full_n,
      I3 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I4 => \^hwreg_width_c_empty_n\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__1_n_3\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^block_split4_proc_u0_ap_ready\,
      I1 => ColorMode_vcr_c_full_n,
      O => internal_full_n_reg_3
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^block_split4_proc_u0_ap_ready\,
      I1 => HwReg_HeightOut_c_full_n,
      O => internal_full_n_reg_4
    );
\mOutPtr[2]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^block_split4_proc_u0_ap_ready\,
      I1 => HwReg_LineRate_c_full_n,
      O => internal_full_n_reg_5
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
start_once_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => HwReg_Width_c_full_n,
      I1 => ColorMode_vcr_c_full_n,
      I2 => HwReg_HeightOut_c_full_n,
      I3 => HwReg_LineRate_c_full_n,
      I4 => HwReg_HeightIn_c_full_n,
      I5 => HwReg_ColorMode_c_full_n,
      O => \^internal_full_n_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S is
  port (
    OutYUV_full_n : out STD_LOGIC;
    OutYUV_empty_n : out STD_LOGIC;
    ap_clk_0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_OutYUV_read : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S is
  signal \^outyuv_empty_n\ : STD_LOGIC;
  signal \^outyuv_full_n\ : STD_LOGIC;
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__9_n_3\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__11_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__1_n_3\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__9\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__9\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__11\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__1\ : label is "soft_lutpair179";
begin
  OutYUV_empty_n <= \^outyuv_empty_n\;
  OutYUV_full_n <= \^outyuv_full_n\;
U_bd_0837_vsc_0_fifo_w24_d16_S_ram: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_shiftReg_59
     port map (
      \B_V_data_1_payload_B_reg[23]\ => \B_V_data_1_payload_B_reg[23]\,
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      ap_clk_0(23 downto 0) => ap_clk_0(23 downto 0),
      \in\(23 downto 0) => \in\(23 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^outyuv_empty_n\,
      I3 => MultiPixStream2AXIvideo_U0_OutYUV_read,
      I4 => internal_empty_n,
      O => \internal_empty_n_i_1__9_n_3\
    );
\internal_empty_n_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_3\,
      Q => \^outyuv_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^outyuv_full_n\,
      I2 => ap_rst_n,
      I3 => MultiPixStream2AXIvideo_U0_OutYUV_read,
      I4 => \^outyuv_empty_n\,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__9_n_3\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_3\,
      Q => \^outyuv_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__9_n_3\
    );
\mOutPtr[1]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__11_n_3\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__1_n_3\
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__1_n_3\
    );
\mOutPtr[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr110_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__9_n_3\,
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__11_n_3\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__1_n_3\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1__1_n_3\,
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2__1_n_3\,
      Q => mOutPtr_reg(4),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_8 is
  port (
    SrcYUV422_full_n : out STD_LOGIC;
    SrcYUV422_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    vscale_core_polyphase_U0_SrcYUV422_read : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_8 : entity is "bd_0837_vsc_0_fifo_w24_d16_S";
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_8;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_8 is
  signal \^srcyuv422_empty_n\ : STD_LOGIC;
  signal \^srcyuv422_full_n\ : STD_LOGIC;
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__6_n_3\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__0_n_3\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__6\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__6\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__10\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__0\ : label is "soft_lutpair184";
begin
  SrcYUV422_empty_n <= \^srcyuv422_empty_n\;
  SrcYUV422_full_n <= \^srcyuv422_full_n\;
U_bd_0837_vsc_0_fifo_w24_d16_S_ram: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_shiftReg_58
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(23 downto 0) => \in\(23 downto 0),
      \out\(23 downto 0) => \out\(23 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^srcyuv422_empty_n\,
      I3 => vscale_core_polyphase_U0_SrcYUV422_read,
      I4 => internal_empty_n,
      O => \internal_empty_n_i_1__6_n_3\
    );
\internal_empty_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_3\,
      Q => \^srcyuv422_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^srcyuv422_full_n\,
      I2 => ap_rst_n,
      I3 => vscale_core_polyphase_U0_SrcYUV422_read,
      I4 => \^srcyuv422_empty_n\,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__6_n_3\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_3\,
      Q => \^srcyuv422_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__6_n_3\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__10_n_3\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__0_n_3\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__0_n_3\
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr110_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__0_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__6_n_3\,
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__10_n_3\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__0_n_3\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1__0_n_3\,
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2__0_n_3\,
      Q => mOutPtr_reg(4),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_9 is
  port (
    SrcYUV_full_n : out STD_LOGIC;
    SrcYUV_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_SrcYUV_write : in STD_LOGIC;
    v_vcresampler_core_U0_srcImg_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_9 : entity is "bd_0837_vsc_0_fifo_w24_d16_S";
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_9;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_9 is
  signal \^srcyuv_empty_n\ : STD_LOGIC;
  signal \^srcyuv_full_n\ : STD_LOGIC;
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_3\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2_n_3\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__9\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1\ : label is "soft_lutpair189";
begin
  SrcYUV_empty_n <= \^srcyuv_empty_n\;
  SrcYUV_full_n <= \^srcyuv_full_n\;
U_bd_0837_vsc_0_fifo_w24_d16_S_ram: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_shiftReg
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(23 downto 0) => \in\(23 downto 0),
      \out\(23 downto 0) => \out\(23 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^srcyuv_full_n\,
      I2 => AXIvideo2MultiPixStream_U0_SrcYUV_write,
      I3 => \^srcyuv_empty_n\,
      I4 => v_vcresampler_core_U0_srcImg_read,
      I5 => internal_empty_n,
      O => \internal_empty_n_i_1__2_n_3\
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_3\,
      Q => \^srcyuv_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => v_vcresampler_core_U0_srcImg_read,
      I3 => \^srcyuv_empty_n\,
      I4 => AXIvideo2MultiPixStream_U0_SrcYUV_write,
      I5 => \^srcyuv_full_n\,
      O => \internal_full_n_i_1__2_n_3\
    );
internal_full_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_3\,
      Q => \^srcyuv_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__2_n_3\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__9_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1_n_3\
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_U0_SrcYUV_write,
      I1 => \^srcyuv_full_n\,
      I2 => v_vcresampler_core_U0_srcImg_read,
      I3 => \^srcyuv_empty_n\,
      O => \mOutPtr[4]_i_1_n_3\
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr110_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2_n_3\
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => v_vcresampler_core_U0_srcImg_read,
      I1 => \^srcyuv_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \mOutPtr_reg[1]_1\,
      I4 => \^srcyuv_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1_n_3\,
      D => \mOutPtr[0]_i_1__2_n_3\,
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1_n_3\,
      D => \mOutPtr[1]_i_1__9_n_3\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1_n_3\,
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1_n_3\,
      D => \mOutPtr[3]_i_1_n_3\,
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1_n_3\,
      D => \mOutPtr[4]_i_2_n_3\,
      Q => mOutPtr_reg(4),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w32_d4_S is
  port (
    HwReg_LineRate_c_full_n : out STD_LOGIC;
    HwReg_LineRate_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    vscale_core_polyphase_U0_LineRate_read : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w32_d4_S;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w32_d4_S is
  signal \^hwreg_linerate_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_linerate_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__14_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__14_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__5_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_3__12_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_4__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair124";
begin
  HwReg_LineRate_c_empty_n <= \^hwreg_linerate_c_empty_n\;
  HwReg_LineRate_c_full_n <= \^hwreg_linerate_c_full_n\;
U_bd_0837_vsc_0_fifo_w32_d4_S_ram: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w32_d4_S_shiftReg
     port map (
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      \Rate_reg_2008_reg[0]\ => \^hwreg_linerate_c_full_n\,
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0)
    );
\internal_empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A222A2A2A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \^hwreg_linerate_c_empty_n\,
      I3 => vscale_core_polyphase_U0_LineRate_read,
      I4 => mOutPtr(1),
      I5 => \internal_full_n_i_3__12_n_3\,
      O => \internal_empty_n_i_1__14_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__14_n_3\,
      Q => \^hwreg_linerate_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__5_n_3\,
      I1 => \internal_full_n_i_3__12_n_3\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_linerate_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__14_n_3\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_linerate_c_empty_n\,
      I1 => vscale_core_polyphase_U0_LineRate_read,
      I2 => \^hwreg_linerate_c_full_n\,
      I3 => Block_split4_proc_U0_ap_ready,
      O => \internal_full_n_i_2__5_n_3\
    );
\internal_full_n_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \internal_full_n_i_3__12_n_3\
    );
\internal_full_n_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => vscale_core_polyphase_U0_LineRate_read,
      I1 => \^hwreg_linerate_c_empty_n\,
      I2 => Block_split4_proc_U0_ap_ready,
      I3 => \^hwreg_linerate_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__14_n_3\,
      Q => \^hwreg_linerate_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^hwreg_linerate_c_empty_n\,
      I1 => vscale_core_polyphase_U0_LineRate_read,
      I2 => \^hwreg_linerate_c_full_n\,
      I3 => Block_split4_proc_U0_ap_ready,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => Block_split4_proc_U0_ap_ready,
      I2 => \^hwreg_linerate_c_full_n\,
      I3 => vscale_core_polyphase_U0_LineRate_read,
      I4 => \^hwreg_linerate_c_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => vscale_core_polyphase_U0_LineRate_read,
      I4 => \^hwreg_linerate_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d2_S is
  port (
    HwReg_ColorMode_c16_full_n : out STD_LOGIC;
    HwReg_ColorMode_c16_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1048_fu_334_p2 : out STD_LOGIC;
    icmp_ln1044_fu_328_p2 : out STD_LOGIC;
    sel_tmp3_fu_386_p2 : out STD_LOGIC;
    cmp205_i_fu_370_p2 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    v_vcresampler_core_U0_outColorMode_read : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_WidthIn_read : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d2_S;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d2_S is
  signal \^hwreg_colormode_c16_empty_n\ : STD_LOGIC;
  signal \^hwreg_colormode_c16_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__11_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__4\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__5\ : label is "soft_lutpair112";
begin
  HwReg_ColorMode_c16_empty_n <= \^hwreg_colormode_c16_empty_n\;
  HwReg_ColorMode_c16_full_n <= \^hwreg_colormode_c16_full_n\;
U_bd_0837_vsc_0_fifo_w8_d2_S_ram: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d2_S_shiftReg_68
     port map (
      AXIvideo2MultiPixStream_U0_WidthIn_read => AXIvideo2MultiPixStream_U0_WidthIn_read,
      D(1 downto 0) => D(1 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_colormode_c16_full_n\,
      ap_clk => ap_clk,
      cmp205_i_fu_370_p2 => cmp205_i_fu_370_p2,
      icmp_ln1044_fu_328_p2 => icmp_ln1044_fu_328_p2,
      icmp_ln1048_fu_334_p2 => icmp_ln1048_fu_334_p2,
      \out\(7 downto 0) => \out\(7 downto 0),
      sel_tmp3_fu_386_p2 => sel_tmp3_fu_386_p2,
      \sel_tmp3_reg_830_reg[0]\ => \mOutPtr_reg_n_3_[0]\,
      \sel_tmp3_reg_830_reg[0]_0\ => \mOutPtr_reg_n_3_[1]\,
      shiftReg_addr => shiftReg_addr
    );
\cmp205_i_reg_819[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      O => shiftReg_addr
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_colormode_c16_empty_n\,
      I3 => v_vcresampler_core_U0_outColorMode_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__5_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_3\,
      Q => \^hwreg_colormode_c16_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__11_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^hwreg_colormode_c16_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__5_n_3\
    );
\internal_full_n_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_colormode_c16_empty_n\,
      I1 => v_vcresampler_core_U0_outColorMode_read,
      I2 => \^hwreg_colormode_c16_full_n\,
      I3 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      O => \internal_full_n_i_2__11_n_3\
    );
\internal_full_n_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_vcresampler_core_U0_outColorMode_read,
      I1 => \^hwreg_colormode_c16_empty_n\,
      I2 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I3 => \^hwreg_colormode_c16_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_3\,
      Q => \^hwreg_colormode_c16_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^hwreg_colormode_c16_empty_n\,
      I1 => v_vcresampler_core_U0_outColorMode_read,
      I2 => \^hwreg_colormode_c16_full_n\,
      I3 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__5_n_3\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I2 => \^hwreg_colormode_c16_full_n\,
      I3 => v_vcresampler_core_U0_outColorMode_read,
      I4 => \^hwreg_colormode_c16_empty_n\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__4_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__5_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__4_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d2_S_1 is
  port (
    HwReg_ColorMode_c_full_n : out STD_LOGIC;
    HwReg_ColorMode_c_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_WidthIn_read : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d2_S_1 : entity is "bd_0837_vsc_0_fifo_w8_d2_S";
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d2_S_1;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d2_S_1 is
  signal \^hwreg_colormode_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_colormode_c_full_n\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_3 : STD_LOGIC;
  signal internal_full_n_i_1_n_3 : STD_LOGIC;
  signal \internal_full_n_i_2__8_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_full_n_i_3 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair113";
begin
  HwReg_ColorMode_c_empty_n <= \^hwreg_colormode_c_empty_n\;
  HwReg_ColorMode_c_full_n <= \^hwreg_colormode_c_full_n\;
U_bd_0837_vsc_0_fifo_w8_d2_S_ram: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d2_S_shiftReg
     port map (
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_3_[1]\,
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_colormode_c_full_n\,
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      ap_clk => ap_clk
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_colormode_c_empty_n\,
      I3 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => internal_empty_n_i_1_n_3
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_3,
      Q => \^hwreg_colormode_c_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__8_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^hwreg_colormode_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => internal_full_n_i_1_n_3
    );
\internal_full_n_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_colormode_c_empty_n\,
      I1 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I2 => \^hwreg_colormode_c_full_n\,
      I3 => Block_split4_proc_U0_ap_ready,
      O => \internal_full_n_i_2__8_n_3\
    );
internal_full_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I1 => \^hwreg_colormode_c_empty_n\,
      I2 => Block_split4_proc_U0_ap_ready,
      I3 => \^hwreg_colormode_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_3,
      Q => \^hwreg_colormode_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^hwreg_colormode_c_empty_n\,
      I1 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I2 => \^hwreg_colormode_c_full_n\,
      I3 => Block_split4_proc_U0_ap_ready,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => Block_split4_proc_U0_ap_ready,
      I2 => \^hwreg_colormode_c_full_n\,
      I3 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I4 => \^hwreg_colormode_c_empty_n\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d3_S is
  port (
    ColorMode_vcr_c19_full_n : out STD_LOGIC;
    ColorMode_vcr_c19_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ColorMode_read : in STD_LOGIC;
    v_vcresampler_core_U0_outColorMode_read : in STD_LOGIC;
    \ColorMode_read_reg_457_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d3_S;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d3_S is
  signal \^colormode_vcr_c19_empty_n\ : STD_LOGIC;
  signal \^colormode_vcr_c19_full_n\ : STD_LOGIC;
  signal \internal_empty_n__1\ : STD_LOGIC;
  signal \internal_empty_n_i_1__17_n_3\ : STD_LOGIC;
  signal \internal_full_n__1\ : STD_LOGIC;
  signal \internal_full_n_i_1__17_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__13\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__3\ : label is "soft_lutpair108";
begin
  ColorMode_vcr_c19_empty_n <= \^colormode_vcr_c19_empty_n\;
  ColorMode_vcr_c19_full_n <= \^colormode_vcr_c19_full_n\;
U_bd_0837_vsc_0_fifo_w8_d3_S_ram: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d3_S_shiftReg_69
     port map (
      \ColorMode_read_reg_457_reg[0]\ => \^colormode_vcr_c19_full_n\,
      \ColorMode_read_reg_457_reg[7]\(7 downto 0) => \ColorMode_read_reg_457_reg[7]\(7 downto 0),
      ap_clk => ap_clk,
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(7 downto 0) => \out\(7 downto 0),
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read
    );
\internal_empty_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^colormode_vcr_c19_full_n\,
      I2 => v_vcresampler_core_U0_outColorMode_read,
      I3 => \^colormode_vcr_c19_empty_n\,
      I4 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I5 => \internal_empty_n__1\,
      O => \internal_empty_n_i_1__17_n_3\
    );
\internal_empty_n_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      O => \internal_empty_n__1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__17_n_3\,
      Q => \^colormode_vcr_c19_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => \internal_full_n__1\,
      I1 => ap_rst_n,
      I2 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I3 => \^colormode_vcr_c19_empty_n\,
      I4 => v_vcresampler_core_U0_outColorMode_read,
      I5 => \^colormode_vcr_c19_full_n\,
      O => \internal_full_n_i_1__17_n_3\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      O => \internal_full_n__1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__17_n_3\,
      Q => \^colormode_vcr_c19_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^colormode_vcr_c19_empty_n\,
      I1 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I2 => \^colormode_vcr_c19_full_n\,
      I3 => v_vcresampler_core_U0_outColorMode_read,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => v_vcresampler_core_U0_outColorMode_read,
      I2 => \^colormode_vcr_c19_full_n\,
      I3 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I4 => \^colormode_vcr_c19_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => MultiPixStream2AXIvideo_U0_ColorMode_read,
      I4 => \^colormode_vcr_c19_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d3_S_0 is
  port (
    ColorMode_vcr_c_full_n : out STD_LOGIC;
    ColorMode_vcr_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    v_vcresampler_core_U0_outColorMode_read : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d3_S_0 : entity is "bd_0837_vsc_0_fifo_w8_d3_S";
end bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d3_S_0;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d3_S_0 is
  signal \^colormode_vcr_c_empty_n\ : STD_LOGIC;
  signal \^colormode_vcr_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n__1\ : STD_LOGIC;
  signal \internal_empty_n_i_1__12_n_3\ : STD_LOGIC;
  signal \internal_full_n__1\ : STD_LOGIC;
  signal \internal_full_n_i_1__12_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__12\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__2\ : label is "soft_lutpair110";
begin
  ColorMode_vcr_c_empty_n <= \^colormode_vcr_c_empty_n\;
  ColorMode_vcr_c_full_n <= \^colormode_vcr_c_full_n\;
U_bd_0837_vsc_0_fifo_w8_d3_S_ram: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d3_S_shiftReg
     port map (
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      \SRL_SIG_reg[2][7]_srl3_0\ => \^colormode_vcr_c_full_n\,
      ap_clk => ap_clk,
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(7 downto 0) => \out\(7 downto 0)
    );
\internal_empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^colormode_vcr_c_full_n\,
      I2 => Block_split4_proc_U0_ap_ready,
      I3 => \^colormode_vcr_c_empty_n\,
      I4 => v_vcresampler_core_U0_outColorMode_read,
      I5 => \internal_empty_n__1\,
      O => \internal_empty_n_i_1__12_n_3\
    );
\internal_empty_n_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      O => \internal_empty_n__1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__12_n_3\,
      Q => \^colormode_vcr_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => \internal_full_n__1\,
      I1 => ap_rst_n,
      I2 => v_vcresampler_core_U0_outColorMode_read,
      I3 => \^colormode_vcr_c_empty_n\,
      I4 => Block_split4_proc_U0_ap_ready,
      I5 => \^colormode_vcr_c_full_n\,
      O => \internal_full_n_i_1__12_n_3\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      O => \internal_full_n__1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__12_n_3\,
      Q => \^colormode_vcr_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^colormode_vcr_c_empty_n\,
      I1 => v_vcresampler_core_U0_outColorMode_read,
      I2 => \^colormode_vcr_c_full_n\,
      I3 => Block_split4_proc_U0_ap_ready,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => Block_split4_proc_U0_ap_ready,
      I2 => \^colormode_vcr_c_full_n\,
      I3 => v_vcresampler_core_U0_outColorMode_read,
      I4 => \^colormode_vcr_c_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => v_vcresampler_core_U0_outColorMode_read,
      I4 => \^colormode_vcr_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_0_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1 is
begin
bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_43
     port map (
      A(7 downto 0) => A(7 downto 0),
      FiltCoeff_0_ce0 => FiltCoeff_0_ce0,
      P(23 downto 0) => P(23 downto 0),
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_20 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_0_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_20 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_20;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_20 is
begin
bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_42
     port map (
      FiltCoeff_0_ce0 => FiltCoeff_0_ce0,
      P(23 downto 0) => P(23 downto 0),
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_21 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    FiltCoeff_0_ce0 : out STD_LOGIC;
    grp_fu_1841_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_block_pp1_stage0_11001 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_21 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_21;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_21 is
begin
bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0
     port map (
      FiltCoeff_0_ce0 => FiltCoeff_0_ce0,
      P(23 downto 0) => P(23 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_block_pp1_stage0_11001 => ap_block_pp1_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      grp_fu_1841_ce => grp_fu_1841_ce,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_1_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1 is
begin
bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_41
     port map (
      FiltCoeff_1_ce0 => FiltCoeff_1_ce0,
      P(24 downto 0) => P(24 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      p_reg_reg_1(23 downto 0) => p_reg_reg_0(23 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_22 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_1_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_22 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_22;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_22 is
begin
bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_40
     port map (
      FiltCoeff_1_ce0 => FiltCoeff_1_ce0,
      P(24 downto 0) => P(24 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      p_reg_reg_1(23 downto 0) => p_reg_reg_0(23 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_23 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    FiltCoeff_1_ce0 : out STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_1841_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_block_pp1_stage0_11001 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_23 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_23;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_23 is
begin
bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1
     port map (
      A(7 downto 0) => A(7 downto 0),
      FiltCoeff_1_ce0 => FiltCoeff_1_ce0,
      P(24 downto 0) => P(24 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(0) => WEA(0),
      ap_block_pp1_stage0_11001 => ap_block_pp1_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      grp_fu_1841_ce => grp_fu_1841_ce,
      p_reg_reg_0(23 downto 0) => p_reg_reg(23 downto 0),
      p_reg_reg_1 => p_reg_reg_0,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_2_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1 is
begin
bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_39
     port map (
      FiltCoeff_2_ce0 => FiltCoeff_2_ce0,
      P(24 downto 0) => P(24 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_24 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_2_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_24 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_24;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_24 is
begin
bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_38
     port map (
      FiltCoeff_2_ce0 => FiltCoeff_2_ce0,
      P(24 downto 0) => P(24 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_25 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    FiltCoeff_2_ce0 : out STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_1841_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ap_block_pp1_stage0_11001 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_25 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_25;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_25 is
begin
bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2
     port map (
      FiltCoeff_2_ce0 => FiltCoeff_2_ce0,
      P(24 downto 0) => P(24 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      WEA(0) => WEA(0),
      ap_block_pp1_stage0_11001 => ap_block_pp1_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      grp_fu_1841_ce => grp_fu_1841_ce,
      p_reg_reg_0(0) => p_reg_reg(0),
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_3_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1 is
begin
bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_37
     port map (
      FiltCoeff_3_ce0 => FiltCoeff_3_ce0,
      P(25 downto 0) => P(25 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_26 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_3_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_26 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_26;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_26 is
begin
bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_36
     port map (
      FiltCoeff_3_ce0 => FiltCoeff_3_ce0,
      P(25 downto 0) => P(25 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_27 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    FiltCoeff_3_ce0 : out STD_LOGIC;
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    grp_fu_1841_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_block_pp1_stage0_11001 : in STD_LOGIC;
    ap_enable_reg_pp1_iter3 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_27 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_27;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_27 is
begin
bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3
     port map (
      FiltCoeff_3_ce0 => FiltCoeff_3_ce0,
      P(25 downto 0) => P(25 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp1_stage0_11001 => ap_block_pp1_stage0_11001,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter3 => ap_enable_reg_pp1_iter3,
      grp_fu_1841_ce => grp_fu_1841_ce,
      p_reg_reg_0(0) => p_reg_reg(0),
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_4_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1 is
begin
bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_35
     port map (
      FiltCoeff_4_ce0 => FiltCoeff_4_ce0,
      P(25 downto 0) => P(25 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_28 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_4_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_28 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_28;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_28 is
begin
bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_34
     port map (
      FiltCoeff_4_ce0 => FiltCoeff_4_ce0,
      P(25 downto 0) => P(25 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_29 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    FiltCoeff_4_ce0 : out STD_LOGIC;
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    grp_fu_1841_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_block_pp1_stage0_11001 : in STD_LOGIC;
    ap_enable_reg_pp1_iter4 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_29 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_29;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_29 is
begin
bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4
     port map (
      FiltCoeff_4_ce0 => FiltCoeff_4_ce0,
      P(25 downto 0) => P(25 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp1_stage0_11001 => ap_block_pp1_stage0_11001,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter4 => ap_enable_reg_pp1_iter4,
      grp_fu_1841_ce => grp_fu_1841_ce,
      p_reg_reg_0(0) => p_reg_reg(0),
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1 is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_5_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1 is
begin
bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_33
     port map (
      FiltCoeff_5_ce0 => FiltCoeff_5_ce0,
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      \in\(7 downto 0) => \in\(7 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_30 is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    grp_fu_1841_ce : in STD_LOGIC;
    FiltCoeff_5_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_30 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_30;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_30 is
begin
bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_32
     port map (
      FiltCoeff_5_ce0 => FiltCoeff_5_ce0,
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      \in\(7 downto 0) => \in\(7 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_31 is
  port (
    ap_block_pp1_stage0_subdone : out STD_LOGIC;
    grp_fu_1841_ce : out STD_LOGIC;
    FiltCoeff_5_ce0 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_block_pp1_stage0_11001 : in STD_LOGIC;
    ap_enable_reg_pp1_iter5 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_31 : entity is "bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1";
end bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_31;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_31 is
begin
bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5
     port map (
      FiltCoeff_5_ce0 => FiltCoeff_5_ce0,
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[4]\ => grp_fu_1841_ce,
      ap_block_pp1_stage0_11001 => ap_block_pp1_stage0_11001,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter5 => ap_enable_reg_pp1_iter5,
      \in\(7 downto 0) => \in\(7 downto 0),
      p_reg_reg_0(1 downto 0) => p_reg_reg(1 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    linebuf_c_val_V_0_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    SrcYUV_empty_n : in STD_LOGIC
  );
end bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0 is
begin
bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_57
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      SrcYUV_empty_n => SrcYUV_empty_n,
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      linebuf_c_val_V_0_ce1 => linebuf_c_val_V_0_ce1,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_54 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    linebuf_c_val_V_0_ce1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \cmp27_i_reg_849_reg[0]\ : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    cmp27_i_reg_849 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    SrcYUV_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    icmp_ln1044_reg_800 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    tmp_reg_866 : in STD_LOGIC;
    SrcYUV422_full_n : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC;
    \outpix_val_V_1_reg_931_reg[0]\ : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp76_i_reg_853 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_7 : in STD_LOGIC;
    \outpix_val_V_1_reg_931_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_54 : entity is "bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0";
end bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_54;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_54 is
begin
bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_56
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      SrcYUV422_full_n => SrcYUV422_full_n,
      SrcYUV_empty_n => SrcYUV_empty_n,
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(7 downto 0) => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(7 downto 0),
      cmp27_i_reg_849 => cmp27_i_reg_849,
      \cmp27_i_reg_849_reg[0]\ => \cmp27_i_reg_849_reg[0]\,
      cmp76_i_reg_853 => cmp76_i_reg_853,
      icmp_ln1044_reg_800 => icmp_ln1044_reg_800,
      internal_empty_n_reg => internal_empty_n_reg,
      linebuf_c_val_V_0_ce1 => linebuf_c_val_V_0_ce1,
      \outpix_val_V_1_reg_931_reg[0]\ => \outpix_val_V_1_reg_931_reg[0]\,
      \outpix_val_V_1_reg_931_reg[7]\(7 downto 0) => \outpix_val_V_1_reg_931_reg[7]\(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4(0) => ram_reg_3(0),
      ram_reg_5 => ram_reg_4,
      ram_reg_6(7 downto 0) => ram_reg_5(7 downto 0),
      ram_reg_7(7 downto 0) => ram_reg_6(7 downto 0),
      ram_reg_8 => ram_reg_7,
      tmp_reg_866 => tmp_reg_866
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_55 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_30_in : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC;
    cmp27_i_reg_849 : in STD_LOGIC;
    SrcYUV_empty_n : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    cmp76_i_reg_853 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_55 : entity is "bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0";
end bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_55;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_55 is
begin
bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram
     port map (
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      E(0) => E(0),
      Q(10 downto 0) => Q(10 downto 0),
      SrcYUV_empty_n => SrcYUV_empty_n,
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      cmp27_i_reg_849 => cmp27_i_reg_849,
      cmp76_i_reg_853 => cmp76_i_reg_853,
      p_30_in => p_30_in,
      ram_reg_0(10 downto 0) => ram_reg(10 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1044_reg_800_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    icmp_ln1044_reg_800 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    SrcYUV422_full_n : in STD_LOGIC;
    tmp_reg_866 : in STD_LOGIC;
    sel_tmp6_reg_881 : in STD_LOGIC;
    empty_reg_844 : in STD_LOGIC;
    sel_tmp1_reg_870 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1 is
begin
bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      SrcYUV422_full_n => SrcYUV422_full_n,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      empty_reg_844 => empty_reg_844,
      icmp_ln1044_reg_800 => icmp_ln1044_reg_800,
      \icmp_ln1044_reg_800_reg[0]\ => \icmp_ln1044_reg_800_reg[0]\,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      sel_tmp1_reg_870 => sel_tmp1_reg_870,
      sel_tmp6_reg_881 => sel_tmp6_reg_881,
      tmp_reg_866 => tmp_reg_866
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    select_ln250_reg_2037 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    FiltCoeff_5_addr_1_reg_2147 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0 is
begin
bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_53
     port map (
      FiltCoeff_5_addr_1_reg_2147(5 downto 0) => FiltCoeff_5_addr_1_reg_2147(5 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      p_reg_reg(5 downto 0) => p_reg_reg(5 downto 0),
      q00(15 downto 0) => q00(15 downto 0),
      select_ln250_reg_2037(2 downto 0) => select_ln250_reg_2037(2 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_10 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    select_ln250_reg_2037 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    FiltCoeff_5_addr_1_reg_2147 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_10 : entity is "bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0";
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_10;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_10 is
begin
bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_52
     port map (
      FiltCoeff_5_addr_1_reg_2147(5 downto 0) => FiltCoeff_5_addr_1_reg_2147(5 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      p_reg_reg(5 downto 0) => p_reg_reg(5 downto 0),
      p_reg_reg_0 => p_reg_reg_0,
      q00(15 downto 0) => q00(15 downto 0),
      select_ln250_reg_2037(2 downto 0) => select_ln250_reg_2037(2 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_11 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    select_ln250_reg_2037 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    FiltCoeff_5_addr_1_reg_2147 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_11 : entity is "bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0";
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_11;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_11 is
begin
bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_51
     port map (
      FiltCoeff_5_addr_1_reg_2147(5 downto 0) => FiltCoeff_5_addr_1_reg_2147(5 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      p_reg_reg(5 downto 0) => p_reg_reg(5 downto 0),
      q00(15 downto 0) => q00(15 downto 0),
      select_ln250_reg_2037(2 downto 0) => select_ln250_reg_2037(2 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_12 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    select_ln250_reg_2037 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    FiltCoeff_5_addr_1_reg_2147 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter3 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_12 : entity is "bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0";
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_12;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_12 is
begin
bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_50
     port map (
      FiltCoeff_5_addr_1_reg_2147(5 downto 0) => FiltCoeff_5_addr_1_reg_2147(5 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter3 => ap_enable_reg_pp1_iter3,
      p_reg_reg(5 downto 0) => p_reg_reg(5 downto 0),
      q00(15 downto 0) => q00(15 downto 0),
      select_ln250_reg_2037(2 downto 0) => select_ln250_reg_2037(2 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_13 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    select_ln250_reg_2037 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    FiltCoeff_5_addr_1_reg_2147 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter4 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_13 : entity is "bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0";
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_13;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_13 is
begin
bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_49
     port map (
      FiltCoeff_5_addr_1_reg_2147(5 downto 0) => FiltCoeff_5_addr_1_reg_2147(5 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter4 => ap_enable_reg_pp1_iter4,
      p_reg_reg(5 downto 0) => p_reg_reg(5 downto 0),
      q00(15 downto 0) => q00(15 downto 0),
      select_ln250_reg_2037(2 downto 0) => select_ln250_reg_2037(2 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_14 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    select_ln250_reg_2037 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    FiltCoeff_5_addr_1_reg_2147 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter5 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_14 : entity is "bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0";
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_14;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_14 is
begin
bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram
     port map (
      FiltCoeff_5_addr_1_reg_2147(5 downto 0) => FiltCoeff_5_addr_1_reg_2147(5 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter5 => ap_enable_reg_pp1_iter5,
      p_reg_reg(5 downto 0) => p_reg_reg(5 downto 0),
      q00(15 downto 0) => q00(15 downto 0),
      select_ln250_reg_2037(2 downto 0) => select_ln250_reg_2037(2 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp81_i_reg_2095_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp81_i_reg_2095_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp1_stage0_11001 : in STD_LOGIC;
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\ : in STD_LOGIC;
    cmp81_i_reg_2095 : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    we0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_6 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0 is
begin
bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_48
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(0) => Q(0),
      ap_block_pp1_stage0_11001 => ap_block_pp1_stage0_11001,
      ap_clk => ap_clk,
      \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\ => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\,
      \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\ => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\,
      \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(23 downto 0) => \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(23 downto 0),
      ce0 => WEA(0),
      ce1 => ce1,
      cmp81_i_reg_2095 => cmp81_i_reg_2095,
      \cmp81_i_reg_2095_reg[0]\(7 downto 0) => \cmp81_i_reg_2095_reg[0]\(7 downto 0),
      \cmp81_i_reg_2095_reg[0]_0\(7 downto 0) => \cmp81_i_reg_2095_reg[0]_0\(7 downto 0),
      d0(23 downto 0) => d0(23 downto 0),
      q1(23 downto 0) => q1(23 downto 0),
      ram_reg_0_0(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_0_1(7 downto 0) => ram_reg_0_0(7 downto 0),
      ram_reg_0_2(7 downto 0) => ram_reg_0_1(7 downto 0),
      ram_reg_0_3(7 downto 0) => ram_reg_0_2(7 downto 0),
      ram_reg_0_4(7 downto 0) => ram_reg_0_3(7 downto 0),
      ram_reg_0_5 => ram_reg_0_4,
      ram_reg_0_6(10 downto 0) => ram_reg_0_5(10 downto 0),
      ram_reg_0_7(10 downto 0) => ram_reg_0_6(10 downto 0),
      ram_reg_1_0(7 downto 0) => ram_reg_1(7 downto 0),
      we0 => we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    we0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_15 : entity is "bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0";
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_15;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_15 is
begin
bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_47
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\ => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\,
      \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\ => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\,
      \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(23 downto 0) => \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(23 downto 0),
      ce1 => ce1,
      q1(23 downto 0) => q1(23 downto 0),
      ram_reg_0_0(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_0_1(7 downto 0) => ram_reg_0_0(7 downto 0),
      ram_reg_0_2(10 downto 0) => ram_reg_0_1(10 downto 0),
      ram_reg_0_3(7 downto 0) => ram_reg_0_2(7 downto 0),
      ram_reg_0_4(7 downto 0) => ram_reg_0_3(7 downto 0),
      ram_reg_0_5(7 downto 0) => ram_reg_0_4(7 downto 0),
      ram_reg_0_6(7 downto 0) => ram_reg_0_5(7 downto 0),
      ram_reg_1_0 => ram_reg_1,
      ram_reg_1_1(7 downto 0) => ram_reg_1_0(7 downto 0),
      ram_reg_1_2(7 downto 0) => ram_reg_1_1(7 downto 0),
      we0 => we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    we0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_16 : entity is "bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0";
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_16;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_16 is
begin
bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_46
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\ => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\,
      \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\ => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\,
      \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(23 downto 0) => \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(23 downto 0),
      ce1 => ce1,
      q1(23 downto 0) => q1(23 downto 0),
      ram_reg_0_0(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_0_1(7 downto 0) => ram_reg_0_0(7 downto 0),
      ram_reg_0_2(10 downto 0) => ram_reg_0_1(10 downto 0),
      ram_reg_0_3(7 downto 0) => ram_reg_0_2(7 downto 0),
      ram_reg_0_4(7 downto 0) => ram_reg_0_3(7 downto 0),
      ram_reg_0_5(7 downto 0) => ram_reg_0_4(7 downto 0),
      ram_reg_0_6(7 downto 0) => ram_reg_0_5(7 downto 0),
      ram_reg_1_0 => ram_reg_1,
      ram_reg_1_1(7 downto 0) => ram_reg_1_0(7 downto 0),
      ram_reg_1_2(7 downto 0) => ram_reg_1_1(7 downto 0),
      we0 => we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_17 is
  port (
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    we0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_17 : entity is "bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0";
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_17;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_17 is
begin
bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_45
     port map (
      A(7 downto 0) => A(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ce1 => ce1,
      p_reg_reg => p_reg_reg,
      p_reg_reg_0 => p_reg_reg_0,
      p_reg_reg_1(23 downto 0) => p_reg_reg_1(23 downto 0),
      q1(23 downto 0) => q1(23 downto 0),
      ram_reg_0_0(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_0_1(7 downto 0) => ram_reg_0_0(7 downto 0),
      ram_reg_0_2(10 downto 0) => ram_reg_0_1(10 downto 0),
      ram_reg_0_3(7 downto 0) => ram_reg_0_2(7 downto 0),
      ram_reg_0_4(7 downto 0) => ram_reg_0_3(7 downto 0),
      ram_reg_0_5(7 downto 0) => ram_reg_0_4(7 downto 0),
      ram_reg_0_6(7 downto 0) => ram_reg_0_5(7 downto 0),
      ram_reg_1_0 => ram_reg_1,
      ram_reg_1_1(7 downto 0) => ram_reg_1_0(7 downto 0),
      ram_reg_1_2(7 downto 0) => ram_reg_1_1(7 downto 0),
      we0 => we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_18 is
  port (
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    we0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_0 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_18 : entity is "bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0";
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_18;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_18 is
begin
bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_44
     port map (
      A(7 downto 0) => A(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ce1 => ce1,
      p_reg_reg => p_reg_reg,
      p_reg_reg_0(23 downto 0) => p_reg_reg_0(23 downto 0),
      q1(23 downto 0) => q1(23 downto 0),
      ram_reg_0_0(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_0_1(10 downto 0) => ram_reg_0_0(10 downto 0),
      ram_reg_0_2(7 downto 0) => ram_reg_0_1(7 downto 0),
      ram_reg_0_3(7 downto 0) => ram_reg_0_2(7 downto 0),
      ram_reg_0_4(7 downto 0) => ram_reg_0_3(7 downto 0),
      ram_reg_0_5(7 downto 0) => ram_reg_0_4(7 downto 0),
      ram_reg_1_0(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_1_1 => ram_reg_1_0,
      ram_reg_1_2(7 downto 0) => ram_reg_1_1(7 downto 0),
      ram_reg_1_3(7 downto 0) => ram_reg_1_2(7 downto 0),
      we0 => we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_19 is
  port (
    we0 : out STD_LOGIC;
    ap_block_pp1_stage0_11001 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ce1 : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    cmp81_i_reg_2095 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    SrcYUV422_empty_n : in STD_LOGIC;
    OutYUV_full_n : in STD_LOGIC;
    OutputWriteEn_reg_2086 : in STD_LOGIC;
    ram_reg_0_i_4 : in STD_LOGIC;
    ram_reg_0_i_4_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_19 : entity is "bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0";
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_19;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_19 is
begin
bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram
     port map (
      OutYUV_full_n => OutYUV_full_n,
      OutputWriteEn_reg_2086 => OutputWriteEn_reg_2086,
      Q(0) => Q(0),
      SrcYUV422_empty_n => SrcYUV422_empty_n,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ce0 => WEA(0),
      ce1 => ce1,
      cmp81_i_reg_2095 => cmp81_i_reg_2095,
      \cmp81_i_reg_2095_reg[0]\ => ap_block_pp1_stage0_11001,
      q1(23 downto 0) => q1(23 downto 0),
      ram_reg_0_0 => ram_reg_0,
      ram_reg_0_1 => ram_reg_0_0,
      ram_reg_0_2 => ram_reg_0_1,
      ram_reg_0_3(10 downto 0) => ram_reg_0_2(10 downto 0),
      ram_reg_0_4(10 downto 0) => ram_reg_0_3(10 downto 0),
      ram_reg_0_5(7 downto 0) => ram_reg_0_4(7 downto 0),
      ram_reg_0_6(7 downto 0) => ram_reg_0_5(7 downto 0),
      ram_reg_0_7(7 downto 0) => ram_reg_0_6(7 downto 0),
      ram_reg_0_8(7 downto 0) => ram_reg_0_7(7 downto 0),
      ram_reg_0_i_4_0 => ram_reg_0_i_4,
      ram_reg_0_i_4_1 => ram_reg_0_i_4_0,
      ram_reg_1_0 => ram_reg_1,
      ram_reg_1_1(7 downto 0) => ram_reg_1_0(7 downto 0),
      ram_reg_1_2(7 downto 0) => ram_reg_1_1(7 downto 0),
      we0 => we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_vcresampler_core_U0_outColorMode_read : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    internal_empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg_866_reg[0]_0\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    internal_full_n_reg_1 : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    internal_full_n_reg_2 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    icmp_ln1044_fu_328_p2 : in STD_LOGIC;
    cmp205_i_fu_370_p2 : in STD_LOGIC;
    icmp_ln1048_fu_334_p2 : in STD_LOGIC;
    sel_tmp3_fu_386_p2 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    SrcYUV422_full_n : in STD_LOGIC;
    SrcYUV_empty_n : in STD_LOGIC;
    vscale_core_polyphase_U0_SrcYUV422_read : in STD_LOGIC;
    SrcYUV422_empty_n : in STD_LOGIC;
    HwReg_HeightIn_c17_full_n : in STD_LOGIC;
    HwReg_Width_c18_full_n : in STD_LOGIC;
    \mOutPtr_reg[2]\ : in STD_LOGIC;
    v_vcresampler_core_U0_ap_start : in STD_LOGIC;
    \internal_full_n__1\ : in STD_LOGIC;
    start_for_v_vcresampler_core_U0_full_n : in STD_LOGIC;
    ColorMode_vcr_c19_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \zext_ln1058_reg_814_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \loopWidth_reg_795_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \add_ln1060_reg_825_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal InCPix_V_1_fu_140 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \InCPix_V_1_fu_140[0]_i_1_n_3\ : STD_LOGIC;
  signal \InCPix_V_1_fu_140[1]_i_1_n_3\ : STD_LOGIC;
  signal \InCPix_V_1_fu_140[2]_i_1_n_3\ : STD_LOGIC;
  signal \InCPix_V_1_fu_140[3]_i_1_n_3\ : STD_LOGIC;
  signal \InCPix_V_1_fu_140[4]_i_1_n_3\ : STD_LOGIC;
  signal \InCPix_V_1_fu_140[5]_i_1_n_3\ : STD_LOGIC;
  signal \InCPix_V_1_fu_140[6]_i_1_n_3\ : STD_LOGIC;
  signal \InCPix_V_1_fu_140[7]_i_1_n_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \SRL_SIG_reg[15][10]_srl16_i_10_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][10]_srl16_i_11_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][10]_srl16_i_2_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][10]_srl16_i_3_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][10]_srl16_i_3_n_4\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][10]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][10]_srl16_i_3_n_6\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][10]_srl16_i_4_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][10]_srl16_i_5_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][10]_srl16_i_6_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][10]_srl16_i_7_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][10]_srl16_i_8_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][10]_srl16_i_9_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][11]_srl16_i_2_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][11]_srl16_i_2_n_4\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][11]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][11]_srl16_i_2_n_6\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][11]_srl16_i_3_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][11]_srl16_i_4_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][11]_srl16_i_5_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][11]_srl16_i_6_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][11]_srl16_i_7_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][12]_srl16_i_2_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][13]_srl16_i_2_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][14]_srl16_i_2_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][14]_srl16_i_3_n_6\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][14]_srl16_i_4_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][14]_srl16_i_5_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][14]_srl16_i_6_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][15]_srl16_i_3_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_10_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_11_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_12_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_13_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_14_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_15_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_2_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_3_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_3_n_4\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_3_n_6\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_4_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_5_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_6_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_7_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_8_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_9_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_9_n_4\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_9_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_9_n_6\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][9]_srl16_i_2_n_3\ : STD_LOGIC;
  signal add_ln1060_reg_825 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln1346_1_fu_627_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal add_ln1346_1_reg_961 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln1346_1_reg_9610 : STD_LOGIC;
  signal \add_ln1346_1_reg_961[8]_i_3_n_3\ : STD_LOGIC;
  signal add_ln1346_2_fu_682_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal add_ln1346_4_fu_704_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \ap_CS_fsm[2]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_3_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_3_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_3_n_6\ : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_2_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_reg_n_3 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_3\ : STD_LOGIC;
  signal cmp205_i_reg_819 : STD_LOGIC;
  signal cmp27_i_fu_420_p2 : STD_LOGIC;
  signal cmp27_i_reg_849 : STD_LOGIC;
  signal \cmp27_i_reg_849[0]_i_10_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_849[0]_i_11_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_849[0]_i_12_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_849[0]_i_13_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_849[0]_i_3_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_849[0]_i_4_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_849[0]_i_5_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_849[0]_i_6_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_849[0]_i_7_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_849[0]_i_8_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_849[0]_i_9_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_849_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \cmp27_i_reg_849_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_849_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \cmp27_i_reg_849_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp27_i_reg_849_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal cmp76_i_fu_425_p2 : STD_LOGIC;
  signal cmp76_i_reg_853 : STD_LOGIC;
  signal \cmp76_i_reg_853[0]_i_2_n_3\ : STD_LOGIC;
  signal empty_reg_844 : STD_LOGIC;
  signal \empty_reg_844[0]_i_2_n_3\ : STD_LOGIC;
  signal \empty_reg_844[0]_i_3_n_3\ : STD_LOGIC;
  signal \empty_reg_844[0]_i_4_n_3\ : STD_LOGIC;
  signal \empty_reg_844[0]_i_5_n_3\ : STD_LOGIC;
  signal \empty_reg_844_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \empty_reg_844_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \empty_reg_844_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \empty_reg_844_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \empty_reg_844_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal icmp_ln1044_reg_800 : STD_LOGIC;
  signal icmp_ln1048_reg_804 : STD_LOGIC;
  signal \icmp_ln1063_reg_892[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln1063_reg_892[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln1063_reg_892[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln1063_reg_892[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal \icmp_ln1063_reg_892_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln1063_reg_892_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln1063_reg_892_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln1063_reg_892_reg_n_3_[0]\ : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[10]\ : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[1]\ : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[2]\ : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[3]\ : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[4]\ : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[5]\ : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[6]\ : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[7]\ : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[8]\ : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[9]\ : STD_LOGIC;
  signal idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_n_18 : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_reg_n_3_[0]\ : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_reg_n_3_[10]\ : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_reg_n_3_[1]\ : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_reg_n_3_[2]\ : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_reg_n_3_[3]\ : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_reg_n_3_[4]\ : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_reg_n_3_[5]\ : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_reg_n_3_[6]\ : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_reg_n_3_[7]\ : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_reg_n_3_[8]\ : STD_LOGIC;
  signal \idxprom5_i241_i_reg_896_reg_n_3_[9]\ : STD_LOGIC;
  signal \internal_full_n_i_2__9_n_3\ : STD_LOGIC;
  signal linebuf_c_val_V_0_ce1 : STD_LOGIC;
  signal linebuf_c_val_V_0_load_reg_921 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_c_val_V_0_load_reg_9210 : STD_LOGIC;
  signal linebuf_c_val_V_0_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_c_val_V_1_U_n_13 : STD_LOGIC;
  signal linebuf_c_val_V_1_U_n_14 : STD_LOGIC;
  signal linebuf_c_val_V_1_U_n_15 : STD_LOGIC;
  signal linebuf_c_val_V_1_load_reg_926 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_c_val_V_1_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_y_val_V_0_addr_reg_915 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal linebuf_y_val_V_0_addr_reg_9150 : STD_LOGIC;
  signal linebuf_y_val_V_0_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_y_val_V_0_we0 : STD_LOGIC;
  signal linebuf_y_val_V_1_U_n_4 : STD_LOGIC;
  signal linebuf_y_val_V_1_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal loopWidth_reg_795 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^moutptr110_out\ : STD_LOGIC;
  signal or_ln174_2_i_fu_590_p4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal outpix_val_V_0_2_fu_645_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_0_2_reg_966 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_0_reg_940 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_1_fu_531_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_1_reg_931 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_1_reg_931_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_10_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_30_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal pix_val_V_2_1_fu_124 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ret_fu_136 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ret_fu_1361 : STD_LOGIC;
  signal \ret_fu_136[0]_i_1_n_3\ : STD_LOGIC;
  signal \ret_fu_136[1]_i_1_n_3\ : STD_LOGIC;
  signal \ret_fu_136[2]_i_1_n_3\ : STD_LOGIC;
  signal \ret_fu_136[3]_i_1_n_3\ : STD_LOGIC;
  signal \ret_fu_136[4]_i_1_n_3\ : STD_LOGIC;
  signal \ret_fu_136[5]_i_1_n_3\ : STD_LOGIC;
  signal \ret_fu_136[6]_i_1_n_3\ : STD_LOGIC;
  signal \ret_fu_136[7]_i_2_n_3\ : STD_LOGIC;
  signal sel_tmp1_reg_870 : STD_LOGIC;
  signal \sel_tmp1_reg_870[0]_i_1_n_3\ : STD_LOGIC;
  signal sel_tmp3_reg_830 : STD_LOGIC;
  signal sel_tmp4_fu_455_p2 : STD_LOGIC;
  signal sel_tmp4_reg_876 : STD_LOGIC;
  signal sel_tmp6_fu_460_p2 : STD_LOGIC;
  signal sel_tmp6_reg_881 : STD_LOGIC;
  signal spec_select_i_fu_431_p2 : STD_LOGIC;
  signal \spec_select_i_reg_859_reg_n_3_[0]\ : STD_LOGIC;
  signal tmp_reg_866 : STD_LOGIC;
  signal \tmp_reg_866[0]_i_10_n_3\ : STD_LOGIC;
  signal \tmp_reg_866[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_reg_866[0]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_reg_866[0]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_reg_866[0]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_reg_866[0]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_reg_866[0]_i_9_n_3\ : STD_LOGIC;
  signal \^tmp_reg_866_reg[0]_0\ : STD_LOGIC;
  signal \tmp_reg_866_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_reg_866_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_reg_866_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_reg_866_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_866_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_reg_866_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_reg_866_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_reg_866_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \^v_vcresampler_core_u0_outcolormode_read\ : STD_LOGIC;
  signal x_2_reg_308 : STD_LOGIC;
  signal x_2_reg_3080 : STD_LOGIC;
  signal \x_2_reg_308[10]_i_4_n_3\ : STD_LOGIC;
  signal x_2_reg_308_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal x_fu_465_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal y_2_fu_392_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal y_2_reg_835 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \y_2_reg_835[10]_i_2_n_3\ : STD_LOGIC;
  signal \y_2_reg_835[6]_i_2_n_3\ : STD_LOGIC;
  signal y_reg_297 : STD_LOGIC;
  signal \y_reg_297_reg_n_3_[0]\ : STD_LOGIC;
  signal \y_reg_297_reg_n_3_[10]\ : STD_LOGIC;
  signal \y_reg_297_reg_n_3_[1]\ : STD_LOGIC;
  signal \y_reg_297_reg_n_3_[2]\ : STD_LOGIC;
  signal \y_reg_297_reg_n_3_[3]\ : STD_LOGIC;
  signal \y_reg_297_reg_n_3_[4]\ : STD_LOGIC;
  signal \y_reg_297_reg_n_3_[5]\ : STD_LOGIC;
  signal \y_reg_297_reg_n_3_[6]\ : STD_LOGIC;
  signal \y_reg_297_reg_n_3_[7]\ : STD_LOGIC;
  signal \y_reg_297_reg_n_3_[8]\ : STD_LOGIC;
  signal \y_reg_297_reg_n_3_[9]\ : STD_LOGIC;
  signal zext_ln1019_reg_809_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zext_ln1058_reg_814_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal zext_ln1346_1_reg_956 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln1346_fu_669_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \NLW_SRL_SIG_reg[15][14]_srl16_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_SRL_SIG_reg[15][14]_srl16_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_SRL_SIG_reg[15][15]_srl16_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_SRL_SIG_reg[15][15]_srl16_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SRL_SIG_reg[15][8]_srl16_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_SRL_SIG_reg[15][8]_srl16_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp27_i_reg_849_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cmp27_i_reg_849_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp27_i_reg_849_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_empty_reg_844_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln1063_reg_892_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal NLW_idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_tmp_reg_866_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_reg_866_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_tmp_reg_866_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_10\ : label is "lutpair3";
  attribute HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_11\ : label is "lutpair2";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \SRL_SIG_reg[15][10]_srl16_i_3\ : label is 35;
  attribute HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_4\ : label is "lutpair4";
  attribute HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_5\ : label is "lutpair3";
  attribute HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_6\ : label is "lutpair2";
  attribute HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_7\ : label is "lutpair1";
  attribute HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_9\ : label is "lutpair4";
  attribute ADDER_THRESHOLD of \SRL_SIG_reg[15][14]_srl16_i_3\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_1\ : label is "soft_lutpair210";
  attribute HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_10\ : label is "lutpair0";
  attribute HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_12\ : label is "lutpair1";
  attribute HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_13\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_2\ : label is "soft_lutpair198";
  attribute ADDER_THRESHOLD of \SRL_SIG_reg[15][8]_srl16_i_9\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln1346_1_reg_961[2]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \add_ln1346_1_reg_961[3]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \add_ln1346_1_reg_961[4]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \add_ln1346_1_reg_961[5]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \add_ln1346_1_reg_961[7]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \add_ln1346_1_reg_961[8]_i_2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_4\ : label is "soft_lutpair198";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_2 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter3_i_1 : label is "soft_lutpair215";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp27_i_reg_849_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp27_i_reg_849_reg[0]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep : label is "idxprom5_i241_i_reg_896_pp0_iter1_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep : label is 0;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__7\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__8\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__9\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ret_fu_136[0]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ret_fu_136[1]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ret_fu_136[2]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \ret_fu_136[3]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \ret_fu_136[4]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \ret_fu_136[5]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \ret_fu_136[6]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \ret_fu_136[7]_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sel_tmp4_reg_876[0]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sel_tmp6_reg_881[0]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \x_2_reg_308[1]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \x_2_reg_308[2]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \x_2_reg_308[3]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \x_2_reg_308[4]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \x_2_reg_308[6]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \x_2_reg_308[7]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \x_2_reg_308[8]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \x_2_reg_308[9]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \y_2_reg_835[0]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \y_2_reg_835[10]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \y_2_reg_835[1]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \y_2_reg_835[2]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \y_2_reg_835[3]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \y_2_reg_835[4]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \y_2_reg_835[6]_i_2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \y_2_reg_835[7]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \y_2_reg_835[8]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \y_2_reg_835[9]_i_1\ : label is "soft_lutpair199";
begin
  CO(0) <= \^co\(0);
  E(0) <= \^e\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  mOutPtr110_out <= \^moutptr110_out\;
  \tmp_reg_866_reg[0]_0\ <= \^tmp_reg_866_reg[0]_0\;
  v_vcresampler_core_U0_outColorMode_read <= \^v_vcresampler_core_u0_outcolormode_read\;
\InCPix_V_1_fu_140[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4B00000F4B0"
    )
        port map (
      I0 => \icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0]\,
      I1 => cmp27_i_reg_849,
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(0),
      I3 => or_ln174_2_i_fu_590_p4(8),
      I4 => \spec_select_i_reg_859_reg_n_3_[0]\,
      I5 => linebuf_c_val_V_0_load_reg_921(0),
      O => \InCPix_V_1_fu_140[0]_i_1_n_3\
    );
\InCPix_V_1_fu_140[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4B00000F4B0"
    )
        port map (
      I0 => \icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0]\,
      I1 => cmp27_i_reg_849,
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(1),
      I3 => or_ln174_2_i_fu_590_p4(9),
      I4 => \spec_select_i_reg_859_reg_n_3_[0]\,
      I5 => linebuf_c_val_V_0_load_reg_921(1),
      O => \InCPix_V_1_fu_140[1]_i_1_n_3\
    );
\InCPix_V_1_fu_140[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4B00000F4B0"
    )
        port map (
      I0 => \icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0]\,
      I1 => cmp27_i_reg_849,
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(2),
      I3 => or_ln174_2_i_fu_590_p4(10),
      I4 => \spec_select_i_reg_859_reg_n_3_[0]\,
      I5 => linebuf_c_val_V_0_load_reg_921(2),
      O => \InCPix_V_1_fu_140[2]_i_1_n_3\
    );
\InCPix_V_1_fu_140[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4B00000F4B0"
    )
        port map (
      I0 => \icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0]\,
      I1 => cmp27_i_reg_849,
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(3),
      I3 => or_ln174_2_i_fu_590_p4(11),
      I4 => \spec_select_i_reg_859_reg_n_3_[0]\,
      I5 => linebuf_c_val_V_0_load_reg_921(3),
      O => \InCPix_V_1_fu_140[3]_i_1_n_3\
    );
\InCPix_V_1_fu_140[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4B00000F4B0"
    )
        port map (
      I0 => \icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0]\,
      I1 => cmp27_i_reg_849,
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(4),
      I3 => or_ln174_2_i_fu_590_p4(12),
      I4 => \spec_select_i_reg_859_reg_n_3_[0]\,
      I5 => linebuf_c_val_V_0_load_reg_921(4),
      O => \InCPix_V_1_fu_140[4]_i_1_n_3\
    );
\InCPix_V_1_fu_140[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4B00000F4B0"
    )
        port map (
      I0 => \icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0]\,
      I1 => cmp27_i_reg_849,
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(5),
      I3 => or_ln174_2_i_fu_590_p4(13),
      I4 => \spec_select_i_reg_859_reg_n_3_[0]\,
      I5 => linebuf_c_val_V_0_load_reg_921(5),
      O => \InCPix_V_1_fu_140[5]_i_1_n_3\
    );
\InCPix_V_1_fu_140[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4B00000F4B0"
    )
        port map (
      I0 => \icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0]\,
      I1 => cmp27_i_reg_849,
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(6),
      I3 => or_ln174_2_i_fu_590_p4(14),
      I4 => \spec_select_i_reg_859_reg_n_3_[0]\,
      I5 => linebuf_c_val_V_0_load_reg_921(6),
      O => \InCPix_V_1_fu_140[6]_i_1_n_3\
    );
\InCPix_V_1_fu_140[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4B00000F4B0"
    )
        port map (
      I0 => \icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0]\,
      I1 => cmp27_i_reg_849,
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(7),
      I3 => or_ln174_2_i_fu_590_p4(15),
      I4 => \spec_select_i_reg_859_reg_n_3_[0]\,
      I5 => linebuf_c_val_V_0_load_reg_921(7),
      O => \InCPix_V_1_fu_140[7]_i_1_n_3\
    );
\InCPix_V_1_fu_140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \InCPix_V_1_fu_140[0]_i_1_n_3\,
      Q => InCPix_V_1_fu_140(0),
      R => '0'
    );
\InCPix_V_1_fu_140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \InCPix_V_1_fu_140[1]_i_1_n_3\,
      Q => InCPix_V_1_fu_140(1),
      R => '0'
    );
\InCPix_V_1_fu_140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \InCPix_V_1_fu_140[2]_i_1_n_3\,
      Q => InCPix_V_1_fu_140(2),
      R => '0'
    );
\InCPix_V_1_fu_140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \InCPix_V_1_fu_140[3]_i_1_n_3\,
      Q => InCPix_V_1_fu_140(3),
      R => '0'
    );
\InCPix_V_1_fu_140_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \InCPix_V_1_fu_140[4]_i_1_n_3\,
      Q => InCPix_V_1_fu_140(4),
      R => '0'
    );
\InCPix_V_1_fu_140_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \InCPix_V_1_fu_140[5]_i_1_n_3\,
      Q => InCPix_V_1_fu_140(5),
      R => '0'
    );
\InCPix_V_1_fu_140_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \InCPix_V_1_fu_140[6]_i_1_n_3\,
      Q => InCPix_V_1_fu_140(6),
      R => '0'
    );
\InCPix_V_1_fu_140_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_19_in,
      D => \InCPix_V_1_fu_140[7]_i_1_n_3\,
      Q => InCPix_V_1_fu_140(7),
      R => '0'
    );
\InCPix_V_fu_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(8),
      Q => or_ln174_2_i_fu_590_p4(8),
      R => '0'
    );
\InCPix_V_fu_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(9),
      Q => or_ln174_2_i_fu_590_p4(9),
      R => '0'
    );
\InCPix_V_fu_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(10),
      Q => or_ln174_2_i_fu_590_p4(10),
      R => '0'
    );
\InCPix_V_fu_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(11),
      Q => or_ln174_2_i_fu_590_p4(11),
      R => '0'
    );
\InCPix_V_fu_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(12),
      Q => or_ln174_2_i_fu_590_p4(12),
      R => '0'
    );
\InCPix_V_fu_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(13),
      Q => or_ln174_2_i_fu_590_p4(13),
      R => '0'
    );
\InCPix_V_fu_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(14),
      Q => or_ln174_2_i_fu_590_p4(14),
      R => '0'
    );
\InCPix_V_fu_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(15),
      Q => or_ln174_2_i_fu_590_p4(15),
      R => '0'
    );
\SRL_SIG_reg[15][0]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008A8000000000"
    )
        port map (
      I0 => SrcYUV422_full_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln1044_reg_800,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => tmp_reg_866,
      I5 => linebuf_c_val_V_1_U_n_14,
      O => shiftReg_ce
    );
\SRL_SIG_reg[15][0]_srl16_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => or_ln174_2_i_fu_590_p4(0),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_800,
      I3 => tmp_reg_866,
      I4 => outpix_val_V_0_2_reg_966(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][10]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0ACA0A0"
    )
        port map (
      I0 => or_ln174_2_i_fu_590_p4(10),
      I1 => sel_tmp4_reg_876,
      I2 => \SRL_SIG_reg[15][8]_srl16_i_2_n_3\,
      I3 => sel_tmp6_reg_881,
      I4 => add_ln1346_4_fu_704_p2(3),
      I5 => \SRL_SIG_reg[15][10]_srl16_i_2_n_3\,
      O => \in\(10)
    );
\SRL_SIG_reg[15][10]_srl16_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ret_fu_136(5),
      I1 => zext_ln1346_fu_669_p1(5),
      I2 => add_ln1346_1_reg_961(5),
      I3 => \SRL_SIG_reg[15][10]_srl16_i_6_n_3\,
      O => \SRL_SIG_reg[15][10]_srl16_i_10_n_3\
    );
\SRL_SIG_reg[15][10]_srl16_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ret_fu_136(4),
      I1 => zext_ln1346_fu_669_p1(4),
      I2 => add_ln1346_1_reg_961(4),
      I3 => \SRL_SIG_reg[15][10]_srl16_i_7_n_3\,
      O => \SRL_SIG_reg[15][10]_srl16_i_11_n_3\
    );
\SRL_SIG_reg[15][10]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A0000000C"
    )
        port map (
      I0 => add_ln1346_2_fu_682_p2(4),
      I1 => zext_ln1346_fu_669_p1(3),
      I2 => sel_tmp4_reg_876,
      I3 => \SRL_SIG_reg[15][8]_srl16_i_2_n_3\,
      I4 => sel_tmp6_reg_881,
      I5 => sel_tmp1_reg_870,
      O => \SRL_SIG_reg[15][10]_srl16_i_2_n_3\
    );
\SRL_SIG_reg[15][10]_srl16_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \SRL_SIG_reg[15][8]_srl16_i_9_n_3\,
      CO(3) => \SRL_SIG_reg[15][10]_srl16_i_3_n_3\,
      CO(2) => \SRL_SIG_reg[15][10]_srl16_i_3_n_4\,
      CO(1) => \SRL_SIG_reg[15][10]_srl16_i_3_n_5\,
      CO(0) => \SRL_SIG_reg[15][10]_srl16_i_3_n_6\,
      CYINIT => '0',
      DI(3) => \SRL_SIG_reg[15][10]_srl16_i_4_n_3\,
      DI(2) => \SRL_SIG_reg[15][10]_srl16_i_5_n_3\,
      DI(1) => \SRL_SIG_reg[15][10]_srl16_i_6_n_3\,
      DI(0) => \SRL_SIG_reg[15][10]_srl16_i_7_n_3\,
      O(3 downto 0) => add_ln1346_2_fu_682_p2(7 downto 4),
      S(3) => \SRL_SIG_reg[15][10]_srl16_i_8_n_3\,
      S(2) => \SRL_SIG_reg[15][10]_srl16_i_9_n_3\,
      S(1) => \SRL_SIG_reg[15][10]_srl16_i_10_n_3\,
      S(0) => \SRL_SIG_reg[15][10]_srl16_i_11_n_3\
    );
\SRL_SIG_reg[15][10]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => ret_fu_136(6),
      I1 => add_ln1346_1_reg_961(6),
      I2 => zext_ln1346_fu_669_p1(6),
      O => \SRL_SIG_reg[15][10]_srl16_i_4_n_3\
    );
\SRL_SIG_reg[15][10]_srl16_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => ret_fu_136(5),
      I1 => zext_ln1346_fu_669_p1(5),
      I2 => add_ln1346_1_reg_961(5),
      O => \SRL_SIG_reg[15][10]_srl16_i_5_n_3\
    );
\SRL_SIG_reg[15][10]_srl16_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => ret_fu_136(4),
      I1 => zext_ln1346_fu_669_p1(4),
      I2 => add_ln1346_1_reg_961(4),
      O => \SRL_SIG_reg[15][10]_srl16_i_6_n_3\
    );
\SRL_SIG_reg[15][10]_srl16_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => ret_fu_136(3),
      I1 => zext_ln1346_fu_669_p1(3),
      I2 => add_ln1346_1_reg_961(3),
      O => \SRL_SIG_reg[15][10]_srl16_i_7_n_3\
    );
\SRL_SIG_reg[15][10]_srl16_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \SRL_SIG_reg[15][10]_srl16_i_4_n_3\,
      I1 => zext_ln1346_fu_669_p1(7),
      I2 => ret_fu_136(7),
      I3 => add_ln1346_1_reg_961(7),
      O => \SRL_SIG_reg[15][10]_srl16_i_8_n_3\
    );
\SRL_SIG_reg[15][10]_srl16_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ret_fu_136(6),
      I1 => add_ln1346_1_reg_961(6),
      I2 => zext_ln1346_fu_669_p1(6),
      I3 => \SRL_SIG_reg[15][10]_srl16_i_5_n_3\,
      O => \SRL_SIG_reg[15][10]_srl16_i_9_n_3\
    );
\SRL_SIG_reg[15][11]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0ACA0A0"
    )
        port map (
      I0 => or_ln174_2_i_fu_590_p4(11),
      I1 => sel_tmp4_reg_876,
      I2 => \SRL_SIG_reg[15][8]_srl16_i_2_n_3\,
      I3 => sel_tmp6_reg_881,
      I4 => add_ln1346_4_fu_704_p2(4),
      I5 => \SRL_SIG_reg[15][11]_srl16_i_3_n_3\,
      O => \in\(11)
    );
\SRL_SIG_reg[15][11]_srl16_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \SRL_SIG_reg[15][8]_srl16_i_3_n_3\,
      CO(3) => \SRL_SIG_reg[15][11]_srl16_i_2_n_3\,
      CO(2) => \SRL_SIG_reg[15][11]_srl16_i_2_n_4\,
      CO(1) => \SRL_SIG_reg[15][11]_srl16_i_2_n_5\,
      CO(0) => \SRL_SIG_reg[15][11]_srl16_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln1346_fu_669_p1(8 downto 5),
      O(3 downto 0) => add_ln1346_4_fu_704_p2(7 downto 4),
      S(3) => \SRL_SIG_reg[15][11]_srl16_i_4_n_3\,
      S(2) => \SRL_SIG_reg[15][11]_srl16_i_5_n_3\,
      S(1) => \SRL_SIG_reg[15][11]_srl16_i_6_n_3\,
      S(0) => \SRL_SIG_reg[15][11]_srl16_i_7_n_3\
    );
\SRL_SIG_reg[15][11]_srl16_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A0000000C"
    )
        port map (
      I0 => add_ln1346_2_fu_682_p2(5),
      I1 => zext_ln1346_fu_669_p1(4),
      I2 => sel_tmp4_reg_876,
      I3 => \SRL_SIG_reg[15][8]_srl16_i_2_n_3\,
      I4 => sel_tmp6_reg_881,
      I5 => sel_tmp1_reg_870,
      O => \SRL_SIG_reg[15][11]_srl16_i_3_n_3\
    );
\SRL_SIG_reg[15][11]_srl16_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln1346_fu_669_p1(8),
      I1 => zext_ln1346_1_reg_956(7),
      O => \SRL_SIG_reg[15][11]_srl16_i_4_n_3\
    );
\SRL_SIG_reg[15][11]_srl16_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln1346_fu_669_p1(7),
      I1 => zext_ln1346_1_reg_956(6),
      O => \SRL_SIG_reg[15][11]_srl16_i_5_n_3\
    );
\SRL_SIG_reg[15][11]_srl16_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln1346_fu_669_p1(6),
      I1 => zext_ln1346_1_reg_956(5),
      O => \SRL_SIG_reg[15][11]_srl16_i_6_n_3\
    );
\SRL_SIG_reg[15][11]_srl16_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln1346_fu_669_p1(5),
      I1 => zext_ln1346_1_reg_956(4),
      O => \SRL_SIG_reg[15][11]_srl16_i_7_n_3\
    );
\SRL_SIG_reg[15][12]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0ACA0A0"
    )
        port map (
      I0 => or_ln174_2_i_fu_590_p4(12),
      I1 => sel_tmp4_reg_876,
      I2 => \SRL_SIG_reg[15][8]_srl16_i_2_n_3\,
      I3 => sel_tmp6_reg_881,
      I4 => add_ln1346_4_fu_704_p2(5),
      I5 => \SRL_SIG_reg[15][12]_srl16_i_2_n_3\,
      O => \in\(12)
    );
\SRL_SIG_reg[15][12]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A0000000C"
    )
        port map (
      I0 => add_ln1346_2_fu_682_p2(6),
      I1 => zext_ln1346_fu_669_p1(5),
      I2 => sel_tmp4_reg_876,
      I3 => \SRL_SIG_reg[15][8]_srl16_i_2_n_3\,
      I4 => sel_tmp6_reg_881,
      I5 => sel_tmp1_reg_870,
      O => \SRL_SIG_reg[15][12]_srl16_i_2_n_3\
    );
\SRL_SIG_reg[15][13]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0ACA0A0"
    )
        port map (
      I0 => or_ln174_2_i_fu_590_p4(13),
      I1 => sel_tmp4_reg_876,
      I2 => \SRL_SIG_reg[15][8]_srl16_i_2_n_3\,
      I3 => sel_tmp6_reg_881,
      I4 => add_ln1346_4_fu_704_p2(6),
      I5 => \SRL_SIG_reg[15][13]_srl16_i_2_n_3\,
      O => \in\(13)
    );
\SRL_SIG_reg[15][13]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A0000000C"
    )
        port map (
      I0 => add_ln1346_2_fu_682_p2(7),
      I1 => zext_ln1346_fu_669_p1(6),
      I2 => sel_tmp4_reg_876,
      I3 => \SRL_SIG_reg[15][8]_srl16_i_2_n_3\,
      I4 => sel_tmp6_reg_881,
      I5 => sel_tmp1_reg_870,
      O => \SRL_SIG_reg[15][13]_srl16_i_2_n_3\
    );
\SRL_SIG_reg[15][14]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0ACA0A0"
    )
        port map (
      I0 => or_ln174_2_i_fu_590_p4(14),
      I1 => sel_tmp4_reg_876,
      I2 => \SRL_SIG_reg[15][8]_srl16_i_2_n_3\,
      I3 => sel_tmp6_reg_881,
      I4 => add_ln1346_4_fu_704_p2(7),
      I5 => \SRL_SIG_reg[15][14]_srl16_i_2_n_3\,
      O => \in\(14)
    );
\SRL_SIG_reg[15][14]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A0000000C"
    )
        port map (
      I0 => add_ln1346_2_fu_682_p2(8),
      I1 => zext_ln1346_fu_669_p1(7),
      I2 => sel_tmp4_reg_876,
      I3 => \SRL_SIG_reg[15][8]_srl16_i_2_n_3\,
      I4 => sel_tmp6_reg_881,
      I5 => sel_tmp1_reg_870,
      O => \SRL_SIG_reg[15][14]_srl16_i_2_n_3\
    );
\SRL_SIG_reg[15][14]_srl16_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \SRL_SIG_reg[15][10]_srl16_i_3_n_3\,
      CO(3 downto 1) => \NLW_SRL_SIG_reg[15][14]_srl16_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \SRL_SIG_reg[15][14]_srl16_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \SRL_SIG_reg[15][14]_srl16_i_4_n_3\,
      O(3 downto 2) => \NLW_SRL_SIG_reg[15][14]_srl16_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln1346_2_fu_682_p2(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \SRL_SIG_reg[15][14]_srl16_i_5_n_3\,
      S(0) => \SRL_SIG_reg[15][14]_srl16_i_6_n_3\
    );
\SRL_SIG_reg[15][14]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln1346_1_reg_961(7),
      I1 => ret_fu_136(7),
      I2 => zext_ln1346_fu_669_p1(7),
      O => \SRL_SIG_reg[15][14]_srl16_i_4_n_3\
    );
\SRL_SIG_reg[15][14]_srl16_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln1346_fu_669_p1(8),
      I1 => add_ln1346_1_reg_961(8),
      O => \SRL_SIG_reg[15][14]_srl16_i_5_n_3\
    );
\SRL_SIG_reg[15][14]_srl16_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => zext_ln1346_fu_669_p1(7),
      I1 => ret_fu_136(7),
      I2 => add_ln1346_1_reg_961(7),
      I3 => zext_ln1346_fu_669_p1(8),
      I4 => add_ln1346_1_reg_961(8),
      O => \SRL_SIG_reg[15][14]_srl16_i_6_n_3\
    );
\SRL_SIG_reg[15][15]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0ACA0A0"
    )
        port map (
      I0 => or_ln174_2_i_fu_590_p4(15),
      I1 => sel_tmp4_reg_876,
      I2 => \SRL_SIG_reg[15][8]_srl16_i_2_n_3\,
      I3 => sel_tmp6_reg_881,
      I4 => add_ln1346_4_fu_704_p2(8),
      I5 => \SRL_SIG_reg[15][15]_srl16_i_3_n_3\,
      O => \in\(15)
    );
\SRL_SIG_reg[15][15]_srl16_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \SRL_SIG_reg[15][11]_srl16_i_2_n_3\,
      CO(3 downto 1) => \NLW_SRL_SIG_reg[15][15]_srl16_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => add_ln1346_4_fu_704_p2(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_SRL_SIG_reg[15][15]_srl16_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\SRL_SIG_reg[15][15]_srl16_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A0000000C"
    )
        port map (
      I0 => add_ln1346_2_fu_682_p2(9),
      I1 => zext_ln1346_fu_669_p1(8),
      I2 => sel_tmp4_reg_876,
      I3 => \SRL_SIG_reg[15][8]_srl16_i_2_n_3\,
      I4 => sel_tmp6_reg_881,
      I5 => sel_tmp1_reg_870,
      O => \SRL_SIG_reg[15][15]_srl16_i_3_n_3\
    );
\SRL_SIG_reg[15][16]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => tmp_reg_866,
      I1 => icmp_ln1044_reg_800,
      I2 => ap_enable_reg_pp0_iter4_reg_n_3,
      I3 => pix_val_V_2_1_fu_124(0),
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => tmp_reg_866,
      I1 => icmp_ln1044_reg_800,
      I2 => ap_enable_reg_pp0_iter4_reg_n_3,
      I3 => pix_val_V_2_1_fu_124(1),
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => tmp_reg_866,
      I1 => icmp_ln1044_reg_800,
      I2 => ap_enable_reg_pp0_iter4_reg_n_3,
      I3 => pix_val_V_2_1_fu_124(2),
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => tmp_reg_866,
      I1 => icmp_ln1044_reg_800,
      I2 => ap_enable_reg_pp0_iter4_reg_n_3,
      I3 => pix_val_V_2_1_fu_124(3),
      O => \in\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => or_ln174_2_i_fu_590_p4(1),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_800,
      I3 => tmp_reg_866,
      I4 => outpix_val_V_0_2_reg_966(1),
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => tmp_reg_866,
      I1 => icmp_ln1044_reg_800,
      I2 => ap_enable_reg_pp0_iter4_reg_n_3,
      I3 => pix_val_V_2_1_fu_124(4),
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => tmp_reg_866,
      I1 => icmp_ln1044_reg_800,
      I2 => ap_enable_reg_pp0_iter4_reg_n_3,
      I3 => pix_val_V_2_1_fu_124(5),
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => tmp_reg_866,
      I1 => icmp_ln1044_reg_800,
      I2 => ap_enable_reg_pp0_iter4_reg_n_3,
      I3 => pix_val_V_2_1_fu_124(6),
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => tmp_reg_866,
      I1 => icmp_ln1044_reg_800,
      I2 => ap_enable_reg_pp0_iter4_reg_n_3,
      I3 => pix_val_V_2_1_fu_124(7),
      O => \in\(23)
    );
\SRL_SIG_reg[15][2]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => or_ln174_2_i_fu_590_p4(2),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_800,
      I3 => tmp_reg_866,
      I4 => outpix_val_V_0_2_reg_966(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][3]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => or_ln174_2_i_fu_590_p4(3),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_800,
      I3 => tmp_reg_866,
      I4 => outpix_val_V_0_2_reg_966(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => or_ln174_2_i_fu_590_p4(4),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_800,
      I3 => tmp_reg_866,
      I4 => outpix_val_V_0_2_reg_966(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => or_ln174_2_i_fu_590_p4(5),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_800,
      I3 => tmp_reg_866,
      I4 => outpix_val_V_0_2_reg_966(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => or_ln174_2_i_fu_590_p4(6),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_800,
      I3 => tmp_reg_866,
      I4 => outpix_val_V_0_2_reg_966(6),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => or_ln174_2_i_fu_590_p4(7),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_800,
      I3 => tmp_reg_866,
      I4 => outpix_val_V_0_2_reg_966(7),
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0ACA0A0"
    )
        port map (
      I0 => or_ln174_2_i_fu_590_p4(8),
      I1 => sel_tmp4_reg_876,
      I2 => \SRL_SIG_reg[15][8]_srl16_i_2_n_3\,
      I3 => sel_tmp6_reg_881,
      I4 => add_ln1346_4_fu_704_p2(1),
      I5 => \SRL_SIG_reg[15][8]_srl16_i_4_n_3\,
      O => \in\(8)
    );
\SRL_SIG_reg[15][8]_srl16_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => ret_fu_136(2),
      I1 => zext_ln1346_fu_669_p1(2),
      I2 => add_ln1346_1_reg_961(2),
      O => \SRL_SIG_reg[15][8]_srl16_i_10_n_3\
    );
\SRL_SIG_reg[15][8]_srl16_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln1346_1_reg_961(2),
      I1 => ret_fu_136(2),
      I2 => zext_ln1346_fu_669_p1(2),
      O => \SRL_SIG_reg[15][8]_srl16_i_11_n_3\
    );
\SRL_SIG_reg[15][8]_srl16_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ret_fu_136(3),
      I1 => zext_ln1346_fu_669_p1(3),
      I2 => add_ln1346_1_reg_961(3),
      I3 => \SRL_SIG_reg[15][8]_srl16_i_10_n_3\,
      O => \SRL_SIG_reg[15][8]_srl16_i_12_n_3\
    );
\SRL_SIG_reg[15][8]_srl16_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => ret_fu_136(2),
      I1 => zext_ln1346_fu_669_p1(2),
      I2 => add_ln1346_1_reg_961(2),
      I3 => ret_fu_136(1),
      I4 => zext_ln1346_fu_669_p1(1),
      O => \SRL_SIG_reg[15][8]_srl16_i_13_n_3\
    );
\SRL_SIG_reg[15][8]_srl16_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => ret_fu_136(1),
      I1 => zext_ln1346_fu_669_p1(1),
      I2 => add_ln1346_1_reg_961(1),
      O => \SRL_SIG_reg[15][8]_srl16_i_14_n_3\
    );
\SRL_SIG_reg[15][8]_srl16_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1346_1_reg_961(0),
      I1 => ret_fu_136(0),
      O => \SRL_SIG_reg[15][8]_srl16_i_15_n_3\
    );
\SRL_SIG_reg[15][8]_srl16_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_3,
      I1 => icmp_ln1044_reg_800,
      I2 => tmp_reg_866,
      O => \SRL_SIG_reg[15][8]_srl16_i_2_n_3\
    );
\SRL_SIG_reg[15][8]_srl16_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[15][8]_srl16_i_3_n_3\,
      CO(2) => \SRL_SIG_reg[15][8]_srl16_i_3_n_4\,
      CO(1) => \SRL_SIG_reg[15][8]_srl16_i_3_n_5\,
      CO(0) => \SRL_SIG_reg[15][8]_srl16_i_3_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => zext_ln1346_fu_669_p1(4 downto 1),
      O(3 downto 1) => add_ln1346_4_fu_704_p2(3 downto 1),
      O(0) => \NLW_SRL_SIG_reg[15][8]_srl16_i_3_O_UNCONNECTED\(0),
      S(3) => \SRL_SIG_reg[15][8]_srl16_i_5_n_3\,
      S(2) => \SRL_SIG_reg[15][8]_srl16_i_6_n_3\,
      S(1) => \SRL_SIG_reg[15][8]_srl16_i_7_n_3\,
      S(0) => \SRL_SIG_reg[15][8]_srl16_i_8_n_3\
    );
\SRL_SIG_reg[15][8]_srl16_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A0000000C"
    )
        port map (
      I0 => add_ln1346_2_fu_682_p2(2),
      I1 => zext_ln1346_fu_669_p1(1),
      I2 => sel_tmp4_reg_876,
      I3 => \SRL_SIG_reg[15][8]_srl16_i_2_n_3\,
      I4 => sel_tmp6_reg_881,
      I5 => sel_tmp1_reg_870,
      O => \SRL_SIG_reg[15][8]_srl16_i_4_n_3\
    );
\SRL_SIG_reg[15][8]_srl16_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln1346_fu_669_p1(4),
      I1 => zext_ln1346_1_reg_956(3),
      O => \SRL_SIG_reg[15][8]_srl16_i_5_n_3\
    );
\SRL_SIG_reg[15][8]_srl16_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln1346_fu_669_p1(3),
      I1 => zext_ln1346_1_reg_956(2),
      O => \SRL_SIG_reg[15][8]_srl16_i_6_n_3\
    );
\SRL_SIG_reg[15][8]_srl16_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln1346_fu_669_p1(2),
      I1 => zext_ln1346_1_reg_956(1),
      O => \SRL_SIG_reg[15][8]_srl16_i_7_n_3\
    );
\SRL_SIG_reg[15][8]_srl16_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln1346_fu_669_p1(1),
      I1 => zext_ln1346_1_reg_956(0),
      O => \SRL_SIG_reg[15][8]_srl16_i_8_n_3\
    );
\SRL_SIG_reg[15][8]_srl16_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[15][8]_srl16_i_9_n_3\,
      CO(2) => \SRL_SIG_reg[15][8]_srl16_i_9_n_4\,
      CO(1) => \SRL_SIG_reg[15][8]_srl16_i_9_n_5\,
      CO(0) => \SRL_SIG_reg[15][8]_srl16_i_9_n_6\,
      CYINIT => '0',
      DI(3) => \SRL_SIG_reg[15][8]_srl16_i_10_n_3\,
      DI(2) => \SRL_SIG_reg[15][8]_srl16_i_11_n_3\,
      DI(1 downto 0) => add_ln1346_1_reg_961(1 downto 0),
      O(3 downto 2) => add_ln1346_2_fu_682_p2(3 downto 2),
      O(1 downto 0) => \NLW_SRL_SIG_reg[15][8]_srl16_i_9_O_UNCONNECTED\(1 downto 0),
      S(3) => \SRL_SIG_reg[15][8]_srl16_i_12_n_3\,
      S(2) => \SRL_SIG_reg[15][8]_srl16_i_13_n_3\,
      S(1) => \SRL_SIG_reg[15][8]_srl16_i_14_n_3\,
      S(0) => \SRL_SIG_reg[15][8]_srl16_i_15_n_3\
    );
\SRL_SIG_reg[15][9]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0ACA0A0"
    )
        port map (
      I0 => or_ln174_2_i_fu_590_p4(9),
      I1 => sel_tmp4_reg_876,
      I2 => \SRL_SIG_reg[15][8]_srl16_i_2_n_3\,
      I3 => sel_tmp6_reg_881,
      I4 => add_ln1346_4_fu_704_p2(2),
      I5 => \SRL_SIG_reg[15][9]_srl16_i_2_n_3\,
      O => \in\(9)
    );
\SRL_SIG_reg[15][9]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A0000000C"
    )
        port map (
      I0 => add_ln1346_2_fu_682_p2(3),
      I1 => zext_ln1346_fu_669_p1(2),
      I2 => sel_tmp4_reg_876,
      I3 => \SRL_SIG_reg[15][8]_srl16_i_2_n_3\,
      I4 => sel_tmp6_reg_881,
      I5 => sel_tmp1_reg_870,
      O => \SRL_SIG_reg[15][9]_srl16_i_2_n_3\
    );
\add_ln1060_reg_825_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \add_ln1060_reg_825_reg[10]_0\(0),
      Q => add_ln1060_reg_825(0),
      R => '0'
    );
\add_ln1060_reg_825_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \add_ln1060_reg_825_reg[10]_0\(10),
      Q => add_ln1060_reg_825(10),
      R => '0'
    );
\add_ln1060_reg_825_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \add_ln1060_reg_825_reg[10]_0\(1),
      Q => add_ln1060_reg_825(1),
      R => '0'
    );
\add_ln1060_reg_825_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \add_ln1060_reg_825_reg[10]_0\(2),
      Q => add_ln1060_reg_825(2),
      R => '0'
    );
\add_ln1060_reg_825_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \add_ln1060_reg_825_reg[10]_0\(3),
      Q => add_ln1060_reg_825(3),
      R => '0'
    );
\add_ln1060_reg_825_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \add_ln1060_reg_825_reg[10]_0\(4),
      Q => add_ln1060_reg_825(4),
      R => '0'
    );
\add_ln1060_reg_825_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \add_ln1060_reg_825_reg[10]_0\(5),
      Q => add_ln1060_reg_825(5),
      R => '0'
    );
\add_ln1060_reg_825_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \add_ln1060_reg_825_reg[10]_0\(6),
      Q => add_ln1060_reg_825(6),
      R => '0'
    );
\add_ln1060_reg_825_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \add_ln1060_reg_825_reg[10]_0\(7),
      Q => add_ln1060_reg_825(7),
      R => '0'
    );
\add_ln1060_reg_825_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \add_ln1060_reg_825_reg[10]_0\(8),
      Q => add_ln1060_reg_825(8),
      R => '0'
    );
\add_ln1060_reg_825_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \add_ln1060_reg_825_reg[10]_0\(9),
      Q => add_ln1060_reg_825(9),
      R => '0'
    );
\add_ln1346_1_reg_961[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => InCPix_V_1_fu_140(1),
      O => add_ln1346_1_fu_627_p2(1)
    );
\add_ln1346_1_reg_961[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => InCPix_V_1_fu_140(1),
      I1 => InCPix_V_1_fu_140(2),
      O => add_ln1346_1_fu_627_p2(2)
    );
\add_ln1346_1_reg_961[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => InCPix_V_1_fu_140(1),
      I1 => InCPix_V_1_fu_140(2),
      I2 => InCPix_V_1_fu_140(3),
      O => add_ln1346_1_fu_627_p2(3)
    );
\add_ln1346_1_reg_961[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => InCPix_V_1_fu_140(2),
      I1 => InCPix_V_1_fu_140(1),
      I2 => InCPix_V_1_fu_140(3),
      I3 => InCPix_V_1_fu_140(4),
      O => add_ln1346_1_fu_627_p2(4)
    );
\add_ln1346_1_reg_961[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => InCPix_V_1_fu_140(3),
      I1 => InCPix_V_1_fu_140(1),
      I2 => InCPix_V_1_fu_140(2),
      I3 => InCPix_V_1_fu_140(4),
      I4 => InCPix_V_1_fu_140(5),
      O => add_ln1346_1_fu_627_p2(5)
    );
\add_ln1346_1_reg_961[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => InCPix_V_1_fu_140(4),
      I1 => InCPix_V_1_fu_140(2),
      I2 => InCPix_V_1_fu_140(1),
      I3 => InCPix_V_1_fu_140(3),
      I4 => InCPix_V_1_fu_140(5),
      I5 => InCPix_V_1_fu_140(6),
      O => add_ln1346_1_fu_627_p2(6)
    );
\add_ln1346_1_reg_961[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln1346_1_reg_961[8]_i_3_n_3\,
      I1 => InCPix_V_1_fu_140(7),
      O => add_ln1346_1_fu_627_p2(7)
    );
\add_ln1346_1_reg_961[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_4_n_3\,
      I1 => sel_tmp6_reg_881,
      I2 => sel_tmp4_reg_876,
      I3 => sel_tmp1_reg_870,
      I4 => linebuf_c_val_V_1_U_n_14,
      O => add_ln1346_1_reg_9610
    );
\add_ln1346_1_reg_961[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => InCPix_V_1_fu_140(7),
      I1 => \add_ln1346_1_reg_961[8]_i_3_n_3\,
      O => add_ln1346_1_fu_627_p2(8)
    );
\add_ln1346_1_reg_961[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => InCPix_V_1_fu_140(6),
      I1 => InCPix_V_1_fu_140(4),
      I2 => InCPix_V_1_fu_140(2),
      I3 => InCPix_V_1_fu_140(1),
      I4 => InCPix_V_1_fu_140(3),
      I5 => InCPix_V_1_fu_140(5),
      O => \add_ln1346_1_reg_961[8]_i_3_n_3\
    );
\add_ln1346_1_reg_961_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_1_reg_9610,
      D => InCPix_V_1_fu_140(0),
      Q => add_ln1346_1_reg_961(0),
      R => '0'
    );
\add_ln1346_1_reg_961_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_1_reg_9610,
      D => add_ln1346_1_fu_627_p2(1),
      Q => add_ln1346_1_reg_961(1),
      R => '0'
    );
\add_ln1346_1_reg_961_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_1_reg_9610,
      D => add_ln1346_1_fu_627_p2(2),
      Q => add_ln1346_1_reg_961(2),
      R => '0'
    );
\add_ln1346_1_reg_961_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_1_reg_9610,
      D => add_ln1346_1_fu_627_p2(3),
      Q => add_ln1346_1_reg_961(3),
      R => '0'
    );
\add_ln1346_1_reg_961_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_1_reg_9610,
      D => add_ln1346_1_fu_627_p2(4),
      Q => add_ln1346_1_reg_961(4),
      R => '0'
    );
\add_ln1346_1_reg_961_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_1_reg_9610,
      D => add_ln1346_1_fu_627_p2(5),
      Q => add_ln1346_1_reg_961(5),
      R => '0'
    );
\add_ln1346_1_reg_961_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_1_reg_9610,
      D => add_ln1346_1_fu_627_p2(6),
      Q => add_ln1346_1_reg_961(6),
      R => '0'
    );
\add_ln1346_1_reg_961_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_1_reg_9610,
      D => add_ln1346_1_fu_627_p2(7),
      Q => add_ln1346_1_reg_961(7),
      R => '0'
    );
\add_ln1346_1_reg_961_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_1_reg_9610,
      D => add_ln1346_1_fu_627_p2(8),
      Q => add_ln1346_1_reg_961(8),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => \^q\(0),
      I3 => \ap_CS_fsm_reg[0]_0\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^v_vcresampler_core_u0_outcolormode_read\,
      I1 => ap_CS_fsm_state8,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg[0]_0\,
      O => \^v_vcresampler_core_u0_outcolormode_read\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDDCFCCFFFFCFCC"
    )
        port map (
      I0 => linebuf_c_val_V_1_U_n_14,
      I1 => \ap_CS_fsm[2]_i_2_n_3\,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \ap_CS_fsm[2]_i_4_n_3\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A008A8A8A8A8A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_enable_reg_pp0_iter4_reg_n_3,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_3,
      I5 => ap_condition_pp0_exit_iter0_state3,
      O => \ap_CS_fsm[2]_i_2_n_3\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFEF"
    )
        port map (
      I0 => SrcYUV422_full_n,
      I1 => tmp_reg_866,
      I2 => ap_enable_reg_pp0_iter4_reg_n_3,
      I3 => icmp_ln1044_reg_800,
      I4 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm[2]_i_4_n_3\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[10]\,
      I1 => add_ln1060_reg_825(10),
      I2 => \y_reg_297_reg_n_3_[9]\,
      I3 => add_ln1060_reg_825(9),
      O => \ap_CS_fsm[2]_i_5_n_3\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => add_ln1060_reg_825(8),
      I1 => \y_reg_297_reg_n_3_[8]\,
      I2 => add_ln1060_reg_825(7),
      I3 => \y_reg_297_reg_n_3_[7]\,
      I4 => \y_reg_297_reg_n_3_[6]\,
      I5 => add_ln1060_reg_825(6),
      O => \ap_CS_fsm[2]_i_6_n_3\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => add_ln1060_reg_825(5),
      I1 => \y_reg_297_reg_n_3_[5]\,
      I2 => add_ln1060_reg_825(4),
      I3 => \y_reg_297_reg_n_3_[4]\,
      I4 => \y_reg_297_reg_n_3_[3]\,
      I5 => add_ln1060_reg_825(3),
      O => \ap_CS_fsm[2]_i_7_n_3\
    );
\ap_CS_fsm[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => add_ln1060_reg_825(2),
      I1 => \y_reg_297_reg_n_3_[2]\,
      I2 => add_ln1060_reg_825(1),
      I3 => \y_reg_297_reg_n_3_[1]\,
      I4 => \y_reg_297_reg_n_3_[0]\,
      I5 => add_ln1060_reg_825(0),
      O => \ap_CS_fsm[2]_i_8_n_3\
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888F8888888888"
    )
        port map (
      I0 => linebuf_c_val_V_1_U_n_14,
      I1 => \ap_CS_fsm[3]_i_2_n_3\,
      I2 => linebuf_c_val_V_1_U_n_13,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_3,
      I5 => ap_condition_pp0_exit_iter0_state3,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040404000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \ap_CS_fsm[3]_i_3_n_3\,
      I4 => icmp_ln1044_reg_800,
      I5 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm[3]_i_2_n_3\
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_reg_866,
      I1 => SrcYUV422_full_n,
      O => \ap_CS_fsm[3]_i_3_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[2]_i_3_n_4\,
      CO(1) => \ap_CS_fsm_reg[2]_i_3_n_5\,
      CO(0) => \ap_CS_fsm_reg[2]_i_3_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_5_n_3\,
      S(2) => \ap_CS_fsm[2]_i_6_n_3\,
      S(1) => \ap_CS_fsm[2]_i_7_n_3\,
      S(0) => \ap_CS_fsm[2]_i_8_n_3\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state8,
      R => SS(0)
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A008A8A8A8A8A8A"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter0_i_2_n_3,
      I3 => linebuf_c_val_V_1_U_n_13,
      I4 => linebuf_c_val_V_1_U_n_14,
      I5 => ap_condition_pp0_exit_iter0_state3,
      O => ap_enable_reg_pp0_iter0_i_1_n_3
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      O => ap_enable_reg_pp0_iter0_i_2_n_3
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_3,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0A088A0A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_3,
      I3 => \ap_CS_fsm[2]_i_4_n_3\,
      I4 => linebuf_c_val_V_1_U_n_14,
      I5 => ap_condition_pp0_exit_iter0_state3,
      O => ap_enable_reg_pp0_iter1_i_1_n_3
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_3,
      Q => ap_enable_reg_pp0_iter1_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_3,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter2_i_1_n_3
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_3,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter3,
      O => ap_enable_reg_pp0_iter3_i_1_n_3
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_3,
      Q => ap_enable_reg_pp0_iter3,
      R => SS(0)
    );
ap_enable_reg_pp0_iter4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A000A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_enable_reg_pp0_iter4_reg_n_3,
      I3 => \^co\(0),
      I4 => \^q\(1),
      I5 => ap_block_pp0_stage0_subdone,
      O => ap_enable_reg_pp0_iter4_i_1_n_3
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4_i_1_n_3,
      Q => ap_enable_reg_pp0_iter4_reg_n_3,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA20000AA80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_3,
      I1 => cmp27_i_reg_849,
      I2 => SrcYUV_empty_n,
      I3 => \icmp_ln1063_reg_892_reg_n_3_[0]\,
      I4 => linebuf_c_val_V_1_U_n_13,
      I5 => \spec_select_i_reg_859_reg_n_3_[0]\,
      O => \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_3\
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => linebuf_c_val_V_0_q1(0),
      Q => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(0),
      R => \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_3\
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => linebuf_c_val_V_0_q1(1),
      Q => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(1),
      R => \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_3\
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => linebuf_c_val_V_0_q1(2),
      Q => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(2),
      R => \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_3\
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => linebuf_c_val_V_0_q1(3),
      Q => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(3),
      R => \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_3\
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => linebuf_c_val_V_0_q1(4),
      Q => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(4),
      R => \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_3\
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => linebuf_c_val_V_0_q1(5),
      Q => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(5),
      R => \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_3\
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => linebuf_c_val_V_0_q1(6),
      Q => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(6),
      R => \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_3\
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => linebuf_c_val_V_0_q1(7),
      Q => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(7),
      R => \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_3\
    );
\cmp205_i_reg_819_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => cmp205_i_fu_370_p2,
      Q => cmp205_i_reg_819,
      R => '0'
    );
\cmp27_i_reg_849[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln1058_reg_814_reg(7),
      I1 => \y_reg_297_reg_n_3_[7]\,
      I2 => zext_ln1058_reg_814_reg(6),
      I3 => \y_reg_297_reg_n_3_[6]\,
      O => \cmp27_i_reg_849[0]_i_10_n_3\
    );
\cmp27_i_reg_849[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln1058_reg_814_reg(5),
      I1 => \y_reg_297_reg_n_3_[5]\,
      I2 => zext_ln1058_reg_814_reg(4),
      I3 => \y_reg_297_reg_n_3_[4]\,
      O => \cmp27_i_reg_849[0]_i_11_n_3\
    );
\cmp27_i_reg_849[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln1058_reg_814_reg(3),
      I1 => \y_reg_297_reg_n_3_[3]\,
      I2 => zext_ln1058_reg_814_reg(2),
      I3 => \y_reg_297_reg_n_3_[2]\,
      O => \cmp27_i_reg_849[0]_i_12_n_3\
    );
\cmp27_i_reg_849[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[0]\,
      I1 => \y_reg_297_reg_n_3_[1]\,
      I2 => zext_ln1058_reg_814_reg(0),
      I3 => zext_ln1058_reg_814_reg(1),
      O => \cmp27_i_reg_849[0]_i_13_n_3\
    );
\cmp27_i_reg_849[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln1058_reg_814_reg(9),
      I1 => \y_reg_297_reg_n_3_[9]\,
      I2 => zext_ln1058_reg_814_reg(8),
      I3 => \y_reg_297_reg_n_3_[8]\,
      O => \cmp27_i_reg_849[0]_i_3_n_3\
    );
\cmp27_i_reg_849[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[10]\,
      O => \cmp27_i_reg_849[0]_i_4_n_3\
    );
\cmp27_i_reg_849[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln1058_reg_814_reg(9),
      I1 => \y_reg_297_reg_n_3_[9]\,
      I2 => zext_ln1058_reg_814_reg(8),
      I3 => \y_reg_297_reg_n_3_[8]\,
      O => \cmp27_i_reg_849[0]_i_5_n_3\
    );
\cmp27_i_reg_849[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln1058_reg_814_reg(7),
      I1 => \y_reg_297_reg_n_3_[7]\,
      I2 => zext_ln1058_reg_814_reg(6),
      I3 => \y_reg_297_reg_n_3_[6]\,
      O => \cmp27_i_reg_849[0]_i_6_n_3\
    );
\cmp27_i_reg_849[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln1058_reg_814_reg(5),
      I1 => \y_reg_297_reg_n_3_[5]\,
      I2 => zext_ln1058_reg_814_reg(4),
      I3 => \y_reg_297_reg_n_3_[4]\,
      O => \cmp27_i_reg_849[0]_i_7_n_3\
    );
\cmp27_i_reg_849[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln1058_reg_814_reg(3),
      I1 => \y_reg_297_reg_n_3_[3]\,
      I2 => zext_ln1058_reg_814_reg(2),
      I3 => \y_reg_297_reg_n_3_[2]\,
      O => \cmp27_i_reg_849[0]_i_8_n_3\
    );
\cmp27_i_reg_849[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln1058_reg_814_reg(1),
      I1 => \y_reg_297_reg_n_3_[1]\,
      I2 => zext_ln1058_reg_814_reg(0),
      I3 => \y_reg_297_reg_n_3_[0]\,
      O => \cmp27_i_reg_849[0]_i_9_n_3\
    );
\cmp27_i_reg_849_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => cmp27_i_fu_420_p2,
      Q => cmp27_i_reg_849,
      R => '0'
    );
\cmp27_i_reg_849_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp27_i_reg_849_reg[0]_i_2_n_3\,
      CO(3 downto 2) => \NLW_cmp27_i_reg_849_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => cmp27_i_fu_420_p2,
      CO(0) => \cmp27_i_reg_849_reg[0]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \cmp27_i_reg_849[0]_i_3_n_3\,
      O(3 downto 0) => \NLW_cmp27_i_reg_849_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \cmp27_i_reg_849[0]_i_4_n_3\,
      S(0) => \cmp27_i_reg_849[0]_i_5_n_3\
    );
\cmp27_i_reg_849_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmp27_i_reg_849_reg[0]_i_2_n_3\,
      CO(2) => \cmp27_i_reg_849_reg[0]_i_2_n_4\,
      CO(1) => \cmp27_i_reg_849_reg[0]_i_2_n_5\,
      CO(0) => \cmp27_i_reg_849_reg[0]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \cmp27_i_reg_849[0]_i_6_n_3\,
      DI(2) => \cmp27_i_reg_849[0]_i_7_n_3\,
      DI(1) => \cmp27_i_reg_849[0]_i_8_n_3\,
      DI(0) => \cmp27_i_reg_849[0]_i_9_n_3\,
      O(3 downto 0) => \NLW_cmp27_i_reg_849_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp27_i_reg_849[0]_i_10_n_3\,
      S(2) => \cmp27_i_reg_849[0]_i_11_n_3\,
      S(1) => \cmp27_i_reg_849[0]_i_12_n_3\,
      S(0) => \cmp27_i_reg_849[0]_i_13_n_3\
    );
\cmp76_i_reg_853[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cmp76_i_reg_853[0]_i_2_n_3\,
      I1 => \y_reg_297_reg_n_3_[1]\,
      I2 => \y_reg_297_reg_n_3_[2]\,
      I3 => \y_reg_297_reg_n_3_[0]\,
      I4 => \y_reg_297_reg_n_3_[3]\,
      I5 => \y_reg_297_reg_n_3_[4]\,
      O => cmp76_i_fu_425_p2
    );
\cmp76_i_reg_853[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[9]\,
      I1 => \y_reg_297_reg_n_3_[10]\,
      I2 => \y_reg_297_reg_n_3_[7]\,
      I3 => \y_reg_297_reg_n_3_[8]\,
      I4 => \y_reg_297_reg_n_3_[6]\,
      I5 => \y_reg_297_reg_n_3_[5]\,
      O => \cmp76_i_reg_853[0]_i_2_n_3\
    );
\cmp76_i_reg_853_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => cmp76_i_fu_425_p2,
      Q => cmp76_i_reg_853,
      R => '0'
    );
\empty_reg_844[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[3]\,
      O => \empty_reg_844[0]_i_2_n_3\
    );
\empty_reg_844[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[2]\,
      O => \empty_reg_844[0]_i_3_n_3\
    );
\empty_reg_844[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[1]\,
      I1 => zext_ln1019_reg_809_reg(1),
      O => \empty_reg_844[0]_i_4_n_3\
    );
\empty_reg_844[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[0]\,
      I1 => zext_ln1019_reg_809_reg(0),
      O => \empty_reg_844[0]_i_5_n_3\
    );
\empty_reg_844_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \empty_reg_844_reg[0]_i_1_n_10\,
      Q => empty_reg_844,
      R => '0'
    );
\empty_reg_844_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \empty_reg_844_reg[0]_i_1_n_3\,
      CO(2) => \empty_reg_844_reg[0]_i_1_n_4\,
      CO(1) => \empty_reg_844_reg[0]_i_1_n_5\,
      CO(0) => \empty_reg_844_reg[0]_i_1_n_6\,
      CYINIT => '1',
      DI(3) => \y_reg_297_reg_n_3_[3]\,
      DI(2) => \y_reg_297_reg_n_3_[2]\,
      DI(1) => \y_reg_297_reg_n_3_[1]\,
      DI(0) => \y_reg_297_reg_n_3_[0]\,
      O(3 downto 1) => \NLW_empty_reg_844_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \empty_reg_844_reg[0]_i_1_n_10\,
      S(3) => \empty_reg_844[0]_i_2_n_3\,
      S(2) => \empty_reg_844[0]_i_3_n_3\,
      S(1) => \empty_reg_844[0]_i_4_n_3\,
      S(0) => \empty_reg_844[0]_i_5_n_3\
    );
\icmp_ln1044_reg_800_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => icmp_ln1044_fu_328_p2,
      Q => icmp_ln1044_reg_800,
      R => '0'
    );
\icmp_ln1048_reg_804_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => icmp_ln1048_fu_334_p2,
      Q => icmp_ln1048_reg_804,
      R => '0'
    );
\icmp_ln1063_reg_892[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFF7"
    )
        port map (
      I0 => cmp27_i_reg_849,
      I1 => ap_enable_reg_pp0_iter1_reg_n_3,
      I2 => \icmp_ln1063_reg_892_reg_n_3_[0]\,
      I3 => SrcYUV_empty_n,
      I4 => linebuf_c_val_V_1_U_n_13,
      O => p_13_in
    );
\icmp_ln1063_reg_892[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_2_reg_308_reg(9),
      I1 => loopWidth_reg_795(9),
      I2 => x_2_reg_308_reg(10),
      I3 => loopWidth_reg_795(10),
      O => \icmp_ln1063_reg_892[0]_i_3_n_3\
    );
\icmp_ln1063_reg_892[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loopWidth_reg_795(8),
      I1 => x_2_reg_308_reg(8),
      I2 => loopWidth_reg_795(7),
      I3 => x_2_reg_308_reg(7),
      I4 => x_2_reg_308_reg(6),
      I5 => loopWidth_reg_795(6),
      O => \icmp_ln1063_reg_892[0]_i_4_n_3\
    );
\icmp_ln1063_reg_892[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loopWidth_reg_795(5),
      I1 => x_2_reg_308_reg(5),
      I2 => loopWidth_reg_795(4),
      I3 => x_2_reg_308_reg(4),
      I4 => x_2_reg_308_reg(3),
      I5 => loopWidth_reg_795(3),
      O => \icmp_ln1063_reg_892[0]_i_5_n_3\
    );
\icmp_ln1063_reg_892[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loopWidth_reg_795(2),
      I1 => x_2_reg_308_reg(2),
      I2 => loopWidth_reg_795(1),
      I3 => x_2_reg_308_reg(1),
      I4 => x_2_reg_308_reg(0),
      I5 => loopWidth_reg_795(0),
      O => \icmp_ln1063_reg_892[0]_i_6_n_3\
    );
\icmp_ln1063_reg_892_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \icmp_ln1063_reg_892_reg_n_3_[0]\,
      Q => \icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln1063_reg_892_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => ap_condition_pp0_exit_iter0_state3,
      Q => \icmp_ln1063_reg_892_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln1063_reg_892_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ap_condition_pp0_exit_iter0_state3,
      CO(2) => \icmp_ln1063_reg_892_reg[0]_i_2_n_4\,
      CO(1) => \icmp_ln1063_reg_892_reg[0]_i_2_n_5\,
      CO(0) => \icmp_ln1063_reg_892_reg[0]_i_2_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1063_reg_892_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1063_reg_892[0]_i_3_n_3\,
      S(2) => \icmp_ln1063_reg_892[0]_i_4_n_3\,
      S(1) => \icmp_ln1063_reg_892[0]_i_5_n_3\,
      S(0) => \icmp_ln1063_reg_892[0]_i_6_n_3\
    );
\idxprom5_i241_i_reg_896[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054555555"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => SrcYUV_empty_n,
      I2 => \icmp_ln1063_reg_892_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_3,
      I4 => cmp27_i_reg_849,
      I5 => linebuf_c_val_V_1_U_n_13,
      O => p_10_in
    );
\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[0]\,
      Q => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[0]\,
      R => '0'
    );
\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[10]\,
      Q => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[10]\,
      R => '0'
    );
\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[1]\,
      Q => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[1]\,
      R => '0'
    );
\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[2]\,
      Q => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[2]\,
      R => '0'
    );
\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[3]\,
      Q => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[3]\,
      R => '0'
    );
\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[4]\,
      Q => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[4]\,
      R => '0'
    );
\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[5]\,
      Q => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[5]\,
      R => '0'
    );
\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[6]\,
      Q => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[6]\,
      R => '0'
    );
\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[7]\,
      Q => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[7]\,
      R => '0'
    );
\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[8]\,
      Q => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[8]\,
      R => '0'
    );
\idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[9]\,
      Q => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[9]\,
      R => '0'
    );
idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13) => \idxprom5_i241_i_reg_896_reg_n_3_[10]\,
      ADDRARDADDR(12) => \idxprom5_i241_i_reg_896_reg_n_3_[9]\,
      ADDRARDADDR(11) => \idxprom5_i241_i_reg_896_reg_n_3_[8]\,
      ADDRARDADDR(10) => \idxprom5_i241_i_reg_896_reg_n_3_[7]\,
      ADDRARDADDR(9) => \idxprom5_i241_i_reg_896_reg_n_3_[6]\,
      ADDRARDADDR(8) => \idxprom5_i241_i_reg_896_reg_n_3_[5]\,
      ADDRARDADDR(7) => \idxprom5_i241_i_reg_896_reg_n_3_[4]\,
      ADDRARDADDR(6) => \idxprom5_i241_i_reg_896_reg_n_3_[3]\,
      ADDRARDADDR(5) => \idxprom5_i241_i_reg_896_reg_n_3_[2]\,
      ADDRARDADDR(4) => \idxprom5_i241_i_reg_896_reg_n_3_[1]\,
      ADDRARDADDR(3) => \idxprom5_i241_i_reg_896_reg_n_3_[0]\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0000000000000001",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 1) => NLW_idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_DOADO_UNCONNECTED(15 downto 1),
      DOADO(0) => idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_n_18,
      DOBDO(15 downto 0) => NLW_idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_13_in,
      ENBWREN => '0',
      REGCEAREGCE => p_19_in,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\idxprom5_i241_i_reg_896_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => x_2_reg_308_reg(0),
      Q => \idxprom5_i241_i_reg_896_reg_n_3_[0]\,
      R => '0'
    );
\idxprom5_i241_i_reg_896_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => x_2_reg_308_reg(10),
      Q => \idxprom5_i241_i_reg_896_reg_n_3_[10]\,
      R => '0'
    );
\idxprom5_i241_i_reg_896_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => x_2_reg_308_reg(1),
      Q => \idxprom5_i241_i_reg_896_reg_n_3_[1]\,
      R => '0'
    );
\idxprom5_i241_i_reg_896_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => x_2_reg_308_reg(2),
      Q => \idxprom5_i241_i_reg_896_reg_n_3_[2]\,
      R => '0'
    );
\idxprom5_i241_i_reg_896_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => x_2_reg_308_reg(3),
      Q => \idxprom5_i241_i_reg_896_reg_n_3_[3]\,
      R => '0'
    );
\idxprom5_i241_i_reg_896_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => x_2_reg_308_reg(4),
      Q => \idxprom5_i241_i_reg_896_reg_n_3_[4]\,
      R => '0'
    );
\idxprom5_i241_i_reg_896_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => x_2_reg_308_reg(5),
      Q => \idxprom5_i241_i_reg_896_reg_n_3_[5]\,
      R => '0'
    );
\idxprom5_i241_i_reg_896_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => x_2_reg_308_reg(6),
      Q => \idxprom5_i241_i_reg_896_reg_n_3_[6]\,
      R => '0'
    );
\idxprom5_i241_i_reg_896_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => x_2_reg_308_reg(7),
      Q => \idxprom5_i241_i_reg_896_reg_n_3_[7]\,
      R => '0'
    );
\idxprom5_i241_i_reg_896_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => x_2_reg_308_reg(8),
      Q => \idxprom5_i241_i_reg_896_reg_n_3_[8]\,
      R => '0'
    );
\idxprom5_i241_i_reg_896_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => x_2_reg_308_reg(9),
      Q => \idxprom5_i241_i_reg_896_reg_n_3_[9]\,
      R => '0'
    );
\internal_empty_n_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^v_vcresampler_core_u0_outcolormode_read\,
      I1 => HwReg_HeightIn_c17_full_n,
      O => internal_full_n_reg
    );
\internal_empty_n_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^v_vcresampler_core_u0_outcolormode_read\,
      I1 => HwReg_Width_c18_full_n,
      O => internal_full_n_reg_0
    );
\internal_full_n_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70FF"
    )
        port map (
      I0 => \internal_full_n_i_2__9_n_3\,
      I1 => \internal_full_n__1\,
      I2 => start_for_v_vcresampler_core_U0_full_n,
      I3 => ap_rst_n,
      I4 => \^moutptr110_out\,
      O => internal_full_n_reg_1
    );
\internal_full_n_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => v_vcresampler_core_U0_ap_start,
      I1 => \^co\(0),
      I2 => \^q\(1),
      I3 => \mOutPtr_reg[2]\,
      O => \internal_full_n_i_2__9_n_3\
    );
linebuf_c_val_V_0_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0
     port map (
      ADDRARDADDR(10) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[10]\,
      ADDRARDADDR(9) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[9]\,
      ADDRARDADDR(8) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[8]\,
      ADDRARDADDR(7) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[7]\,
      ADDRARDADDR(6) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[6]\,
      ADDRARDADDR(5) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[5]\,
      ADDRARDADDR(4) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[4]\,
      ADDRARDADDR(3) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[3]\,
      ADDRARDADDR(2) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[2]\,
      ADDRARDADDR(1) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[1]\,
      ADDRARDADDR(0) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[0]\,
      D(7 downto 0) => linebuf_c_val_V_0_q1(7 downto 0),
      Q(10 downto 0) => x_2_reg_308_reg(10 downto 0),
      SrcYUV_empty_n => SrcYUV_empty_n,
      WEA(0) => p_19_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      linebuf_c_val_V_0_ce1 => linebuf_c_val_V_0_ce1,
      ram_reg(7 downto 0) => or_ln174_2_i_fu_590_p4(15 downto 8),
      ram_reg_0 => linebuf_c_val_V_1_U_n_15,
      ram_reg_1 => linebuf_y_val_V_1_U_n_4,
      ram_reg_2 => ap_enable_reg_pp0_iter1_reg_n_3,
      ram_reg_3 => \icmp_ln1063_reg_892_reg_n_3_[0]\
    );
\linebuf_c_val_V_0_load_reg_921_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_val_V_0_load_reg_9210,
      D => linebuf_c_val_V_0_q1(0),
      Q => linebuf_c_val_V_0_load_reg_921(0),
      R => '0'
    );
\linebuf_c_val_V_0_load_reg_921_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_val_V_0_load_reg_9210,
      D => linebuf_c_val_V_0_q1(1),
      Q => linebuf_c_val_V_0_load_reg_921(1),
      R => '0'
    );
\linebuf_c_val_V_0_load_reg_921_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_val_V_0_load_reg_9210,
      D => linebuf_c_val_V_0_q1(2),
      Q => linebuf_c_val_V_0_load_reg_921(2),
      R => '0'
    );
\linebuf_c_val_V_0_load_reg_921_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_val_V_0_load_reg_9210,
      D => linebuf_c_val_V_0_q1(3),
      Q => linebuf_c_val_V_0_load_reg_921(3),
      R => '0'
    );
\linebuf_c_val_V_0_load_reg_921_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_val_V_0_load_reg_9210,
      D => linebuf_c_val_V_0_q1(4),
      Q => linebuf_c_val_V_0_load_reg_921(4),
      R => '0'
    );
\linebuf_c_val_V_0_load_reg_921_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_val_V_0_load_reg_9210,
      D => linebuf_c_val_V_0_q1(5),
      Q => linebuf_c_val_V_0_load_reg_921(5),
      R => '0'
    );
\linebuf_c_val_V_0_load_reg_921_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_val_V_0_load_reg_9210,
      D => linebuf_c_val_V_0_q1(6),
      Q => linebuf_c_val_V_0_load_reg_921(6),
      R => '0'
    );
\linebuf_c_val_V_0_load_reg_921_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_val_V_0_load_reg_9210,
      D => linebuf_c_val_V_0_q1(7),
      Q => linebuf_c_val_V_0_load_reg_921(7),
      R => '0'
    );
linebuf_c_val_V_1_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_54
     port map (
      ADDRARDADDR(10) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[10]\,
      ADDRARDADDR(9) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[9]\,
      ADDRARDADDR(8) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[8]\,
      ADDRARDADDR(7) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[7]\,
      ADDRARDADDR(6) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[6]\,
      ADDRARDADDR(5) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[5]\,
      ADDRARDADDR(4) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[4]\,
      ADDRARDADDR(3) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[3]\,
      ADDRARDADDR(2) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[2]\,
      ADDRARDADDR(1) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[1]\,
      ADDRARDADDR(0) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[0]\,
      D(7 downto 0) => linebuf_c_val_V_1_q1(7 downto 0),
      Q(10 downto 0) => x_2_reg_308_reg(10 downto 0),
      SrcYUV422_full_n => SrcYUV422_full_n,
      SrcYUV_empty_n => SrcYUV_empty_n,
      WEA(0) => p_19_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => linebuf_c_val_V_1_U_n_13,
      ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(7 downto 0) => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319(7 downto 0),
      cmp27_i_reg_849 => cmp27_i_reg_849,
      \cmp27_i_reg_849_reg[0]\ => linebuf_c_val_V_1_U_n_15,
      cmp76_i_reg_853 => cmp76_i_reg_853,
      icmp_ln1044_reg_800 => icmp_ln1044_reg_800,
      internal_empty_n_reg => linebuf_c_val_V_1_U_n_14,
      linebuf_c_val_V_0_ce1 => linebuf_c_val_V_0_ce1,
      \outpix_val_V_1_reg_931_reg[0]\ => \spec_select_i_reg_859_reg_n_3_[0]\,
      \outpix_val_V_1_reg_931_reg[7]\(7 downto 0) => linebuf_c_val_V_0_q1(7 downto 0),
      ram_reg(7 downto 0) => outpix_val_V_1_fu_531_p3(7 downto 0),
      ram_reg_0 => ap_enable_reg_pp0_iter1_reg_n_3,
      ram_reg_1 => \icmp_ln1063_reg_892_reg_n_3_[0]\,
      ram_reg_2 => ap_enable_reg_pp0_iter4_reg_n_3,
      ram_reg_3(0) => ap_CS_fsm_pp0_stage0,
      ram_reg_4 => linebuf_y_val_V_1_U_n_4,
      ram_reg_5(7 downto 0) => or_ln174_2_i_fu_590_p4(15 downto 8),
      ram_reg_6(7 downto 0) => outpix_val_V_1_reg_931(7 downto 0),
      ram_reg_7 => \icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0]\,
      tmp_reg_866 => tmp_reg_866
    );
\linebuf_c_val_V_1_load_reg_926[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004044"
    )
        port map (
      I0 => \icmp_ln1063_reg_892_reg_n_3_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_3,
      I2 => SrcYUV_empty_n,
      I3 => cmp27_i_reg_849,
      I4 => linebuf_c_val_V_1_U_n_13,
      O => linebuf_c_val_V_0_load_reg_9210
    );
\linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA202A"
    )
        port map (
      I0 => linebuf_c_val_V_1_U_n_14,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln1044_reg_800,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => tmp_reg_866,
      I5 => SrcYUV422_full_n,
      O => ap_block_pp0_stage0_subdone
    );
\linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_c_val_V_1_load_reg_926(0),
      Q => linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg(0),
      R => '0'
    );
\linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_c_val_V_1_load_reg_926(1),
      Q => linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg(1),
      R => '0'
    );
\linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_c_val_V_1_load_reg_926(2),
      Q => linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg(2),
      R => '0'
    );
\linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_c_val_V_1_load_reg_926(3),
      Q => linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg(3),
      R => '0'
    );
\linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_c_val_V_1_load_reg_926(4),
      Q => linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg(4),
      R => '0'
    );
\linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_c_val_V_1_load_reg_926(5),
      Q => linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg(5),
      R => '0'
    );
\linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_c_val_V_1_load_reg_926(6),
      Q => linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg(6),
      R => '0'
    );
\linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => linebuf_c_val_V_1_load_reg_926(7),
      Q => linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg(7),
      R => '0'
    );
\linebuf_c_val_V_1_load_reg_926_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_val_V_0_load_reg_9210,
      D => linebuf_c_val_V_1_q1(0),
      Q => linebuf_c_val_V_1_load_reg_926(0),
      R => '0'
    );
\linebuf_c_val_V_1_load_reg_926_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_val_V_0_load_reg_9210,
      D => linebuf_c_val_V_1_q1(1),
      Q => linebuf_c_val_V_1_load_reg_926(1),
      R => '0'
    );
\linebuf_c_val_V_1_load_reg_926_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_val_V_0_load_reg_9210,
      D => linebuf_c_val_V_1_q1(2),
      Q => linebuf_c_val_V_1_load_reg_926(2),
      R => '0'
    );
\linebuf_c_val_V_1_load_reg_926_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_val_V_0_load_reg_9210,
      D => linebuf_c_val_V_1_q1(3),
      Q => linebuf_c_val_V_1_load_reg_926(3),
      R => '0'
    );
\linebuf_c_val_V_1_load_reg_926_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_val_V_0_load_reg_9210,
      D => linebuf_c_val_V_1_q1(4),
      Q => linebuf_c_val_V_1_load_reg_926(4),
      R => '0'
    );
\linebuf_c_val_V_1_load_reg_926_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_val_V_0_load_reg_9210,
      D => linebuf_c_val_V_1_q1(5),
      Q => linebuf_c_val_V_1_load_reg_926(5),
      R => '0'
    );
\linebuf_c_val_V_1_load_reg_926_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_val_V_0_load_reg_9210,
      D => linebuf_c_val_V_1_q1(6),
      Q => linebuf_c_val_V_1_load_reg_926(6),
      R => '0'
    );
\linebuf_c_val_V_1_load_reg_926_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_val_V_0_load_reg_9210,
      D => linebuf_c_val_V_1_q1(7),
      Q => linebuf_c_val_V_1_load_reg_926(7),
      R => '0'
    );
linebuf_y_val_V_0_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_55
     port map (
      D(7 downto 0) => linebuf_y_val_V_0_q1(7 downto 0),
      DIADI(7 downto 0) => linebuf_y_val_V_1_d0(7 downto 0),
      E(0) => linebuf_y_val_V_0_we0,
      Q(10 downto 0) => linebuf_y_val_V_0_addr_reg_915(10 downto 0),
      SrcYUV_empty_n => SrcYUV_empty_n,
      WEA(0) => p_19_in,
      ap_clk => ap_clk,
      cmp27_i_reg_849 => cmp27_i_reg_849,
      cmp76_i_reg_853 => cmp76_i_reg_853,
      p_30_in => p_30_in,
      ram_reg(10) => \idxprom5_i241_i_reg_896_reg_n_3_[10]\,
      ram_reg(9) => \idxprom5_i241_i_reg_896_reg_n_3_[9]\,
      ram_reg(8) => \idxprom5_i241_i_reg_896_reg_n_3_[8]\,
      ram_reg(7) => \idxprom5_i241_i_reg_896_reg_n_3_[7]\,
      ram_reg(6) => \idxprom5_i241_i_reg_896_reg_n_3_[6]\,
      ram_reg(5) => \idxprom5_i241_i_reg_896_reg_n_3_[5]\,
      ram_reg(4) => \idxprom5_i241_i_reg_896_reg_n_3_[4]\,
      ram_reg(3) => \idxprom5_i241_i_reg_896_reg_n_3_[3]\,
      ram_reg(2) => \idxprom5_i241_i_reg_896_reg_n_3_[2]\,
      ram_reg(1) => \idxprom5_i241_i_reg_896_reg_n_3_[1]\,
      ram_reg(0) => \idxprom5_i241_i_reg_896_reg_n_3_[0]\,
      ram_reg_0(7 downto 0) => or_ln174_2_i_fu_590_p4(7 downto 0),
      ram_reg_1 => ap_enable_reg_pp0_iter1_reg_n_3,
      ram_reg_2 => \icmp_ln1063_reg_892_reg_n_3_[0]\,
      ram_reg_3 => linebuf_c_val_V_1_U_n_13
    );
\linebuf_y_val_V_0_addr_reg_915_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_addr_reg_9150,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[0]\,
      Q => linebuf_y_val_V_0_addr_reg_915(0),
      R => '0'
    );
\linebuf_y_val_V_0_addr_reg_915_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_addr_reg_9150,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[10]\,
      Q => linebuf_y_val_V_0_addr_reg_915(10),
      R => '0'
    );
\linebuf_y_val_V_0_addr_reg_915_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_addr_reg_9150,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[1]\,
      Q => linebuf_y_val_V_0_addr_reg_915(1),
      R => '0'
    );
\linebuf_y_val_V_0_addr_reg_915_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_addr_reg_9150,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[2]\,
      Q => linebuf_y_val_V_0_addr_reg_915(2),
      R => '0'
    );
\linebuf_y_val_V_0_addr_reg_915_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_addr_reg_9150,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[3]\,
      Q => linebuf_y_val_V_0_addr_reg_915(3),
      R => '0'
    );
\linebuf_y_val_V_0_addr_reg_915_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_addr_reg_9150,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[4]\,
      Q => linebuf_y_val_V_0_addr_reg_915(4),
      R => '0'
    );
\linebuf_y_val_V_0_addr_reg_915_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_addr_reg_9150,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[5]\,
      Q => linebuf_y_val_V_0_addr_reg_915(5),
      R => '0'
    );
\linebuf_y_val_V_0_addr_reg_915_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_addr_reg_9150,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[6]\,
      Q => linebuf_y_val_V_0_addr_reg_915(6),
      R => '0'
    );
\linebuf_y_val_V_0_addr_reg_915_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_addr_reg_9150,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[7]\,
      Q => linebuf_y_val_V_0_addr_reg_915(7),
      R => '0'
    );
\linebuf_y_val_V_0_addr_reg_915_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_addr_reg_9150,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[8]\,
      Q => linebuf_y_val_V_0_addr_reg_915(8),
      R => '0'
    );
\linebuf_y_val_V_0_addr_reg_915_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_addr_reg_9150,
      D => \idxprom5_i241_i_reg_896_reg_n_3_[9]\,
      Q => linebuf_y_val_V_0_addr_reg_915(9),
      R => '0'
    );
linebuf_y_val_V_1_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1
     port map (
      ADDRARDADDR(10) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[10]\,
      ADDRARDADDR(9) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[9]\,
      ADDRARDADDR(8) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[8]\,
      ADDRARDADDR(7) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[7]\,
      ADDRARDADDR(6) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[6]\,
      ADDRARDADDR(5) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[5]\,
      ADDRARDADDR(4) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[4]\,
      ADDRARDADDR(3) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[3]\,
      ADDRARDADDR(2) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[2]\,
      ADDRARDADDR(1) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[1]\,
      ADDRARDADDR(0) => \idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_n_3_[0]\,
      D(7 downto 0) => outpix_val_V_0_2_fu_645_p3(7 downto 0),
      DIADI(7 downto 0) => linebuf_y_val_V_1_d0(7 downto 0),
      E(0) => linebuf_y_val_V_0_we0,
      Q(7 downto 0) => outpix_val_V_0_reg_940(7 downto 0),
      SrcYUV422_full_n => SrcYUV422_full_n,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      empty_reg_844 => empty_reg_844,
      icmp_ln1044_reg_800 => icmp_ln1044_reg_800,
      \icmp_ln1044_reg_800_reg[0]\ => linebuf_y_val_V_1_U_n_4,
      ram_reg => \icmp_ln1063_reg_892_pp0_iter1_reg_reg_n_3_[0]\,
      ram_reg_0 => linebuf_c_val_V_1_U_n_14,
      ram_reg_1 => ap_enable_reg_pp0_iter4_reg_n_3,
      sel_tmp1_reg_870 => sel_tmp1_reg_870,
      sel_tmp6_reg_881 => sel_tmp6_reg_881,
      tmp_reg_866 => tmp_reg_866
    );
\loopWidth_reg_795_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_795_reg[10]_0\(0),
      Q => loopWidth_reg_795(0),
      R => '0'
    );
\loopWidth_reg_795_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_795_reg[10]_0\(10),
      Q => loopWidth_reg_795(10),
      R => '0'
    );
\loopWidth_reg_795_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_795_reg[10]_0\(1),
      Q => loopWidth_reg_795(1),
      R => '0'
    );
\loopWidth_reg_795_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_795_reg[10]_0\(2),
      Q => loopWidth_reg_795(2),
      R => '0'
    );
\loopWidth_reg_795_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_795_reg[10]_0\(3),
      Q => loopWidth_reg_795(3),
      R => '0'
    );
\loopWidth_reg_795_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_795_reg[10]_0\(4),
      Q => loopWidth_reg_795(4),
      R => '0'
    );
\loopWidth_reg_795_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_795_reg[10]_0\(5),
      Q => loopWidth_reg_795(5),
      R => '0'
    );
\loopWidth_reg_795_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_795_reg[10]_0\(6),
      Q => loopWidth_reg_795(6),
      R => '0'
    );
\loopWidth_reg_795_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_795_reg[10]_0\(7),
      Q => loopWidth_reg_795(7),
      R => '0'
    );
\loopWidth_reg_795_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_795_reg[10]_0\(8),
      Q => loopWidth_reg_795(8),
      R => '0'
    );
\loopWidth_reg_795_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_795_reg[10]_0\(9),
      Q => loopWidth_reg_795(9),
      R => '0'
    );
\mOutPtr[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => v_vcresampler_core_U0_ap_start,
      I3 => \mOutPtr_reg[2]\,
      O => \^moutptr110_out\
    );
\mOutPtr[2]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^v_vcresampler_core_u0_outcolormode_read\,
      I1 => ColorMode_vcr_c19_full_n,
      O => internal_full_n_reg_2
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \mOutPtr_reg[2]\,
      I1 => \^q\(1),
      I2 => \^co\(0),
      I3 => v_vcresampler_core_U0_ap_start,
      O => \ap_CS_fsm_reg[1]_0\
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^tmp_reg_866_reg[0]_0\,
      I1 => vscale_core_polyphase_U0_SrcYUV422_read,
      I2 => SrcYUV422_empty_n,
      O => internal_empty_n_reg(0)
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFFFDFFFFFFFFF"
    )
        port map (
      I0 => linebuf_c_val_V_1_U_n_14,
      I1 => tmp_reg_866,
      I2 => ap_enable_reg_pp0_iter4_reg_n_3,
      I3 => icmp_ln1044_reg_800,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => SrcYUV422_full_n,
      O => \^tmp_reg_866_reg[0]_0\
    );
\mpix_y_val_V_0_1_fu_128[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \icmp_ln1063_reg_892_reg_n_3_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_3,
      I2 => SrcYUV_empty_n,
      I3 => cmp27_i_reg_849,
      I4 => linebuf_c_val_V_1_U_n_13,
      O => \^e\(0)
    );
\mpix_y_val_V_0_1_fu_128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(0),
      Q => or_ln174_2_i_fu_590_p4(0),
      R => '0'
    );
\mpix_y_val_V_0_1_fu_128_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(1),
      Q => or_ln174_2_i_fu_590_p4(1),
      R => '0'
    );
\mpix_y_val_V_0_1_fu_128_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(2),
      Q => or_ln174_2_i_fu_590_p4(2),
      R => '0'
    );
\mpix_y_val_V_0_1_fu_128_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(3),
      Q => or_ln174_2_i_fu_590_p4(3),
      R => '0'
    );
\mpix_y_val_V_0_1_fu_128_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(4),
      Q => or_ln174_2_i_fu_590_p4(4),
      R => '0'
    );
\mpix_y_val_V_0_1_fu_128_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(5),
      Q => or_ln174_2_i_fu_590_p4(5),
      R => '0'
    );
\mpix_y_val_V_0_1_fu_128_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(6),
      Q => or_ln174_2_i_fu_590_p4(6),
      R => '0'
    );
\mpix_y_val_V_0_1_fu_128_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(7),
      Q => or_ln174_2_i_fu_590_p4(7),
      R => '0'
    );
\outpix_val_V_0_2_reg_966_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_2_fu_645_p3(0),
      Q => outpix_val_V_0_2_reg_966(0),
      R => '0'
    );
\outpix_val_V_0_2_reg_966_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_2_fu_645_p3(1),
      Q => outpix_val_V_0_2_reg_966(1),
      R => '0'
    );
\outpix_val_V_0_2_reg_966_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_2_fu_645_p3(2),
      Q => outpix_val_V_0_2_reg_966(2),
      R => '0'
    );
\outpix_val_V_0_2_reg_966_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_2_fu_645_p3(3),
      Q => outpix_val_V_0_2_reg_966(3),
      R => '0'
    );
\outpix_val_V_0_2_reg_966_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_2_fu_645_p3(4),
      Q => outpix_val_V_0_2_reg_966(4),
      R => '0'
    );
\outpix_val_V_0_2_reg_966_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_2_fu_645_p3(5),
      Q => outpix_val_V_0_2_reg_966(5),
      R => '0'
    );
\outpix_val_V_0_2_reg_966_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_2_fu_645_p3(6),
      Q => outpix_val_V_0_2_reg_966(6),
      R => '0'
    );
\outpix_val_V_0_2_reg_966_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_2_fu_645_p3(7),
      Q => outpix_val_V_0_2_reg_966(7),
      R => '0'
    );
\outpix_val_V_0_reg_940_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_we0,
      D => linebuf_y_val_V_0_q1(0),
      Q => outpix_val_V_0_reg_940(0),
      R => '0'
    );
\outpix_val_V_0_reg_940_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_we0,
      D => linebuf_y_val_V_0_q1(1),
      Q => outpix_val_V_0_reg_940(1),
      R => '0'
    );
\outpix_val_V_0_reg_940_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_we0,
      D => linebuf_y_val_V_0_q1(2),
      Q => outpix_val_V_0_reg_940(2),
      R => '0'
    );
\outpix_val_V_0_reg_940_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_we0,
      D => linebuf_y_val_V_0_q1(3),
      Q => outpix_val_V_0_reg_940(3),
      R => '0'
    );
\outpix_val_V_0_reg_940_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_we0,
      D => linebuf_y_val_V_0_q1(4),
      Q => outpix_val_V_0_reg_940(4),
      R => '0'
    );
\outpix_val_V_0_reg_940_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_we0,
      D => linebuf_y_val_V_0_q1(5),
      Q => outpix_val_V_0_reg_940(5),
      R => '0'
    );
\outpix_val_V_0_reg_940_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_we0,
      D => linebuf_y_val_V_0_q1(6),
      Q => outpix_val_V_0_reg_940(6),
      R => '0'
    );
\outpix_val_V_0_reg_940_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_we0,
      D => linebuf_y_val_V_0_q1(7),
      Q => outpix_val_V_0_reg_940(7),
      R => '0'
    );
\outpix_val_V_1_reg_931[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005155"
    )
        port map (
      I0 => \icmp_ln1063_reg_892_reg_n_3_[0]\,
      I1 => cmp27_i_reg_849,
      I2 => SrcYUV_empty_n,
      I3 => ap_enable_reg_pp0_iter1_reg_n_3,
      I4 => linebuf_c_val_V_1_U_n_13,
      O => linebuf_y_val_V_0_addr_reg_9150
    );
\outpix_val_V_1_reg_931_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_reg_931(0),
      Q => outpix_val_V_1_reg_931_pp0_iter2_reg(0),
      R => '0'
    );
\outpix_val_V_1_reg_931_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_reg_931(1),
      Q => outpix_val_V_1_reg_931_pp0_iter2_reg(1),
      R => '0'
    );
\outpix_val_V_1_reg_931_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_reg_931(2),
      Q => outpix_val_V_1_reg_931_pp0_iter2_reg(2),
      R => '0'
    );
\outpix_val_V_1_reg_931_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_reg_931(3),
      Q => outpix_val_V_1_reg_931_pp0_iter2_reg(3),
      R => '0'
    );
\outpix_val_V_1_reg_931_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_reg_931(4),
      Q => outpix_val_V_1_reg_931_pp0_iter2_reg(4),
      R => '0'
    );
\outpix_val_V_1_reg_931_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_reg_931(5),
      Q => outpix_val_V_1_reg_931_pp0_iter2_reg(5),
      R => '0'
    );
\outpix_val_V_1_reg_931_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_reg_931(6),
      Q => outpix_val_V_1_reg_931_pp0_iter2_reg(6),
      R => '0'
    );
\outpix_val_V_1_reg_931_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_reg_931(7),
      Q => outpix_val_V_1_reg_931_pp0_iter2_reg(7),
      R => '0'
    );
\outpix_val_V_1_reg_931_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_reg_931_pp0_iter2_reg(0),
      Q => zext_ln1346_fu_669_p1(1),
      R => '0'
    );
\outpix_val_V_1_reg_931_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_reg_931_pp0_iter2_reg(1),
      Q => zext_ln1346_fu_669_p1(2),
      R => '0'
    );
\outpix_val_V_1_reg_931_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_reg_931_pp0_iter2_reg(2),
      Q => zext_ln1346_fu_669_p1(3),
      R => '0'
    );
\outpix_val_V_1_reg_931_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_reg_931_pp0_iter2_reg(3),
      Q => zext_ln1346_fu_669_p1(4),
      R => '0'
    );
\outpix_val_V_1_reg_931_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_reg_931_pp0_iter2_reg(4),
      Q => zext_ln1346_fu_669_p1(5),
      R => '0'
    );
\outpix_val_V_1_reg_931_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_reg_931_pp0_iter2_reg(5),
      Q => zext_ln1346_fu_669_p1(6),
      R => '0'
    );
\outpix_val_V_1_reg_931_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_reg_931_pp0_iter2_reg(6),
      Q => zext_ln1346_fu_669_p1(7),
      R => '0'
    );
\outpix_val_V_1_reg_931_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_reg_931_pp0_iter2_reg(7),
      Q => zext_ln1346_fu_669_p1(8),
      R => '0'
    );
\outpix_val_V_1_reg_931_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_addr_reg_9150,
      D => outpix_val_V_1_fu_531_p3(0),
      Q => outpix_val_V_1_reg_931(0),
      R => '0'
    );
\outpix_val_V_1_reg_931_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_addr_reg_9150,
      D => outpix_val_V_1_fu_531_p3(1),
      Q => outpix_val_V_1_reg_931(1),
      R => '0'
    );
\outpix_val_V_1_reg_931_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_addr_reg_9150,
      D => outpix_val_V_1_fu_531_p3(2),
      Q => outpix_val_V_1_reg_931(2),
      R => '0'
    );
\outpix_val_V_1_reg_931_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_addr_reg_9150,
      D => outpix_val_V_1_fu_531_p3(3),
      Q => outpix_val_V_1_reg_931(3),
      R => '0'
    );
\outpix_val_V_1_reg_931_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_addr_reg_9150,
      D => outpix_val_V_1_fu_531_p3(4),
      Q => outpix_val_V_1_reg_931(4),
      R => '0'
    );
\outpix_val_V_1_reg_931_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_addr_reg_9150,
      D => outpix_val_V_1_fu_531_p3(5),
      Q => outpix_val_V_1_reg_931(5),
      R => '0'
    );
\outpix_val_V_1_reg_931_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_addr_reg_9150,
      D => outpix_val_V_1_fu_531_p3(6),
      Q => outpix_val_V_1_reg_931(6),
      R => '0'
    );
\outpix_val_V_1_reg_931_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_addr_reg_9150,
      D => outpix_val_V_1_fu_531_p3(7),
      Q => outpix_val_V_1_reg_931(7),
      R => '0'
    );
\pix_val_V_2_1_fu_124_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(16),
      Q => pix_val_V_2_1_fu_124(0),
      R => '0'
    );
\pix_val_V_2_1_fu_124_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(17),
      Q => pix_val_V_2_1_fu_124(1),
      R => '0'
    );
\pix_val_V_2_1_fu_124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(18),
      Q => pix_val_V_2_1_fu_124(2),
      R => '0'
    );
\pix_val_V_2_1_fu_124_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(19),
      Q => pix_val_V_2_1_fu_124(3),
      R => '0'
    );
\pix_val_V_2_1_fu_124_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(20),
      Q => pix_val_V_2_1_fu_124(4),
      R => '0'
    );
\pix_val_V_2_1_fu_124_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(21),
      Q => pix_val_V_2_1_fu_124(5),
      R => '0'
    );
\pix_val_V_2_1_fu_124_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(22),
      Q => pix_val_V_2_1_fu_124(6),
      R => '0'
    );
\pix_val_V_2_1_fu_124_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(23),
      Q => pix_val_V_2_1_fu_124(7),
      R => '0'
    );
\ret_fu_136[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select_i_reg_859_reg_n_3_[0]\,
      I1 => idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_n_18,
      I2 => linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg(0),
      O => \ret_fu_136[0]_i_1_n_3\
    );
\ret_fu_136[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select_i_reg_859_reg_n_3_[0]\,
      I1 => idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_n_18,
      I2 => linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg(1),
      O => \ret_fu_136[1]_i_1_n_3\
    );
\ret_fu_136[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select_i_reg_859_reg_n_3_[0]\,
      I1 => idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_n_18,
      I2 => linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg(2),
      O => \ret_fu_136[2]_i_1_n_3\
    );
\ret_fu_136[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select_i_reg_859_reg_n_3_[0]\,
      I1 => idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_n_18,
      I2 => linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg(3),
      O => \ret_fu_136[3]_i_1_n_3\
    );
\ret_fu_136[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select_i_reg_859_reg_n_3_[0]\,
      I1 => idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_n_18,
      I2 => linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg(4),
      O => \ret_fu_136[4]_i_1_n_3\
    );
\ret_fu_136[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select_i_reg_859_reg_n_3_[0]\,
      I1 => idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_n_18,
      I2 => linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg(5),
      O => \ret_fu_136[5]_i_1_n_3\
    );
\ret_fu_136[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select_i_reg_859_reg_n_3_[0]\,
      I1 => idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_n_18,
      I2 => linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg(6),
      O => \ret_fu_136[6]_i_1_n_3\
    );
\ret_fu_136[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888880888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => \ap_CS_fsm[2]_i_4_n_3\,
      I2 => cmp27_i_reg_849,
      I3 => ap_enable_reg_pp0_iter1_reg_n_3,
      I4 => \icmp_ln1063_reg_892_reg_n_3_[0]\,
      I5 => SrcYUV_empty_n,
      O => ret_fu_1361
    );
\ret_fu_136[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select_i_reg_859_reg_n_3_[0]\,
      I1 => idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep_n_18,
      I2 => linebuf_c_val_V_1_load_reg_926_pp0_iter2_reg(7),
      O => \ret_fu_136[7]_i_2_n_3\
    );
\ret_fu_136_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ret_fu_1361,
      D => \ret_fu_136[0]_i_1_n_3\,
      Q => ret_fu_136(0),
      S => '0'
    );
\ret_fu_136_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ret_fu_1361,
      D => \ret_fu_136[1]_i_1_n_3\,
      Q => ret_fu_136(1),
      S => '0'
    );
\ret_fu_136_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ret_fu_1361,
      D => \ret_fu_136[2]_i_1_n_3\,
      Q => ret_fu_136(2),
      S => '0'
    );
\ret_fu_136_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ret_fu_1361,
      D => \ret_fu_136[3]_i_1_n_3\,
      Q => ret_fu_136(3),
      S => '0'
    );
\ret_fu_136_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ret_fu_1361,
      D => \ret_fu_136[4]_i_1_n_3\,
      Q => ret_fu_136(4),
      S => '0'
    );
\ret_fu_136_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ret_fu_1361,
      D => \ret_fu_136[5]_i_1_n_3\,
      Q => ret_fu_136(5),
      S => '0'
    );
\ret_fu_136_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ret_fu_1361,
      D => \ret_fu_136[6]_i_1_n_3\,
      Q => ret_fu_136(6),
      S => '0'
    );
\ret_fu_136_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ret_fu_1361,
      D => \ret_fu_136[7]_i_2_n_3\,
      Q => ret_fu_136(7),
      S => '0'
    );
\sel_tmp1_reg_870[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmp205_i_reg_819,
      I1 => \empty_reg_844_reg[0]_i_1_n_10\,
      O => \sel_tmp1_reg_870[0]_i_1_n_3\
    );
\sel_tmp1_reg_870_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \sel_tmp1_reg_870[0]_i_1_n_3\,
      Q => sel_tmp1_reg_870,
      R => '0'
    );
\sel_tmp3_reg_830_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sel_tmp3_fu_386_p2,
      Q => sel_tmp3_reg_830,
      R => '0'
    );
\sel_tmp4_reg_876[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_reg_844_reg[0]_i_1_n_10\,
      I1 => sel_tmp3_reg_830,
      O => sel_tmp4_fu_455_p2
    );
\sel_tmp4_reg_876_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => sel_tmp4_fu_455_p2,
      Q => sel_tmp4_reg_876,
      R => '0'
    );
\sel_tmp6_reg_881[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_reg_844_reg[0]_i_1_n_10\,
      I1 => cmp205_i_reg_819,
      O => sel_tmp6_fu_460_p2
    );
\sel_tmp6_reg_881_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => sel_tmp6_fu_460_p2,
      Q => sel_tmp6_reg_881,
      R => '0'
    );
\spec_select_i_reg_859[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln1048_reg_804,
      I1 => \y_reg_297_reg_n_3_[0]\,
      O => spec_select_i_fu_431_p2
    );
\spec_select_i_reg_859_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => spec_select_i_fu_431_p2,
      Q => \spec_select_i_reg_859_reg_n_3_[0]\,
      R => '0'
    );
\tmp_reg_866[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => p_1_in
    );
\tmp_reg_866[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[4]\,
      O => \tmp_reg_866[0]_i_10_n_3\
    );
\tmp_reg_866[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[10]\,
      O => \tmp_reg_866[0]_i_4_n_3\
    );
\tmp_reg_866[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[9]\,
      O => \tmp_reg_866[0]_i_5_n_3\
    );
\tmp_reg_866[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[8]\,
      O => \tmp_reg_866[0]_i_6_n_3\
    );
\tmp_reg_866[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[7]\,
      O => \tmp_reg_866[0]_i_7_n_3\
    );
\tmp_reg_866[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[6]\,
      O => \tmp_reg_866[0]_i_8_n_3\
    );
\tmp_reg_866[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[5]\,
      O => \tmp_reg_866[0]_i_9_n_3\
    );
\tmp_reg_866_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \tmp_reg_866_reg[0]_i_2_n_7\,
      Q => tmp_reg_866,
      R => '0'
    );
\tmp_reg_866_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg_866_reg[0]_i_3_n_3\,
      CO(3) => \NLW_tmp_reg_866_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_reg_866_reg[0]_i_2_n_4\,
      CO(1) => \tmp_reg_866_reg[0]_i_2_n_5\,
      CO(0) => \tmp_reg_866_reg[0]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \y_reg_297_reg_n_3_[10]\,
      DI(1) => \y_reg_297_reg_n_3_[9]\,
      DI(0) => \y_reg_297_reg_n_3_[8]\,
      O(3) => \tmp_reg_866_reg[0]_i_2_n_7\,
      O(2 downto 0) => \NLW_tmp_reg_866_reg[0]_i_2_O_UNCONNECTED\(2 downto 0),
      S(3) => '1',
      S(2) => \tmp_reg_866[0]_i_4_n_3\,
      S(1) => \tmp_reg_866[0]_i_5_n_3\,
      S(0) => \tmp_reg_866[0]_i_6_n_3\
    );
\tmp_reg_866_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_reg_844_reg[0]_i_1_n_3\,
      CO(3) => \tmp_reg_866_reg[0]_i_3_n_3\,
      CO(2) => \tmp_reg_866_reg[0]_i_3_n_4\,
      CO(1) => \tmp_reg_866_reg[0]_i_3_n_5\,
      CO(0) => \tmp_reg_866_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => \y_reg_297_reg_n_3_[7]\,
      DI(2) => \y_reg_297_reg_n_3_[6]\,
      DI(1) => \y_reg_297_reg_n_3_[5]\,
      DI(0) => \y_reg_297_reg_n_3_[4]\,
      O(3 downto 0) => \NLW_tmp_reg_866_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_reg_866[0]_i_7_n_3\,
      S(2) => \tmp_reg_866[0]_i_8_n_3\,
      S(1) => \tmp_reg_866[0]_i_9_n_3\,
      S(0) => \tmp_reg_866[0]_i_10_n_3\
    );
\x_2_reg_308[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_2_reg_308_reg(0),
      O => x_fu_465_p2(0)
    );
\x_2_reg_308[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FDFF00000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => linebuf_c_val_V_1_U_n_13,
      I2 => ap_condition_pp0_exit_iter0_state3,
      I3 => linebuf_c_val_V_1_U_n_14,
      I4 => \^co\(0),
      I5 => \^q\(1),
      O => x_2_reg_308
    );
\x_2_reg_308[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => linebuf_c_val_V_1_U_n_14,
      I1 => ap_condition_pp0_exit_iter0_state3,
      I2 => linebuf_c_val_V_1_U_n_13,
      I3 => ap_enable_reg_pp0_iter0,
      O => x_2_reg_3080
    );
\x_2_reg_308[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \x_2_reg_308[10]_i_4_n_3\,
      I1 => x_2_reg_308_reg(6),
      I2 => x_2_reg_308_reg(9),
      I3 => x_2_reg_308_reg(8),
      I4 => x_2_reg_308_reg(7),
      I5 => x_2_reg_308_reg(10),
      O => x_fu_465_p2(10)
    );
\x_2_reg_308[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => x_2_reg_308_reg(4),
      I1 => x_2_reg_308_reg(2),
      I2 => x_2_reg_308_reg(0),
      I3 => x_2_reg_308_reg(1),
      I4 => x_2_reg_308_reg(3),
      I5 => x_2_reg_308_reg(5),
      O => \x_2_reg_308[10]_i_4_n_3\
    );
\x_2_reg_308[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_2_reg_308_reg(0),
      I1 => x_2_reg_308_reg(1),
      O => x_fu_465_p2(1)
    );
\x_2_reg_308[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => x_2_reg_308_reg(1),
      I1 => x_2_reg_308_reg(0),
      I2 => x_2_reg_308_reg(2),
      O => x_fu_465_p2(2)
    );
\x_2_reg_308[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => x_2_reg_308_reg(2),
      I1 => x_2_reg_308_reg(0),
      I2 => x_2_reg_308_reg(1),
      I3 => x_2_reg_308_reg(3),
      O => x_fu_465_p2(3)
    );
\x_2_reg_308[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => x_2_reg_308_reg(3),
      I1 => x_2_reg_308_reg(1),
      I2 => x_2_reg_308_reg(0),
      I3 => x_2_reg_308_reg(2),
      I4 => x_2_reg_308_reg(4),
      O => x_fu_465_p2(4)
    );
\x_2_reg_308[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => x_2_reg_308_reg(4),
      I1 => x_2_reg_308_reg(2),
      I2 => x_2_reg_308_reg(0),
      I3 => x_2_reg_308_reg(1),
      I4 => x_2_reg_308_reg(3),
      I5 => x_2_reg_308_reg(5),
      O => x_fu_465_p2(5)
    );
\x_2_reg_308[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_2_reg_308[10]_i_4_n_3\,
      I1 => x_2_reg_308_reg(6),
      O => x_fu_465_p2(6)
    );
\x_2_reg_308[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \x_2_reg_308[10]_i_4_n_3\,
      I1 => x_2_reg_308_reg(6),
      I2 => x_2_reg_308_reg(7),
      O => x_fu_465_p2(7)
    );
\x_2_reg_308[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \x_2_reg_308[10]_i_4_n_3\,
      I1 => x_2_reg_308_reg(6),
      I2 => x_2_reg_308_reg(7),
      I3 => x_2_reg_308_reg(8),
      O => x_fu_465_p2(8)
    );
\x_2_reg_308[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \x_2_reg_308[10]_i_4_n_3\,
      I1 => x_2_reg_308_reg(6),
      I2 => x_2_reg_308_reg(7),
      I3 => x_2_reg_308_reg(8),
      I4 => x_2_reg_308_reg(9),
      O => x_fu_465_p2(9)
    );
\x_2_reg_308_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_2_reg_3080,
      D => x_fu_465_p2(0),
      Q => x_2_reg_308_reg(0),
      R => x_2_reg_308
    );
\x_2_reg_308_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_2_reg_3080,
      D => x_fu_465_p2(10),
      Q => x_2_reg_308_reg(10),
      R => x_2_reg_308
    );
\x_2_reg_308_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_2_reg_3080,
      D => x_fu_465_p2(1),
      Q => x_2_reg_308_reg(1),
      R => x_2_reg_308
    );
\x_2_reg_308_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_2_reg_3080,
      D => x_fu_465_p2(2),
      Q => x_2_reg_308_reg(2),
      R => x_2_reg_308
    );
\x_2_reg_308_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_2_reg_3080,
      D => x_fu_465_p2(3),
      Q => x_2_reg_308_reg(3),
      R => x_2_reg_308
    );
\x_2_reg_308_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_2_reg_3080,
      D => x_fu_465_p2(4),
      Q => x_2_reg_308_reg(4),
      R => x_2_reg_308
    );
\x_2_reg_308_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_2_reg_3080,
      D => x_fu_465_p2(5),
      Q => x_2_reg_308_reg(5),
      R => x_2_reg_308
    );
\x_2_reg_308_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_2_reg_3080,
      D => x_fu_465_p2(6),
      Q => x_2_reg_308_reg(6),
      R => x_2_reg_308
    );
\x_2_reg_308_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_2_reg_3080,
      D => x_fu_465_p2(7),
      Q => x_2_reg_308_reg(7),
      R => x_2_reg_308
    );
\x_2_reg_308_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_2_reg_3080,
      D => x_fu_465_p2(8),
      Q => x_2_reg_308_reg(8),
      R => x_2_reg_308
    );
\x_2_reg_308_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_2_reg_3080,
      D => x_fu_465_p2(9),
      Q => x_2_reg_308_reg(9),
      R => x_2_reg_308
    );
\y_2_reg_835[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[0]\,
      O => y_2_fu_392_p2(0)
    );
\y_2_reg_835[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \y_2_reg_835[10]_i_2_n_3\,
      I1 => \y_reg_297_reg_n_3_[9]\,
      I2 => \y_reg_297_reg_n_3_[8]\,
      I3 => \y_reg_297_reg_n_3_[7]\,
      I4 => \y_reg_297_reg_n_3_[10]\,
      O => y_2_fu_392_p2(10)
    );
\y_2_reg_835[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[5]\,
      I1 => \y_reg_297_reg_n_3_[3]\,
      I2 => \y_2_reg_835[6]_i_2_n_3\,
      I3 => \y_reg_297_reg_n_3_[2]\,
      I4 => \y_reg_297_reg_n_3_[4]\,
      I5 => \y_reg_297_reg_n_3_[6]\,
      O => \y_2_reg_835[10]_i_2_n_3\
    );
\y_2_reg_835[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[0]\,
      I1 => \y_reg_297_reg_n_3_[1]\,
      O => y_2_fu_392_p2(1)
    );
\y_2_reg_835[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[1]\,
      I1 => \y_reg_297_reg_n_3_[0]\,
      I2 => \y_reg_297_reg_n_3_[2]\,
      O => y_2_fu_392_p2(2)
    );
\y_2_reg_835[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[2]\,
      I1 => \y_reg_297_reg_n_3_[0]\,
      I2 => \y_reg_297_reg_n_3_[1]\,
      I3 => \y_reg_297_reg_n_3_[3]\,
      O => y_2_fu_392_p2(3)
    );
\y_2_reg_835[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[3]\,
      I1 => \y_reg_297_reg_n_3_[1]\,
      I2 => \y_reg_297_reg_n_3_[0]\,
      I3 => \y_reg_297_reg_n_3_[2]\,
      I4 => \y_reg_297_reg_n_3_[4]\,
      O => y_2_fu_392_p2(4)
    );
\y_2_reg_835[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[4]\,
      I1 => \y_reg_297_reg_n_3_[2]\,
      I2 => \y_reg_297_reg_n_3_[0]\,
      I3 => \y_reg_297_reg_n_3_[1]\,
      I4 => \y_reg_297_reg_n_3_[3]\,
      I5 => \y_reg_297_reg_n_3_[5]\,
      O => y_2_fu_392_p2(5)
    );
\y_2_reg_835[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[5]\,
      I1 => \y_reg_297_reg_n_3_[3]\,
      I2 => \y_2_reg_835[6]_i_2_n_3\,
      I3 => \y_reg_297_reg_n_3_[2]\,
      I4 => \y_reg_297_reg_n_3_[4]\,
      I5 => \y_reg_297_reg_n_3_[6]\,
      O => y_2_fu_392_p2(6)
    );
\y_2_reg_835[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[0]\,
      I1 => \y_reg_297_reg_n_3_[1]\,
      O => \y_2_reg_835[6]_i_2_n_3\
    );
\y_2_reg_835[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_2_reg_835[10]_i_2_n_3\,
      I1 => \y_reg_297_reg_n_3_[7]\,
      O => y_2_fu_392_p2(7)
    );
\y_2_reg_835[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \y_reg_297_reg_n_3_[7]\,
      I1 => \y_2_reg_835[10]_i_2_n_3\,
      I2 => \y_reg_297_reg_n_3_[8]\,
      O => y_2_fu_392_p2(8)
    );
\y_2_reg_835[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \y_2_reg_835[10]_i_2_n_3\,
      I1 => \y_reg_297_reg_n_3_[7]\,
      I2 => \y_reg_297_reg_n_3_[8]\,
      I3 => \y_reg_297_reg_n_3_[9]\,
      O => y_2_fu_392_p2(9)
    );
\y_2_reg_835_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_392_p2(0),
      Q => y_2_reg_835(0),
      R => '0'
    );
\y_2_reg_835_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_392_p2(10),
      Q => y_2_reg_835(10),
      R => '0'
    );
\y_2_reg_835_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_392_p2(1),
      Q => y_2_reg_835(1),
      R => '0'
    );
\y_2_reg_835_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_392_p2(2),
      Q => y_2_reg_835(2),
      R => '0'
    );
\y_2_reg_835_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_392_p2(3),
      Q => y_2_reg_835(3),
      R => '0'
    );
\y_2_reg_835_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_392_p2(4),
      Q => y_2_reg_835(4),
      R => '0'
    );
\y_2_reg_835_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_392_p2(5),
      Q => y_2_reg_835(5),
      R => '0'
    );
\y_2_reg_835_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_392_p2(6),
      Q => y_2_reg_835(6),
      R => '0'
    );
\y_2_reg_835_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_392_p2(7),
      Q => y_2_reg_835(7),
      R => '0'
    );
\y_2_reg_835_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_392_p2(8),
      Q => y_2_reg_835(8),
      R => '0'
    );
\y_2_reg_835_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_392_p2(9),
      Q => y_2_reg_835(9),
      R => '0'
    );
\y_reg_297[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[0]_0\,
      O => y_reg_297
    );
\y_reg_297_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_2_reg_835(0),
      Q => \y_reg_297_reg_n_3_[0]\,
      R => y_reg_297
    );
\y_reg_297_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_2_reg_835(10),
      Q => \y_reg_297_reg_n_3_[10]\,
      R => y_reg_297
    );
\y_reg_297_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_2_reg_835(1),
      Q => \y_reg_297_reg_n_3_[1]\,
      R => y_reg_297
    );
\y_reg_297_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_2_reg_835(2),
      Q => \y_reg_297_reg_n_3_[2]\,
      R => y_reg_297
    );
\y_reg_297_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_2_reg_835(3),
      Q => \y_reg_297_reg_n_3_[3]\,
      R => y_reg_297
    );
\y_reg_297_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_2_reg_835(4),
      Q => \y_reg_297_reg_n_3_[4]\,
      R => y_reg_297
    );
\y_reg_297_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_2_reg_835(5),
      Q => \y_reg_297_reg_n_3_[5]\,
      R => y_reg_297
    );
\y_reg_297_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_2_reg_835(6),
      Q => \y_reg_297_reg_n_3_[6]\,
      R => y_reg_297
    );
\y_reg_297_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_2_reg_835(7),
      Q => \y_reg_297_reg_n_3_[7]\,
      R => y_reg_297
    );
\y_reg_297_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_2_reg_835(8),
      Q => \y_reg_297_reg_n_3_[8]\,
      R => y_reg_297
    );
\y_reg_297_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_2_reg_835(9),
      Q => \y_reg_297_reg_n_3_[9]\,
      R => y_reg_297
    );
\zext_ln1019_reg_809_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(0),
      Q => zext_ln1019_reg_809_reg(0),
      R => '0'
    );
\zext_ln1019_reg_809_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(1),
      Q => zext_ln1019_reg_809_reg(1),
      R => '0'
    );
\zext_ln1058_reg_814_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \zext_ln1058_reg_814_reg[9]_0\(0),
      Q => zext_ln1058_reg_814_reg(0),
      R => '0'
    );
\zext_ln1058_reg_814_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \zext_ln1058_reg_814_reg[9]_0\(1),
      Q => zext_ln1058_reg_814_reg(1),
      R => '0'
    );
\zext_ln1058_reg_814_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \zext_ln1058_reg_814_reg[9]_0\(2),
      Q => zext_ln1058_reg_814_reg(2),
      R => '0'
    );
\zext_ln1058_reg_814_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \zext_ln1058_reg_814_reg[9]_0\(3),
      Q => zext_ln1058_reg_814_reg(3),
      R => '0'
    );
\zext_ln1058_reg_814_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \zext_ln1058_reg_814_reg[9]_0\(4),
      Q => zext_ln1058_reg_814_reg(4),
      R => '0'
    );
\zext_ln1058_reg_814_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \zext_ln1058_reg_814_reg[9]_0\(5),
      Q => zext_ln1058_reg_814_reg(5),
      R => '0'
    );
\zext_ln1058_reg_814_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \zext_ln1058_reg_814_reg[9]_0\(6),
      Q => zext_ln1058_reg_814_reg(6),
      R => '0'
    );
\zext_ln1058_reg_814_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \zext_ln1058_reg_814_reg[9]_0\(7),
      Q => zext_ln1058_reg_814_reg(7),
      R => '0'
    );
\zext_ln1058_reg_814_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \zext_ln1058_reg_814_reg[9]_0\(8),
      Q => zext_ln1058_reg_814_reg(8),
      R => '0'
    );
\zext_ln1058_reg_814_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \zext_ln1058_reg_814_reg[9]_0\(9),
      Q => zext_ln1058_reg_814_reg(9),
      R => '0'
    );
\zext_ln1346_1_reg_956[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444440444"
    )
        port map (
      I0 => sel_tmp6_reg_881,
      I1 => \ap_CS_fsm[2]_i_4_n_3\,
      I2 => cmp27_i_reg_849,
      I3 => ap_enable_reg_pp0_iter1_reg_n_3,
      I4 => \icmp_ln1063_reg_892_reg_n_3_[0]\,
      I5 => SrcYUV_empty_n,
      O => p_7_in
    );
\zext_ln1346_1_reg_956_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => InCPix_V_1_fu_140(0),
      Q => zext_ln1346_1_reg_956(0),
      R => '0'
    );
\zext_ln1346_1_reg_956_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => InCPix_V_1_fu_140(1),
      Q => zext_ln1346_1_reg_956(1),
      R => '0'
    );
\zext_ln1346_1_reg_956_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => InCPix_V_1_fu_140(2),
      Q => zext_ln1346_1_reg_956(2),
      R => '0'
    );
\zext_ln1346_1_reg_956_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => InCPix_V_1_fu_140(3),
      Q => zext_ln1346_1_reg_956(3),
      R => '0'
    );
\zext_ln1346_1_reg_956_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => InCPix_V_1_fu_140(4),
      Q => zext_ln1346_1_reg_956(4),
      R => '0'
    );
\zext_ln1346_1_reg_956_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => InCPix_V_1_fu_140(5),
      Q => zext_ln1346_1_reg_956(5),
      R => '0'
    );
\zext_ln1346_1_reg_956_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => InCPix_V_1_fu_140(6),
      Q => zext_ln1346_1_reg_956(6),
      R => '0'
    );
\zext_ln1346_1_reg_956_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => InCPix_V_1_fu_140(7),
      Q => zext_ln1346_1_reg_956(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase is
  port (
    start_once_reg : out STD_LOGIC;
    \j_reg_533_reg[0]_0\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    vscale_core_polyphase_U0_SrcYUV422_read : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    \OutputWriteEn_reg_2086_reg[0]_0\ : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    vscale_core_polyphase_U0_LineRate_read : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_sync_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC;
    vscale_core_polyphase_U0_vfltCoeff_ce0 : out STD_LOGIC;
    vfltCoeff_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \int_vfltCoeff_shift_reg[0]\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg : in STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    SrcYUV422_empty_n : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC;
    OutYUV_full_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_OutYUV_read : in STD_LOGIC;
    OutYUV_empty_n : in STD_LOGIC;
    HwReg_Width_c20_full_n : in STD_LOGIC;
    HwReg_HeightOut_c21_full_n : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_split4_proc_U0_ap_idle : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \Rate_reg_2008_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \zext_ln222_reg_2013_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \InPixels_reg_2003_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \YLoopSize_reg_2023_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    HwReg_Width_c18_empty_n : in STD_LOGIC;
    HwReg_LineRate_c_empty_n : in STD_LOGIC;
    HwReg_HeightIn_c17_empty_n : in STD_LOGIC;
    HwReg_HeightOut_c_empty_n : in STD_LOGIC
  );
end bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase is
  signal \FiltCoeff_0_addr_1_reg_2122[0]_i_1_n_3\ : STD_LOGIC;
  signal \FiltCoeff_0_addr_1_reg_2122[1]_i_1_n_3\ : STD_LOGIC;
  signal \FiltCoeff_0_addr_1_reg_2122[2]_i_1_n_3\ : STD_LOGIC;
  signal \FiltCoeff_0_addr_1_reg_2122[3]_i_1_n_3\ : STD_LOGIC;
  signal \FiltCoeff_0_addr_1_reg_2122[4]_i_1_n_3\ : STD_LOGIC;
  signal \FiltCoeff_0_addr_1_reg_2122[5]_i_1_n_3\ : STD_LOGIC;
  signal FiltCoeff_0_ce0 : STD_LOGIC;
  signal FiltCoeff_1_U_n_10 : STD_LOGIC;
  signal FiltCoeff_1_U_n_11 : STD_LOGIC;
  signal FiltCoeff_1_U_n_12 : STD_LOGIC;
  signal FiltCoeff_1_U_n_13 : STD_LOGIC;
  signal FiltCoeff_1_U_n_14 : STD_LOGIC;
  signal FiltCoeff_1_U_n_15 : STD_LOGIC;
  signal FiltCoeff_1_U_n_16 : STD_LOGIC;
  signal FiltCoeff_1_U_n_17 : STD_LOGIC;
  signal FiltCoeff_1_U_n_18 : STD_LOGIC;
  signal FiltCoeff_1_U_n_3 : STD_LOGIC;
  signal FiltCoeff_1_U_n_4 : STD_LOGIC;
  signal FiltCoeff_1_U_n_5 : STD_LOGIC;
  signal FiltCoeff_1_U_n_6 : STD_LOGIC;
  signal FiltCoeff_1_U_n_7 : STD_LOGIC;
  signal FiltCoeff_1_U_n_8 : STD_LOGIC;
  signal FiltCoeff_1_U_n_9 : STD_LOGIC;
  signal FiltCoeff_1_ce0 : STD_LOGIC;
  signal FiltCoeff_2_U_n_10 : STD_LOGIC;
  signal FiltCoeff_2_U_n_11 : STD_LOGIC;
  signal FiltCoeff_2_U_n_12 : STD_LOGIC;
  signal FiltCoeff_2_U_n_13 : STD_LOGIC;
  signal FiltCoeff_2_U_n_14 : STD_LOGIC;
  signal FiltCoeff_2_U_n_15 : STD_LOGIC;
  signal FiltCoeff_2_U_n_16 : STD_LOGIC;
  signal FiltCoeff_2_U_n_17 : STD_LOGIC;
  signal FiltCoeff_2_U_n_18 : STD_LOGIC;
  signal FiltCoeff_2_U_n_3 : STD_LOGIC;
  signal FiltCoeff_2_U_n_4 : STD_LOGIC;
  signal FiltCoeff_2_U_n_5 : STD_LOGIC;
  signal FiltCoeff_2_U_n_6 : STD_LOGIC;
  signal FiltCoeff_2_U_n_7 : STD_LOGIC;
  signal FiltCoeff_2_U_n_8 : STD_LOGIC;
  signal FiltCoeff_2_U_n_9 : STD_LOGIC;
  signal FiltCoeff_2_ce0 : STD_LOGIC;
  signal FiltCoeff_3_U_n_10 : STD_LOGIC;
  signal FiltCoeff_3_U_n_11 : STD_LOGIC;
  signal FiltCoeff_3_U_n_12 : STD_LOGIC;
  signal FiltCoeff_3_U_n_13 : STD_LOGIC;
  signal FiltCoeff_3_U_n_14 : STD_LOGIC;
  signal FiltCoeff_3_U_n_15 : STD_LOGIC;
  signal FiltCoeff_3_U_n_16 : STD_LOGIC;
  signal FiltCoeff_3_U_n_17 : STD_LOGIC;
  signal FiltCoeff_3_U_n_18 : STD_LOGIC;
  signal FiltCoeff_3_U_n_3 : STD_LOGIC;
  signal FiltCoeff_3_U_n_4 : STD_LOGIC;
  signal FiltCoeff_3_U_n_5 : STD_LOGIC;
  signal FiltCoeff_3_U_n_6 : STD_LOGIC;
  signal FiltCoeff_3_U_n_7 : STD_LOGIC;
  signal FiltCoeff_3_U_n_8 : STD_LOGIC;
  signal FiltCoeff_3_U_n_9 : STD_LOGIC;
  signal FiltCoeff_3_ce0 : STD_LOGIC;
  signal FiltCoeff_4_U_n_10 : STD_LOGIC;
  signal FiltCoeff_4_U_n_11 : STD_LOGIC;
  signal FiltCoeff_4_U_n_12 : STD_LOGIC;
  signal FiltCoeff_4_U_n_13 : STD_LOGIC;
  signal FiltCoeff_4_U_n_14 : STD_LOGIC;
  signal FiltCoeff_4_U_n_15 : STD_LOGIC;
  signal FiltCoeff_4_U_n_16 : STD_LOGIC;
  signal FiltCoeff_4_U_n_17 : STD_LOGIC;
  signal FiltCoeff_4_U_n_18 : STD_LOGIC;
  signal FiltCoeff_4_U_n_3 : STD_LOGIC;
  signal FiltCoeff_4_U_n_4 : STD_LOGIC;
  signal FiltCoeff_4_U_n_5 : STD_LOGIC;
  signal FiltCoeff_4_U_n_6 : STD_LOGIC;
  signal FiltCoeff_4_U_n_7 : STD_LOGIC;
  signal FiltCoeff_4_U_n_8 : STD_LOGIC;
  signal FiltCoeff_4_U_n_9 : STD_LOGIC;
  signal FiltCoeff_4_ce0 : STD_LOGIC;
  signal FiltCoeff_5_U_n_10 : STD_LOGIC;
  signal FiltCoeff_5_U_n_11 : STD_LOGIC;
  signal FiltCoeff_5_U_n_12 : STD_LOGIC;
  signal FiltCoeff_5_U_n_13 : STD_LOGIC;
  signal FiltCoeff_5_U_n_14 : STD_LOGIC;
  signal FiltCoeff_5_U_n_15 : STD_LOGIC;
  signal FiltCoeff_5_U_n_16 : STD_LOGIC;
  signal FiltCoeff_5_U_n_17 : STD_LOGIC;
  signal FiltCoeff_5_U_n_18 : STD_LOGIC;
  signal FiltCoeff_5_U_n_3 : STD_LOGIC;
  signal FiltCoeff_5_U_n_4 : STD_LOGIC;
  signal FiltCoeff_5_U_n_5 : STD_LOGIC;
  signal FiltCoeff_5_U_n_6 : STD_LOGIC;
  signal FiltCoeff_5_U_n_7 : STD_LOGIC;
  signal FiltCoeff_5_U_n_8 : STD_LOGIC;
  signal FiltCoeff_5_U_n_9 : STD_LOGIC;
  signal FiltCoeff_5_addr_1_reg_2147 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal FiltCoeff_5_ce0 : STD_LOGIC;
  signal InPixels_reg_2003 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal LineBuf_val_V_0_U_n_10 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_11 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_36 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_37 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_38 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_39 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_4 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_40 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_41 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_42 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_43 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_44 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_45 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_46 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_47 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_48 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_49 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_5 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_50 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_51 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_52 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_53 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_54 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_55 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_56 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_57 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_58 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_59 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_6 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_60 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_61 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_62 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_63 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_64 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_65 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_66 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_67 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_68 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_69 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_7 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_70 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_71 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_72 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_73 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_74 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_75 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_76 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_77 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_78 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_79 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_8 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_80 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_81 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_82 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_83 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_84 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_85 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_86 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_87 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_88 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_89 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_9 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_90 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_91 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_92 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_93 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_94 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_95 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_96 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_97 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_98 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_99 : STD_LOGIC;
  signal LineBuf_val_V_0_addr_reg_21610 : STD_LOGIC;
  signal LineBuf_val_V_0_ce1 : STD_LOGIC;
  signal LineBuf_val_V_0_q1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal LineBuf_val_V_1_U_n_10 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_3 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_35 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_36 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_37 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_38 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_39 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_4 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_40 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_41 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_42 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_43 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_44 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_45 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_46 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_47 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_48 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_49 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_5 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_50 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_6 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_7 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_8 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_9 : STD_LOGIC;
  signal LineBuf_val_V_1_ce0 : STD_LOGIC;
  signal LineBuf_val_V_1_q1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal LineBuf_val_V_1_we0 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_10 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_3 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_35 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_36 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_37 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_38 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_39 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_4 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_40 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_41 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_42 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_43 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_44 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_45 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_46 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_47 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_48 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_49 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_5 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_50 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_6 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_7 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_8 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_9 : STD_LOGIC;
  signal LineBuf_val_V_2_q1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal LineBuf_val_V_3_U_n_10 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_3 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_35 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_36 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_37 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_38 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_39 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_4 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_40 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_41 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_42 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_43 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_44 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_45 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_46 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_47 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_48 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_49 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_5 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_50 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_6 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_7 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_8 : STD_LOGIC;
  signal LineBuf_val_V_3_U_n_9 : STD_LOGIC;
  signal LineBuf_val_V_3_q1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal LineBuf_val_V_4_q1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal LineBuf_val_V_5_addr_reg_2191 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal LineBuf_val_V_5_q1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal OutputWriteEn_fu_1117_p2 : STD_LOGIC;
  signal OutputWriteEn_reg_2086 : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_10_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_11_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_12_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_14_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_15_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_16_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_17_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_19_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_20_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_21_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_22_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_23_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_24_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_25_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_26_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_27_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_28_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_29_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_30_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_31_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_5_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_6_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_7_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086[0]_i_9_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086_reg[0]_i_13_n_4\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086_reg[0]_i_13_n_5\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086_reg[0]_i_13_n_6\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086_reg[0]_i_18_n_4\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086_reg[0]_i_18_n_5\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086_reg[0]_i_18_n_6\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086_reg[0]_i_8_n_4\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086_reg[0]_i_8_n_5\ : STD_LOGIC;
  signal \OutputWriteEn_reg_2086_reg[0]_i_8_n_6\ : STD_LOGIC;
  signal PhaseV_reg_588 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal PixArrayLoc_3_fu_1109_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal PixArrayLoc_3_reg_2081 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \PixArrayLoc_3_reg_2081[3]_i_2_n_3\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_2081_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_2081_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_2081_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_2081_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_2081_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_2081_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_2081_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_2081_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_2081_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_2081_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_2081_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_2081_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_2081_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_2081_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_2081_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal PixArrayLoc_reg_566 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal PixArrayVal_val_V_0_reg_641 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_1_reg_631 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_1_0_reg_2281 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_1_0_reg_22810 : STD_LOGIC;
  signal PixArray_val_V_1_1_reg_2287 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_1_2_reg_2293 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_2_0_reg_2260 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_2_1_reg_2267 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_2_2_reg_2274 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_3_0_0_i_reg_761 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_3_0_reg_2239 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_3_1_0_i_reg_751 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_3_1_reg_2246 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_3_2_0_i_reg_741 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_3_2_reg_2253 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_0_0_i_reg_731 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_0_reg_2218 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_1_0_i_reg_721 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_1_reg_2225 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_2_0_i_reg_711 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_2_reg_2232 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_0_1_i_reg_700 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_0_1_reg_2197 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_1_1_i_reg_689 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_1_2_reg_2204 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_2_0_i_reg_621 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_2_1_i_reg_678 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_2_2_reg_2211 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Rate_reg_2008 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal WriteLocNext_2_fu_1101_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal WriteLocNext_2_reg_2076 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \WriteLocNext_2_reg_2076[3]_i_2_n_3\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_2076_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal WriteLocNext_3_reg_577 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal YLoopSize_reg_2023 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln250_1_fu_856_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln253_fu_941_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm[1]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2__0_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_block_pp1_stage0_11001 : STD_LOGIC;
  signal ap_block_pp1_stage0_subdone : STD_LOGIC;
  signal ap_condition_pp1_exit_iter0_state6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_3\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_3\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter0_i_1__0_n_3\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_2_n_3 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter1_i_1__0_n_3\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter9_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter9_reg_n_3 : STD_LOGIC;
  signal ap_phi_mux_PixArray_val_V_0_0_0_i_phi_fu_672_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_PixArray_val_V_0_1_0_i_phi_fu_663_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_PixArray_val_V_0_2_0_i_phi_fu_654_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_mux_i_phi_fu_526_p4__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_phi_mux_i_phi_fu_526_p4__0__0\ : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_sync_ready\ : STD_LOGIC;
  signal brmerge221_i_fu_1178_p2 : STD_LOGIC;
  signal \brmerge221_i_reg_2118[0]_i_4_n_3\ : STD_LOGIC;
  signal \brmerge221_i_reg_2118[0]_i_5_n_3\ : STD_LOGIC;
  signal \brmerge221_i_reg_2118[0]_i_6_n_3\ : STD_LOGIC;
  signal \brmerge221_i_reg_2118[0]_i_7_n_3\ : STD_LOGIC;
  signal \brmerge221_i_reg_2118[0]_i_8_n_3\ : STD_LOGIC;
  signal \brmerge221_i_reg_2118_reg_n_3_[0]\ : STD_LOGIC;
  signal \cmp106_i_reg_2099[0]_i_1_n_3\ : STD_LOGIC;
  signal \cmp106_i_reg_2099_reg_n_3_[0]\ : STD_LOGIC;
  signal cmp81_i_fu_1167_p2 : STD_LOGIC;
  signal cmp81_i_reg_2095 : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_10_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_11_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_12_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_13_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_14_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_15_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_16_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_18_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_19_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_20_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_21_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_22_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_23_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_24_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_25_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_26_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_27_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_28_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_29_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_30_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_3_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_5_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_6_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_7_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095[0]_i_8_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095_reg[0]_i_17_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095_reg[0]_i_17_n_4\ : STD_LOGIC;
  signal \cmp81_i_reg_2095_reg[0]_i_17_n_5\ : STD_LOGIC;
  signal \cmp81_i_reg_2095_reg[0]_i_17_n_6\ : STD_LOGIC;
  signal \cmp81_i_reg_2095_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \cmp81_i_reg_2095_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \cmp81_i_reg_2095_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp81_i_reg_2095_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \cmp81_i_reg_2095_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \cmp81_i_reg_2095_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp81_i_reg_2095_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \cmp81_i_reg_2095_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_2095_reg[0]_i_9_n_4\ : STD_LOGIC;
  signal \cmp81_i_reg_2095_reg[0]_i_9_n_5\ : STD_LOGIC;
  signal \cmp81_i_reg_2095_reg[0]_i_9_n_6\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_10_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_10_n_4\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_10_n_5\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_10_n_6\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_15_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_16_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_17_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_18_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_19_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_20_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_21_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_22_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_23_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_24_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_25_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_26_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_27_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_28_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_29_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_30_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_33_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_9_n_4\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_9_n_5\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_9_n_6\ : STD_LOGIC;
  signal grp_fu_1841_ce : STD_LOGIC;
  signal i_reg_522 : STD_LOGIC;
  signal i_reg_5220 : STD_LOGIC;
  signal \i_reg_522_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_reg_522_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_reg_522_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_reg_522_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_reg_522_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_reg_522_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_reg_522_reg_n_3_[6]\ : STD_LOGIC;
  signal icmp_ln250_fu_862_p2 : STD_LOGIC;
  signal icmp_ln250_reg_2033 : STD_LOGIC;
  signal \icmp_ln250_reg_2033[0]_i_1_n_3\ : STD_LOGIC;
  signal icmp_ln260_fu_962_p2 : STD_LOGIC;
  signal icmp_ln288_1_fu_1047_p2 : STD_LOGIC;
  signal \icmp_ln299_reg_2157[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln299_reg_2157[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln299_reg_2157[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln299_reg_2157[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln299_reg_2157_pp1_iter1_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal \icmp_ln299_reg_2157_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln299_reg_2157_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln299_reg_2157_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \icmp_ln299_reg_2157_reg_n_3_[0]\ : STD_LOGIC;
  signal indvar_flatten_reg_511 : STD_LOGIC;
  signal indvar_flatten_reg_5110 : STD_LOGIC;
  signal \indvar_flatten_reg_511[8]_i_2_n_3\ : STD_LOGIC;
  signal indvar_flatten_reg_511_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal int_ap_idle_i_2_n_3 : STD_LOGIC;
  signal int_ap_ready_i_10_n_3 : STD_LOGIC;
  signal int_ap_ready_i_11_n_3 : STD_LOGIC;
  signal int_ap_ready_i_12_n_3 : STD_LOGIC;
  signal int_ap_ready_i_13_n_3 : STD_LOGIC;
  signal int_ap_ready_i_14_n_3 : STD_LOGIC;
  signal int_ap_ready_i_5_n_3 : STD_LOGIC;
  signal int_ap_ready_i_6_n_3 : STD_LOGIC;
  signal int_ap_ready_i_7_n_3 : STD_LOGIC;
  signal int_ap_ready_i_8_n_3 : STD_LOGIC;
  signal int_ap_ready_i_9_n_3 : STD_LOGIC;
  signal int_ap_ready_reg_i_4_n_3 : STD_LOGIC;
  signal int_ap_ready_reg_i_4_n_4 : STD_LOGIC;
  signal int_ap_ready_reg_i_4_n_5 : STD_LOGIC;
  signal int_ap_ready_reg_i_4_n_6 : STD_LOGIC;
  signal j_reg_533 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U49_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U50_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U51_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U52_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U53_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U54_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U55_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U56_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U57_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U58_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U59_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U60_n_9 : STD_LOGIC;
  signal offset_4_reg_2066 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \offset_4_reg_2066[11]_i_2_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[11]_i_3_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[11]_i_4_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[11]_i_5_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[15]_i_2_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[15]_i_3_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[15]_i_4_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[15]_i_5_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[19]_i_11_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[19]_i_12_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[19]_i_13_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[19]_i_14_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[19]_i_15_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[19]_i_2_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[19]_i_3_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[19]_i_4_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[19]_i_5_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[19]_i_6_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[19]_i_7_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[19]_i_8_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[19]_i_9_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[23]_i_11_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[23]_i_12_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[23]_i_13_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[23]_i_14_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[23]_i_2_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[23]_i_3_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[23]_i_4_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[23]_i_5_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[23]_i_6_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[23]_i_7_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[23]_i_8_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[23]_i_9_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[27]_i_11_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[27]_i_12_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[27]_i_13_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[27]_i_14_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[27]_i_2_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[27]_i_3_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[27]_i_4_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[27]_i_5_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[27]_i_6_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[27]_i_7_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[27]_i_8_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[27]_i_9_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[31]_i_10_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[31]_i_11_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[31]_i_12_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[31]_i_13_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[31]_i_2_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[31]_i_3_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[31]_i_4_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[31]_i_5_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[31]_i_6_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[31]_i_7_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[31]_i_8_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[3]_i_2_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[3]_i_3_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[3]_i_4_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[3]_i_5_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[7]_i_2_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[7]_i_3_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[7]_i_4_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066[7]_i_5_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[19]_i_10_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[19]_i_10_n_4\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[19]_i_10_n_5\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[19]_i_10_n_6\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[23]_i_10_n_4\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[23]_i_10_n_5\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[23]_i_10_n_6\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[27]_i_10_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[27]_i_10_n_4\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[27]_i_10_n_5\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[27]_i_10_n_6\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[27]_i_1_n_10\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[31]_i_1_n_10\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[31]_i_1_n_8\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[31]_i_1_n_9\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[31]_i_9_n_4\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[31]_i_9_n_5\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[31]_i_9_n_6\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \offset_4_reg_2066_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \offset_reg_599_reg_n_3_[0]\ : STD_LOGIC;
  signal \offset_reg_599_reg_n_3_[1]\ : STD_LOGIC;
  signal \offset_reg_599_reg_n_3_[2]\ : STD_LOGIC;
  signal \offset_reg_599_reg_n_3_[3]\ : STD_LOGIC;
  signal \offset_reg_599_reg_n_3_[4]\ : STD_LOGIC;
  signal \offset_reg_599_reg_n_3_[5]\ : STD_LOGIC;
  signal \offset_reg_599_reg_n_3_[6]\ : STD_LOGIC;
  signal \offset_reg_599_reg_n_3_[7]\ : STD_LOGIC;
  signal \offset_reg_599_reg_n_3_[8]\ : STD_LOGIC;
  signal \offset_reg_599_reg_n_3_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal q00 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln250_1_fu_888_p3 : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \select_ln250_1_fu_888_p3__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \select_ln250_1_reg_2041[0]_i_1_n_3\ : STD_LOGIC;
  signal \select_ln250_1_reg_2041[2]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln250_1_reg_2041[3]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln250_1_reg_2041[4]_i_1_n_3\ : STD_LOGIC;
  signal \select_ln250_1_reg_2041[5]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln250_1_reg_2041[6]_i_2_n_3\ : STD_LOGIC;
  signal select_ln250_1_reg_2041_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \select_ln250_1_reg_2041_reg__0\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal select_ln250_reg_2037 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \select_ln250_reg_2037[0]_i_1_n_3\ : STD_LOGIC;
  signal \select_ln250_reg_2037[1]_i_1_n_3\ : STD_LOGIC;
  signal \select_ln250_reg_2037[2]_i_1_n_3\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__0_n_3\ : STD_LOGIC;
  signal tmp_2_fu_1031_p4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_fu_987_p4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^vscale_core_polyphase_u0_linerate_read\ : STD_LOGIC;
  signal \^vscale_core_polyphase_u0_srcyuv422_read\ : STD_LOGIC;
  signal x_1_fu_1184_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal x_reg_610 : STD_LOGIC;
  signal x_reg_6100 : STD_LOGIC;
  signal \x_reg_610[10]_i_4_n_3\ : STD_LOGIC;
  signal x_reg_610_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal y_1_fu_956_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal y_1_reg_2057 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \y_1_reg_2057[6]_i_2_n_3\ : STD_LOGIC;
  signal \y_1_reg_2057[9]_i_2_n_3\ : STD_LOGIC;
  signal \y_reg_544_reg_n_3_[0]\ : STD_LOGIC;
  signal \y_reg_544_reg_n_3_[1]\ : STD_LOGIC;
  signal zext_ln222_reg_2013 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal zext_ln225_reg_2018_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal zext_ln242_fu_983_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_OutputWriteEn_reg_2086_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OutputWriteEn_reg_2086_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OutputWriteEn_reg_2086_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OutputWriteEn_reg_2086_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PixArrayLoc_3_reg_2081_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_WriteLocNext_2_reg_2076_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cmp81_i_reg_2095_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cmp81_i_reg_2095_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp81_i_reg_2095_reg[0]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp81_i_reg_2095_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp81_i_reg_2095_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp81_i_reg_2095_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln299_reg_2157_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_int_ap_ready_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_int_ap_ready_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_int_ap_ready_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_offset_4_reg_2066_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_offset_4_reg_2066_reg[31]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FiltCoeff_0_addr_1_reg_2122[0]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \FiltCoeff_0_addr_1_reg_2122[1]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \FiltCoeff_0_addr_1_reg_2122[2]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \FiltCoeff_0_addr_1_reg_2122[3]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \FiltCoeff_0_addr_1_reg_2122[4]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \OutputWriteEn_reg_2086[0]_i_1\ : label is "soft_lutpair279";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \OutputWriteEn_reg_2086_reg[0]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \OutputWriteEn_reg_2086_reg[0]_i_18\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \OutputWriteEn_reg_2086_reg[0]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \OutputWriteEn_reg_2086_reg[0]_i_8\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \PixArrayLoc_3_reg_2081_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PixArrayLoc_3_reg_2081_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PixArrayLoc_3_reg_2081_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PixArrayLoc_3_reg_2081_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_1__1\ : label is "soft_lutpair271";
  attribute ADDER_THRESHOLD of \WriteLocNext_2_reg_2076_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \WriteLocNext_2_reg_2076_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \WriteLocNext_2_reg_2076_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \WriteLocNext_2_reg_2076_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \WriteLocNext_2_reg_2076_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \WriteLocNext_2_reg_2076_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \WriteLocNext_2_reg_2076_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \WriteLocNext_2_reg_2076_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_3\ : label is "soft_lutpair285";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter0_i_2 : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of ap_sync_reg_Block_split4_proc_U0_ap_ready_i_2 : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \brmerge221_i_reg_2118[0]_i_7\ : label is "soft_lutpair270";
  attribute ADDER_THRESHOLD of \gen_write[1].mem_reg_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \gen_write[1].mem_reg_i_9\ : label is 35;
  attribute SOFT_HLUTNM of \icmp_ln250_reg_2033[0]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_511[0]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_511[1]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_511[2]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_511[3]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_511[4]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_511[7]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_511[8]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of int_ap_ready_i_1 : label is "soft_lutpair262";
  attribute COMPARATOR_THRESHOLD of int_ap_ready_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of int_ap_ready_reg_i_4 : label is 11;
  attribute SOFT_HLUTNM of \int_vfltCoeff_shift[0]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__10\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__11\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__7\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \j_reg_533[0]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \j_reg_533[1]_i_1\ : label is "soft_lutpair278";
  attribute ADDER_THRESHOLD of \offset_4_reg_2066_reg[19]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \offset_4_reg_2066_reg[23]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \offset_4_reg_2066_reg[27]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \offset_4_reg_2066_reg[31]_i_9\ : label is 35;
  attribute SOFT_HLUTNM of ram_reg_0_63_0_0_i_12 : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \select_ln250_1_reg_2041[1]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \select_ln250_reg_2037[0]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \x_reg_610[1]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \x_reg_610[2]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \x_reg_610[3]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \x_reg_610[4]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \x_reg_610[6]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \x_reg_610[7]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \x_reg_610[8]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \x_reg_610[9]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \y_1_reg_2057[0]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \y_1_reg_2057[1]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \y_1_reg_2057[2]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \y_1_reg_2057[3]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \y_1_reg_2057[4]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \y_1_reg_2057[6]_i_2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \y_1_reg_2057[7]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \y_1_reg_2057[8]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \y_1_reg_2057[9]_i_1\ : label is "soft_lutpair265";
begin
  ap_sync_ready <= \^ap_sync_ready\;
  start_once_reg <= \^start_once_reg\;
  vscale_core_polyphase_U0_LineRate_read <= \^vscale_core_polyphase_u0_linerate_read\;
  vscale_core_polyphase_U0_SrcYUV422_read <= \^vscale_core_polyphase_u0_srcyuv422_read\;
FiltCoeff_0_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0
     port map (
      FiltCoeff_5_addr_1_reg_2147(5 downto 0) => FiltCoeff_5_addr_1_reg_2147(5 downto 0),
      Q(1) => ap_CS_fsm_pp1_stage0,
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      p_reg_reg(5 downto 0) => select_ln250_1_reg_2041_reg(5 downto 0),
      q00(15 downto 0) => q00(15 downto 0),
      select_ln250_reg_2037(2 downto 0) => select_ln250_reg_2037(2 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
\FiltCoeff_0_addr_1_reg_2122[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln242_fu_983_p1(0),
      I1 => p_0_in4_in,
      I2 => PhaseV_reg_588(0),
      O => \FiltCoeff_0_addr_1_reg_2122[0]_i_1_n_3\
    );
\FiltCoeff_0_addr_1_reg_2122[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln242_fu_983_p1(1),
      I1 => p_0_in4_in,
      I2 => PhaseV_reg_588(1),
      O => \FiltCoeff_0_addr_1_reg_2122[1]_i_1_n_3\
    );
\FiltCoeff_0_addr_1_reg_2122[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln242_fu_983_p1(2),
      I1 => p_0_in4_in,
      I2 => PhaseV_reg_588(2),
      O => \FiltCoeff_0_addr_1_reg_2122[2]_i_1_n_3\
    );
\FiltCoeff_0_addr_1_reg_2122[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln242_fu_983_p1(3),
      I1 => p_0_in4_in,
      I2 => PhaseV_reg_588(3),
      O => \FiltCoeff_0_addr_1_reg_2122[3]_i_1_n_3\
    );
\FiltCoeff_0_addr_1_reg_2122[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln242_fu_983_p1(4),
      I1 => p_0_in4_in,
      I2 => PhaseV_reg_588(4),
      O => \FiltCoeff_0_addr_1_reg_2122[4]_i_1_n_3\
    );
\FiltCoeff_0_addr_1_reg_2122[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln242_fu_983_p1(5),
      I1 => p_0_in4_in,
      I2 => PhaseV_reg_588(5),
      O => \FiltCoeff_0_addr_1_reg_2122[5]_i_1_n_3\
    );
\FiltCoeff_0_addr_1_reg_2122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \FiltCoeff_0_addr_1_reg_2122[0]_i_1_n_3\,
      Q => FiltCoeff_5_addr_1_reg_2147(0),
      R => '0'
    );
\FiltCoeff_0_addr_1_reg_2122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \FiltCoeff_0_addr_1_reg_2122[1]_i_1_n_3\,
      Q => FiltCoeff_5_addr_1_reg_2147(1),
      R => '0'
    );
\FiltCoeff_0_addr_1_reg_2122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \FiltCoeff_0_addr_1_reg_2122[2]_i_1_n_3\,
      Q => FiltCoeff_5_addr_1_reg_2147(2),
      R => '0'
    );
\FiltCoeff_0_addr_1_reg_2122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \FiltCoeff_0_addr_1_reg_2122[3]_i_1_n_3\,
      Q => FiltCoeff_5_addr_1_reg_2147(3),
      R => '0'
    );
\FiltCoeff_0_addr_1_reg_2122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \FiltCoeff_0_addr_1_reg_2122[4]_i_1_n_3\,
      Q => FiltCoeff_5_addr_1_reg_2147(4),
      R => '0'
    );
\FiltCoeff_0_addr_1_reg_2122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \FiltCoeff_0_addr_1_reg_2122[5]_i_1_n_3\,
      Q => FiltCoeff_5_addr_1_reg_2147(5),
      R => '0'
    );
FiltCoeff_1_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_10
     port map (
      FiltCoeff_5_addr_1_reg_2147(5 downto 0) => FiltCoeff_5_addr_1_reg_2147(5 downto 0),
      Q(1) => ap_CS_fsm_pp1_stage0,
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      p_reg_reg(5 downto 0) => select_ln250_1_reg_2041_reg(5 downto 0),
      p_reg_reg_0 => ap_enable_reg_pp1_iter1_reg_n_3,
      q00(15) => FiltCoeff_1_U_n_3,
      q00(14) => FiltCoeff_1_U_n_4,
      q00(13) => FiltCoeff_1_U_n_5,
      q00(12) => FiltCoeff_1_U_n_6,
      q00(11) => FiltCoeff_1_U_n_7,
      q00(10) => FiltCoeff_1_U_n_8,
      q00(9) => FiltCoeff_1_U_n_9,
      q00(8) => FiltCoeff_1_U_n_10,
      q00(7) => FiltCoeff_1_U_n_11,
      q00(6) => FiltCoeff_1_U_n_12,
      q00(5) => FiltCoeff_1_U_n_13,
      q00(4) => FiltCoeff_1_U_n_14,
      q00(3) => FiltCoeff_1_U_n_15,
      q00(2) => FiltCoeff_1_U_n_16,
      q00(1) => FiltCoeff_1_U_n_17,
      q00(0) => FiltCoeff_1_U_n_18,
      select_ln250_reg_2037(2 downto 0) => select_ln250_reg_2037(2 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
FiltCoeff_2_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_11
     port map (
      FiltCoeff_5_addr_1_reg_2147(5 downto 0) => FiltCoeff_5_addr_1_reg_2147(5 downto 0),
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      p_reg_reg(5 downto 0) => select_ln250_1_reg_2041_reg(5 downto 0),
      q00(15) => FiltCoeff_2_U_n_3,
      q00(14) => FiltCoeff_2_U_n_4,
      q00(13) => FiltCoeff_2_U_n_5,
      q00(12) => FiltCoeff_2_U_n_6,
      q00(11) => FiltCoeff_2_U_n_7,
      q00(10) => FiltCoeff_2_U_n_8,
      q00(9) => FiltCoeff_2_U_n_9,
      q00(8) => FiltCoeff_2_U_n_10,
      q00(7) => FiltCoeff_2_U_n_11,
      q00(6) => FiltCoeff_2_U_n_12,
      q00(5) => FiltCoeff_2_U_n_13,
      q00(4) => FiltCoeff_2_U_n_14,
      q00(3) => FiltCoeff_2_U_n_15,
      q00(2) => FiltCoeff_2_U_n_16,
      q00(1) => FiltCoeff_2_U_n_17,
      q00(0) => FiltCoeff_2_U_n_18,
      select_ln250_reg_2037(2 downto 0) => select_ln250_reg_2037(2 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
FiltCoeff_3_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_12
     port map (
      FiltCoeff_5_addr_1_reg_2147(5 downto 0) => FiltCoeff_5_addr_1_reg_2147(5 downto 0),
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter3 => ap_enable_reg_pp1_iter3,
      p_reg_reg(5 downto 0) => select_ln250_1_reg_2041_reg(5 downto 0),
      q00(15) => FiltCoeff_3_U_n_3,
      q00(14) => FiltCoeff_3_U_n_4,
      q00(13) => FiltCoeff_3_U_n_5,
      q00(12) => FiltCoeff_3_U_n_6,
      q00(11) => FiltCoeff_3_U_n_7,
      q00(10) => FiltCoeff_3_U_n_8,
      q00(9) => FiltCoeff_3_U_n_9,
      q00(8) => FiltCoeff_3_U_n_10,
      q00(7) => FiltCoeff_3_U_n_11,
      q00(6) => FiltCoeff_3_U_n_12,
      q00(5) => FiltCoeff_3_U_n_13,
      q00(4) => FiltCoeff_3_U_n_14,
      q00(3) => FiltCoeff_3_U_n_15,
      q00(2) => FiltCoeff_3_U_n_16,
      q00(1) => FiltCoeff_3_U_n_17,
      q00(0) => FiltCoeff_3_U_n_18,
      select_ln250_reg_2037(2 downto 0) => select_ln250_reg_2037(2 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
FiltCoeff_4_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_13
     port map (
      FiltCoeff_5_addr_1_reg_2147(5 downto 0) => FiltCoeff_5_addr_1_reg_2147(5 downto 0),
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter4 => ap_enable_reg_pp1_iter4,
      p_reg_reg(5 downto 0) => select_ln250_1_reg_2041_reg(5 downto 0),
      q00(15) => FiltCoeff_4_U_n_3,
      q00(14) => FiltCoeff_4_U_n_4,
      q00(13) => FiltCoeff_4_U_n_5,
      q00(12) => FiltCoeff_4_U_n_6,
      q00(11) => FiltCoeff_4_U_n_7,
      q00(10) => FiltCoeff_4_U_n_8,
      q00(9) => FiltCoeff_4_U_n_9,
      q00(8) => FiltCoeff_4_U_n_10,
      q00(7) => FiltCoeff_4_U_n_11,
      q00(6) => FiltCoeff_4_U_n_12,
      q00(5) => FiltCoeff_4_U_n_13,
      q00(4) => FiltCoeff_4_U_n_14,
      q00(3) => FiltCoeff_4_U_n_15,
      q00(2) => FiltCoeff_4_U_n_16,
      q00(1) => FiltCoeff_4_U_n_17,
      q00(0) => FiltCoeff_4_U_n_18,
      select_ln250_reg_2037(2 downto 0) => select_ln250_reg_2037(2 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
FiltCoeff_5_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_14
     port map (
      FiltCoeff_5_addr_1_reg_2147(5 downto 0) => FiltCoeff_5_addr_1_reg_2147(5 downto 0),
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter5 => ap_enable_reg_pp1_iter5,
      p_reg_reg(5 downto 0) => select_ln250_1_reg_2041_reg(5 downto 0),
      q00(15) => FiltCoeff_5_U_n_3,
      q00(14) => FiltCoeff_5_U_n_4,
      q00(13) => FiltCoeff_5_U_n_5,
      q00(12) => FiltCoeff_5_U_n_6,
      q00(11) => FiltCoeff_5_U_n_7,
      q00(10) => FiltCoeff_5_U_n_8,
      q00(9) => FiltCoeff_5_U_n_9,
      q00(8) => FiltCoeff_5_U_n_10,
      q00(7) => FiltCoeff_5_U_n_11,
      q00(6) => FiltCoeff_5_U_n_12,
      q00(5) => FiltCoeff_5_U_n_13,
      q00(4) => FiltCoeff_5_U_n_14,
      q00(3) => FiltCoeff_5_U_n_15,
      q00(2) => FiltCoeff_5_U_n_16,
      q00(1) => FiltCoeff_5_U_n_17,
      q00(0) => FiltCoeff_5_U_n_18,
      select_ln250_reg_2037(2 downto 0) => select_ln250_reg_2037(2 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
\InPixels_reg_2003_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \InPixels_reg_2003_reg[10]_0\(0),
      Q => InPixels_reg_2003(0),
      R => '0'
    );
\InPixels_reg_2003_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \InPixels_reg_2003_reg[10]_0\(10),
      Q => InPixels_reg_2003(10),
      R => '0'
    );
\InPixels_reg_2003_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \InPixels_reg_2003_reg[10]_0\(1),
      Q => InPixels_reg_2003(1),
      R => '0'
    );
\InPixels_reg_2003_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \InPixels_reg_2003_reg[10]_0\(2),
      Q => InPixels_reg_2003(2),
      R => '0'
    );
\InPixels_reg_2003_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \InPixels_reg_2003_reg[10]_0\(3),
      Q => InPixels_reg_2003(3),
      R => '0'
    );
\InPixels_reg_2003_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \InPixels_reg_2003_reg[10]_0\(4),
      Q => InPixels_reg_2003(4),
      R => '0'
    );
\InPixels_reg_2003_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \InPixels_reg_2003_reg[10]_0\(5),
      Q => InPixels_reg_2003(5),
      R => '0'
    );
\InPixels_reg_2003_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \InPixels_reg_2003_reg[10]_0\(6),
      Q => InPixels_reg_2003(6),
      R => '0'
    );
\InPixels_reg_2003_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \InPixels_reg_2003_reg[10]_0\(7),
      Q => InPixels_reg_2003(7),
      R => '0'
    );
\InPixels_reg_2003_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \InPixels_reg_2003_reg[10]_0\(8),
      Q => InPixels_reg_2003(8),
      R => '0'
    );
\InPixels_reg_2003_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \InPixels_reg_2003_reg[10]_0\(9),
      Q => InPixels_reg_2003(9),
      R => '0'
    );
LineBuf_val_V_0_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0
     port map (
      D(7) => LineBuf_val_V_0_U_n_4,
      D(6) => LineBuf_val_V_0_U_n_5,
      D(5) => LineBuf_val_V_0_U_n_6,
      D(4) => LineBuf_val_V_0_U_n_7,
      D(3) => LineBuf_val_V_0_U_n_8,
      D(2) => LineBuf_val_V_0_U_n_9,
      D(1) => LineBuf_val_V_0_U_n_10,
      D(0) => LineBuf_val_V_0_U_n_11,
      Q(0) => ap_CS_fsm_pp1_stage0,
      WEA(0) => p_34_in,
      ap_block_pp1_stage0_11001 => ap_block_pp1_stage0_11001,
      ap_clk => ap_clk,
      \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\ => \icmp_ln299_reg_2157_reg_n_3_[0]\,
      \ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]_0\ => \brmerge221_i_reg_2118_reg_n_3_[0]\,
      \ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\(23 downto 0) => LineBuf_val_V_1_q1(23 downto 0),
      ce1 => LineBuf_val_V_0_ce1,
      cmp81_i_reg_2095 => cmp81_i_reg_2095,
      \cmp81_i_reg_2095_reg[0]\(7) => LineBuf_val_V_0_U_n_52,
      \cmp81_i_reg_2095_reg[0]\(6) => LineBuf_val_V_0_U_n_53,
      \cmp81_i_reg_2095_reg[0]\(5) => LineBuf_val_V_0_U_n_54,
      \cmp81_i_reg_2095_reg[0]\(4) => LineBuf_val_V_0_U_n_55,
      \cmp81_i_reg_2095_reg[0]\(3) => LineBuf_val_V_0_U_n_56,
      \cmp81_i_reg_2095_reg[0]\(2) => LineBuf_val_V_0_U_n_57,
      \cmp81_i_reg_2095_reg[0]\(1) => LineBuf_val_V_0_U_n_58,
      \cmp81_i_reg_2095_reg[0]\(0) => LineBuf_val_V_0_U_n_59,
      \cmp81_i_reg_2095_reg[0]_0\(7) => LineBuf_val_V_0_U_n_60,
      \cmp81_i_reg_2095_reg[0]_0\(6) => LineBuf_val_V_0_U_n_61,
      \cmp81_i_reg_2095_reg[0]_0\(5) => LineBuf_val_V_0_U_n_62,
      \cmp81_i_reg_2095_reg[0]_0\(4) => LineBuf_val_V_0_U_n_63,
      \cmp81_i_reg_2095_reg[0]_0\(3) => LineBuf_val_V_0_U_n_64,
      \cmp81_i_reg_2095_reg[0]_0\(2) => LineBuf_val_V_0_U_n_65,
      \cmp81_i_reg_2095_reg[0]_0\(1) => LineBuf_val_V_0_U_n_66,
      \cmp81_i_reg_2095_reg[0]_0\(0) => LineBuf_val_V_0_U_n_67,
      d0(23 downto 0) => d0(23 downto 0),
      q1(23 downto 0) => LineBuf_val_V_0_q1(23 downto 0),
      ram_reg_0(7) => LineBuf_val_V_0_U_n_36,
      ram_reg_0(6) => LineBuf_val_V_0_U_n_37,
      ram_reg_0(5) => LineBuf_val_V_0_U_n_38,
      ram_reg_0(4) => LineBuf_val_V_0_U_n_39,
      ram_reg_0(3) => LineBuf_val_V_0_U_n_40,
      ram_reg_0(2) => LineBuf_val_V_0_U_n_41,
      ram_reg_0(1) => LineBuf_val_V_0_U_n_42,
      ram_reg_0(0) => LineBuf_val_V_0_U_n_43,
      ram_reg_0_0(7) => LineBuf_val_V_0_U_n_44,
      ram_reg_0_0(6) => LineBuf_val_V_0_U_n_45,
      ram_reg_0_0(5) => LineBuf_val_V_0_U_n_46,
      ram_reg_0_0(4) => LineBuf_val_V_0_U_n_47,
      ram_reg_0_0(3) => LineBuf_val_V_0_U_n_48,
      ram_reg_0_0(2) => LineBuf_val_V_0_U_n_49,
      ram_reg_0_0(1) => LineBuf_val_V_0_U_n_50,
      ram_reg_0_0(0) => LineBuf_val_V_0_U_n_51,
      ram_reg_0_1(7) => LineBuf_val_V_0_U_n_68,
      ram_reg_0_1(6) => LineBuf_val_V_0_U_n_69,
      ram_reg_0_1(5) => LineBuf_val_V_0_U_n_70,
      ram_reg_0_1(4) => LineBuf_val_V_0_U_n_71,
      ram_reg_0_1(3) => LineBuf_val_V_0_U_n_72,
      ram_reg_0_1(2) => LineBuf_val_V_0_U_n_73,
      ram_reg_0_1(1) => LineBuf_val_V_0_U_n_74,
      ram_reg_0_1(0) => LineBuf_val_V_0_U_n_75,
      ram_reg_0_2(7) => LineBuf_val_V_0_U_n_84,
      ram_reg_0_2(6) => LineBuf_val_V_0_U_n_85,
      ram_reg_0_2(5) => LineBuf_val_V_0_U_n_86,
      ram_reg_0_2(4) => LineBuf_val_V_0_U_n_87,
      ram_reg_0_2(3) => LineBuf_val_V_0_U_n_88,
      ram_reg_0_2(2) => LineBuf_val_V_0_U_n_89,
      ram_reg_0_2(1) => LineBuf_val_V_0_U_n_90,
      ram_reg_0_2(0) => LineBuf_val_V_0_U_n_91,
      ram_reg_0_3(7) => LineBuf_val_V_0_U_n_92,
      ram_reg_0_3(6) => LineBuf_val_V_0_U_n_93,
      ram_reg_0_3(5) => LineBuf_val_V_0_U_n_94,
      ram_reg_0_3(4) => LineBuf_val_V_0_U_n_95,
      ram_reg_0_3(3) => LineBuf_val_V_0_U_n_96,
      ram_reg_0_3(2) => LineBuf_val_V_0_U_n_97,
      ram_reg_0_3(1) => LineBuf_val_V_0_U_n_98,
      ram_reg_0_3(0) => LineBuf_val_V_0_U_n_99,
      ram_reg_0_4 => ap_enable_reg_pp1_iter1_reg_n_3,
      ram_reg_0_5(10 downto 0) => LineBuf_val_V_5_addr_reg_2191(10 downto 0),
      ram_reg_0_6(10 downto 0) => x_reg_610_reg(10 downto 0),
      ram_reg_1(7) => LineBuf_val_V_0_U_n_76,
      ram_reg_1(6) => LineBuf_val_V_0_U_n_77,
      ram_reg_1(5) => LineBuf_val_V_0_U_n_78,
      ram_reg_1(4) => LineBuf_val_V_0_U_n_79,
      ram_reg_1(3) => LineBuf_val_V_0_U_n_80,
      ram_reg_1(2) => LineBuf_val_V_0_U_n_81,
      ram_reg_1(1) => LineBuf_val_V_0_U_n_82,
      ram_reg_1(0) => LineBuf_val_V_0_U_n_83,
      we0 => \^vscale_core_polyphase_u0_srcyuv422_read\
    );
\LineBuf_val_V_0_addr_reg_2161[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_block_pp1_stage0_11001,
      I2 => ap_condition_pp1_exit_iter0_state6,
      O => LineBuf_val_V_0_addr_reg_21610
    );
\LineBuf_val_V_0_addr_reg_2161_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_21610,
      D => x_reg_610_reg(0),
      Q => LineBuf_val_V_5_addr_reg_2191(0),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_2161_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_21610,
      D => x_reg_610_reg(10),
      Q => LineBuf_val_V_5_addr_reg_2191(10),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_2161_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_21610,
      D => x_reg_610_reg(1),
      Q => LineBuf_val_V_5_addr_reg_2191(1),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_2161_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_21610,
      D => x_reg_610_reg(2),
      Q => LineBuf_val_V_5_addr_reg_2191(2),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_2161_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_21610,
      D => x_reg_610_reg(3),
      Q => LineBuf_val_V_5_addr_reg_2191(3),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_2161_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_21610,
      D => x_reg_610_reg(4),
      Q => LineBuf_val_V_5_addr_reg_2191(4),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_2161_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_21610,
      D => x_reg_610_reg(5),
      Q => LineBuf_val_V_5_addr_reg_2191(5),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_2161_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_21610,
      D => x_reg_610_reg(6),
      Q => LineBuf_val_V_5_addr_reg_2191(6),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_2161_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_21610,
      D => x_reg_610_reg(7),
      Q => LineBuf_val_V_5_addr_reg_2191(7),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_2161_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_21610,
      D => x_reg_610_reg(8),
      Q => LineBuf_val_V_5_addr_reg_2191(8),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_2161_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_21610,
      D => x_reg_610_reg(9),
      Q => LineBuf_val_V_5_addr_reg_2191(9),
      R => '0'
    );
LineBuf_val_V_1_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_15
     port map (
      D(7) => LineBuf_val_V_1_U_n_3,
      D(6) => LineBuf_val_V_1_U_n_4,
      D(5) => LineBuf_val_V_1_U_n_5,
      D(4) => LineBuf_val_V_1_U_n_6,
      D(3) => LineBuf_val_V_1_U_n_7,
      D(2) => LineBuf_val_V_1_U_n_8,
      D(1) => LineBuf_val_V_1_U_n_9,
      D(0) => LineBuf_val_V_1_U_n_10,
      Q(10 downto 0) => LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg(10 downto 0),
      WEA(0) => LineBuf_val_V_1_ce0,
      ap_clk => ap_clk,
      \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\ => \icmp_ln299_reg_2157_reg_n_3_[0]\,
      \ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]_0\ => \brmerge221_i_reg_2118_reg_n_3_[0]\,
      \ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\(23 downto 0) => LineBuf_val_V_2_q1(23 downto 0),
      ce1 => LineBuf_val_V_0_ce1,
      q1(23 downto 0) => LineBuf_val_V_1_q1(23 downto 0),
      ram_reg_0(7) => LineBuf_val_V_1_U_n_35,
      ram_reg_0(6) => LineBuf_val_V_1_U_n_36,
      ram_reg_0(5) => LineBuf_val_V_1_U_n_37,
      ram_reg_0(4) => LineBuf_val_V_1_U_n_38,
      ram_reg_0(3) => LineBuf_val_V_1_U_n_39,
      ram_reg_0(2) => LineBuf_val_V_1_U_n_40,
      ram_reg_0(1) => LineBuf_val_V_1_U_n_41,
      ram_reg_0(0) => LineBuf_val_V_1_U_n_42,
      ram_reg_0_0(7) => LineBuf_val_V_1_U_n_43,
      ram_reg_0_0(6) => LineBuf_val_V_1_U_n_44,
      ram_reg_0_0(5) => LineBuf_val_V_1_U_n_45,
      ram_reg_0_0(4) => LineBuf_val_V_1_U_n_46,
      ram_reg_0_0(3) => LineBuf_val_V_1_U_n_47,
      ram_reg_0_0(2) => LineBuf_val_V_1_U_n_48,
      ram_reg_0_0(1) => LineBuf_val_V_1_U_n_49,
      ram_reg_0_0(0) => LineBuf_val_V_1_U_n_50,
      ram_reg_0_1(10 downto 0) => x_reg_610_reg(10 downto 0),
      ram_reg_0_2(7 downto 0) => PixArrayVal_val_V_0_reg_641(7 downto 0),
      ram_reg_0_3(7 downto 0) => PixArray_val_V_5_0_1_reg_2197(7 downto 0),
      ram_reg_0_4(7 downto 0) => PixArrayVal_val_V_1_reg_631(7 downto 0),
      ram_reg_0_5(7 downto 0) => PixArray_val_V_5_1_2_reg_2204(7 downto 0),
      ram_reg_1 => \cmp106_i_reg_2099_reg_n_3_[0]\,
      ram_reg_1_0(7 downto 0) => PixArray_val_V_5_2_0_i_reg_621(7 downto 0),
      ram_reg_1_1(7 downto 0) => PixArray_val_V_5_2_2_reg_2211(7 downto 0),
      we0 => LineBuf_val_V_1_we0
    );
\LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_1841_ce,
      D => LineBuf_val_V_5_addr_reg_2191(0),
      Q => LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg(0),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_1841_ce,
      D => LineBuf_val_V_5_addr_reg_2191(10),
      Q => LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg(10),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_1841_ce,
      D => LineBuf_val_V_5_addr_reg_2191(1),
      Q => LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg(1),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_1841_ce,
      D => LineBuf_val_V_5_addr_reg_2191(2),
      Q => LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg(2),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_1841_ce,
      D => LineBuf_val_V_5_addr_reg_2191(3),
      Q => LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg(3),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_1841_ce,
      D => LineBuf_val_V_5_addr_reg_2191(4),
      Q => LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg(4),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_1841_ce,
      D => LineBuf_val_V_5_addr_reg_2191(5),
      Q => LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg(5),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_1841_ce,
      D => LineBuf_val_V_5_addr_reg_2191(6),
      Q => LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg(6),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_1841_ce,
      D => LineBuf_val_V_5_addr_reg_2191(7),
      Q => LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg(7),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_1841_ce,
      D => LineBuf_val_V_5_addr_reg_2191(8),
      Q => LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg(8),
      R => '0'
    );
\LineBuf_val_V_1_addr_reg_2167_pp1_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_1841_ce,
      D => LineBuf_val_V_5_addr_reg_2191(9),
      Q => LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg(9),
      R => '0'
    );
LineBuf_val_V_2_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_16
     port map (
      D(7) => LineBuf_val_V_2_U_n_3,
      D(6) => LineBuf_val_V_2_U_n_4,
      D(5) => LineBuf_val_V_2_U_n_5,
      D(4) => LineBuf_val_V_2_U_n_6,
      D(3) => LineBuf_val_V_2_U_n_7,
      D(2) => LineBuf_val_V_2_U_n_8,
      D(1) => LineBuf_val_V_2_U_n_9,
      D(0) => LineBuf_val_V_2_U_n_10,
      Q(10 downto 0) => LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg(10 downto 0),
      WEA(0) => LineBuf_val_V_1_ce0,
      ap_clk => ap_clk,
      \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\ => \icmp_ln299_reg_2157_reg_n_3_[0]\,
      \ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]_0\ => \brmerge221_i_reg_2118_reg_n_3_[0]\,
      \ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\(23 downto 0) => LineBuf_val_V_3_q1(23 downto 0),
      ce1 => LineBuf_val_V_0_ce1,
      q1(23 downto 0) => LineBuf_val_V_2_q1(23 downto 0),
      ram_reg_0(7) => LineBuf_val_V_2_U_n_35,
      ram_reg_0(6) => LineBuf_val_V_2_U_n_36,
      ram_reg_0(5) => LineBuf_val_V_2_U_n_37,
      ram_reg_0(4) => LineBuf_val_V_2_U_n_38,
      ram_reg_0(3) => LineBuf_val_V_2_U_n_39,
      ram_reg_0(2) => LineBuf_val_V_2_U_n_40,
      ram_reg_0(1) => LineBuf_val_V_2_U_n_41,
      ram_reg_0(0) => LineBuf_val_V_2_U_n_42,
      ram_reg_0_0(7) => LineBuf_val_V_2_U_n_43,
      ram_reg_0_0(6) => LineBuf_val_V_2_U_n_44,
      ram_reg_0_0(5) => LineBuf_val_V_2_U_n_45,
      ram_reg_0_0(4) => LineBuf_val_V_2_U_n_46,
      ram_reg_0_0(3) => LineBuf_val_V_2_U_n_47,
      ram_reg_0_0(2) => LineBuf_val_V_2_U_n_48,
      ram_reg_0_0(1) => LineBuf_val_V_2_U_n_49,
      ram_reg_0_0(0) => LineBuf_val_V_2_U_n_50,
      ram_reg_0_1(10 downto 0) => x_reg_610_reg(10 downto 0),
      ram_reg_0_2(7 downto 0) => PixArrayVal_val_V_0_reg_641(7 downto 0),
      ram_reg_0_3(7 downto 0) => PixArray_val_V_4_0_reg_2218(7 downto 0),
      ram_reg_0_4(7 downto 0) => PixArrayVal_val_V_1_reg_631(7 downto 0),
      ram_reg_0_5(7 downto 0) => PixArray_val_V_4_1_reg_2225(7 downto 0),
      ram_reg_1 => \cmp106_i_reg_2099_reg_n_3_[0]\,
      ram_reg_1_0(7 downto 0) => PixArray_val_V_5_2_0_i_reg_621(7 downto 0),
      ram_reg_1_1(7 downto 0) => PixArray_val_V_4_2_reg_2232(7 downto 0),
      we0 => LineBuf_val_V_1_we0
    );
LineBuf_val_V_3_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_17
     port map (
      A(7) => LineBuf_val_V_3_U_n_3,
      A(6) => LineBuf_val_V_3_U_n_4,
      A(5) => LineBuf_val_V_3_U_n_5,
      A(4) => LineBuf_val_V_3_U_n_6,
      A(3) => LineBuf_val_V_3_U_n_7,
      A(2) => LineBuf_val_V_3_U_n_8,
      A(1) => LineBuf_val_V_3_U_n_9,
      A(0) => LineBuf_val_V_3_U_n_10,
      Q(10 downto 0) => LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg(10 downto 0),
      WEA(0) => LineBuf_val_V_1_ce0,
      ap_clk => ap_clk,
      ce1 => LineBuf_val_V_0_ce1,
      p_reg_reg => \icmp_ln299_reg_2157_reg_n_3_[0]\,
      p_reg_reg_0 => \brmerge221_i_reg_2118_reg_n_3_[0]\,
      p_reg_reg_1(23 downto 0) => LineBuf_val_V_4_q1(23 downto 0),
      q1(23 downto 0) => LineBuf_val_V_3_q1(23 downto 0),
      ram_reg_0(7) => LineBuf_val_V_3_U_n_35,
      ram_reg_0(6) => LineBuf_val_V_3_U_n_36,
      ram_reg_0(5) => LineBuf_val_V_3_U_n_37,
      ram_reg_0(4) => LineBuf_val_V_3_U_n_38,
      ram_reg_0(3) => LineBuf_val_V_3_U_n_39,
      ram_reg_0(2) => LineBuf_val_V_3_U_n_40,
      ram_reg_0(1) => LineBuf_val_V_3_U_n_41,
      ram_reg_0(0) => LineBuf_val_V_3_U_n_42,
      ram_reg_0_0(7) => LineBuf_val_V_3_U_n_43,
      ram_reg_0_0(6) => LineBuf_val_V_3_U_n_44,
      ram_reg_0_0(5) => LineBuf_val_V_3_U_n_45,
      ram_reg_0_0(4) => LineBuf_val_V_3_U_n_46,
      ram_reg_0_0(3) => LineBuf_val_V_3_U_n_47,
      ram_reg_0_0(2) => LineBuf_val_V_3_U_n_48,
      ram_reg_0_0(1) => LineBuf_val_V_3_U_n_49,
      ram_reg_0_0(0) => LineBuf_val_V_3_U_n_50,
      ram_reg_0_1(10 downto 0) => x_reg_610_reg(10 downto 0),
      ram_reg_0_2(7 downto 0) => PixArrayVal_val_V_0_reg_641(7 downto 0),
      ram_reg_0_3(7 downto 0) => PixArray_val_V_3_0_reg_2239(7 downto 0),
      ram_reg_0_4(7 downto 0) => PixArrayVal_val_V_1_reg_631(7 downto 0),
      ram_reg_0_5(7 downto 0) => PixArray_val_V_3_1_reg_2246(7 downto 0),
      ram_reg_1 => \cmp106_i_reg_2099_reg_n_3_[0]\,
      ram_reg_1_0(7 downto 0) => PixArray_val_V_5_2_0_i_reg_621(7 downto 0),
      ram_reg_1_1(7 downto 0) => PixArray_val_V_3_2_reg_2253(7 downto 0),
      we0 => LineBuf_val_V_1_we0
    );
LineBuf_val_V_4_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_18
     port map (
      A(7 downto 0) => ap_phi_mux_PixArray_val_V_0_0_0_i_phi_fu_672_p4(7 downto 0),
      Q(10 downto 0) => LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg(10 downto 0),
      WEA(0) => LineBuf_val_V_1_ce0,
      ap_clk => ap_clk,
      ce1 => LineBuf_val_V_0_ce1,
      p_reg_reg => \brmerge221_i_reg_2118_reg_n_3_[0]\,
      p_reg_reg_0(23 downto 0) => LineBuf_val_V_5_q1(23 downto 0),
      q1(23 downto 0) => LineBuf_val_V_4_q1(23 downto 0),
      ram_reg_0(7 downto 0) => ap_phi_mux_PixArray_val_V_0_1_0_i_phi_fu_663_p4(7 downto 0),
      ram_reg_0_0(10 downto 0) => x_reg_610_reg(10 downto 0),
      ram_reg_0_1(7 downto 0) => PixArrayVal_val_V_0_reg_641(7 downto 0),
      ram_reg_0_2(7 downto 0) => PixArray_val_V_2_0_reg_2260(7 downto 0),
      ram_reg_0_3(7 downto 0) => PixArrayVal_val_V_1_reg_631(7 downto 0),
      ram_reg_0_4(7 downto 0) => PixArray_val_V_2_1_reg_2267(7 downto 0),
      ram_reg_1(7 downto 0) => ap_phi_mux_PixArray_val_V_0_2_0_i_phi_fu_654_p4(7 downto 0),
      ram_reg_1_0 => \cmp106_i_reg_2099_reg_n_3_[0]\,
      ram_reg_1_1(7 downto 0) => PixArray_val_V_5_2_0_i_reg_621(7 downto 0),
      ram_reg_1_2(7 downto 0) => PixArray_val_V_2_2_reg_2274(7 downto 0),
      we0 => LineBuf_val_V_1_we0
    );
LineBuf_val_V_5_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_19
     port map (
      OutYUV_full_n => OutYUV_full_n,
      OutputWriteEn_reg_2086 => OutputWriteEn_reg_2086,
      Q(0) => ap_CS_fsm_pp1_stage0,
      SrcYUV422_empty_n => SrcYUV422_empty_n,
      WEA(0) => LineBuf_val_V_1_ce0,
      ap_block_pp1_stage0_11001 => ap_block_pp1_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ce1 => LineBuf_val_V_0_ce1,
      cmp81_i_reg_2095 => cmp81_i_reg_2095,
      q1(23 downto 0) => LineBuf_val_V_5_q1(23 downto 0),
      ram_reg_0 => \icmp_ln299_reg_2157_pp1_iter1_reg_reg_n_3_[0]\,
      ram_reg_0_0 => \brmerge221_i_reg_2118_reg_n_3_[0]\,
      ram_reg_0_1 => ap_enable_reg_pp1_iter1_reg_n_3,
      ram_reg_0_2(10 downto 0) => LineBuf_val_V_5_addr_reg_2191_pp1_iter1_reg(10 downto 0),
      ram_reg_0_3(10 downto 0) => x_reg_610_reg(10 downto 0),
      ram_reg_0_4(7 downto 0) => PixArrayVal_val_V_0_reg_641(7 downto 0),
      ram_reg_0_5(7 downto 0) => PixArray_val_V_1_0_reg_2281(7 downto 0),
      ram_reg_0_6(7 downto 0) => PixArrayVal_val_V_1_reg_631(7 downto 0),
      ram_reg_0_7(7 downto 0) => PixArray_val_V_1_1_reg_2287(7 downto 0),
      ram_reg_0_i_4 => ap_enable_reg_pp1_iter9_reg_n_3,
      ram_reg_0_i_4_0 => \icmp_ln299_reg_2157_reg_n_3_[0]\,
      ram_reg_1 => \cmp106_i_reg_2099_reg_n_3_[0]\,
      ram_reg_1_0(7 downto 0) => PixArray_val_V_5_2_0_i_reg_621(7 downto 0),
      ram_reg_1_1(7 downto 0) => PixArray_val_V_1_2_reg_2293(7 downto 0),
      we0 => LineBuf_val_V_1_we0
    );
\OutputWriteEn_reg_2086[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_9_in,
      O => OutputWriteEn_fu_1117_p2
    );
\OutputWriteEn_reg_2086[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLocNext_3_reg_577(29),
      I1 => WriteLocNext_3_reg_577(28),
      O => \OutputWriteEn_reg_2086[0]_i_10_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLocNext_3_reg_577(27),
      I1 => WriteLocNext_3_reg_577(26),
      O => \OutputWriteEn_reg_2086[0]_i_11_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLocNext_3_reg_577(25),
      I1 => WriteLocNext_3_reg_577(24),
      O => \OutputWriteEn_reg_2086[0]_i_12_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLocNext_3_reg_577(23),
      I1 => WriteLocNext_3_reg_577(22),
      O => \OutputWriteEn_reg_2086[0]_i_14_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLocNext_3_reg_577(21),
      I1 => WriteLocNext_3_reg_577(20),
      O => \OutputWriteEn_reg_2086[0]_i_15_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLocNext_3_reg_577(19),
      I1 => WriteLocNext_3_reg_577(18),
      O => \OutputWriteEn_reg_2086[0]_i_16_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLocNext_3_reg_577(17),
      I1 => WriteLocNext_3_reg_577(16),
      O => \OutputWriteEn_reg_2086[0]_i_17_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln222_reg_2013(8),
      I1 => WriteLocNext_3_reg_577(8),
      I2 => WriteLocNext_3_reg_577(9),
      I3 => zext_ln222_reg_2013(9),
      O => \OutputWriteEn_reg_2086[0]_i_19_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \brmerge221_i_reg_2118[0]_i_4_n_3\,
      I1 => \y_reg_544_reg_n_3_[0]\,
      I2 => \y_reg_544_reg_n_3_[1]\,
      O => p_0_in4_in
    );
\OutputWriteEn_reg_2086[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLocNext_3_reg_577(15),
      I1 => WriteLocNext_3_reg_577(14),
      O => \OutputWriteEn_reg_2086[0]_i_20_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLocNext_3_reg_577(13),
      I1 => WriteLocNext_3_reg_577(12),
      O => \OutputWriteEn_reg_2086[0]_i_21_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLocNext_3_reg_577(11),
      I1 => WriteLocNext_3_reg_577(10),
      O => \OutputWriteEn_reg_2086[0]_i_22_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WriteLocNext_3_reg_577(9),
      I1 => zext_ln222_reg_2013(9),
      I2 => zext_ln222_reg_2013(8),
      I3 => WriteLocNext_3_reg_577(8),
      O => \OutputWriteEn_reg_2086[0]_i_23_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln222_reg_2013(6),
      I1 => WriteLocNext_3_reg_577(6),
      I2 => WriteLocNext_3_reg_577(7),
      I3 => zext_ln222_reg_2013(7),
      O => \OutputWriteEn_reg_2086[0]_i_24_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln222_reg_2013(4),
      I1 => WriteLocNext_3_reg_577(4),
      I2 => WriteLocNext_3_reg_577(5),
      I3 => zext_ln222_reg_2013(5),
      O => \OutputWriteEn_reg_2086[0]_i_25_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln222_reg_2013(2),
      I1 => WriteLocNext_3_reg_577(2),
      I2 => WriteLocNext_3_reg_577(3),
      I3 => zext_ln222_reg_2013(3),
      O => \OutputWriteEn_reg_2086[0]_i_26_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln222_reg_2013(0),
      I1 => WriteLocNext_3_reg_577(0),
      I2 => WriteLocNext_3_reg_577(1),
      I3 => zext_ln222_reg_2013(1),
      O => \OutputWriteEn_reg_2086[0]_i_27_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WriteLocNext_3_reg_577(7),
      I1 => zext_ln222_reg_2013(7),
      I2 => zext_ln222_reg_2013(6),
      I3 => WriteLocNext_3_reg_577(6),
      O => \OutputWriteEn_reg_2086[0]_i_28_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WriteLocNext_3_reg_577(5),
      I1 => zext_ln222_reg_2013(5),
      I2 => zext_ln222_reg_2013(4),
      I3 => WriteLocNext_3_reg_577(4),
      O => \OutputWriteEn_reg_2086[0]_i_29_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => tmp_2_fu_1031_p4(1),
      I1 => tmp_2_fu_1031_p4(0),
      I2 => icmp_ln288_1_fu_1047_p2,
      I3 => \OutputWriteEn_reg_2086[0]_i_5_n_3\,
      I4 => \OutputWriteEn_reg_2086[0]_i_6_n_3\,
      I5 => \OutputWriteEn_reg_2086[0]_i_7_n_3\,
      O => p_9_in
    );
\OutputWriteEn_reg_2086[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WriteLocNext_3_reg_577(3),
      I1 => zext_ln222_reg_2013(3),
      I2 => zext_ln222_reg_2013(2),
      I3 => WriteLocNext_3_reg_577(2),
      O => \OutputWriteEn_reg_2086[0]_i_30_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WriteLocNext_3_reg_577(1),
      I1 => zext_ln222_reg_2013(1),
      I2 => zext_ln222_reg_2013(0),
      I3 => WriteLocNext_3_reg_577(0),
      O => \OutputWriteEn_reg_2086[0]_i_31_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tmp_2_fu_1031_p4(5),
      I1 => tmp_2_fu_1031_p4(4),
      I2 => tmp_2_fu_1031_p4(3),
      I3 => tmp_2_fu_1031_p4(2),
      O => \OutputWriteEn_reg_2086[0]_i_5_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tmp_2_fu_1031_p4(9),
      I1 => tmp_2_fu_1031_p4(8),
      I2 => tmp_2_fu_1031_p4(7),
      I3 => tmp_2_fu_1031_p4(6),
      O => \OutputWriteEn_reg_2086[0]_i_6_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tmp_2_fu_1031_p4(10),
      I1 => tmp_2_fu_1031_p4(11),
      I2 => tmp_2_fu_1031_p4(12),
      I3 => tmp_2_fu_1031_p4(13),
      I4 => tmp_2_fu_1031_p4(15),
      I5 => tmp_2_fu_1031_p4(14),
      O => \OutputWriteEn_reg_2086[0]_i_7_n_3\
    );
\OutputWriteEn_reg_2086[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLocNext_3_reg_577(31),
      I1 => WriteLocNext_3_reg_577(30),
      O => \OutputWriteEn_reg_2086[0]_i_9_n_3\
    );
\OutputWriteEn_reg_2086_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => OutputWriteEn_fu_1117_p2,
      Q => OutputWriteEn_reg_2086,
      R => '0'
    );
\OutputWriteEn_reg_2086_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \OutputWriteEn_reg_2086_reg[0]_i_18_n_3\,
      CO(3) => \OutputWriteEn_reg_2086_reg[0]_i_13_n_3\,
      CO(2) => \OutputWriteEn_reg_2086_reg[0]_i_13_n_4\,
      CO(1) => \OutputWriteEn_reg_2086_reg[0]_i_13_n_5\,
      CO(0) => \OutputWriteEn_reg_2086_reg[0]_i_13_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \OutputWriteEn_reg_2086[0]_i_19_n_3\,
      O(3 downto 0) => \NLW_OutputWriteEn_reg_2086_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \OutputWriteEn_reg_2086[0]_i_20_n_3\,
      S(2) => \OutputWriteEn_reg_2086[0]_i_21_n_3\,
      S(1) => \OutputWriteEn_reg_2086[0]_i_22_n_3\,
      S(0) => \OutputWriteEn_reg_2086[0]_i_23_n_3\
    );
\OutputWriteEn_reg_2086_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \OutputWriteEn_reg_2086_reg[0]_i_18_n_3\,
      CO(2) => \OutputWriteEn_reg_2086_reg[0]_i_18_n_4\,
      CO(1) => \OutputWriteEn_reg_2086_reg[0]_i_18_n_5\,
      CO(0) => \OutputWriteEn_reg_2086_reg[0]_i_18_n_6\,
      CYINIT => '0',
      DI(3) => \OutputWriteEn_reg_2086[0]_i_24_n_3\,
      DI(2) => \OutputWriteEn_reg_2086[0]_i_25_n_3\,
      DI(1) => \OutputWriteEn_reg_2086[0]_i_26_n_3\,
      DI(0) => \OutputWriteEn_reg_2086[0]_i_27_n_3\,
      O(3 downto 0) => \NLW_OutputWriteEn_reg_2086_reg[0]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \OutputWriteEn_reg_2086[0]_i_28_n_3\,
      S(2) => \OutputWriteEn_reg_2086[0]_i_29_n_3\,
      S(1) => \OutputWriteEn_reg_2086[0]_i_30_n_3\,
      S(0) => \OutputWriteEn_reg_2086[0]_i_31_n_3\
    );
\OutputWriteEn_reg_2086_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \OutputWriteEn_reg_2086_reg[0]_i_8_n_3\,
      CO(3) => icmp_ln288_1_fu_1047_p2,
      CO(2) => \OutputWriteEn_reg_2086_reg[0]_i_4_n_4\,
      CO(1) => \OutputWriteEn_reg_2086_reg[0]_i_4_n_5\,
      CO(0) => \OutputWriteEn_reg_2086_reg[0]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_OutputWriteEn_reg_2086_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \OutputWriteEn_reg_2086[0]_i_9_n_3\,
      S(2) => \OutputWriteEn_reg_2086[0]_i_10_n_3\,
      S(1) => \OutputWriteEn_reg_2086[0]_i_11_n_3\,
      S(0) => \OutputWriteEn_reg_2086[0]_i_12_n_3\
    );
\OutputWriteEn_reg_2086_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \OutputWriteEn_reg_2086_reg[0]_i_13_n_3\,
      CO(3) => \OutputWriteEn_reg_2086_reg[0]_i_8_n_3\,
      CO(2) => \OutputWriteEn_reg_2086_reg[0]_i_8_n_4\,
      CO(1) => \OutputWriteEn_reg_2086_reg[0]_i_8_n_5\,
      CO(0) => \OutputWriteEn_reg_2086_reg[0]_i_8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_OutputWriteEn_reg_2086_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \OutputWriteEn_reg_2086[0]_i_14_n_3\,
      S(2) => \OutputWriteEn_reg_2086[0]_i_15_n_3\,
      S(1) => \OutputWriteEn_reg_2086[0]_i_16_n_3\,
      S(0) => \OutputWriteEn_reg_2086[0]_i_17_n_3\
    );
\PhaseV_reg_588_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => FiltCoeff_5_addr_1_reg_2147(0),
      Q => PhaseV_reg_588(0),
      R => ap_CS_fsm_state4
    );
\PhaseV_reg_588_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => FiltCoeff_5_addr_1_reg_2147(1),
      Q => PhaseV_reg_588(1),
      R => ap_CS_fsm_state4
    );
\PhaseV_reg_588_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => FiltCoeff_5_addr_1_reg_2147(2),
      Q => PhaseV_reg_588(2),
      R => ap_CS_fsm_state4
    );
\PhaseV_reg_588_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => FiltCoeff_5_addr_1_reg_2147(3),
      Q => PhaseV_reg_588(3),
      R => ap_CS_fsm_state4
    );
\PhaseV_reg_588_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => FiltCoeff_5_addr_1_reg_2147(4),
      Q => PhaseV_reg_588(4),
      R => ap_CS_fsm_state4
    );
\PhaseV_reg_588_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => FiltCoeff_5_addr_1_reg_2147(5),
      Q => PhaseV_reg_588(5),
      R => ap_CS_fsm_state4
    );
\PixArrayLoc_3_reg_2081[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => PixArrayLoc_reg_566(0),
      I1 => p_0_in4_in,
      I2 => p_0_in3_in,
      O => \PixArrayLoc_3_reg_2081[3]_i_2_n_3\
    );
\PixArrayLoc_3_reg_2081_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => PixArrayLoc_3_fu_1109_p3(0),
      Q => PixArrayLoc_3_reg_2081(0),
      R => '0'
    );
\PixArrayLoc_3_reg_2081_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => PixArrayLoc_3_fu_1109_p3(10),
      Q => PixArrayLoc_3_reg_2081(10),
      R => '0'
    );
\PixArrayLoc_3_reg_2081_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => PixArrayLoc_3_fu_1109_p3(11),
      Q => PixArrayLoc_3_reg_2081(11),
      R => '0'
    );
\PixArrayLoc_3_reg_2081_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PixArrayLoc_3_reg_2081_reg[7]_i_1_n_3\,
      CO(3) => \PixArrayLoc_3_reg_2081_reg[11]_i_1_n_3\,
      CO(2) => \PixArrayLoc_3_reg_2081_reg[11]_i_1_n_4\,
      CO(1) => \PixArrayLoc_3_reg_2081_reg[11]_i_1_n_5\,
      CO(0) => \PixArrayLoc_3_reg_2081_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PixArrayLoc_3_fu_1109_p3(11 downto 8),
      S(3 downto 0) => PixArrayLoc_reg_566(11 downto 8)
    );
\PixArrayLoc_3_reg_2081_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => PixArrayLoc_3_fu_1109_p3(12),
      Q => PixArrayLoc_3_reg_2081(12),
      R => '0'
    );
\PixArrayLoc_3_reg_2081_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => PixArrayLoc_3_fu_1109_p3(13),
      Q => PixArrayLoc_3_reg_2081(13),
      R => '0'
    );
\PixArrayLoc_3_reg_2081_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => PixArrayLoc_3_fu_1109_p3(14),
      Q => PixArrayLoc_3_reg_2081(14),
      R => '0'
    );
\PixArrayLoc_3_reg_2081_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => PixArrayLoc_3_fu_1109_p3(15),
      Q => PixArrayLoc_3_reg_2081(15),
      R => '0'
    );
\PixArrayLoc_3_reg_2081_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PixArrayLoc_3_reg_2081_reg[11]_i_1_n_3\,
      CO(3) => \NLW_PixArrayLoc_3_reg_2081_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \PixArrayLoc_3_reg_2081_reg[15]_i_1_n_4\,
      CO(1) => \PixArrayLoc_3_reg_2081_reg[15]_i_1_n_5\,
      CO(0) => \PixArrayLoc_3_reg_2081_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PixArrayLoc_3_fu_1109_p3(15 downto 12),
      S(3 downto 0) => PixArrayLoc_reg_566(15 downto 12)
    );
\PixArrayLoc_3_reg_2081_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => PixArrayLoc_3_fu_1109_p3(1),
      Q => PixArrayLoc_3_reg_2081(1),
      R => '0'
    );
\PixArrayLoc_3_reg_2081_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => PixArrayLoc_3_fu_1109_p3(2),
      Q => PixArrayLoc_3_reg_2081(2),
      R => '0'
    );
\PixArrayLoc_3_reg_2081_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => PixArrayLoc_3_fu_1109_p3(3),
      Q => PixArrayLoc_3_reg_2081(3),
      R => '0'
    );
\PixArrayLoc_3_reg_2081_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PixArrayLoc_3_reg_2081_reg[3]_i_1_n_3\,
      CO(2) => \PixArrayLoc_3_reg_2081_reg[3]_i_1_n_4\,
      CO(1) => \PixArrayLoc_3_reg_2081_reg[3]_i_1_n_5\,
      CO(0) => \PixArrayLoc_3_reg_2081_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => PixArrayLoc_reg_566(0),
      O(3 downto 0) => PixArrayLoc_3_fu_1109_p3(3 downto 0),
      S(3 downto 1) => PixArrayLoc_reg_566(3 downto 1),
      S(0) => \PixArrayLoc_3_reg_2081[3]_i_2_n_3\
    );
\PixArrayLoc_3_reg_2081_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => PixArrayLoc_3_fu_1109_p3(4),
      Q => PixArrayLoc_3_reg_2081(4),
      R => '0'
    );
\PixArrayLoc_3_reg_2081_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => PixArrayLoc_3_fu_1109_p3(5),
      Q => PixArrayLoc_3_reg_2081(5),
      R => '0'
    );
\PixArrayLoc_3_reg_2081_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => PixArrayLoc_3_fu_1109_p3(6),
      Q => PixArrayLoc_3_reg_2081(6),
      R => '0'
    );
\PixArrayLoc_3_reg_2081_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => PixArrayLoc_3_fu_1109_p3(7),
      Q => PixArrayLoc_3_reg_2081(7),
      R => '0'
    );
\PixArrayLoc_3_reg_2081_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PixArrayLoc_3_reg_2081_reg[3]_i_1_n_3\,
      CO(3) => \PixArrayLoc_3_reg_2081_reg[7]_i_1_n_3\,
      CO(2) => \PixArrayLoc_3_reg_2081_reg[7]_i_1_n_4\,
      CO(1) => \PixArrayLoc_3_reg_2081_reg[7]_i_1_n_5\,
      CO(0) => \PixArrayLoc_3_reg_2081_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PixArrayLoc_3_fu_1109_p3(7 downto 4),
      S(3 downto 0) => PixArrayLoc_reg_566(7 downto 4)
    );
\PixArrayLoc_3_reg_2081_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => PixArrayLoc_3_fu_1109_p3(8),
      Q => PixArrayLoc_3_reg_2081(8),
      R => '0'
    );
\PixArrayLoc_3_reg_2081_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => PixArrayLoc_3_fu_1109_p3(9),
      Q => PixArrayLoc_3_reg_2081(9),
      R => '0'
    );
\PixArrayLoc_reg_566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => PixArrayLoc_3_reg_2081(0),
      Q => PixArrayLoc_reg_566(0),
      R => ap_CS_fsm_state4
    );
\PixArrayLoc_reg_566_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => PixArrayLoc_3_reg_2081(10),
      Q => PixArrayLoc_reg_566(10),
      R => ap_CS_fsm_state4
    );
\PixArrayLoc_reg_566_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => PixArrayLoc_3_reg_2081(11),
      Q => PixArrayLoc_reg_566(11),
      R => ap_CS_fsm_state4
    );
\PixArrayLoc_reg_566_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => PixArrayLoc_3_reg_2081(12),
      Q => PixArrayLoc_reg_566(12),
      R => ap_CS_fsm_state4
    );
\PixArrayLoc_reg_566_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => PixArrayLoc_3_reg_2081(13),
      Q => PixArrayLoc_reg_566(13),
      R => ap_CS_fsm_state4
    );
\PixArrayLoc_reg_566_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => PixArrayLoc_3_reg_2081(14),
      Q => PixArrayLoc_reg_566(14),
      R => ap_CS_fsm_state4
    );
\PixArrayLoc_reg_566_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => PixArrayLoc_3_reg_2081(15),
      Q => PixArrayLoc_reg_566(15),
      R => ap_CS_fsm_state4
    );
\PixArrayLoc_reg_566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => PixArrayLoc_3_reg_2081(1),
      Q => PixArrayLoc_reg_566(1),
      R => ap_CS_fsm_state4
    );
\PixArrayLoc_reg_566_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => PixArrayLoc_3_reg_2081(2),
      Q => PixArrayLoc_reg_566(2),
      R => ap_CS_fsm_state4
    );
\PixArrayLoc_reg_566_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => PixArrayLoc_3_reg_2081(3),
      Q => PixArrayLoc_reg_566(3),
      R => ap_CS_fsm_state4
    );
\PixArrayLoc_reg_566_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => PixArrayLoc_3_reg_2081(4),
      Q => PixArrayLoc_reg_566(4),
      R => ap_CS_fsm_state4
    );
\PixArrayLoc_reg_566_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => PixArrayLoc_3_reg_2081(5),
      Q => PixArrayLoc_reg_566(5),
      R => ap_CS_fsm_state4
    );
\PixArrayLoc_reg_566_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => PixArrayLoc_3_reg_2081(6),
      Q => PixArrayLoc_reg_566(6),
      R => ap_CS_fsm_state4
    );
\PixArrayLoc_reg_566_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => PixArrayLoc_3_reg_2081(7),
      Q => PixArrayLoc_reg_566(7),
      R => ap_CS_fsm_state4
    );
\PixArrayLoc_reg_566_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => PixArrayLoc_3_reg_2081(8),
      Q => PixArrayLoc_reg_566(8),
      R => ap_CS_fsm_state4
    );
\PixArrayLoc_reg_566_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => PixArrayLoc_3_reg_2081(9),
      Q => PixArrayLoc_reg_566(9),
      R => ap_CS_fsm_state4
    );
\PixArrayVal_val_V_0_reg_641_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_51,
      Q => PixArrayVal_val_V_0_reg_641(0),
      R => '0'
    );
\PixArrayVal_val_V_0_reg_641_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_50,
      Q => PixArrayVal_val_V_0_reg_641(1),
      R => '0'
    );
\PixArrayVal_val_V_0_reg_641_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_49,
      Q => PixArrayVal_val_V_0_reg_641(2),
      R => '0'
    );
\PixArrayVal_val_V_0_reg_641_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_48,
      Q => PixArrayVal_val_V_0_reg_641(3),
      R => '0'
    );
\PixArrayVal_val_V_0_reg_641_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_47,
      Q => PixArrayVal_val_V_0_reg_641(4),
      R => '0'
    );
\PixArrayVal_val_V_0_reg_641_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_46,
      Q => PixArrayVal_val_V_0_reg_641(5),
      R => '0'
    );
\PixArrayVal_val_V_0_reg_641_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_45,
      Q => PixArrayVal_val_V_0_reg_641(6),
      R => '0'
    );
\PixArrayVal_val_V_0_reg_641_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_44,
      Q => PixArrayVal_val_V_0_reg_641(7),
      R => '0'
    );
\PixArrayVal_val_V_1_reg_631_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_43,
      Q => PixArrayVal_val_V_1_reg_631(0),
      R => '0'
    );
\PixArrayVal_val_V_1_reg_631_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_42,
      Q => PixArrayVal_val_V_1_reg_631(1),
      R => '0'
    );
\PixArrayVal_val_V_1_reg_631_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_41,
      Q => PixArrayVal_val_V_1_reg_631(2),
      R => '0'
    );
\PixArrayVal_val_V_1_reg_631_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_40,
      Q => PixArrayVal_val_V_1_reg_631(3),
      R => '0'
    );
\PixArrayVal_val_V_1_reg_631_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_39,
      Q => PixArrayVal_val_V_1_reg_631(4),
      R => '0'
    );
\PixArrayVal_val_V_1_reg_631_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_38,
      Q => PixArrayVal_val_V_1_reg_631(5),
      R => '0'
    );
\PixArrayVal_val_V_1_reg_631_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_37,
      Q => PixArrayVal_val_V_1_reg_631(6),
      R => '0'
    );
\PixArrayVal_val_V_1_reg_631_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_36,
      Q => PixArrayVal_val_V_1_reg_631(7),
      R => '0'
    );
\PixArray_val_V_1_0_reg_2281_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(0),
      Q => PixArray_val_V_1_0_reg_2281(0),
      R => '0'
    );
\PixArray_val_V_1_0_reg_2281_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(1),
      Q => PixArray_val_V_1_0_reg_2281(1),
      R => '0'
    );
\PixArray_val_V_1_0_reg_2281_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(2),
      Q => PixArray_val_V_1_0_reg_2281(2),
      R => '0'
    );
\PixArray_val_V_1_0_reg_2281_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(3),
      Q => PixArray_val_V_1_0_reg_2281(3),
      R => '0'
    );
\PixArray_val_V_1_0_reg_2281_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(4),
      Q => PixArray_val_V_1_0_reg_2281(4),
      R => '0'
    );
\PixArray_val_V_1_0_reg_2281_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(5),
      Q => PixArray_val_V_1_0_reg_2281(5),
      R => '0'
    );
\PixArray_val_V_1_0_reg_2281_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(6),
      Q => PixArray_val_V_1_0_reg_2281(6),
      R => '0'
    );
\PixArray_val_V_1_0_reg_2281_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(7),
      Q => PixArray_val_V_1_0_reg_2281(7),
      R => '0'
    );
\PixArray_val_V_1_1_reg_2287_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(8),
      Q => PixArray_val_V_1_1_reg_2287(0),
      R => '0'
    );
\PixArray_val_V_1_1_reg_2287_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(9),
      Q => PixArray_val_V_1_1_reg_2287(1),
      R => '0'
    );
\PixArray_val_V_1_1_reg_2287_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(10),
      Q => PixArray_val_V_1_1_reg_2287(2),
      R => '0'
    );
\PixArray_val_V_1_1_reg_2287_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(11),
      Q => PixArray_val_V_1_1_reg_2287(3),
      R => '0'
    );
\PixArray_val_V_1_1_reg_2287_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(12),
      Q => PixArray_val_V_1_1_reg_2287(4),
      R => '0'
    );
\PixArray_val_V_1_1_reg_2287_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(13),
      Q => PixArray_val_V_1_1_reg_2287(5),
      R => '0'
    );
\PixArray_val_V_1_1_reg_2287_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(14),
      Q => PixArray_val_V_1_1_reg_2287(6),
      R => '0'
    );
\PixArray_val_V_1_1_reg_2287_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(15),
      Q => PixArray_val_V_1_1_reg_2287(7),
      R => '0'
    );
\PixArray_val_V_1_2_reg_2293_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(16),
      Q => PixArray_val_V_1_2_reg_2293(0),
      R => '0'
    );
\PixArray_val_V_1_2_reg_2293_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(17),
      Q => PixArray_val_V_1_2_reg_2293(1),
      R => '0'
    );
\PixArray_val_V_1_2_reg_2293_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(18),
      Q => PixArray_val_V_1_2_reg_2293(2),
      R => '0'
    );
\PixArray_val_V_1_2_reg_2293_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(19),
      Q => PixArray_val_V_1_2_reg_2293(3),
      R => '0'
    );
\PixArray_val_V_1_2_reg_2293_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(20),
      Q => PixArray_val_V_1_2_reg_2293(4),
      R => '0'
    );
\PixArray_val_V_1_2_reg_2293_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(21),
      Q => PixArray_val_V_1_2_reg_2293(5),
      R => '0'
    );
\PixArray_val_V_1_2_reg_2293_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(22),
      Q => PixArray_val_V_1_2_reg_2293(6),
      R => '0'
    );
\PixArray_val_V_1_2_reg_2293_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_4_q1(23),
      Q => PixArray_val_V_1_2_reg_2293(7),
      R => '0'
    );
\PixArray_val_V_2_0_reg_2260_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(0),
      Q => PixArray_val_V_2_0_reg_2260(0),
      R => '0'
    );
\PixArray_val_V_2_0_reg_2260_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(1),
      Q => PixArray_val_V_2_0_reg_2260(1),
      R => '0'
    );
\PixArray_val_V_2_0_reg_2260_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(2),
      Q => PixArray_val_V_2_0_reg_2260(2),
      R => '0'
    );
\PixArray_val_V_2_0_reg_2260_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(3),
      Q => PixArray_val_V_2_0_reg_2260(3),
      R => '0'
    );
\PixArray_val_V_2_0_reg_2260_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(4),
      Q => PixArray_val_V_2_0_reg_2260(4),
      R => '0'
    );
\PixArray_val_V_2_0_reg_2260_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(5),
      Q => PixArray_val_V_2_0_reg_2260(5),
      R => '0'
    );
\PixArray_val_V_2_0_reg_2260_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(6),
      Q => PixArray_val_V_2_0_reg_2260(6),
      R => '0'
    );
\PixArray_val_V_2_0_reg_2260_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(7),
      Q => PixArray_val_V_2_0_reg_2260(7),
      R => '0'
    );
\PixArray_val_V_2_1_reg_2267_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(8),
      Q => PixArray_val_V_2_1_reg_2267(0),
      R => '0'
    );
\PixArray_val_V_2_1_reg_2267_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(9),
      Q => PixArray_val_V_2_1_reg_2267(1),
      R => '0'
    );
\PixArray_val_V_2_1_reg_2267_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(10),
      Q => PixArray_val_V_2_1_reg_2267(2),
      R => '0'
    );
\PixArray_val_V_2_1_reg_2267_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(11),
      Q => PixArray_val_V_2_1_reg_2267(3),
      R => '0'
    );
\PixArray_val_V_2_1_reg_2267_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(12),
      Q => PixArray_val_V_2_1_reg_2267(4),
      R => '0'
    );
\PixArray_val_V_2_1_reg_2267_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(13),
      Q => PixArray_val_V_2_1_reg_2267(5),
      R => '0'
    );
\PixArray_val_V_2_1_reg_2267_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(14),
      Q => PixArray_val_V_2_1_reg_2267(6),
      R => '0'
    );
\PixArray_val_V_2_1_reg_2267_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(15),
      Q => PixArray_val_V_2_1_reg_2267(7),
      R => '0'
    );
\PixArray_val_V_2_2_reg_2274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(16),
      Q => PixArray_val_V_2_2_reg_2274(0),
      R => '0'
    );
\PixArray_val_V_2_2_reg_2274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(17),
      Q => PixArray_val_V_2_2_reg_2274(1),
      R => '0'
    );
\PixArray_val_V_2_2_reg_2274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(18),
      Q => PixArray_val_V_2_2_reg_2274(2),
      R => '0'
    );
\PixArray_val_V_2_2_reg_2274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(19),
      Q => PixArray_val_V_2_2_reg_2274(3),
      R => '0'
    );
\PixArray_val_V_2_2_reg_2274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(20),
      Q => PixArray_val_V_2_2_reg_2274(4),
      R => '0'
    );
\PixArray_val_V_2_2_reg_2274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(21),
      Q => PixArray_val_V_2_2_reg_2274(5),
      R => '0'
    );
\PixArray_val_V_2_2_reg_2274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(22),
      Q => PixArray_val_V_2_2_reg_2274(6),
      R => '0'
    );
\PixArray_val_V_2_2_reg_2274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_3_q1(23),
      Q => PixArray_val_V_2_2_reg_2274(7),
      R => '0'
    );
\PixArray_val_V_3_0_0_i_reg_761_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761(0),
      Q => PixArray_val_V_3_0_0_i_reg_761(0),
      R => '0'
    );
\PixArray_val_V_3_0_0_i_reg_761_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761(1),
      Q => PixArray_val_V_3_0_0_i_reg_761(1),
      R => '0'
    );
\PixArray_val_V_3_0_0_i_reg_761_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761(2),
      Q => PixArray_val_V_3_0_0_i_reg_761(2),
      R => '0'
    );
\PixArray_val_V_3_0_0_i_reg_761_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761(3),
      Q => PixArray_val_V_3_0_0_i_reg_761(3),
      R => '0'
    );
\PixArray_val_V_3_0_0_i_reg_761_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761(4),
      Q => PixArray_val_V_3_0_0_i_reg_761(4),
      R => '0'
    );
\PixArray_val_V_3_0_0_i_reg_761_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761(5),
      Q => PixArray_val_V_3_0_0_i_reg_761(5),
      R => '0'
    );
\PixArray_val_V_3_0_0_i_reg_761_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761(6),
      Q => PixArray_val_V_3_0_0_i_reg_761(6),
      R => '0'
    );
\PixArray_val_V_3_0_0_i_reg_761_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761(7),
      Q => PixArray_val_V_3_0_0_i_reg_761(7),
      R => '0'
    );
\PixArray_val_V_3_0_reg_2239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(0),
      Q => PixArray_val_V_3_0_reg_2239(0),
      R => '0'
    );
\PixArray_val_V_3_0_reg_2239_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(1),
      Q => PixArray_val_V_3_0_reg_2239(1),
      R => '0'
    );
\PixArray_val_V_3_0_reg_2239_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(2),
      Q => PixArray_val_V_3_0_reg_2239(2),
      R => '0'
    );
\PixArray_val_V_3_0_reg_2239_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(3),
      Q => PixArray_val_V_3_0_reg_2239(3),
      R => '0'
    );
\PixArray_val_V_3_0_reg_2239_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(4),
      Q => PixArray_val_V_3_0_reg_2239(4),
      R => '0'
    );
\PixArray_val_V_3_0_reg_2239_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(5),
      Q => PixArray_val_V_3_0_reg_2239(5),
      R => '0'
    );
\PixArray_val_V_3_0_reg_2239_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(6),
      Q => PixArray_val_V_3_0_reg_2239(6),
      R => '0'
    );
\PixArray_val_V_3_0_reg_2239_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(7),
      Q => PixArray_val_V_3_0_reg_2239(7),
      R => '0'
    );
\PixArray_val_V_3_1_0_i_reg_751_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751(0),
      Q => PixArray_val_V_3_1_0_i_reg_751(0),
      R => '0'
    );
\PixArray_val_V_3_1_0_i_reg_751_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751(1),
      Q => PixArray_val_V_3_1_0_i_reg_751(1),
      R => '0'
    );
\PixArray_val_V_3_1_0_i_reg_751_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751(2),
      Q => PixArray_val_V_3_1_0_i_reg_751(2),
      R => '0'
    );
\PixArray_val_V_3_1_0_i_reg_751_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751(3),
      Q => PixArray_val_V_3_1_0_i_reg_751(3),
      R => '0'
    );
\PixArray_val_V_3_1_0_i_reg_751_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751(4),
      Q => PixArray_val_V_3_1_0_i_reg_751(4),
      R => '0'
    );
\PixArray_val_V_3_1_0_i_reg_751_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751(5),
      Q => PixArray_val_V_3_1_0_i_reg_751(5),
      R => '0'
    );
\PixArray_val_V_3_1_0_i_reg_751_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751(6),
      Q => PixArray_val_V_3_1_0_i_reg_751(6),
      R => '0'
    );
\PixArray_val_V_3_1_0_i_reg_751_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751(7),
      Q => PixArray_val_V_3_1_0_i_reg_751(7),
      R => '0'
    );
\PixArray_val_V_3_1_reg_2246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(8),
      Q => PixArray_val_V_3_1_reg_2246(0),
      R => '0'
    );
\PixArray_val_V_3_1_reg_2246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(9),
      Q => PixArray_val_V_3_1_reg_2246(1),
      R => '0'
    );
\PixArray_val_V_3_1_reg_2246_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(10),
      Q => PixArray_val_V_3_1_reg_2246(2),
      R => '0'
    );
\PixArray_val_V_3_1_reg_2246_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(11),
      Q => PixArray_val_V_3_1_reg_2246(3),
      R => '0'
    );
\PixArray_val_V_3_1_reg_2246_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(12),
      Q => PixArray_val_V_3_1_reg_2246(4),
      R => '0'
    );
\PixArray_val_V_3_1_reg_2246_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(13),
      Q => PixArray_val_V_3_1_reg_2246(5),
      R => '0'
    );
\PixArray_val_V_3_1_reg_2246_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(14),
      Q => PixArray_val_V_3_1_reg_2246(6),
      R => '0'
    );
\PixArray_val_V_3_1_reg_2246_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(15),
      Q => PixArray_val_V_3_1_reg_2246(7),
      R => '0'
    );
\PixArray_val_V_3_2_0_i_reg_741_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741(0),
      Q => PixArray_val_V_3_2_0_i_reg_741(0),
      R => '0'
    );
\PixArray_val_V_3_2_0_i_reg_741_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741(1),
      Q => PixArray_val_V_3_2_0_i_reg_741(1),
      R => '0'
    );
\PixArray_val_V_3_2_0_i_reg_741_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741(2),
      Q => PixArray_val_V_3_2_0_i_reg_741(2),
      R => '0'
    );
\PixArray_val_V_3_2_0_i_reg_741_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741(3),
      Q => PixArray_val_V_3_2_0_i_reg_741(3),
      R => '0'
    );
\PixArray_val_V_3_2_0_i_reg_741_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741(4),
      Q => PixArray_val_V_3_2_0_i_reg_741(4),
      R => '0'
    );
\PixArray_val_V_3_2_0_i_reg_741_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741(5),
      Q => PixArray_val_V_3_2_0_i_reg_741(5),
      R => '0'
    );
\PixArray_val_V_3_2_0_i_reg_741_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741(6),
      Q => PixArray_val_V_3_2_0_i_reg_741(6),
      R => '0'
    );
\PixArray_val_V_3_2_0_i_reg_741_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741(7),
      Q => PixArray_val_V_3_2_0_i_reg_741(7),
      R => '0'
    );
\PixArray_val_V_3_2_reg_2253_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(16),
      Q => PixArray_val_V_3_2_reg_2253(0),
      R => '0'
    );
\PixArray_val_V_3_2_reg_2253_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(17),
      Q => PixArray_val_V_3_2_reg_2253(1),
      R => '0'
    );
\PixArray_val_V_3_2_reg_2253_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(18),
      Q => PixArray_val_V_3_2_reg_2253(2),
      R => '0'
    );
\PixArray_val_V_3_2_reg_2253_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(19),
      Q => PixArray_val_V_3_2_reg_2253(3),
      R => '0'
    );
\PixArray_val_V_3_2_reg_2253_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(20),
      Q => PixArray_val_V_3_2_reg_2253(4),
      R => '0'
    );
\PixArray_val_V_3_2_reg_2253_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(21),
      Q => PixArray_val_V_3_2_reg_2253(5),
      R => '0'
    );
\PixArray_val_V_3_2_reg_2253_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(22),
      Q => PixArray_val_V_3_2_reg_2253(6),
      R => '0'
    );
\PixArray_val_V_3_2_reg_2253_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_2_q1(23),
      Q => PixArray_val_V_3_2_reg_2253(7),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_0_0_i_reg_731(0),
      Q => PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg(0),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_0_0_i_reg_731(1),
      Q => PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg(1),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_0_0_i_reg_731(2),
      Q => PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg(2),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_0_0_i_reg_731(3),
      Q => PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg(3),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_0_0_i_reg_731(4),
      Q => PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg(4),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_0_0_i_reg_731(5),
      Q => PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg(5),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_0_0_i_reg_731(6),
      Q => PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg(6),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_0_0_i_reg_731(7),
      Q => PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg(7),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_731_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731(0),
      Q => PixArray_val_V_4_0_0_i_reg_731(0),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_731_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731(1),
      Q => PixArray_val_V_4_0_0_i_reg_731(1),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_731_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731(2),
      Q => PixArray_val_V_4_0_0_i_reg_731(2),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_731_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731(3),
      Q => PixArray_val_V_4_0_0_i_reg_731(3),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_731_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731(4),
      Q => PixArray_val_V_4_0_0_i_reg_731(4),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_731_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731(5),
      Q => PixArray_val_V_4_0_0_i_reg_731(5),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_731_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731(6),
      Q => PixArray_val_V_4_0_0_i_reg_731(6),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_731_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731(7),
      Q => PixArray_val_V_4_0_0_i_reg_731(7),
      R => '0'
    );
\PixArray_val_V_4_0_reg_2218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(0),
      Q => PixArray_val_V_4_0_reg_2218(0),
      R => '0'
    );
\PixArray_val_V_4_0_reg_2218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(1),
      Q => PixArray_val_V_4_0_reg_2218(1),
      R => '0'
    );
\PixArray_val_V_4_0_reg_2218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(2),
      Q => PixArray_val_V_4_0_reg_2218(2),
      R => '0'
    );
\PixArray_val_V_4_0_reg_2218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(3),
      Q => PixArray_val_V_4_0_reg_2218(3),
      R => '0'
    );
\PixArray_val_V_4_0_reg_2218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(4),
      Q => PixArray_val_V_4_0_reg_2218(4),
      R => '0'
    );
\PixArray_val_V_4_0_reg_2218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(5),
      Q => PixArray_val_V_4_0_reg_2218(5),
      R => '0'
    );
\PixArray_val_V_4_0_reg_2218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(6),
      Q => PixArray_val_V_4_0_reg_2218(6),
      R => '0'
    );
\PixArray_val_V_4_0_reg_2218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(7),
      Q => PixArray_val_V_4_0_reg_2218(7),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_1_0_i_reg_721(0),
      Q => PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg(0),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_1_0_i_reg_721(1),
      Q => PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg(1),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_1_0_i_reg_721(2),
      Q => PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg(2),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_1_0_i_reg_721(3),
      Q => PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg(3),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_1_0_i_reg_721(4),
      Q => PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg(4),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_1_0_i_reg_721(5),
      Q => PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg(5),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_1_0_i_reg_721(6),
      Q => PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg(6),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_1_0_i_reg_721(7),
      Q => PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg(7),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_721_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721(0),
      Q => PixArray_val_V_4_1_0_i_reg_721(0),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_721_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721(1),
      Q => PixArray_val_V_4_1_0_i_reg_721(1),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_721_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721(2),
      Q => PixArray_val_V_4_1_0_i_reg_721(2),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_721_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721(3),
      Q => PixArray_val_V_4_1_0_i_reg_721(3),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_721_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721(4),
      Q => PixArray_val_V_4_1_0_i_reg_721(4),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_721_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721(5),
      Q => PixArray_val_V_4_1_0_i_reg_721(5),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_721_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721(6),
      Q => PixArray_val_V_4_1_0_i_reg_721(6),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_721_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721(7),
      Q => PixArray_val_V_4_1_0_i_reg_721(7),
      R => '0'
    );
\PixArray_val_V_4_1_reg_2225_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(8),
      Q => PixArray_val_V_4_1_reg_2225(0),
      R => '0'
    );
\PixArray_val_V_4_1_reg_2225_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(9),
      Q => PixArray_val_V_4_1_reg_2225(1),
      R => '0'
    );
\PixArray_val_V_4_1_reg_2225_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(10),
      Q => PixArray_val_V_4_1_reg_2225(2),
      R => '0'
    );
\PixArray_val_V_4_1_reg_2225_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(11),
      Q => PixArray_val_V_4_1_reg_2225(3),
      R => '0'
    );
\PixArray_val_V_4_1_reg_2225_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(12),
      Q => PixArray_val_V_4_1_reg_2225(4),
      R => '0'
    );
\PixArray_val_V_4_1_reg_2225_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(13),
      Q => PixArray_val_V_4_1_reg_2225(5),
      R => '0'
    );
\PixArray_val_V_4_1_reg_2225_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(14),
      Q => PixArray_val_V_4_1_reg_2225(6),
      R => '0'
    );
\PixArray_val_V_4_1_reg_2225_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(15),
      Q => PixArray_val_V_4_1_reg_2225(7),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_2_0_i_reg_711(0),
      Q => PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg(0),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_2_0_i_reg_711(1),
      Q => PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg(1),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_2_0_i_reg_711(2),
      Q => PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg(2),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_2_0_i_reg_711(3),
      Q => PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg(3),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_2_0_i_reg_711(4),
      Q => PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg(4),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_2_0_i_reg_711(5),
      Q => PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg(5),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_2_0_i_reg_711(6),
      Q => PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg(6),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_2_0_i_reg_711(7),
      Q => PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg(7),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_711_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711(0),
      Q => PixArray_val_V_4_2_0_i_reg_711(0),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_711_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711(1),
      Q => PixArray_val_V_4_2_0_i_reg_711(1),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_711_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711(2),
      Q => PixArray_val_V_4_2_0_i_reg_711(2),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_711_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711(3),
      Q => PixArray_val_V_4_2_0_i_reg_711(3),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_711_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711(4),
      Q => PixArray_val_V_4_2_0_i_reg_711(4),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_711_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711(5),
      Q => PixArray_val_V_4_2_0_i_reg_711(5),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_711_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711(6),
      Q => PixArray_val_V_4_2_0_i_reg_711(6),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_711_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711(7),
      Q => PixArray_val_V_4_2_0_i_reg_711(7),
      R => '0'
    );
\PixArray_val_V_4_2_reg_2232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(16),
      Q => PixArray_val_V_4_2_reg_2232(0),
      R => '0'
    );
\PixArray_val_V_4_2_reg_2232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(17),
      Q => PixArray_val_V_4_2_reg_2232(1),
      R => '0'
    );
\PixArray_val_V_4_2_reg_2232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(18),
      Q => PixArray_val_V_4_2_reg_2232(2),
      R => '0'
    );
\PixArray_val_V_4_2_reg_2232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(19),
      Q => PixArray_val_V_4_2_reg_2232(3),
      R => '0'
    );
\PixArray_val_V_4_2_reg_2232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(20),
      Q => PixArray_val_V_4_2_reg_2232(4),
      R => '0'
    );
\PixArray_val_V_4_2_reg_2232_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(21),
      Q => PixArray_val_V_4_2_reg_2232(5),
      R => '0'
    );
\PixArray_val_V_4_2_reg_2232_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(22),
      Q => PixArray_val_V_4_2_reg_2232(6),
      R => '0'
    );
\PixArray_val_V_4_2_reg_2232_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_1_q1(23),
      Q => PixArray_val_V_4_2_reg_2232(7),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_700(0),
      Q => PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg(0),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_700(1),
      Q => PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg(1),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_700(2),
      Q => PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg(2),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_700(3),
      Q => PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg(3),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_700(4),
      Q => PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg(4),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_700(5),
      Q => PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg(5),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_700(6),
      Q => PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg(6),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_700(7),
      Q => PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg(7),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg(0),
      Q => PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg(0),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg(1),
      Q => PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg(1),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg(2),
      Q => PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg(2),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg(3),
      Q => PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg(3),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg(4),
      Q => PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg(4),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg(5),
      Q => PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg(5),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg(6),
      Q => PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg(6),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_700_pp1_iter3_reg(7),
      Q => PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg(7),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700(0),
      Q => PixArray_val_V_5_0_1_i_reg_700(0),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700(1),
      Q => PixArray_val_V_5_0_1_i_reg_700(1),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700(2),
      Q => PixArray_val_V_5_0_1_i_reg_700(2),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700(3),
      Q => PixArray_val_V_5_0_1_i_reg_700(3),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700(4),
      Q => PixArray_val_V_5_0_1_i_reg_700(4),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700(5),
      Q => PixArray_val_V_5_0_1_i_reg_700(5),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700(6),
      Q => PixArray_val_V_5_0_1_i_reg_700(6),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_700_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700(7),
      Q => PixArray_val_V_5_0_1_i_reg_700(7),
      R => '0'
    );
\PixArray_val_V_5_0_1_reg_2197[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_block_pp1_stage0_11001,
      I2 => \icmp_ln299_reg_2157_reg_n_3_[0]\,
      O => PixArray_val_V_1_0_reg_22810
    );
\PixArray_val_V_5_0_1_reg_2197_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(0),
      Q => PixArray_val_V_5_0_1_reg_2197(0),
      R => '0'
    );
\PixArray_val_V_5_0_1_reg_2197_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(1),
      Q => PixArray_val_V_5_0_1_reg_2197(1),
      R => '0'
    );
\PixArray_val_V_5_0_1_reg_2197_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(2),
      Q => PixArray_val_V_5_0_1_reg_2197(2),
      R => '0'
    );
\PixArray_val_V_5_0_1_reg_2197_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(3),
      Q => PixArray_val_V_5_0_1_reg_2197(3),
      R => '0'
    );
\PixArray_val_V_5_0_1_reg_2197_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(4),
      Q => PixArray_val_V_5_0_1_reg_2197(4),
      R => '0'
    );
\PixArray_val_V_5_0_1_reg_2197_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(5),
      Q => PixArray_val_V_5_0_1_reg_2197(5),
      R => '0'
    );
\PixArray_val_V_5_0_1_reg_2197_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(6),
      Q => PixArray_val_V_5_0_1_reg_2197(6),
      R => '0'
    );
\PixArray_val_V_5_0_1_reg_2197_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(7),
      Q => PixArray_val_V_5_0_1_reg_2197(7),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_689(0),
      Q => PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg(0),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_689(1),
      Q => PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg(1),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_689(2),
      Q => PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg(2),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_689(3),
      Q => PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg(3),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_689(4),
      Q => PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg(4),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_689(5),
      Q => PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg(5),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_689(6),
      Q => PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg(6),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_689(7),
      Q => PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg(7),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg(0),
      Q => PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg(0),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg(1),
      Q => PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg(1),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg(2),
      Q => PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg(2),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg(3),
      Q => PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg(3),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg(4),
      Q => PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg(4),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg(5),
      Q => PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg(5),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg(6),
      Q => PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg(6),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg(7),
      Q => PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg(7),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689(0),
      Q => PixArray_val_V_5_1_1_i_reg_689(0),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689(1),
      Q => PixArray_val_V_5_1_1_i_reg_689(1),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689(2),
      Q => PixArray_val_V_5_1_1_i_reg_689(2),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689(3),
      Q => PixArray_val_V_5_1_1_i_reg_689(3),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689(4),
      Q => PixArray_val_V_5_1_1_i_reg_689(4),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689(5),
      Q => PixArray_val_V_5_1_1_i_reg_689(5),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689(6),
      Q => PixArray_val_V_5_1_1_i_reg_689(6),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_689_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689(7),
      Q => PixArray_val_V_5_1_1_i_reg_689(7),
      R => '0'
    );
\PixArray_val_V_5_1_2_reg_2204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(8),
      Q => PixArray_val_V_5_1_2_reg_2204(0),
      R => '0'
    );
\PixArray_val_V_5_1_2_reg_2204_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(9),
      Q => PixArray_val_V_5_1_2_reg_2204(1),
      R => '0'
    );
\PixArray_val_V_5_1_2_reg_2204_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(10),
      Q => PixArray_val_V_5_1_2_reg_2204(2),
      R => '0'
    );
\PixArray_val_V_5_1_2_reg_2204_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(11),
      Q => PixArray_val_V_5_1_2_reg_2204(3),
      R => '0'
    );
\PixArray_val_V_5_1_2_reg_2204_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(12),
      Q => PixArray_val_V_5_1_2_reg_2204(4),
      R => '0'
    );
\PixArray_val_V_5_1_2_reg_2204_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(13),
      Q => PixArray_val_V_5_1_2_reg_2204(5),
      R => '0'
    );
\PixArray_val_V_5_1_2_reg_2204_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(14),
      Q => PixArray_val_V_5_1_2_reg_2204(6),
      R => '0'
    );
\PixArray_val_V_5_1_2_reg_2204_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(15),
      Q => PixArray_val_V_5_1_2_reg_2204(7),
      R => '0'
    );
\PixArray_val_V_5_2_0_i_reg_621_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_11,
      Q => PixArray_val_V_5_2_0_i_reg_621(0),
      R => '0'
    );
\PixArray_val_V_5_2_0_i_reg_621_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_10,
      Q => PixArray_val_V_5_2_0_i_reg_621(1),
      R => '0'
    );
\PixArray_val_V_5_2_0_i_reg_621_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_9,
      Q => PixArray_val_V_5_2_0_i_reg_621(2),
      R => '0'
    );
\PixArray_val_V_5_2_0_i_reg_621_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_8,
      Q => PixArray_val_V_5_2_0_i_reg_621(3),
      R => '0'
    );
\PixArray_val_V_5_2_0_i_reg_621_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_7,
      Q => PixArray_val_V_5_2_0_i_reg_621(4),
      R => '0'
    );
\PixArray_val_V_5_2_0_i_reg_621_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_6,
      Q => PixArray_val_V_5_2_0_i_reg_621(5),
      R => '0'
    );
\PixArray_val_V_5_2_0_i_reg_621_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_5,
      Q => PixArray_val_V_5_2_0_i_reg_621(6),
      R => '0'
    );
\PixArray_val_V_5_2_0_i_reg_621_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_4,
      Q => PixArray_val_V_5_2_0_i_reg_621(7),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_678(0),
      Q => PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg(0),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_678(1),
      Q => PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg(1),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_678(2),
      Q => PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg(2),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_678(3),
      Q => PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg(3),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_678(4),
      Q => PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg(4),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_678(5),
      Q => PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg(5),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_678(6),
      Q => PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg(6),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_678(7),
      Q => PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg(7),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg(0),
      Q => PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg(0),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg(1),
      Q => PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg(1),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg(2),
      Q => PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg(2),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg(3),
      Q => PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg(3),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg(4),
      Q => PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg(4),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg(5),
      Q => PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg(5),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg(6),
      Q => PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg(6),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_678_pp1_iter3_reg(7),
      Q => PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg(7),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678(0),
      Q => PixArray_val_V_5_2_1_i_reg_678(0),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678(1),
      Q => PixArray_val_V_5_2_1_i_reg_678(1),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678(2),
      Q => PixArray_val_V_5_2_1_i_reg_678(2),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678(3),
      Q => PixArray_val_V_5_2_1_i_reg_678(3),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678(4),
      Q => PixArray_val_V_5_2_1_i_reg_678(4),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678(5),
      Q => PixArray_val_V_5_2_1_i_reg_678(5),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678(6),
      Q => PixArray_val_V_5_2_1_i_reg_678(6),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_678_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_1_ce0,
      D => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678(7),
      Q => PixArray_val_V_5_2_1_i_reg_678(7),
      R => '0'
    );
\PixArray_val_V_5_2_2_reg_2211_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(16),
      Q => PixArray_val_V_5_2_2_reg_2211(0),
      R => '0'
    );
\PixArray_val_V_5_2_2_reg_2211_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(17),
      Q => PixArray_val_V_5_2_2_reg_2211(1),
      R => '0'
    );
\PixArray_val_V_5_2_2_reg_2211_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(18),
      Q => PixArray_val_V_5_2_2_reg_2211(2),
      R => '0'
    );
\PixArray_val_V_5_2_2_reg_2211_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(19),
      Q => PixArray_val_V_5_2_2_reg_2211(3),
      R => '0'
    );
\PixArray_val_V_5_2_2_reg_2211_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(20),
      Q => PixArray_val_V_5_2_2_reg_2211(4),
      R => '0'
    );
\PixArray_val_V_5_2_2_reg_2211_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(21),
      Q => PixArray_val_V_5_2_2_reg_2211(5),
      R => '0'
    );
\PixArray_val_V_5_2_2_reg_2211_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(22),
      Q => PixArray_val_V_5_2_2_reg_2211(6),
      R => '0'
    );
\PixArray_val_V_5_2_2_reg_2211_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_1_0_reg_22810,
      D => LineBuf_val_V_0_q1(23),
      Q => PixArray_val_V_5_2_2_reg_2211(7),
      R => '0'
    );
\Rate_reg_2008_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(0),
      Q => Rate_reg_2008(0),
      R => '0'
    );
\Rate_reg_2008_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(10),
      Q => Rate_reg_2008(10),
      R => '0'
    );
\Rate_reg_2008_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(11),
      Q => Rate_reg_2008(11),
      R => '0'
    );
\Rate_reg_2008_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(12),
      Q => Rate_reg_2008(12),
      R => '0'
    );
\Rate_reg_2008_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(13),
      Q => Rate_reg_2008(13),
      R => '0'
    );
\Rate_reg_2008_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(14),
      Q => Rate_reg_2008(14),
      R => '0'
    );
\Rate_reg_2008_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(15),
      Q => Rate_reg_2008(15),
      R => '0'
    );
\Rate_reg_2008_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(16),
      Q => Rate_reg_2008(16),
      R => '0'
    );
\Rate_reg_2008_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(17),
      Q => Rate_reg_2008(17),
      R => '0'
    );
\Rate_reg_2008_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(18),
      Q => Rate_reg_2008(18),
      R => '0'
    );
\Rate_reg_2008_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(19),
      Q => Rate_reg_2008(19),
      R => '0'
    );
\Rate_reg_2008_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(1),
      Q => Rate_reg_2008(1),
      R => '0'
    );
\Rate_reg_2008_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(20),
      Q => Rate_reg_2008(20),
      R => '0'
    );
\Rate_reg_2008_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(21),
      Q => Rate_reg_2008(21),
      R => '0'
    );
\Rate_reg_2008_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(22),
      Q => Rate_reg_2008(22),
      R => '0'
    );
\Rate_reg_2008_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(23),
      Q => Rate_reg_2008(23),
      R => '0'
    );
\Rate_reg_2008_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(24),
      Q => Rate_reg_2008(24),
      R => '0'
    );
\Rate_reg_2008_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(25),
      Q => Rate_reg_2008(25),
      R => '0'
    );
\Rate_reg_2008_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(26),
      Q => Rate_reg_2008(26),
      R => '0'
    );
\Rate_reg_2008_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(27),
      Q => Rate_reg_2008(27),
      R => '0'
    );
\Rate_reg_2008_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(28),
      Q => Rate_reg_2008(28),
      R => '0'
    );
\Rate_reg_2008_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(29),
      Q => Rate_reg_2008(29),
      R => '0'
    );
\Rate_reg_2008_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(2),
      Q => Rate_reg_2008(2),
      R => '0'
    );
\Rate_reg_2008_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(30),
      Q => Rate_reg_2008(30),
      R => '0'
    );
\Rate_reg_2008_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(31),
      Q => Rate_reg_2008(31),
      R => '0'
    );
\Rate_reg_2008_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(3),
      Q => Rate_reg_2008(3),
      R => '0'
    );
\Rate_reg_2008_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(4),
      Q => Rate_reg_2008(4),
      R => '0'
    );
\Rate_reg_2008_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(5),
      Q => Rate_reg_2008(5),
      R => '0'
    );
\Rate_reg_2008_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(6),
      Q => Rate_reg_2008(6),
      R => '0'
    );
\Rate_reg_2008_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(7),
      Q => Rate_reg_2008(7),
      R => '0'
    );
\Rate_reg_2008_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(8),
      Q => Rate_reg_2008(8),
      R => '0'
    );
\Rate_reg_2008_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \Rate_reg_2008_reg[31]_0\(9),
      Q => Rate_reg_2008(9),
      R => '0'
    );
\SRL_SIG_reg[15][0]_srl16_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => OutYUV_full_n,
      I1 => ap_enable_reg_pp1_iter9_reg_n_3,
      I2 => OutputWriteEn_reg_2086,
      I3 => ap_block_pp1_stage0_11001,
      O => shiftReg_ce
    );
\WriteLocNext_2_reg_2076[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => WriteLocNext_3_reg_577(0),
      I1 => p_9_in,
      I2 => p_0_in4_in,
      O => \WriteLocNext_2_reg_2076[3]_i_2_n_3\
    );
\WriteLocNext_2_reg_2076_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(0),
      Q => WriteLocNext_2_reg_2076(0),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(10),
      Q => WriteLocNext_2_reg_2076(10),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(11),
      Q => WriteLocNext_2_reg_2076(11),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \WriteLocNext_2_reg_2076_reg[7]_i_1_n_3\,
      CO(3) => \WriteLocNext_2_reg_2076_reg[11]_i_1_n_3\,
      CO(2) => \WriteLocNext_2_reg_2076_reg[11]_i_1_n_4\,
      CO(1) => \WriteLocNext_2_reg_2076_reg[11]_i_1_n_5\,
      CO(0) => \WriteLocNext_2_reg_2076_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => WriteLocNext_2_fu_1101_p3(11 downto 8),
      S(3 downto 0) => WriteLocNext_3_reg_577(11 downto 8)
    );
\WriteLocNext_2_reg_2076_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(12),
      Q => WriteLocNext_2_reg_2076(12),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(13),
      Q => WriteLocNext_2_reg_2076(13),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(14),
      Q => WriteLocNext_2_reg_2076(14),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(15),
      Q => WriteLocNext_2_reg_2076(15),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \WriteLocNext_2_reg_2076_reg[11]_i_1_n_3\,
      CO(3) => \WriteLocNext_2_reg_2076_reg[15]_i_1_n_3\,
      CO(2) => \WriteLocNext_2_reg_2076_reg[15]_i_1_n_4\,
      CO(1) => \WriteLocNext_2_reg_2076_reg[15]_i_1_n_5\,
      CO(0) => \WriteLocNext_2_reg_2076_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => WriteLocNext_2_fu_1101_p3(15 downto 12),
      S(3 downto 0) => WriteLocNext_3_reg_577(15 downto 12)
    );
\WriteLocNext_2_reg_2076_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(16),
      Q => WriteLocNext_2_reg_2076(16),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(17),
      Q => WriteLocNext_2_reg_2076(17),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(18),
      Q => WriteLocNext_2_reg_2076(18),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(19),
      Q => WriteLocNext_2_reg_2076(19),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \WriteLocNext_2_reg_2076_reg[15]_i_1_n_3\,
      CO(3) => \WriteLocNext_2_reg_2076_reg[19]_i_1_n_3\,
      CO(2) => \WriteLocNext_2_reg_2076_reg[19]_i_1_n_4\,
      CO(1) => \WriteLocNext_2_reg_2076_reg[19]_i_1_n_5\,
      CO(0) => \WriteLocNext_2_reg_2076_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => WriteLocNext_2_fu_1101_p3(19 downto 16),
      S(3 downto 0) => WriteLocNext_3_reg_577(19 downto 16)
    );
\WriteLocNext_2_reg_2076_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(1),
      Q => WriteLocNext_2_reg_2076(1),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(20),
      Q => WriteLocNext_2_reg_2076(20),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(21),
      Q => WriteLocNext_2_reg_2076(21),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(22),
      Q => WriteLocNext_2_reg_2076(22),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(23),
      Q => WriteLocNext_2_reg_2076(23),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \WriteLocNext_2_reg_2076_reg[19]_i_1_n_3\,
      CO(3) => \WriteLocNext_2_reg_2076_reg[23]_i_1_n_3\,
      CO(2) => \WriteLocNext_2_reg_2076_reg[23]_i_1_n_4\,
      CO(1) => \WriteLocNext_2_reg_2076_reg[23]_i_1_n_5\,
      CO(0) => \WriteLocNext_2_reg_2076_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => WriteLocNext_2_fu_1101_p3(23 downto 20),
      S(3 downto 0) => WriteLocNext_3_reg_577(23 downto 20)
    );
\WriteLocNext_2_reg_2076_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(24),
      Q => WriteLocNext_2_reg_2076(24),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(25),
      Q => WriteLocNext_2_reg_2076(25),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(26),
      Q => WriteLocNext_2_reg_2076(26),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(27),
      Q => WriteLocNext_2_reg_2076(27),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \WriteLocNext_2_reg_2076_reg[23]_i_1_n_3\,
      CO(3) => \WriteLocNext_2_reg_2076_reg[27]_i_1_n_3\,
      CO(2) => \WriteLocNext_2_reg_2076_reg[27]_i_1_n_4\,
      CO(1) => \WriteLocNext_2_reg_2076_reg[27]_i_1_n_5\,
      CO(0) => \WriteLocNext_2_reg_2076_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => WriteLocNext_2_fu_1101_p3(27 downto 24),
      S(3 downto 0) => WriteLocNext_3_reg_577(27 downto 24)
    );
\WriteLocNext_2_reg_2076_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(28),
      Q => WriteLocNext_2_reg_2076(28),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(29),
      Q => WriteLocNext_2_reg_2076(29),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(2),
      Q => WriteLocNext_2_reg_2076(2),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(30),
      Q => WriteLocNext_2_reg_2076(30),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(31),
      Q => WriteLocNext_2_reg_2076(31),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \WriteLocNext_2_reg_2076_reg[27]_i_1_n_3\,
      CO(3) => \NLW_WriteLocNext_2_reg_2076_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \WriteLocNext_2_reg_2076_reg[31]_i_1_n_4\,
      CO(1) => \WriteLocNext_2_reg_2076_reg[31]_i_1_n_5\,
      CO(0) => \WriteLocNext_2_reg_2076_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => WriteLocNext_2_fu_1101_p3(31 downto 28),
      S(3 downto 0) => WriteLocNext_3_reg_577(31 downto 28)
    );
\WriteLocNext_2_reg_2076_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(3),
      Q => WriteLocNext_2_reg_2076(3),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \WriteLocNext_2_reg_2076_reg[3]_i_1_n_3\,
      CO(2) => \WriteLocNext_2_reg_2076_reg[3]_i_1_n_4\,
      CO(1) => \WriteLocNext_2_reg_2076_reg[3]_i_1_n_5\,
      CO(0) => \WriteLocNext_2_reg_2076_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => WriteLocNext_3_reg_577(0),
      O(3 downto 0) => WriteLocNext_2_fu_1101_p3(3 downto 0),
      S(3 downto 1) => WriteLocNext_3_reg_577(3 downto 1),
      S(0) => \WriteLocNext_2_reg_2076[3]_i_2_n_3\
    );
\WriteLocNext_2_reg_2076_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(4),
      Q => WriteLocNext_2_reg_2076(4),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(5),
      Q => WriteLocNext_2_reg_2076(5),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(6),
      Q => WriteLocNext_2_reg_2076(6),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(7),
      Q => WriteLocNext_2_reg_2076(7),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \WriteLocNext_2_reg_2076_reg[3]_i_1_n_3\,
      CO(3) => \WriteLocNext_2_reg_2076_reg[7]_i_1_n_3\,
      CO(2) => \WriteLocNext_2_reg_2076_reg[7]_i_1_n_4\,
      CO(1) => \WriteLocNext_2_reg_2076_reg[7]_i_1_n_5\,
      CO(0) => \WriteLocNext_2_reg_2076_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => WriteLocNext_2_fu_1101_p3(7 downto 4),
      S(3 downto 0) => WriteLocNext_3_reg_577(7 downto 4)
    );
\WriteLocNext_2_reg_2076_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(8),
      Q => WriteLocNext_2_reg_2076(8),
      R => '0'
    );
\WriteLocNext_2_reg_2076_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => WriteLocNext_2_fu_1101_p3(9),
      Q => WriteLocNext_2_reg_2076(9),
      R => '0'
    );
\WriteLocNext_3_reg_577_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(0),
      Q => WriteLocNext_3_reg_577(0),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(10),
      Q => WriteLocNext_3_reg_577(10),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(11),
      Q => WriteLocNext_3_reg_577(11),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(12),
      Q => WriteLocNext_3_reg_577(12),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(13),
      Q => WriteLocNext_3_reg_577(13),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(14),
      Q => WriteLocNext_3_reg_577(14),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(15),
      Q => WriteLocNext_3_reg_577(15),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(16),
      Q => WriteLocNext_3_reg_577(16),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(17),
      Q => WriteLocNext_3_reg_577(17),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(18),
      Q => WriteLocNext_3_reg_577(18),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(19),
      Q => WriteLocNext_3_reg_577(19),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(1),
      Q => WriteLocNext_3_reg_577(1),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(20),
      Q => WriteLocNext_3_reg_577(20),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(21),
      Q => WriteLocNext_3_reg_577(21),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(22),
      Q => WriteLocNext_3_reg_577(22),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(23),
      Q => WriteLocNext_3_reg_577(23),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(24),
      Q => WriteLocNext_3_reg_577(24),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(25),
      Q => WriteLocNext_3_reg_577(25),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(26),
      Q => WriteLocNext_3_reg_577(26),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(27),
      Q => WriteLocNext_3_reg_577(27),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(28),
      Q => WriteLocNext_3_reg_577(28),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(29),
      Q => WriteLocNext_3_reg_577(29),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(2),
      Q => WriteLocNext_3_reg_577(2),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(30),
      Q => WriteLocNext_3_reg_577(30),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(31),
      Q => WriteLocNext_3_reg_577(31),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(3),
      Q => WriteLocNext_3_reg_577(3),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(4),
      Q => WriteLocNext_3_reg_577(4),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(5),
      Q => WriteLocNext_3_reg_577(5),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(6),
      Q => WriteLocNext_3_reg_577(6),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(7),
      Q => WriteLocNext_3_reg_577(7),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(8),
      Q => WriteLocNext_3_reg_577(8),
      R => ap_CS_fsm_state4
    );
\WriteLocNext_3_reg_577_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => WriteLocNext_2_reg_2076(9),
      Q => WriteLocNext_3_reg_577(9),
      R => ap_CS_fsm_state4
    );
\YLoopSize_reg_2023_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \YLoopSize_reg_2023_reg[9]_0\(0),
      Q => YLoopSize_reg_2023(0),
      R => '0'
    );
\YLoopSize_reg_2023_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \YLoopSize_reg_2023_reg[9]_0\(1),
      Q => YLoopSize_reg_2023(1),
      R => '0'
    );
\YLoopSize_reg_2023_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \YLoopSize_reg_2023_reg[9]_0\(2),
      Q => YLoopSize_reg_2023(2),
      R => '0'
    );
\YLoopSize_reg_2023_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \YLoopSize_reg_2023_reg[9]_0\(3),
      Q => YLoopSize_reg_2023(3),
      R => '0'
    );
\YLoopSize_reg_2023_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \YLoopSize_reg_2023_reg[9]_0\(4),
      Q => YLoopSize_reg_2023(4),
      R => '0'
    );
\YLoopSize_reg_2023_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \YLoopSize_reg_2023_reg[9]_0\(5),
      Q => YLoopSize_reg_2023(5),
      R => '0'
    );
\YLoopSize_reg_2023_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \YLoopSize_reg_2023_reg[9]_0\(6),
      Q => YLoopSize_reg_2023(6),
      R => '0'
    );
\YLoopSize_reg_2023_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \YLoopSize_reg_2023_reg[9]_0\(7),
      Q => YLoopSize_reg_2023(7),
      R => '0'
    );
\YLoopSize_reg_2023_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \YLoopSize_reg_2023_reg[9]_0\(8),
      Q => YLoopSize_reg_2023(8),
      R => '0'
    );
\YLoopSize_reg_2023_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \YLoopSize_reg_2023_reg[9]_0\(9),
      Q => YLoopSize_reg_2023(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \^vscale_core_polyphase_u0_linerate_read\,
      I1 => ap_CS_fsm_state1,
      I2 => ap_CS_fsm_state5,
      I3 => icmp_ln260_fu_962_p2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4C4C4C"
    )
        port map (
      I0 => icmp_ln250_fu_862_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_state1,
      I4 => \^vscale_core_polyphase_u0_linerate_read\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => HwReg_Width_c18_empty_n,
      I1 => HwReg_Width_c20_full_n,
      I2 => HwReg_LineRate_c_empty_n,
      I3 => \ap_CS_fsm[1]_i_3_n_3\,
      I4 => int_ap_idle_i_2_n_3,
      O => \^vscale_core_polyphase_u0_linerate_read\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_CS_fsm_state1,
      I1 => HwReg_HeightIn_c17_empty_n,
      I2 => HwReg_HeightOut_c21_full_n,
      I3 => HwReg_HeightOut_c_empty_n,
      O => \ap_CS_fsm[1]_i_3_n_3\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln250_fu_862_p2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3_n_3\,
      I1 => indvar_flatten_reg_511_reg(0),
      I2 => indvar_flatten_reg_511_reg(1),
      I3 => indvar_flatten_reg_511_reg(2),
      O => icmp_ln250_fu_862_p2
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => indvar_flatten_reg_511_reg(3),
      I1 => indvar_flatten_reg_511_reg(4),
      I2 => indvar_flatten_reg_511_reg(5),
      I3 => indvar_flatten_reg_511_reg(6),
      I4 => indvar_flatten_reg_511_reg(8),
      I5 => indvar_flatten_reg_511_reg(7),
      O => \ap_CS_fsm[2]_i_3_n_3\
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state16,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAFFFFEAFF"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2_n_3\,
      I1 => ap_CS_fsm_state5,
      I2 => icmp_ln260_fu_962_p2,
      I3 => ap_enable_reg_pp1_iter9_reg_n_3,
      I4 => ap_enable_reg_pp1_iter8,
      I5 => \ap_CS_fsm[4]_i_3_n_3\,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000BBB0000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter8,
      I1 => ap_enable_reg_pp1_iter9_reg_n_3,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_condition_pp1_exit_iter0_state6,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => ap_block_pp1_stage0_11001,
      O => \ap_CS_fsm[4]_i_2_n_3\
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      O => \ap_CS_fsm[4]_i_3_n_3\
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008FF00000000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_condition_pp1_exit_iter0_state6,
      I2 => ap_enable_reg_pp1_iter1_reg_n_3,
      I3 => \ap_CS_fsm[5]_i_2__0_n_3\,
      I4 => ap_block_pp1_stage0_11001,
      I5 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter8,
      I1 => ap_enable_reg_pp1_iter9_reg_n_3,
      O => \ap_CS_fsm[5]_i_2__0_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state16,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^vscale_core_polyphase_u0_linerate_read\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => icmp_ln250_fu_862_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_3\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_3\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => icmp_ln250_fu_862_p2,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_3\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_3\,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
\ap_enable_reg_pp1_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888A8880000A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => icmp_ln260_fu_962_p2,
      I3 => ap_CS_fsm_state5,
      I4 => ap_condition_pp1_exit_iter0_state6,
      I5 => ap_enable_reg_pp1_iter0_i_2_n_3,
      O => \ap_enable_reg_pp1_iter0_i_1__0_n_3\
    );
ap_enable_reg_pp1_iter0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_block_pp1_stage0_11001,
      I1 => ap_CS_fsm_pp1_stage0,
      O => ap_enable_reg_pp1_iter0_i_2_n_3
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter0_i_1__0_n_3\,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
\ap_enable_reg_pp1_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888800A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_condition_pp1_exit_iter0_state6,
      I4 => ap_block_pp1_stage0_11001,
      O => \ap_enable_reg_pp1_iter1_i_1__0_n_3\
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter1_i_1__0_n_3\,
      Q => ap_enable_reg_pp1_iter1_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter1_reg_n_3,
      Q => ap_enable_reg_pp1_iter2,
      R => SS(0)
    );
ap_enable_reg_pp1_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter2,
      Q => ap_enable_reg_pp1_iter3,
      R => SS(0)
    );
ap_enable_reg_pp1_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter3,
      Q => ap_enable_reg_pp1_iter4,
      R => SS(0)
    );
ap_enable_reg_pp1_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter4,
      Q => ap_enable_reg_pp1_iter5,
      R => SS(0)
    );
ap_enable_reg_pp1_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter5,
      Q => ap_enable_reg_pp1_iter6,
      R => SS(0)
    );
ap_enable_reg_pp1_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter6,
      Q => ap_enable_reg_pp1_iter7,
      R => SS(0)
    );
ap_enable_reg_pp1_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter7,
      Q => ap_enable_reg_pp1_iter8,
      R => SS(0)
    );
ap_enable_reg_pp1_iter9_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A088A088A088A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp1_iter9_reg_n_3,
      I2 => ap_enable_reg_pp1_iter8,
      I3 => ap_block_pp1_stage0_11001,
      I4 => ap_CS_fsm_state5,
      I5 => icmp_ln260_fu_962_p2,
      O => ap_enable_reg_pp1_iter9_i_1_n_3
    );
ap_enable_reg_pp1_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter9_i_1_n_3,
      Q => ap_enable_reg_pp1_iter9_reg_n_3,
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_50,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_49,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_48,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_47,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_46,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_45,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_44,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_43,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_42,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_41,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_40,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_39,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_38,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_37,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_36,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_35,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_10,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_9,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_8,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_7,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_6,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_5,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_4,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_2_U_n_3,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_50,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_49,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_48,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_47,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_46,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_45,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_44,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_43,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_42,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_41,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_40,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_39,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_38,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_37,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_36,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_35,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_751(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_10,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_9,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_8,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_7,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_6,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_5,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_4,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_1_U_n_3,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_741(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_99,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_98,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_97,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_96,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_95,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_94,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_93,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_92,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_731(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_91,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_90,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_89,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_88,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_87,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_86,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_85,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_84,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_721(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_83,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_82,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_81,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_80,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_79,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_78,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_77,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_76,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_75,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_74,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_73,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_72,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_71,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_70,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_69,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_68,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_67,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_66,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_65,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_64,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_63,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_62,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_61,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_60,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_59,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_58,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_57,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_56,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_55,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_54,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_53,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => LineBuf_val_V_0_U_n_52,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678(7),
      R => '0'
    );
ap_sync_reg_Block_split4_proc_U0_ap_ready_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln260_fu_962_p2,
      I1 => ap_CS_fsm_state5,
      O => \ap_CS_fsm_reg[3]_1\
    );
ap_sync_reg_vscale_core_polyphase_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F400F400F400"
    )
        port map (
      I0 => icmp_ln260_fu_962_p2,
      I1 => ap_CS_fsm_state5,
      I2 => ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg,
      I3 => ap_rst_n,
      I4 => \^ap_sync_ready\,
      I5 => ap_start,
      O => \ap_CS_fsm_reg[3]_0\
    );
\brmerge221_i_reg_2118[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_fu_962_p2,
      I1 => ap_CS_fsm_state5,
      O => ap_enable_reg_pp1_iter00
    );
\brmerge221_i_reg_2118[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => \brmerge221_i_reg_2118[0]_i_4_n_3\,
      O => brmerge221_i_fu_1178_p2
    );
\brmerge221_i_reg_2118[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \brmerge221_i_reg_2118[0]_i_5_n_3\,
      I1 => tmp_fu_987_p4(7),
      I2 => tmp_fu_987_p4(6),
      I3 => tmp_fu_987_p4(5),
      I4 => tmp_fu_987_p4(4),
      I5 => \brmerge221_i_reg_2118[0]_i_6_n_3\,
      O => p_0_in3_in
    );
\brmerge221_i_reg_2118[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => sel0(3),
      I3 => sel0(2),
      I4 => \brmerge221_i_reg_2118[0]_i_7_n_3\,
      O => \brmerge221_i_reg_2118[0]_i_4_n_3\
    );
\brmerge221_i_reg_2118[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_fu_987_p4(1),
      I1 => tmp_fu_987_p4(0),
      I2 => tmp_fu_987_p4(3),
      I3 => tmp_fu_987_p4(2),
      O => \brmerge221_i_reg_2118[0]_i_5_n_3\
    );
\brmerge221_i_reg_2118[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_fu_987_p4(12),
      I1 => tmp_fu_987_p4(13),
      I2 => tmp_fu_987_p4(15),
      I3 => tmp_fu_987_p4(14),
      I4 => \brmerge221_i_reg_2118[0]_i_8_n_3\,
      O => \brmerge221_i_reg_2118[0]_i_6_n_3\
    );
\brmerge221_i_reg_2118[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(5),
      I2 => sel0(6),
      I3 => sel0(7),
      O => \brmerge221_i_reg_2118[0]_i_7_n_3\
    );
\brmerge221_i_reg_2118[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_fu_987_p4(9),
      I1 => tmp_fu_987_p4(8),
      I2 => tmp_fu_987_p4(11),
      I3 => tmp_fu_987_p4(10),
      O => \brmerge221_i_reg_2118[0]_i_8_n_3\
    );
\brmerge221_i_reg_2118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => brmerge221_i_fu_1178_p2,
      Q => \brmerge221_i_reg_2118_reg_n_3_[0]\,
      R => '0'
    );
\cmp106_i_reg_2099[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101FF00FF00FF00"
    )
        port map (
      I0 => \brmerge221_i_reg_2118[0]_i_4_n_3\,
      I1 => \y_reg_544_reg_n_3_[1]\,
      I2 => \y_reg_544_reg_n_3_[0]\,
      I3 => \cmp106_i_reg_2099_reg_n_3_[0]\,
      I4 => ap_CS_fsm_state5,
      I5 => icmp_ln260_fu_962_p2,
      O => \cmp106_i_reg_2099[0]_i_1_n_3\
    );
\cmp106_i_reg_2099_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp106_i_reg_2099[0]_i_1_n_3\,
      Q => \cmp106_i_reg_2099_reg_n_3_[0]\,
      R => '0'
    );
\cmp81_i_reg_2095[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PixArrayLoc_3_fu_1109_p3(9),
      I1 => zext_ln225_reg_2018_reg(9),
      O => \cmp81_i_reg_2095[0]_i_10_n_3\
    );
\cmp81_i_reg_2095[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PixArrayLoc_3_fu_1109_p3(8),
      I1 => zext_ln225_reg_2018_reg(8),
      O => \cmp81_i_reg_2095[0]_i_11_n_3\
    );
\cmp81_i_reg_2095[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PixArrayLoc_3_fu_1109_p3(7),
      I1 => zext_ln225_reg_2018_reg(7),
      O => \cmp81_i_reg_2095[0]_i_12_n_3\
    );
\cmp81_i_reg_2095[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PixArrayLoc_3_fu_1109_p3(10),
      I1 => PixArrayLoc_3_fu_1109_p3(11),
      O => \cmp81_i_reg_2095[0]_i_13_n_3\
    );
\cmp81_i_reg_2095[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => zext_ln225_reg_2018_reg(9),
      I1 => PixArrayLoc_3_fu_1109_p3(9),
      I2 => PixArrayLoc_3_fu_1109_p3(10),
      O => \cmp81_i_reg_2095[0]_i_14_n_3\
    );
\cmp81_i_reg_2095[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => zext_ln225_reg_2018_reg(8),
      I1 => PixArrayLoc_3_fu_1109_p3(8),
      I2 => zext_ln225_reg_2018_reg(9),
      I3 => PixArrayLoc_3_fu_1109_p3(9),
      O => \cmp81_i_reg_2095[0]_i_15_n_3\
    );
\cmp81_i_reg_2095[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => zext_ln225_reg_2018_reg(7),
      I1 => PixArrayLoc_3_fu_1109_p3(7),
      I2 => zext_ln225_reg_2018_reg(8),
      I3 => PixArrayLoc_3_fu_1109_p3(8),
      O => \cmp81_i_reg_2095[0]_i_16_n_3\
    );
\cmp81_i_reg_2095[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PixArrayLoc_3_fu_1109_p3(6),
      I1 => zext_ln225_reg_2018_reg(6),
      O => \cmp81_i_reg_2095[0]_i_18_n_3\
    );
\cmp81_i_reg_2095[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PixArrayLoc_3_fu_1109_p3(5),
      I1 => zext_ln225_reg_2018_reg(5),
      O => \cmp81_i_reg_2095[0]_i_19_n_3\
    );
\cmp81_i_reg_2095[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PixArrayLoc_3_fu_1109_p3(4),
      I1 => zext_ln225_reg_2018_reg(4),
      O => \cmp81_i_reg_2095[0]_i_20_n_3\
    );
\cmp81_i_reg_2095[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PixArrayLoc_3_fu_1109_p3(3),
      I1 => zext_ln225_reg_2018_reg(3),
      O => \cmp81_i_reg_2095[0]_i_21_n_3\
    );
\cmp81_i_reg_2095[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => zext_ln225_reg_2018_reg(6),
      I1 => PixArrayLoc_3_fu_1109_p3(6),
      I2 => zext_ln225_reg_2018_reg(7),
      I3 => PixArrayLoc_3_fu_1109_p3(7),
      O => \cmp81_i_reg_2095[0]_i_22_n_3\
    );
\cmp81_i_reg_2095[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => zext_ln225_reg_2018_reg(5),
      I1 => PixArrayLoc_3_fu_1109_p3(5),
      I2 => zext_ln225_reg_2018_reg(6),
      I3 => PixArrayLoc_3_fu_1109_p3(6),
      O => \cmp81_i_reg_2095[0]_i_23_n_3\
    );
\cmp81_i_reg_2095[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => zext_ln225_reg_2018_reg(4),
      I1 => PixArrayLoc_3_fu_1109_p3(4),
      I2 => zext_ln225_reg_2018_reg(5),
      I3 => PixArrayLoc_3_fu_1109_p3(5),
      O => \cmp81_i_reg_2095[0]_i_24_n_3\
    );
\cmp81_i_reg_2095[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => zext_ln225_reg_2018_reg(3),
      I1 => PixArrayLoc_3_fu_1109_p3(3),
      I2 => zext_ln225_reg_2018_reg(4),
      I3 => PixArrayLoc_3_fu_1109_p3(4),
      O => \cmp81_i_reg_2095[0]_i_25_n_3\
    );
\cmp81_i_reg_2095[0]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln225_reg_2018_reg(2),
      O => \cmp81_i_reg_2095[0]_i_26_n_3\
    );
\cmp81_i_reg_2095[0]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln225_reg_2018_reg(2),
      I1 => zext_ln225_reg_2018_reg(3),
      I2 => PixArrayLoc_3_fu_1109_p3(3),
      O => \cmp81_i_reg_2095[0]_i_27_n_3\
    );
\cmp81_i_reg_2095[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln225_reg_2018_reg(2),
      I1 => PixArrayLoc_3_fu_1109_p3(2),
      O => \cmp81_i_reg_2095[0]_i_28_n_3\
    );
\cmp81_i_reg_2095[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PixArrayLoc_3_fu_1109_p3(1),
      I1 => zext_ln225_reg_2018_reg(1),
      O => \cmp81_i_reg_2095[0]_i_29_n_3\
    );
\cmp81_i_reg_2095[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PixArrayLoc_3_fu_1109_p3(15),
      O => \cmp81_i_reg_2095[0]_i_3_n_3\
    );
\cmp81_i_reg_2095[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PixArrayLoc_3_fu_1109_p3(0),
      I1 => zext_ln225_reg_2018_reg(0),
      O => \cmp81_i_reg_2095[0]_i_30_n_3\
    );
\cmp81_i_reg_2095[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PixArrayLoc_3_fu_1109_p3(14),
      I1 => PixArrayLoc_3_fu_1109_p3(15),
      O => \cmp81_i_reg_2095[0]_i_5_n_3\
    );
\cmp81_i_reg_2095[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PixArrayLoc_3_fu_1109_p3(13),
      I1 => PixArrayLoc_3_fu_1109_p3(14),
      O => \cmp81_i_reg_2095[0]_i_6_n_3\
    );
\cmp81_i_reg_2095[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PixArrayLoc_3_fu_1109_p3(12),
      I1 => PixArrayLoc_3_fu_1109_p3(13),
      O => \cmp81_i_reg_2095[0]_i_7_n_3\
    );
\cmp81_i_reg_2095[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PixArrayLoc_3_fu_1109_p3(11),
      I1 => PixArrayLoc_3_fu_1109_p3(12),
      O => \cmp81_i_reg_2095[0]_i_8_n_3\
    );
\cmp81_i_reg_2095_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => cmp81_i_fu_1167_p2,
      Q => cmp81_i_reg_2095,
      R => '0'
    );
\cmp81_i_reg_2095_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp81_i_reg_2095_reg[0]_i_2_n_3\,
      CO(3 downto 1) => \NLW_cmp81_i_reg_2095_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \cmp81_i_reg_2095_reg[0]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => PixArrayLoc_3_fu_1109_p3(15),
      O(3 downto 2) => \NLW_cmp81_i_reg_2095_reg[0]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => cmp81_i_fu_1167_p2,
      O(0) => \NLW_cmp81_i_reg_2095_reg[0]_i_1_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \cmp81_i_reg_2095[0]_i_3_n_3\
    );
\cmp81_i_reg_2095_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmp81_i_reg_2095_reg[0]_i_17_n_3\,
      CO(2) => \cmp81_i_reg_2095_reg[0]_i_17_n_4\,
      CO(1) => \cmp81_i_reg_2095_reg[0]_i_17_n_5\,
      CO(0) => \cmp81_i_reg_2095_reg[0]_i_17_n_6\,
      CYINIT => '0',
      DI(3) => \cmp81_i_reg_2095[0]_i_26_n_3\,
      DI(2) => zext_ln225_reg_2018_reg(2),
      DI(1 downto 0) => PixArrayLoc_3_fu_1109_p3(1 downto 0),
      O(3 downto 0) => \NLW_cmp81_i_reg_2095_reg[0]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp81_i_reg_2095[0]_i_27_n_3\,
      S(2) => \cmp81_i_reg_2095[0]_i_28_n_3\,
      S(1) => \cmp81_i_reg_2095[0]_i_29_n_3\,
      S(0) => \cmp81_i_reg_2095[0]_i_30_n_3\
    );
\cmp81_i_reg_2095_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp81_i_reg_2095_reg[0]_i_4_n_3\,
      CO(3) => \cmp81_i_reg_2095_reg[0]_i_2_n_3\,
      CO(2) => \cmp81_i_reg_2095_reg[0]_i_2_n_4\,
      CO(1) => \cmp81_i_reg_2095_reg[0]_i_2_n_5\,
      CO(0) => \cmp81_i_reg_2095_reg[0]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => PixArrayLoc_3_fu_1109_p3(14 downto 11),
      O(3 downto 0) => \NLW_cmp81_i_reg_2095_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp81_i_reg_2095[0]_i_5_n_3\,
      S(2) => \cmp81_i_reg_2095[0]_i_6_n_3\,
      S(1) => \cmp81_i_reg_2095[0]_i_7_n_3\,
      S(0) => \cmp81_i_reg_2095[0]_i_8_n_3\
    );
\cmp81_i_reg_2095_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp81_i_reg_2095_reg[0]_i_9_n_3\,
      CO(3) => \cmp81_i_reg_2095_reg[0]_i_4_n_3\,
      CO(2) => \cmp81_i_reg_2095_reg[0]_i_4_n_4\,
      CO(1) => \cmp81_i_reg_2095_reg[0]_i_4_n_5\,
      CO(0) => \cmp81_i_reg_2095_reg[0]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => PixArrayLoc_3_fu_1109_p3(10),
      DI(2) => \cmp81_i_reg_2095[0]_i_10_n_3\,
      DI(1) => \cmp81_i_reg_2095[0]_i_11_n_3\,
      DI(0) => \cmp81_i_reg_2095[0]_i_12_n_3\,
      O(3 downto 0) => \NLW_cmp81_i_reg_2095_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp81_i_reg_2095[0]_i_13_n_3\,
      S(2) => \cmp81_i_reg_2095[0]_i_14_n_3\,
      S(1) => \cmp81_i_reg_2095[0]_i_15_n_3\,
      S(0) => \cmp81_i_reg_2095[0]_i_16_n_3\
    );
\cmp81_i_reg_2095_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp81_i_reg_2095_reg[0]_i_17_n_3\,
      CO(3) => \cmp81_i_reg_2095_reg[0]_i_9_n_3\,
      CO(2) => \cmp81_i_reg_2095_reg[0]_i_9_n_4\,
      CO(1) => \cmp81_i_reg_2095_reg[0]_i_9_n_5\,
      CO(0) => \cmp81_i_reg_2095_reg[0]_i_9_n_6\,
      CYINIT => '0',
      DI(3) => \cmp81_i_reg_2095[0]_i_18_n_3\,
      DI(2) => \cmp81_i_reg_2095[0]_i_19_n_3\,
      DI(1) => \cmp81_i_reg_2095[0]_i_20_n_3\,
      DI(0) => \cmp81_i_reg_2095[0]_i_21_n_3\,
      O(3 downto 0) => \NLW_cmp81_i_reg_2095_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp81_i_reg_2095[0]_i_22_n_3\,
      S(2) => \cmp81_i_reg_2095[0]_i_23_n_3\,
      S(1) => \cmp81_i_reg_2095[0]_i_24_n_3\,
      S(0) => \cmp81_i_reg_2095[0]_i_25_n_3\
    );
\gen_write[1].mem_reg_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_write[1].mem_reg_i_10_n_3\,
      CO(2) => \gen_write[1].mem_reg_i_10_n_4\,
      CO(1) => \gen_write[1].mem_reg_i_10_n_5\,
      CO(0) => \gen_write[1].mem_reg_i_10_n_6\,
      CYINIT => '0',
      DI(3) => \gen_write[1].mem_reg_i_22_n_3\,
      DI(2) => \gen_write[1].mem_reg_i_23_n_3\,
      DI(1) => \gen_write[1].mem_reg_i_24_n_3\,
      DI(0) => '0',
      O(3 downto 0) => vfltCoeff_address0(3 downto 0),
      S(3) => \gen_write[1].mem_reg_i_25_n_3\,
      S(2) => \gen_write[1].mem_reg_i_26_n_3\,
      S(1) => \gen_write[1].mem_reg_i_27_n_3\,
      S(0) => \gen_write[1].mem_reg_i_28_n_3\
    );
\gen_write[1].mem_reg_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47B80000"
    )
        port map (
      I0 => select_ln250_1_reg_2041_reg(5),
      I1 => i_reg_5220,
      I2 => \i_reg_522_reg_n_3_[5]\,
      I3 => \gen_write[1].mem_reg_i_29_n_3\,
      I4 => \select_ln250_1_fu_888_p3__0\(3),
      O => \gen_write[1].mem_reg_i_15_n_3\
    );
\gen_write[1].mem_reg_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_write[1].mem_reg_i_30_n_3\,
      I1 => \select_ln250_1_fu_888_p3__0\(2),
      O => \gen_write[1].mem_reg_i_16_n_3\
    );
\gen_write[1].mem_reg_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \select_ln250_1_fu_888_p3__0\(1),
      I1 => \select_ln250_1_fu_888_p3__0\(3),
      O => \gen_write[1].mem_reg_i_17_n_3\
    );
\gen_write[1].mem_reg_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF001DE21DE200FF"
    )
        port map (
      I0 => \i_reg_522_reg_n_3_[6]\,
      I1 => i_reg_5220,
      I2 => \select_ln250_1_reg_2041_reg__0\(6),
      I3 => \ap_phi_mux_i_phi_fu_526_p4__0__0\(5),
      I4 => \select_ln250_1_reg_2041[5]_i_2_n_3\,
      I5 => \ap_phi_mux_i_phi_fu_526_p4__0__0\(4),
      O => \gen_write[1].mem_reg_i_18_n_3\
    );
\gen_write[1].mem_reg_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"933CC996"
    )
        port map (
      I0 => \select_ln250_1_fu_888_p3__0\(3),
      I1 => \gen_write[1].mem_reg_i_33_n_3\,
      I2 => \ap_phi_mux_i_phi_fu_526_p4__0__0\(4),
      I3 => \select_ln250_1_reg_2041[5]_i_2_n_3\,
      I4 => \ap_phi_mux_i_phi_fu_526_p4__0__0\(5),
      O => \gen_write[1].mem_reg_i_19_n_3\
    );
\gen_write[1].mem_reg_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC66339"
    )
        port map (
      I0 => \select_ln250_1_fu_888_p3__0\(2),
      I1 => \select_ln250_1_fu_888_p3__0\(3),
      I2 => \ap_phi_mux_i_phi_fu_526_p4__0__0\(4),
      I3 => \select_ln250_1_reg_2041[5]_i_2_n_3\,
      I4 => \ap_phi_mux_i_phi_fu_526_p4__0__0\(5),
      O => \gen_write[1].mem_reg_i_20_n_3\
    );
\gen_write[1].mem_reg_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4B44B"
    )
        port map (
      I0 => \select_ln250_1_fu_888_p3__0\(3),
      I1 => \select_ln250_1_fu_888_p3__0\(1),
      I2 => \select_ln250_1_reg_2041[5]_i_2_n_3\,
      I3 => \ap_phi_mux_i_phi_fu_526_p4__0__0\(4),
      I4 => \select_ln250_1_fu_888_p3__0\(2),
      O => \gen_write[1].mem_reg_i_21_n_3\
    );
\gen_write[1].mem_reg_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000047B8"
    )
        port map (
      I0 => select_ln250_1_reg_2041_reg(0),
      I1 => i_reg_5220,
      I2 => \i_reg_522_reg_n_3_[0]\,
      I3 => p_0_in,
      I4 => \select_ln250_1_fu_888_p3__0\(2),
      O => \gen_write[1].mem_reg_i_22_n_3\
    );
\gen_write[1].mem_reg_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => j_reg_533(2),
      I1 => j_reg_533(1),
      I2 => j_reg_533(0),
      I3 => \select_ln250_1_fu_888_p3__0\(1),
      O => \gen_write[1].mem_reg_i_23_n_3\
    );
\gen_write[1].mem_reg_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCBFBFBFCCBF"
    )
        port map (
      I0 => j_reg_533(0),
      I1 => j_reg_533(1),
      I2 => j_reg_533(2),
      I3 => \i_reg_522_reg_n_3_[0]\,
      I4 => i_reg_5220,
      I5 => select_ln250_1_reg_2041_reg(0),
      O => \gen_write[1].mem_reg_i_24_n_3\
    );
\gen_write[1].mem_reg_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \select_ln250_1_fu_888_p3__0\(2),
      I1 => \select_ln250_1_reg_2041[0]_i_1_n_3\,
      I2 => \select_ln250_1_fu_888_p3__0\(3),
      I3 => \select_ln250_1_fu_888_p3__0\(1),
      O => \gen_write[1].mem_reg_i_25_n_3\
    );
\gen_write[1].mem_reg_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFF750075008AFF"
    )
        port map (
      I0 => \select_ln250_1_fu_888_p3__0\(1),
      I1 => j_reg_533(0),
      I2 => j_reg_533(1),
      I3 => j_reg_533(2),
      I4 => \ap_phi_mux_i_phi_fu_526_p4__0\(0),
      I5 => \select_ln250_1_fu_888_p3__0\(2),
      O => \gen_write[1].mem_reg_i_26_n_3\
    );
\gen_write[1].mem_reg_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3999CC66"
    )
        port map (
      I0 => \ap_phi_mux_i_phi_fu_526_p4__0\(0),
      I1 => \select_ln250_1_fu_888_p3__0\(1),
      I2 => j_reg_533(0),
      I3 => j_reg_533(1),
      I4 => j_reg_533(2),
      O => \gen_write[1].mem_reg_i_27_n_3\
    );
\gen_write[1].mem_reg_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => j_reg_533(1),
      I1 => \i_reg_522_reg_n_3_[0]\,
      I2 => i_reg_5220,
      I3 => select_ln250_1_reg_2041_reg(0),
      O => \gen_write[1].mem_reg_i_28_n_3\
    );
\gen_write[1].mem_reg_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757777777F777777"
    )
        port map (
      I0 => \select_ln250_1_reg_2041[5]_i_2_n_3\,
      I1 => \i_reg_522_reg_n_3_[4]\,
      I2 => icmp_ln250_reg_2033,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => select_ln250_1_reg_2041_reg(4),
      O => \gen_write[1].mem_reg_i_29_n_3\
    );
\gen_write[1].mem_reg_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF00800040FF7F"
    )
        port map (
      I0 => select_ln250_1_reg_2041_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln250_reg_2033,
      I4 => \i_reg_522_reg_n_3_[4]\,
      I5 => \select_ln250_1_reg_2041[5]_i_2_n_3\,
      O => \gen_write[1].mem_reg_i_30_n_3\
    );
\gen_write[1].mem_reg_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => select_ln250_1_reg_2041_reg(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln250_reg_2033,
      I4 => \i_reg_522_reg_n_3_[5]\,
      O => \ap_phi_mux_i_phi_fu_526_p4__0__0\(5)
    );
\gen_write[1].mem_reg_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => select_ln250_1_reg_2041_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln250_reg_2033,
      I4 => \i_reg_522_reg_n_3_[4]\,
      O => \ap_phi_mux_i_phi_fu_526_p4__0__0\(4)
    );
\gen_write[1].mem_reg_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \select_ln250_1_reg_2041_reg__0\(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln250_reg_2033,
      I4 => \i_reg_522_reg_n_3_[6]\,
      O => \gen_write[1].mem_reg_i_33_n_3\
    );
\gen_write[1].mem_reg_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => select_ln250_1_reg_2041_reg(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln250_reg_2033,
      I4 => \i_reg_522_reg_n_3_[0]\,
      O => \ap_phi_mux_i_phi_fu_526_p4__0\(0)
    );
\gen_write[1].mem_reg_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_write[1].mem_reg_i_10_n_3\,
      CO(3) => \NLW_gen_write[1].mem_reg_i_9_CO_UNCONNECTED\(3),
      CO(2) => \gen_write[1].mem_reg_i_9_n_4\,
      CO(1) => \gen_write[1].mem_reg_i_9_n_5\,
      CO(0) => \gen_write[1].mem_reg_i_9_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gen_write[1].mem_reg_i_15_n_3\,
      DI(1) => \gen_write[1].mem_reg_i_16_n_3\,
      DI(0) => \gen_write[1].mem_reg_i_17_n_3\,
      O(3 downto 0) => vfltCoeff_address0(7 downto 4),
      S(3) => \gen_write[1].mem_reg_i_18_n_3\,
      S(2) => \gen_write[1].mem_reg_i_19_n_3\,
      S(1) => \gen_write[1].mem_reg_i_20_n_3\,
      S(0) => \gen_write[1].mem_reg_i_21_n_3\
    );
\i_reg_522[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \^vscale_core_polyphase_u0_linerate_read\,
      I1 => icmp_ln250_reg_2033,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      O => i_reg_522
    );
\i_reg_522[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln250_reg_2033,
      O => i_reg_5220
    );
\i_reg_522_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_5220,
      D => select_ln250_1_reg_2041_reg(0),
      Q => \i_reg_522_reg_n_3_[0]\,
      R => i_reg_522
    );
\i_reg_522_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_5220,
      D => select_ln250_1_reg_2041_reg(1),
      Q => \i_reg_522_reg_n_3_[1]\,
      R => i_reg_522
    );
\i_reg_522_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_5220,
      D => select_ln250_1_reg_2041_reg(2),
      Q => \i_reg_522_reg_n_3_[2]\,
      R => i_reg_522
    );
\i_reg_522_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_5220,
      D => select_ln250_1_reg_2041_reg(3),
      Q => \i_reg_522_reg_n_3_[3]\,
      R => i_reg_522
    );
\i_reg_522_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_5220,
      D => select_ln250_1_reg_2041_reg(4),
      Q => \i_reg_522_reg_n_3_[4]\,
      R => i_reg_522
    );
\i_reg_522_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_5220,
      D => select_ln250_1_reg_2041_reg(5),
      Q => \i_reg_522_reg_n_3_[5]\,
      R => i_reg_522
    );
\i_reg_522_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_5220,
      D => \select_ln250_1_reg_2041_reg__0\(6),
      Q => \i_reg_522_reg_n_3_[6]\,
      R => i_reg_522
    );
\icmp_ln250_reg_2033[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln250_fu_862_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln250_reg_2033,
      O => \icmp_ln250_reg_2033[0]_i_1_n_3\
    );
\icmp_ln250_reg_2033_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln250_reg_2033[0]_i_1_n_3\,
      Q => icmp_ln250_reg_2033,
      R => '0'
    );
\icmp_ln299_reg_2157[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => InPixels_reg_2003(9),
      I1 => x_reg_610_reg(9),
      I2 => InPixels_reg_2003(10),
      I3 => x_reg_610_reg(10),
      O => \icmp_ln299_reg_2157[0]_i_2_n_3\
    );
\icmp_ln299_reg_2157[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => InPixels_reg_2003(6),
      I1 => x_reg_610_reg(6),
      I2 => InPixels_reg_2003(7),
      I3 => x_reg_610_reg(7),
      I4 => x_reg_610_reg(8),
      I5 => InPixels_reg_2003(8),
      O => \icmp_ln299_reg_2157[0]_i_3_n_3\
    );
\icmp_ln299_reg_2157[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => InPixels_reg_2003(3),
      I1 => x_reg_610_reg(3),
      I2 => InPixels_reg_2003(4),
      I3 => x_reg_610_reg(4),
      I4 => x_reg_610_reg(5),
      I5 => InPixels_reg_2003(5),
      O => \icmp_ln299_reg_2157[0]_i_4_n_3\
    );
\icmp_ln299_reg_2157[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => InPixels_reg_2003(0),
      I1 => x_reg_610_reg(0),
      I2 => InPixels_reg_2003(1),
      I3 => x_reg_610_reg(1),
      I4 => x_reg_610_reg(2),
      I5 => InPixels_reg_2003(2),
      O => \icmp_ln299_reg_2157[0]_i_5_n_3\
    );
\icmp_ln299_reg_2157_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_1841_ce,
      D => \icmp_ln299_reg_2157_reg_n_3_[0]\,
      Q => \icmp_ln299_reg_2157_pp1_iter1_reg_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln299_reg_2157_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_1841_ce,
      D => ap_condition_pp1_exit_iter0_state6,
      Q => \icmp_ln299_reg_2157_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln299_reg_2157_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ap_condition_pp1_exit_iter0_state6,
      CO(2) => \icmp_ln299_reg_2157_reg[0]_i_1_n_4\,
      CO(1) => \icmp_ln299_reg_2157_reg[0]_i_1_n_5\,
      CO(0) => \icmp_ln299_reg_2157_reg[0]_i_1_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln299_reg_2157_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln299_reg_2157[0]_i_2_n_3\,
      S(2) => \icmp_ln299_reg_2157[0]_i_3_n_3\,
      S(1) => \icmp_ln299_reg_2157[0]_i_4_n_3\,
      S(0) => \icmp_ln299_reg_2157[0]_i_5_n_3\
    );
\indvar_flatten_reg_511[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_511_reg(0),
      O => add_ln250_1_fu_856_p2(0)
    );
\indvar_flatten_reg_511[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_511_reg(0),
      I1 => indvar_flatten_reg_511_reg(1),
      O => add_ln250_1_fu_856_p2(1)
    );
\indvar_flatten_reg_511[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => indvar_flatten_reg_511_reg(1),
      I1 => indvar_flatten_reg_511_reg(0),
      I2 => indvar_flatten_reg_511_reg(2),
      O => add_ln250_1_fu_856_p2(2)
    );
\indvar_flatten_reg_511[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => indvar_flatten_reg_511_reg(2),
      I1 => indvar_flatten_reg_511_reg(0),
      I2 => indvar_flatten_reg_511_reg(1),
      I3 => indvar_flatten_reg_511_reg(3),
      O => add_ln250_1_fu_856_p2(3)
    );
\indvar_flatten_reg_511[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => indvar_flatten_reg_511_reg(3),
      I1 => indvar_flatten_reg_511_reg(1),
      I2 => indvar_flatten_reg_511_reg(0),
      I3 => indvar_flatten_reg_511_reg(2),
      I4 => indvar_flatten_reg_511_reg(4),
      O => add_ln250_1_fu_856_p2(4)
    );
\indvar_flatten_reg_511[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => indvar_flatten_reg_511_reg(2),
      I1 => indvar_flatten_reg_511_reg(0),
      I2 => indvar_flatten_reg_511_reg(1),
      I3 => indvar_flatten_reg_511_reg(3),
      I4 => indvar_flatten_reg_511_reg(4),
      I5 => indvar_flatten_reg_511_reg(5),
      O => add_ln250_1_fu_856_p2(5)
    );
\indvar_flatten_reg_511[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \indvar_flatten_reg_511[8]_i_2_n_3\,
      I1 => indvar_flatten_reg_511_reg(6),
      O => add_ln250_1_fu_856_p2(6)
    );
\indvar_flatten_reg_511[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => indvar_flatten_reg_511_reg(6),
      I1 => \indvar_flatten_reg_511[8]_i_2_n_3\,
      I2 => indvar_flatten_reg_511_reg(7),
      O => add_ln250_1_fu_856_p2(7)
    );
\indvar_flatten_reg_511[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => indvar_flatten_reg_511_reg(7),
      I1 => \indvar_flatten_reg_511[8]_i_2_n_3\,
      I2 => indvar_flatten_reg_511_reg(6),
      I3 => indvar_flatten_reg_511_reg(8),
      O => add_ln250_1_fu_856_p2(8)
    );
\indvar_flatten_reg_511[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => indvar_flatten_reg_511_reg(2),
      I1 => indvar_flatten_reg_511_reg(0),
      I2 => indvar_flatten_reg_511_reg(1),
      I3 => indvar_flatten_reg_511_reg(3),
      I4 => indvar_flatten_reg_511_reg(4),
      I5 => indvar_flatten_reg_511_reg(5),
      O => \indvar_flatten_reg_511[8]_i_2_n_3\
    );
\indvar_flatten_reg_511_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5110,
      D => add_ln250_1_fu_856_p2(0),
      Q => indvar_flatten_reg_511_reg(0),
      R => indvar_flatten_reg_511
    );
\indvar_flatten_reg_511_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5110,
      D => add_ln250_1_fu_856_p2(1),
      Q => indvar_flatten_reg_511_reg(1),
      R => indvar_flatten_reg_511
    );
\indvar_flatten_reg_511_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5110,
      D => add_ln250_1_fu_856_p2(2),
      Q => indvar_flatten_reg_511_reg(2),
      R => indvar_flatten_reg_511
    );
\indvar_flatten_reg_511_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5110,
      D => add_ln250_1_fu_856_p2(3),
      Q => indvar_flatten_reg_511_reg(3),
      R => indvar_flatten_reg_511
    );
\indvar_flatten_reg_511_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5110,
      D => add_ln250_1_fu_856_p2(4),
      Q => indvar_flatten_reg_511_reg(4),
      R => indvar_flatten_reg_511
    );
\indvar_flatten_reg_511_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5110,
      D => add_ln250_1_fu_856_p2(5),
      Q => indvar_flatten_reg_511_reg(5),
      R => indvar_flatten_reg_511
    );
\indvar_flatten_reg_511_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5110,
      D => add_ln250_1_fu_856_p2(6),
      Q => indvar_flatten_reg_511_reg(6),
      R => indvar_flatten_reg_511
    );
\indvar_flatten_reg_511_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5110,
      D => add_ln250_1_fu_856_p2(7),
      Q => indvar_flatten_reg_511_reg(7),
      R => indvar_flatten_reg_511
    );
\indvar_flatten_reg_511_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5110,
      D => add_ln250_1_fu_856_p2(8),
      Q => indvar_flatten_reg_511_reg(8),
      R => indvar_flatten_reg_511
    );
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => ap_CS_fsm_state1,
      I1 => int_ap_idle_i_2_n_3,
      I2 => int_ap_idle_reg,
      I3 => AXIvideo2MultiPixStream_U0_ap_start,
      I4 => Q(0),
      I5 => Block_split4_proc_U0_ap_idle,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1FF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I2 => ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg,
      I3 => ap_start,
      O => int_ap_idle_i_2_n_3
    );
int_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4F400"
    )
        port map (
      I0 => icmp_ln260_fu_962_p2,
      I1 => ap_CS_fsm_state5,
      I2 => ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg,
      I3 => Block_split4_proc_U0_ap_ready,
      I4 => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      O => \^ap_sync_ready\
    );
int_ap_ready_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => YLoopSize_reg_2023(0),
      I1 => \y_reg_544_reg_n_3_[0]\,
      I2 => \y_reg_544_reg_n_3_[1]\,
      I3 => YLoopSize_reg_2023(1),
      O => int_ap_ready_i_10_n_3
    );
int_ap_ready_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => YLoopSize_reg_2023(6),
      I1 => sel0(4),
      I2 => YLoopSize_reg_2023(7),
      I3 => sel0(5),
      O => int_ap_ready_i_11_n_3
    );
int_ap_ready_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => YLoopSize_reg_2023(4),
      I1 => sel0(2),
      I2 => YLoopSize_reg_2023(5),
      I3 => sel0(3),
      O => int_ap_ready_i_12_n_3
    );
int_ap_ready_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => YLoopSize_reg_2023(3),
      I1 => sel0(1),
      I2 => YLoopSize_reg_2023(2),
      I3 => sel0(0),
      O => int_ap_ready_i_13_n_3
    );
int_ap_ready_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \y_reg_544_reg_n_3_[1]\,
      I1 => \y_reg_544_reg_n_3_[0]\,
      I2 => YLoopSize_reg_2023(1),
      I3 => YLoopSize_reg_2023(0),
      O => int_ap_ready_i_14_n_3
    );
int_ap_ready_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => sel0(7),
      I1 => YLoopSize_reg_2023(8),
      I2 => YLoopSize_reg_2023(9),
      I3 => sel0(6),
      O => int_ap_ready_i_5_n_3
    );
int_ap_ready_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => YLoopSize_reg_2023(8),
      I1 => sel0(6),
      I2 => YLoopSize_reg_2023(9),
      I3 => sel0(7),
      O => int_ap_ready_i_6_n_3
    );
int_ap_ready_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => sel0(5),
      I1 => YLoopSize_reg_2023(6),
      I2 => YLoopSize_reg_2023(7),
      I3 => sel0(4),
      O => int_ap_ready_i_7_n_3
    );
int_ap_ready_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => sel0(3),
      I1 => YLoopSize_reg_2023(4),
      I2 => YLoopSize_reg_2023(5),
      I3 => sel0(2),
      O => int_ap_ready_i_8_n_3
    );
int_ap_ready_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => sel0(1),
      I1 => YLoopSize_reg_2023(2),
      I2 => YLoopSize_reg_2023(3),
      I3 => sel0(0),
      O => int_ap_ready_i_9_n_3
    );
int_ap_ready_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => int_ap_ready_reg_i_4_n_3,
      CO(3 downto 1) => NLW_int_ap_ready_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => icmp_ln260_fu_962_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => int_ap_ready_i_5_n_3,
      O(3 downto 0) => NLW_int_ap_ready_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => int_ap_ready_i_6_n_3
    );
int_ap_ready_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => int_ap_ready_reg_i_4_n_3,
      CO(2) => int_ap_ready_reg_i_4_n_4,
      CO(1) => int_ap_ready_reg_i_4_n_5,
      CO(0) => int_ap_ready_reg_i_4_n_6,
      CYINIT => '0',
      DI(3) => int_ap_ready_i_7_n_3,
      DI(2) => int_ap_ready_i_8_n_3,
      DI(1) => int_ap_ready_i_9_n_3,
      DI(0) => int_ap_ready_i_10_n_3,
      O(3 downto 0) => NLW_int_ap_ready_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => int_ap_ready_i_11_n_3,
      S(2) => int_ap_ready_i_12_n_3,
      S(1) => int_ap_ready_i_13_n_3,
      S(0) => int_ap_ready_i_14_n_3
    );
\int_vfltCoeff_shift[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => j_reg_533(0),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \int_vfltCoeff_shift_reg[0]\,
      O => \j_reg_533_reg[0]_0\
    );
\internal_empty_n_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^vscale_core_polyphase_u0_linerate_read\,
      I1 => HwReg_Width_c20_full_n,
      O => internal_full_n_reg
    );
\internal_empty_n_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^vscale_core_polyphase_u0_linerate_read\,
      I1 => HwReg_HeightOut_c21_full_n,
      O => internal_full_n_reg_0
    );
\internal_full_n_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => ap_block_pp1_stage0_11001,
      I1 => OutputWriteEn_reg_2086,
      I2 => ap_enable_reg_pp1_iter9_reg_n_3,
      I3 => OutYUV_full_n,
      O => \OutputWriteEn_reg_2086_reg[0]_0\
    );
\j_reg_533[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_533(0),
      O => add_ln253_fu_941_p2(0)
    );
\j_reg_533[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"52"
    )
        port map (
      I0 => j_reg_533(1),
      I1 => j_reg_533(2),
      I2 => j_reg_533(0),
      O => add_ln253_fu_941_p2(1)
    );
\j_reg_533[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => icmp_ln250_fu_862_p2,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^vscale_core_polyphase_u0_linerate_read\,
      O => indvar_flatten_reg_511
    );
\j_reg_533[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => icmp_ln250_fu_862_p2,
      I2 => ap_CS_fsm_pp0_stage0,
      O => indvar_flatten_reg_5110
    );
\j_reg_533[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => j_reg_533(0),
      I1 => j_reg_533(1),
      I2 => j_reg_533(2),
      O => add_ln253_fu_941_p2(2)
    );
\j_reg_533_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5110,
      D => add_ln253_fu_941_p2(0),
      Q => j_reg_533(0),
      R => indvar_flatten_reg_511
    );
\j_reg_533_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5110,
      D => add_ln253_fu_941_p2(1),
      Q => j_reg_533(1),
      R => indvar_flatten_reg_511
    );
\j_reg_533_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5110,
      D => add_ln253_fu_941_p2(2),
      Q => j_reg_533(2),
      R => indvar_flatten_reg_511
    );
\mOutPtr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF400040004000"
    )
        port map (
      I0 => ap_block_pp1_stage0_11001,
      I1 => OutputWriteEn_reg_2086,
      I2 => ap_enable_reg_pp1_iter9_reg_n_3,
      I3 => OutYUV_full_n,
      I4 => MultiPixStream2AXIvideo_U0_OutYUV_read,
      I5 => OutYUV_empty_n,
      O => E(0)
    );
\mOutPtr[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888888888888"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_OutYUV_read,
      I1 => OutYUV_empty_n,
      I2 => ap_block_pp1_stage0_11001,
      I3 => OutputWriteEn_reg_2086,
      I4 => ap_enable_reg_pp1_iter9_reg_n_3,
      I5 => OutYUV_full_n,
      O => mOutPtr110_out_0
    );
\mOutPtr[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^vscale_core_polyphase_u0_srcyuv422_read\,
      I1 => SrcYUV422_empty_n,
      I2 => \mOutPtr_reg[4]\,
      O => mOutPtr110_out
    );
mac_muladd_8ns_16s_13ns_24_4_1_U46: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1
     port map (
      A(7 downto 0) => ap_phi_mux_PixArray_val_V_0_0_0_i_phi_fu_672_p4(7 downto 0),
      FiltCoeff_0_ce0 => FiltCoeff_0_ce0,
      P(23) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_3,
      P(22) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_4,
      P(21) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_5,
      P(20) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_6,
      P(19) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_7,
      P(18) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_8,
      P(17) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_9,
      P(16) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_10,
      P(15) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_11,
      P(14) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_12,
      P(13) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_13,
      P(12) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_14,
      P(11) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_15,
      P(10) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_16,
      P(9) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_17,
      P(8) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_18,
      P(7) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_19,
      P(6) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_20,
      P(5) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_21,
      P(4) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_22,
      P(3) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_23,
      P(2) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_24,
      P(1) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_25,
      P(0) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_26,
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      q00(15 downto 0) => q00(15 downto 0)
    );
mac_muladd_8ns_16s_13ns_24_4_1_U47: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_20
     port map (
      FiltCoeff_0_ce0 => FiltCoeff_0_ce0,
      P(23) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_3,
      P(22) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_4,
      P(21) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_5,
      P(20) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_6,
      P(19) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_7,
      P(18) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_8,
      P(17) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_9,
      P(16) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_10,
      P(15) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_11,
      P(14) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_12,
      P(13) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_13,
      P(12) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_14,
      P(11) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_15,
      P(10) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_16,
      P(9) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_17,
      P(8) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_18,
      P(7) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_19,
      P(6) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_20,
      P(5) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_21,
      P(4) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_22,
      P(3) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_23,
      P(2) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_24,
      P(1) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_25,
      P(0) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_26,
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      p_reg_reg(7 downto 0) => ap_phi_mux_PixArray_val_V_0_1_0_i_phi_fu_663_p4(7 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
mac_muladd_8ns_16s_13ns_24_4_1_U48: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_21
     port map (
      FiltCoeff_0_ce0 => FiltCoeff_0_ce0,
      P(23) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_3,
      P(22) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_4,
      P(21) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_5,
      P(20) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_6,
      P(19) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_7,
      P(18) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_8,
      P(17) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_9,
      P(16) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_10,
      P(15) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_11,
      P(14) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_12,
      P(13) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_13,
      P(12) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_14,
      P(11) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_15,
      P(10) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_16,
      P(9) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_17,
      P(8) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_18,
      P(7) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_19,
      P(6) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_20,
      P(5) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_21,
      P(4) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_22,
      P(3) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_23,
      P(2) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_24,
      P(1) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_25,
      P(0) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_26,
      Q(1) => ap_CS_fsm_pp1_stage0,
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_block_pp1_stage0_11001 => ap_block_pp1_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      grp_fu_1841_ce => grp_fu_1841_ce,
      p_reg_reg(7 downto 0) => ap_phi_mux_PixArray_val_V_0_2_0_i_phi_fu_654_p4(7 downto 0),
      q00(15 downto 0) => q00(15 downto 0)
    );
mac_muladd_8ns_16s_24s_25_4_1_U49: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1
     port map (
      FiltCoeff_1_ce0 => FiltCoeff_1_ce0,
      P(24) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_3,
      P(23) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_4,
      P(22) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_5,
      P(21) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_6,
      P(20) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_7,
      P(19) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_8,
      P(18) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_9,
      P(17) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_10,
      P(16) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_11,
      P(15) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_12,
      P(14) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_13,
      P(13) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_14,
      P(12) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_15,
      P(11) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_16,
      P(10) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_17,
      P(9) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_18,
      P(8) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_19,
      P(7) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_20,
      P(6) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_21,
      P(5) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_22,
      P(4) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_23,
      P(3) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_24,
      P(2) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_25,
      P(1) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_26,
      P(0) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_27,
      WEA(0) => p_34_in,
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      p_reg_reg(7) => LineBuf_val_V_3_U_n_43,
      p_reg_reg(6) => LineBuf_val_V_3_U_n_44,
      p_reg_reg(5) => LineBuf_val_V_3_U_n_45,
      p_reg_reg(4) => LineBuf_val_V_3_U_n_46,
      p_reg_reg(3) => LineBuf_val_V_3_U_n_47,
      p_reg_reg(2) => LineBuf_val_V_3_U_n_48,
      p_reg_reg(1) => LineBuf_val_V_3_U_n_49,
      p_reg_reg(0) => LineBuf_val_V_3_U_n_50,
      p_reg_reg_0(23) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_3,
      p_reg_reg_0(22) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_4,
      p_reg_reg_0(21) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_5,
      p_reg_reg_0(20) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_6,
      p_reg_reg_0(19) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_7,
      p_reg_reg_0(18) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_8,
      p_reg_reg_0(17) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_9,
      p_reg_reg_0(16) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_10,
      p_reg_reg_0(15) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_11,
      p_reg_reg_0(14) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_12,
      p_reg_reg_0(13) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_13,
      p_reg_reg_0(12) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_14,
      p_reg_reg_0(11) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_15,
      p_reg_reg_0(10) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_16,
      p_reg_reg_0(9) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_17,
      p_reg_reg_0(8) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_18,
      p_reg_reg_0(7) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_19,
      p_reg_reg_0(6) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_20,
      p_reg_reg_0(5) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_21,
      p_reg_reg_0(4) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_22,
      p_reg_reg_0(3) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_23,
      p_reg_reg_0(2) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_24,
      p_reg_reg_0(1) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_25,
      p_reg_reg_0(0) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_26,
      q00(15) => FiltCoeff_1_U_n_3,
      q00(14) => FiltCoeff_1_U_n_4,
      q00(13) => FiltCoeff_1_U_n_5,
      q00(12) => FiltCoeff_1_U_n_6,
      q00(11) => FiltCoeff_1_U_n_7,
      q00(10) => FiltCoeff_1_U_n_8,
      q00(9) => FiltCoeff_1_U_n_9,
      q00(8) => FiltCoeff_1_U_n_10,
      q00(7) => FiltCoeff_1_U_n_11,
      q00(6) => FiltCoeff_1_U_n_12,
      q00(5) => FiltCoeff_1_U_n_13,
      q00(4) => FiltCoeff_1_U_n_14,
      q00(3) => FiltCoeff_1_U_n_15,
      q00(2) => FiltCoeff_1_U_n_16,
      q00(1) => FiltCoeff_1_U_n_17,
      q00(0) => FiltCoeff_1_U_n_18
    );
mac_muladd_8ns_16s_24s_25_4_1_U50: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_22
     port map (
      FiltCoeff_1_ce0 => FiltCoeff_1_ce0,
      P(24) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_3,
      P(23) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_4,
      P(22) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_5,
      P(21) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_6,
      P(20) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_7,
      P(19) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_8,
      P(18) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_9,
      P(17) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_10,
      P(16) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_11,
      P(15) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_12,
      P(14) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_13,
      P(13) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_14,
      P(12) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_15,
      P(11) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_16,
      P(10) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_17,
      P(9) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_18,
      P(8) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_19,
      P(7) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_20,
      P(6) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_21,
      P(5) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_22,
      P(4) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_23,
      P(3) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_24,
      P(2) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_25,
      P(1) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_26,
      P(0) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_27,
      WEA(0) => p_34_in,
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      p_reg_reg(7) => LineBuf_val_V_3_U_n_35,
      p_reg_reg(6) => LineBuf_val_V_3_U_n_36,
      p_reg_reg(5) => LineBuf_val_V_3_U_n_37,
      p_reg_reg(4) => LineBuf_val_V_3_U_n_38,
      p_reg_reg(3) => LineBuf_val_V_3_U_n_39,
      p_reg_reg(2) => LineBuf_val_V_3_U_n_40,
      p_reg_reg(1) => LineBuf_val_V_3_U_n_41,
      p_reg_reg(0) => LineBuf_val_V_3_U_n_42,
      p_reg_reg_0(23) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_3,
      p_reg_reg_0(22) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_4,
      p_reg_reg_0(21) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_5,
      p_reg_reg_0(20) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_6,
      p_reg_reg_0(19) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_7,
      p_reg_reg_0(18) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_8,
      p_reg_reg_0(17) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_9,
      p_reg_reg_0(16) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_10,
      p_reg_reg_0(15) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_11,
      p_reg_reg_0(14) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_12,
      p_reg_reg_0(13) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_13,
      p_reg_reg_0(12) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_14,
      p_reg_reg_0(11) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_15,
      p_reg_reg_0(10) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_16,
      p_reg_reg_0(9) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_17,
      p_reg_reg_0(8) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_18,
      p_reg_reg_0(7) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_19,
      p_reg_reg_0(6) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_20,
      p_reg_reg_0(5) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_21,
      p_reg_reg_0(4) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_22,
      p_reg_reg_0(3) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_23,
      p_reg_reg_0(2) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_24,
      p_reg_reg_0(1) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_25,
      p_reg_reg_0(0) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_26,
      q00(15) => FiltCoeff_1_U_n_3,
      q00(14) => FiltCoeff_1_U_n_4,
      q00(13) => FiltCoeff_1_U_n_5,
      q00(12) => FiltCoeff_1_U_n_6,
      q00(11) => FiltCoeff_1_U_n_7,
      q00(10) => FiltCoeff_1_U_n_8,
      q00(9) => FiltCoeff_1_U_n_9,
      q00(8) => FiltCoeff_1_U_n_10,
      q00(7) => FiltCoeff_1_U_n_11,
      q00(6) => FiltCoeff_1_U_n_12,
      q00(5) => FiltCoeff_1_U_n_13,
      q00(4) => FiltCoeff_1_U_n_14,
      q00(3) => FiltCoeff_1_U_n_15,
      q00(2) => FiltCoeff_1_U_n_16,
      q00(1) => FiltCoeff_1_U_n_17,
      q00(0) => FiltCoeff_1_U_n_18
    );
mac_muladd_8ns_16s_24s_25_4_1_U51: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_23
     port map (
      A(7) => LineBuf_val_V_3_U_n_3,
      A(6) => LineBuf_val_V_3_U_n_4,
      A(5) => LineBuf_val_V_3_U_n_5,
      A(4) => LineBuf_val_V_3_U_n_6,
      A(3) => LineBuf_val_V_3_U_n_7,
      A(2) => LineBuf_val_V_3_U_n_8,
      A(1) => LineBuf_val_V_3_U_n_9,
      A(0) => LineBuf_val_V_3_U_n_10,
      FiltCoeff_1_ce0 => FiltCoeff_1_ce0,
      P(24) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_3,
      P(23) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_4,
      P(22) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_5,
      P(21) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_6,
      P(20) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_7,
      P(19) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_8,
      P(18) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_9,
      P(17) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_10,
      P(16) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_11,
      P(15) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_12,
      P(14) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_13,
      P(13) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_14,
      P(12) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_15,
      P(11) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_16,
      P(10) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_17,
      P(9) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_18,
      P(8) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_19,
      P(7) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_20,
      P(6) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_21,
      P(5) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_22,
      P(4) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_23,
      P(3) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_24,
      P(2) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_25,
      P(1) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_26,
      P(0) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_27,
      Q(1) => ap_CS_fsm_pp1_stage0,
      Q(0) => ap_CS_fsm_pp0_stage0,
      WEA(0) => p_34_in,
      ap_block_pp1_stage0_11001 => ap_block_pp1_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      grp_fu_1841_ce => grp_fu_1841_ce,
      p_reg_reg(23) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_3,
      p_reg_reg(22) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_4,
      p_reg_reg(21) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_5,
      p_reg_reg(20) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_6,
      p_reg_reg(19) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_7,
      p_reg_reg(18) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_8,
      p_reg_reg(17) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_9,
      p_reg_reg(16) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_10,
      p_reg_reg(15) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_11,
      p_reg_reg(14) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_12,
      p_reg_reg(13) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_13,
      p_reg_reg(12) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_14,
      p_reg_reg(11) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_15,
      p_reg_reg(10) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_16,
      p_reg_reg(9) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_17,
      p_reg_reg(8) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_18,
      p_reg_reg(7) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_19,
      p_reg_reg(6) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_20,
      p_reg_reg(5) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_21,
      p_reg_reg(4) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_22,
      p_reg_reg(3) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_23,
      p_reg_reg(2) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_24,
      p_reg_reg(1) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_25,
      p_reg_reg(0) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_26,
      p_reg_reg_0 => ap_enable_reg_pp1_iter1_reg_n_3,
      q00(15) => FiltCoeff_1_U_n_3,
      q00(14) => FiltCoeff_1_U_n_4,
      q00(13) => FiltCoeff_1_U_n_5,
      q00(12) => FiltCoeff_1_U_n_6,
      q00(11) => FiltCoeff_1_U_n_7,
      q00(10) => FiltCoeff_1_U_n_8,
      q00(9) => FiltCoeff_1_U_n_9,
      q00(8) => FiltCoeff_1_U_n_10,
      q00(7) => FiltCoeff_1_U_n_11,
      q00(6) => FiltCoeff_1_U_n_12,
      q00(5) => FiltCoeff_1_U_n_13,
      q00(4) => FiltCoeff_1_U_n_14,
      q00(3) => FiltCoeff_1_U_n_15,
      q00(2) => FiltCoeff_1_U_n_16,
      q00(1) => FiltCoeff_1_U_n_17,
      q00(0) => FiltCoeff_1_U_n_18
    );
mac_muladd_8ns_16s_25s_26_4_1_U52: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1
     port map (
      FiltCoeff_2_ce0 => FiltCoeff_2_ce0,
      P(24) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_3,
      P(23) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_4,
      P(22) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_5,
      P(21) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_6,
      P(20) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_7,
      P(19) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_8,
      P(18) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_9,
      P(17) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_10,
      P(16) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_11,
      P(15) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_12,
      P(14) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_13,
      P(13) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_14,
      P(12) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_15,
      P(11) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_16,
      P(10) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_17,
      P(9) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_18,
      P(8) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_19,
      P(7) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_20,
      P(6) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_21,
      P(5) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_22,
      P(4) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_23,
      P(3) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_24,
      P(2) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_25,
      P(1) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_26,
      P(0) => mac_muladd_8ns_16s_24s_25_4_1_U49_n_27,
      PCOUT(47) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_50,
      Q(7 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_791(7 downto 0),
      WEA(0) => LineBuf_val_V_1_ce0,
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      q00(15) => FiltCoeff_2_U_n_3,
      q00(14) => FiltCoeff_2_U_n_4,
      q00(13) => FiltCoeff_2_U_n_5,
      q00(12) => FiltCoeff_2_U_n_6,
      q00(11) => FiltCoeff_2_U_n_7,
      q00(10) => FiltCoeff_2_U_n_8,
      q00(9) => FiltCoeff_2_U_n_9,
      q00(8) => FiltCoeff_2_U_n_10,
      q00(7) => FiltCoeff_2_U_n_11,
      q00(6) => FiltCoeff_2_U_n_12,
      q00(5) => FiltCoeff_2_U_n_13,
      q00(4) => FiltCoeff_2_U_n_14,
      q00(3) => FiltCoeff_2_U_n_15,
      q00(2) => FiltCoeff_2_U_n_16,
      q00(1) => FiltCoeff_2_U_n_17,
      q00(0) => FiltCoeff_2_U_n_18
    );
mac_muladd_8ns_16s_25s_26_4_1_U53: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_24
     port map (
      FiltCoeff_2_ce0 => FiltCoeff_2_ce0,
      P(24) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_3,
      P(23) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_4,
      P(22) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_5,
      P(21) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_6,
      P(20) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_7,
      P(19) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_8,
      P(18) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_9,
      P(17) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_10,
      P(16) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_11,
      P(15) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_12,
      P(14) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_13,
      P(13) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_14,
      P(12) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_15,
      P(11) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_16,
      P(10) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_17,
      P(9) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_18,
      P(8) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_19,
      P(7) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_20,
      P(6) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_21,
      P(5) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_22,
      P(4) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_23,
      P(3) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_24,
      P(2) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_25,
      P(1) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_26,
      P(0) => mac_muladd_8ns_16s_24s_25_4_1_U50_n_27,
      PCOUT(47) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_50,
      Q(7 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_781(7 downto 0),
      WEA(0) => LineBuf_val_V_1_ce0,
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      q00(15) => FiltCoeff_2_U_n_3,
      q00(14) => FiltCoeff_2_U_n_4,
      q00(13) => FiltCoeff_2_U_n_5,
      q00(12) => FiltCoeff_2_U_n_6,
      q00(11) => FiltCoeff_2_U_n_7,
      q00(10) => FiltCoeff_2_U_n_8,
      q00(9) => FiltCoeff_2_U_n_9,
      q00(8) => FiltCoeff_2_U_n_10,
      q00(7) => FiltCoeff_2_U_n_11,
      q00(6) => FiltCoeff_2_U_n_12,
      q00(5) => FiltCoeff_2_U_n_13,
      q00(4) => FiltCoeff_2_U_n_14,
      q00(3) => FiltCoeff_2_U_n_15,
      q00(2) => FiltCoeff_2_U_n_16,
      q00(1) => FiltCoeff_2_U_n_17,
      q00(0) => FiltCoeff_2_U_n_18
    );
mac_muladd_8ns_16s_25s_26_4_1_U54: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_25
     port map (
      FiltCoeff_2_ce0 => FiltCoeff_2_ce0,
      P(24) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_3,
      P(23) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_4,
      P(22) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_5,
      P(21) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_6,
      P(20) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_7,
      P(19) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_8,
      P(18) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_9,
      P(17) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_10,
      P(16) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_11,
      P(15) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_12,
      P(14) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_13,
      P(13) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_14,
      P(12) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_15,
      P(11) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_16,
      P(10) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_17,
      P(9) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_18,
      P(8) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_19,
      P(7) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_20,
      P(6) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_21,
      P(5) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_22,
      P(4) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_23,
      P(3) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_24,
      P(2) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_25,
      P(1) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_26,
      P(0) => mac_muladd_8ns_16s_24s_25_4_1_U51_n_27,
      PCOUT(47) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_50,
      Q(7 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_771(7 downto 0),
      WEA(0) => LineBuf_val_V_1_ce0,
      ap_block_pp1_stage0_11001 => ap_block_pp1_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      grp_fu_1841_ce => grp_fu_1841_ce,
      p_reg_reg(0) => ap_CS_fsm_pp0_stage0,
      q00(15) => FiltCoeff_2_U_n_3,
      q00(14) => FiltCoeff_2_U_n_4,
      q00(13) => FiltCoeff_2_U_n_5,
      q00(12) => FiltCoeff_2_U_n_6,
      q00(11) => FiltCoeff_2_U_n_7,
      q00(10) => FiltCoeff_2_U_n_8,
      q00(9) => FiltCoeff_2_U_n_9,
      q00(8) => FiltCoeff_2_U_n_10,
      q00(7) => FiltCoeff_2_U_n_11,
      q00(6) => FiltCoeff_2_U_n_12,
      q00(5) => FiltCoeff_2_U_n_13,
      q00(4) => FiltCoeff_2_U_n_14,
      q00(3) => FiltCoeff_2_U_n_15,
      q00(2) => FiltCoeff_2_U_n_16,
      q00(1) => FiltCoeff_2_U_n_17,
      q00(0) => FiltCoeff_2_U_n_18
    );
mac_muladd_8ns_16s_26s_26_4_1_U55: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1
     port map (
      FiltCoeff_3_ce0 => FiltCoeff_3_ce0,
      P(25) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_3,
      P(24) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_4,
      P(23) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_5,
      P(22) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_6,
      P(21) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_7,
      P(20) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_8,
      P(19) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_9,
      P(18) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_10,
      P(17) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_11,
      P(16) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_12,
      P(15) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_13,
      P(14) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_14,
      P(13) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_15,
      P(12) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_16,
      P(11) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_17,
      P(10) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_18,
      P(9) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_19,
      P(8) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_20,
      P(7) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_21,
      P(6) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_22,
      P(5) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_23,
      P(4) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_24,
      P(3) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_25,
      P(2) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_26,
      P(1) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_27,
      P(0) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_28,
      PCOUT(47) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_25s_26_4_1_U52_n_50,
      Q(7 downto 0) => PixArray_val_V_3_0_0_i_reg_761(7 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      q00(15) => FiltCoeff_3_U_n_3,
      q00(14) => FiltCoeff_3_U_n_4,
      q00(13) => FiltCoeff_3_U_n_5,
      q00(12) => FiltCoeff_3_U_n_6,
      q00(11) => FiltCoeff_3_U_n_7,
      q00(10) => FiltCoeff_3_U_n_8,
      q00(9) => FiltCoeff_3_U_n_9,
      q00(8) => FiltCoeff_3_U_n_10,
      q00(7) => FiltCoeff_3_U_n_11,
      q00(6) => FiltCoeff_3_U_n_12,
      q00(5) => FiltCoeff_3_U_n_13,
      q00(4) => FiltCoeff_3_U_n_14,
      q00(3) => FiltCoeff_3_U_n_15,
      q00(2) => FiltCoeff_3_U_n_16,
      q00(1) => FiltCoeff_3_U_n_17,
      q00(0) => FiltCoeff_3_U_n_18
    );
mac_muladd_8ns_16s_26s_26_4_1_U56: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_26
     port map (
      FiltCoeff_3_ce0 => FiltCoeff_3_ce0,
      P(25) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_3,
      P(24) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_4,
      P(23) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_5,
      P(22) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_6,
      P(21) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_7,
      P(20) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_8,
      P(19) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_9,
      P(18) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_10,
      P(17) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_11,
      P(16) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_12,
      P(15) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_13,
      P(14) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_14,
      P(13) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_15,
      P(12) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_16,
      P(11) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_17,
      P(10) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_18,
      P(9) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_19,
      P(8) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_20,
      P(7) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_21,
      P(6) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_22,
      P(5) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_23,
      P(4) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_24,
      P(3) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_25,
      P(2) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_26,
      P(1) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_27,
      P(0) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_28,
      PCOUT(47) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_25s_26_4_1_U53_n_50,
      Q(7 downto 0) => PixArray_val_V_3_1_0_i_reg_751(7 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      q00(15) => FiltCoeff_3_U_n_3,
      q00(14) => FiltCoeff_3_U_n_4,
      q00(13) => FiltCoeff_3_U_n_5,
      q00(12) => FiltCoeff_3_U_n_6,
      q00(11) => FiltCoeff_3_U_n_7,
      q00(10) => FiltCoeff_3_U_n_8,
      q00(9) => FiltCoeff_3_U_n_9,
      q00(8) => FiltCoeff_3_U_n_10,
      q00(7) => FiltCoeff_3_U_n_11,
      q00(6) => FiltCoeff_3_U_n_12,
      q00(5) => FiltCoeff_3_U_n_13,
      q00(4) => FiltCoeff_3_U_n_14,
      q00(3) => FiltCoeff_3_U_n_15,
      q00(2) => FiltCoeff_3_U_n_16,
      q00(1) => FiltCoeff_3_U_n_17,
      q00(0) => FiltCoeff_3_U_n_18
    );
mac_muladd_8ns_16s_26s_26_4_1_U57: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_27
     port map (
      FiltCoeff_3_ce0 => FiltCoeff_3_ce0,
      P(25) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_3,
      P(24) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_4,
      P(23) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_5,
      P(22) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_6,
      P(21) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_7,
      P(20) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_8,
      P(19) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_9,
      P(18) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_10,
      P(17) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_11,
      P(16) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_12,
      P(15) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_13,
      P(14) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_14,
      P(13) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_15,
      P(12) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_16,
      P(11) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_17,
      P(10) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_18,
      P(9) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_19,
      P(8) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_20,
      P(7) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_21,
      P(6) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_22,
      P(5) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_23,
      P(4) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_24,
      P(3) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_25,
      P(2) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_26,
      P(1) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_27,
      P(0) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_28,
      PCOUT(47) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_25s_26_4_1_U54_n_50,
      Q(7 downto 0) => PixArray_val_V_3_2_0_i_reg_741(7 downto 0),
      ap_block_pp1_stage0_11001 => ap_block_pp1_stage0_11001,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter3 => ap_enable_reg_pp1_iter3,
      grp_fu_1841_ce => grp_fu_1841_ce,
      p_reg_reg(0) => ap_CS_fsm_pp0_stage0,
      q00(15) => FiltCoeff_3_U_n_3,
      q00(14) => FiltCoeff_3_U_n_4,
      q00(13) => FiltCoeff_3_U_n_5,
      q00(12) => FiltCoeff_3_U_n_6,
      q00(11) => FiltCoeff_3_U_n_7,
      q00(10) => FiltCoeff_3_U_n_8,
      q00(9) => FiltCoeff_3_U_n_9,
      q00(8) => FiltCoeff_3_U_n_10,
      q00(7) => FiltCoeff_3_U_n_11,
      q00(6) => FiltCoeff_3_U_n_12,
      q00(5) => FiltCoeff_3_U_n_13,
      q00(4) => FiltCoeff_3_U_n_14,
      q00(3) => FiltCoeff_3_U_n_15,
      q00(2) => FiltCoeff_3_U_n_16,
      q00(1) => FiltCoeff_3_U_n_17,
      q00(0) => FiltCoeff_3_U_n_18
    );
mac_muladd_8ns_16s_26s_27_4_1_U58: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1
     port map (
      FiltCoeff_4_ce0 => FiltCoeff_4_ce0,
      P(25) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_3,
      P(24) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_4,
      P(23) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_5,
      P(22) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_6,
      P(21) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_7,
      P(20) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_8,
      P(19) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_9,
      P(18) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_10,
      P(17) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_11,
      P(16) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_12,
      P(15) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_13,
      P(14) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_14,
      P(13) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_15,
      P(12) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_16,
      P(11) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_17,
      P(10) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_18,
      P(9) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_19,
      P(8) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_20,
      P(7) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_21,
      P(6) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_22,
      P(5) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_23,
      P(4) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_24,
      P(3) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_25,
      P(2) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_26,
      P(1) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_27,
      P(0) => mac_muladd_8ns_16s_26s_26_4_1_U55_n_28,
      PCOUT(47) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_50,
      Q(7 downto 0) => PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg(7 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      q00(15) => FiltCoeff_4_U_n_3,
      q00(14) => FiltCoeff_4_U_n_4,
      q00(13) => FiltCoeff_4_U_n_5,
      q00(12) => FiltCoeff_4_U_n_6,
      q00(11) => FiltCoeff_4_U_n_7,
      q00(10) => FiltCoeff_4_U_n_8,
      q00(9) => FiltCoeff_4_U_n_9,
      q00(8) => FiltCoeff_4_U_n_10,
      q00(7) => FiltCoeff_4_U_n_11,
      q00(6) => FiltCoeff_4_U_n_12,
      q00(5) => FiltCoeff_4_U_n_13,
      q00(4) => FiltCoeff_4_U_n_14,
      q00(3) => FiltCoeff_4_U_n_15,
      q00(2) => FiltCoeff_4_U_n_16,
      q00(1) => FiltCoeff_4_U_n_17,
      q00(0) => FiltCoeff_4_U_n_18
    );
mac_muladd_8ns_16s_26s_27_4_1_U59: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_28
     port map (
      FiltCoeff_4_ce0 => FiltCoeff_4_ce0,
      P(25) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_3,
      P(24) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_4,
      P(23) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_5,
      P(22) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_6,
      P(21) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_7,
      P(20) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_8,
      P(19) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_9,
      P(18) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_10,
      P(17) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_11,
      P(16) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_12,
      P(15) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_13,
      P(14) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_14,
      P(13) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_15,
      P(12) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_16,
      P(11) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_17,
      P(10) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_18,
      P(9) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_19,
      P(8) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_20,
      P(7) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_21,
      P(6) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_22,
      P(5) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_23,
      P(4) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_24,
      P(3) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_25,
      P(2) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_26,
      P(1) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_27,
      P(0) => mac_muladd_8ns_16s_26s_26_4_1_U56_n_28,
      PCOUT(47) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_50,
      Q(7 downto 0) => PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg(7 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      q00(15) => FiltCoeff_4_U_n_3,
      q00(14) => FiltCoeff_4_U_n_4,
      q00(13) => FiltCoeff_4_U_n_5,
      q00(12) => FiltCoeff_4_U_n_6,
      q00(11) => FiltCoeff_4_U_n_7,
      q00(10) => FiltCoeff_4_U_n_8,
      q00(9) => FiltCoeff_4_U_n_9,
      q00(8) => FiltCoeff_4_U_n_10,
      q00(7) => FiltCoeff_4_U_n_11,
      q00(6) => FiltCoeff_4_U_n_12,
      q00(5) => FiltCoeff_4_U_n_13,
      q00(4) => FiltCoeff_4_U_n_14,
      q00(3) => FiltCoeff_4_U_n_15,
      q00(2) => FiltCoeff_4_U_n_16,
      q00(1) => FiltCoeff_4_U_n_17,
      q00(0) => FiltCoeff_4_U_n_18
    );
mac_muladd_8ns_16s_26s_27_4_1_U60: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_29
     port map (
      FiltCoeff_4_ce0 => FiltCoeff_4_ce0,
      P(25) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_3,
      P(24) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_4,
      P(23) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_5,
      P(22) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_6,
      P(21) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_7,
      P(20) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_8,
      P(19) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_9,
      P(18) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_10,
      P(17) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_11,
      P(16) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_12,
      P(15) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_13,
      P(14) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_14,
      P(13) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_15,
      P(12) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_16,
      P(11) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_17,
      P(10) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_18,
      P(9) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_19,
      P(8) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_20,
      P(7) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_21,
      P(6) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_22,
      P(5) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_23,
      P(4) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_24,
      P(3) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_25,
      P(2) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_26,
      P(1) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_27,
      P(0) => mac_muladd_8ns_16s_26s_26_4_1_U57_n_28,
      PCOUT(47) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_50,
      Q(7 downto 0) => PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg(7 downto 0),
      ap_block_pp1_stage0_11001 => ap_block_pp1_stage0_11001,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter4 => ap_enable_reg_pp1_iter4,
      grp_fu_1841_ce => grp_fu_1841_ce,
      p_reg_reg(0) => ap_CS_fsm_pp0_stage0,
      q00(15) => FiltCoeff_4_U_n_3,
      q00(14) => FiltCoeff_4_U_n_4,
      q00(13) => FiltCoeff_4_U_n_5,
      q00(12) => FiltCoeff_4_U_n_6,
      q00(11) => FiltCoeff_4_U_n_7,
      q00(10) => FiltCoeff_4_U_n_8,
      q00(9) => FiltCoeff_4_U_n_9,
      q00(8) => FiltCoeff_4_U_n_10,
      q00(7) => FiltCoeff_4_U_n_11,
      q00(6) => FiltCoeff_4_U_n_12,
      q00(5) => FiltCoeff_4_U_n_13,
      q00(4) => FiltCoeff_4_U_n_14,
      q00(3) => FiltCoeff_4_U_n_15,
      q00(2) => FiltCoeff_4_U_n_16,
      q00(1) => FiltCoeff_4_U_n_17,
      q00(0) => FiltCoeff_4_U_n_18
    );
mac_muladd_8ns_16s_27s_27_4_1_U61: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1
     port map (
      FiltCoeff_5_ce0 => FiltCoeff_5_ce0,
      PCOUT(47) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_26s_27_4_1_U58_n_50,
      Q(7 downto 0) => PixArray_val_V_5_0_1_i_reg_700_pp1_iter4_reg(7 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      \in\(7 downto 0) => \in\(7 downto 0),
      q00(15) => FiltCoeff_5_U_n_3,
      q00(14) => FiltCoeff_5_U_n_4,
      q00(13) => FiltCoeff_5_U_n_5,
      q00(12) => FiltCoeff_5_U_n_6,
      q00(11) => FiltCoeff_5_U_n_7,
      q00(10) => FiltCoeff_5_U_n_8,
      q00(9) => FiltCoeff_5_U_n_9,
      q00(8) => FiltCoeff_5_U_n_10,
      q00(7) => FiltCoeff_5_U_n_11,
      q00(6) => FiltCoeff_5_U_n_12,
      q00(5) => FiltCoeff_5_U_n_13,
      q00(4) => FiltCoeff_5_U_n_14,
      q00(3) => FiltCoeff_5_U_n_15,
      q00(2) => FiltCoeff_5_U_n_16,
      q00(1) => FiltCoeff_5_U_n_17,
      q00(0) => FiltCoeff_5_U_n_18
    );
mac_muladd_8ns_16s_27s_27_4_1_U62: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_30
     port map (
      FiltCoeff_5_ce0 => FiltCoeff_5_ce0,
      PCOUT(47) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_26s_27_4_1_U59_n_50,
      Q(7 downto 0) => PixArray_val_V_5_1_1_i_reg_689_pp1_iter4_reg(7 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_1841_ce => grp_fu_1841_ce,
      \in\(7 downto 0) => \in\(15 downto 8),
      q00(15) => FiltCoeff_5_U_n_3,
      q00(14) => FiltCoeff_5_U_n_4,
      q00(13) => FiltCoeff_5_U_n_5,
      q00(12) => FiltCoeff_5_U_n_6,
      q00(11) => FiltCoeff_5_U_n_7,
      q00(10) => FiltCoeff_5_U_n_8,
      q00(9) => FiltCoeff_5_U_n_9,
      q00(8) => FiltCoeff_5_U_n_10,
      q00(7) => FiltCoeff_5_U_n_11,
      q00(6) => FiltCoeff_5_U_n_12,
      q00(5) => FiltCoeff_5_U_n_13,
      q00(4) => FiltCoeff_5_U_n_14,
      q00(3) => FiltCoeff_5_U_n_15,
      q00(2) => FiltCoeff_5_U_n_16,
      q00(1) => FiltCoeff_5_U_n_17,
      q00(0) => FiltCoeff_5_U_n_18
    );
mac_muladd_8ns_16s_27s_27_4_1_U63: entity work.bd_0837_vsc_0_bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_31
     port map (
      FiltCoeff_5_ce0 => FiltCoeff_5_ce0,
      PCOUT(47) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_26s_27_4_1_U60_n_50,
      Q(7 downto 0) => PixArray_val_V_5_2_1_i_reg_678_pp1_iter4_reg(7 downto 0),
      ap_block_pp1_stage0_11001 => ap_block_pp1_stage0_11001,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter5 => ap_enable_reg_pp1_iter5,
      grp_fu_1841_ce => grp_fu_1841_ce,
      \in\(7 downto 0) => \in\(23 downto 16),
      p_reg_reg(1) => ap_CS_fsm_pp1_stage0,
      p_reg_reg(0) => ap_CS_fsm_pp0_stage0,
      q00(15) => FiltCoeff_5_U_n_3,
      q00(14) => FiltCoeff_5_U_n_4,
      q00(13) => FiltCoeff_5_U_n_5,
      q00(12) => FiltCoeff_5_U_n_6,
      q00(11) => FiltCoeff_5_U_n_7,
      q00(10) => FiltCoeff_5_U_n_8,
      q00(9) => FiltCoeff_5_U_n_9,
      q00(8) => FiltCoeff_5_U_n_10,
      q00(7) => FiltCoeff_5_U_n_11,
      q00(6) => FiltCoeff_5_U_n_12,
      q00(5) => FiltCoeff_5_U_n_13,
      q00(4) => FiltCoeff_5_U_n_14,
      q00(3) => FiltCoeff_5_U_n_15,
      q00(2) => FiltCoeff_5_U_n_16,
      q00(1) => FiltCoeff_5_U_n_17,
      q00(0) => FiltCoeff_5_U_n_18
    );
\offset_4_reg_2066[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_9_in,
      I2 => Rate_reg_2008(11),
      I3 => zext_ln242_fu_983_p1(1),
      O => \offset_4_reg_2066[11]_i_2_n_3\
    );
\offset_4_reg_2066[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_9_in,
      I2 => Rate_reg_2008(10),
      I3 => zext_ln242_fu_983_p1(0),
      O => \offset_4_reg_2066[11]_i_3_n_3\
    );
\offset_4_reg_2066[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_9_in,
      I2 => Rate_reg_2008(9),
      I3 => \offset_reg_599_reg_n_3_[9]\,
      O => \offset_4_reg_2066[11]_i_4_n_3\
    );
\offset_4_reg_2066[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_9_in,
      I2 => Rate_reg_2008(8),
      I3 => \offset_reg_599_reg_n_3_[8]\,
      O => \offset_4_reg_2066[11]_i_5_n_3\
    );
\offset_4_reg_2066[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_9_in,
      I2 => Rate_reg_2008(15),
      I3 => zext_ln242_fu_983_p1(5),
      O => \offset_4_reg_2066[15]_i_2_n_3\
    );
\offset_4_reg_2066[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_9_in,
      I2 => Rate_reg_2008(14),
      I3 => zext_ln242_fu_983_p1(4),
      O => \offset_4_reg_2066[15]_i_3_n_3\
    );
\offset_4_reg_2066[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_9_in,
      I2 => Rate_reg_2008(13),
      I3 => zext_ln242_fu_983_p1(3),
      O => \offset_4_reg_2066[15]_i_4_n_3\
    );
\offset_4_reg_2066[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_9_in,
      I2 => Rate_reg_2008(12),
      I3 => zext_ln242_fu_983_p1(2),
      O => \offset_4_reg_2066[15]_i_5_n_3\
    );
\offset_4_reg_2066[19]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_fu_987_p4(0),
      I1 => p_0_in3_in,
      O => \offset_4_reg_2066[19]_i_11_n_3\
    );
\offset_4_reg_2066[19]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_987_p4(2),
      I1 => tmp_fu_987_p4(3),
      O => \offset_4_reg_2066[19]_i_12_n_3\
    );
\offset_4_reg_2066[19]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_987_p4(1),
      I1 => tmp_fu_987_p4(2),
      O => \offset_4_reg_2066[19]_i_13_n_3\
    );
\offset_4_reg_2066[19]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => tmp_fu_987_p4(0),
      I2 => tmp_fu_987_p4(1),
      O => \offset_4_reg_2066[19]_i_14_n_3\
    );
\offset_4_reg_2066[19]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => tmp_fu_987_p4(0),
      O => \offset_4_reg_2066[19]_i_15_n_3\
    );
\offset_4_reg_2066[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_2008(19),
      I1 => p_9_in,
      I2 => p_0_in4_in,
      O => \offset_4_reg_2066[19]_i_2_n_3\
    );
\offset_4_reg_2066[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_2008(18),
      I1 => p_9_in,
      I2 => p_0_in4_in,
      O => \offset_4_reg_2066[19]_i_3_n_3\
    );
\offset_4_reg_2066[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_2008(17),
      I1 => p_9_in,
      I2 => p_0_in4_in,
      O => \offset_4_reg_2066[19]_i_4_n_3\
    );
\offset_4_reg_2066[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_2008(16),
      I1 => p_9_in,
      I2 => p_0_in4_in,
      O => \offset_4_reg_2066[19]_i_5_n_3\
    );
\offset_4_reg_2066[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_9_in,
      I1 => Rate_reg_2008(19),
      I2 => tmp_fu_987_p4(3),
      I3 => p_0_in4_in,
      I4 => tmp_2_fu_1031_p4(3),
      O => \offset_4_reg_2066[19]_i_6_n_3\
    );
\offset_4_reg_2066[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_9_in,
      I1 => Rate_reg_2008(18),
      I2 => tmp_fu_987_p4(2),
      I3 => p_0_in4_in,
      I4 => tmp_2_fu_1031_p4(2),
      O => \offset_4_reg_2066[19]_i_7_n_3\
    );
\offset_4_reg_2066[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_9_in,
      I1 => Rate_reg_2008(17),
      I2 => tmp_fu_987_p4(1),
      I3 => p_0_in4_in,
      I4 => tmp_2_fu_1031_p4(1),
      O => \offset_4_reg_2066[19]_i_8_n_3\
    );
\offset_4_reg_2066[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_9_in,
      I1 => Rate_reg_2008(16),
      I2 => tmp_fu_987_p4(0),
      I3 => p_0_in4_in,
      I4 => tmp_2_fu_1031_p4(0),
      O => \offset_4_reg_2066[19]_i_9_n_3\
    );
\offset_4_reg_2066[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_987_p4(6),
      I1 => tmp_fu_987_p4(7),
      O => \offset_4_reg_2066[23]_i_11_n_3\
    );
\offset_4_reg_2066[23]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_987_p4(5),
      I1 => tmp_fu_987_p4(6),
      O => \offset_4_reg_2066[23]_i_12_n_3\
    );
\offset_4_reg_2066[23]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_987_p4(4),
      I1 => tmp_fu_987_p4(5),
      O => \offset_4_reg_2066[23]_i_13_n_3\
    );
\offset_4_reg_2066[23]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_987_p4(3),
      I1 => tmp_fu_987_p4(4),
      O => \offset_4_reg_2066[23]_i_14_n_3\
    );
\offset_4_reg_2066[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_2008(23),
      I1 => p_9_in,
      I2 => p_0_in4_in,
      O => \offset_4_reg_2066[23]_i_2_n_3\
    );
\offset_4_reg_2066[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_2008(22),
      I1 => p_9_in,
      I2 => p_0_in4_in,
      O => \offset_4_reg_2066[23]_i_3_n_3\
    );
\offset_4_reg_2066[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_2008(21),
      I1 => p_9_in,
      I2 => p_0_in4_in,
      O => \offset_4_reg_2066[23]_i_4_n_3\
    );
\offset_4_reg_2066[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_2008(20),
      I1 => p_9_in,
      I2 => p_0_in4_in,
      O => \offset_4_reg_2066[23]_i_5_n_3\
    );
\offset_4_reg_2066[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_9_in,
      I1 => Rate_reg_2008(23),
      I2 => tmp_fu_987_p4(7),
      I3 => p_0_in4_in,
      I4 => tmp_2_fu_1031_p4(7),
      O => \offset_4_reg_2066[23]_i_6_n_3\
    );
\offset_4_reg_2066[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_9_in,
      I1 => Rate_reg_2008(22),
      I2 => tmp_fu_987_p4(6),
      I3 => p_0_in4_in,
      I4 => tmp_2_fu_1031_p4(6),
      O => \offset_4_reg_2066[23]_i_7_n_3\
    );
\offset_4_reg_2066[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_9_in,
      I1 => Rate_reg_2008(21),
      I2 => tmp_fu_987_p4(5),
      I3 => p_0_in4_in,
      I4 => tmp_2_fu_1031_p4(5),
      O => \offset_4_reg_2066[23]_i_8_n_3\
    );
\offset_4_reg_2066[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_9_in,
      I1 => Rate_reg_2008(20),
      I2 => tmp_fu_987_p4(4),
      I3 => p_0_in4_in,
      I4 => tmp_2_fu_1031_p4(4),
      O => \offset_4_reg_2066[23]_i_9_n_3\
    );
\offset_4_reg_2066[27]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_987_p4(10),
      I1 => tmp_fu_987_p4(11),
      O => \offset_4_reg_2066[27]_i_11_n_3\
    );
\offset_4_reg_2066[27]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_987_p4(9),
      I1 => tmp_fu_987_p4(10),
      O => \offset_4_reg_2066[27]_i_12_n_3\
    );
\offset_4_reg_2066[27]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_987_p4(8),
      I1 => tmp_fu_987_p4(9),
      O => \offset_4_reg_2066[27]_i_13_n_3\
    );
\offset_4_reg_2066[27]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_987_p4(7),
      I1 => tmp_fu_987_p4(8),
      O => \offset_4_reg_2066[27]_i_14_n_3\
    );
\offset_4_reg_2066[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_2008(27),
      I1 => p_9_in,
      I2 => p_0_in4_in,
      O => \offset_4_reg_2066[27]_i_2_n_3\
    );
\offset_4_reg_2066[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_2008(26),
      I1 => p_9_in,
      I2 => p_0_in4_in,
      O => \offset_4_reg_2066[27]_i_3_n_3\
    );
\offset_4_reg_2066[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_2008(25),
      I1 => p_9_in,
      I2 => p_0_in4_in,
      O => \offset_4_reg_2066[27]_i_4_n_3\
    );
\offset_4_reg_2066[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_2008(24),
      I1 => p_9_in,
      I2 => p_0_in4_in,
      O => \offset_4_reg_2066[27]_i_5_n_3\
    );
\offset_4_reg_2066[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_9_in,
      I1 => Rate_reg_2008(27),
      I2 => tmp_fu_987_p4(11),
      I3 => p_0_in4_in,
      I4 => tmp_2_fu_1031_p4(11),
      O => \offset_4_reg_2066[27]_i_6_n_3\
    );
\offset_4_reg_2066[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_9_in,
      I1 => Rate_reg_2008(26),
      I2 => tmp_fu_987_p4(10),
      I3 => p_0_in4_in,
      I4 => tmp_2_fu_1031_p4(10),
      O => \offset_4_reg_2066[27]_i_7_n_3\
    );
\offset_4_reg_2066[27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_9_in,
      I1 => Rate_reg_2008(25),
      I2 => tmp_fu_987_p4(9),
      I3 => p_0_in4_in,
      I4 => tmp_2_fu_1031_p4(9),
      O => \offset_4_reg_2066[27]_i_8_n_3\
    );
\offset_4_reg_2066[27]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_9_in,
      I1 => Rate_reg_2008(24),
      I2 => tmp_fu_987_p4(8),
      I3 => p_0_in4_in,
      I4 => tmp_2_fu_1031_p4(8),
      O => \offset_4_reg_2066[27]_i_9_n_3\
    );
\offset_4_reg_2066[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_987_p4(14),
      I1 => tmp_fu_987_p4(15),
      O => \offset_4_reg_2066[31]_i_10_n_3\
    );
\offset_4_reg_2066[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_987_p4(13),
      I1 => tmp_fu_987_p4(14),
      O => \offset_4_reg_2066[31]_i_11_n_3\
    );
\offset_4_reg_2066[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_987_p4(12),
      I1 => tmp_fu_987_p4(13),
      O => \offset_4_reg_2066[31]_i_12_n_3\
    );
\offset_4_reg_2066[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_fu_987_p4(11),
      I1 => tmp_fu_987_p4(12),
      O => \offset_4_reg_2066[31]_i_13_n_3\
    );
\offset_4_reg_2066[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_2008(30),
      I1 => p_9_in,
      I2 => p_0_in4_in,
      O => \offset_4_reg_2066[31]_i_2_n_3\
    );
\offset_4_reg_2066[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_2008(29),
      I1 => p_9_in,
      I2 => p_0_in4_in,
      O => \offset_4_reg_2066[31]_i_3_n_3\
    );
\offset_4_reg_2066[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Rate_reg_2008(28),
      I1 => p_9_in,
      I2 => p_0_in4_in,
      O => \offset_4_reg_2066[31]_i_4_n_3\
    );
\offset_4_reg_2066[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_9_in,
      I1 => Rate_reg_2008(31),
      I2 => tmp_fu_987_p4(15),
      I3 => p_0_in4_in,
      I4 => tmp_2_fu_1031_p4(15),
      O => \offset_4_reg_2066[31]_i_5_n_3\
    );
\offset_4_reg_2066[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_9_in,
      I1 => Rate_reg_2008(30),
      I2 => tmp_fu_987_p4(14),
      I3 => p_0_in4_in,
      I4 => tmp_2_fu_1031_p4(14),
      O => \offset_4_reg_2066[31]_i_6_n_3\
    );
\offset_4_reg_2066[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_9_in,
      I1 => Rate_reg_2008(29),
      I2 => tmp_fu_987_p4(13),
      I3 => p_0_in4_in,
      I4 => tmp_2_fu_1031_p4(13),
      O => \offset_4_reg_2066[31]_i_7_n_3\
    );
\offset_4_reg_2066[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => p_9_in,
      I1 => Rate_reg_2008(28),
      I2 => tmp_fu_987_p4(12),
      I3 => p_0_in4_in,
      I4 => tmp_2_fu_1031_p4(12),
      O => \offset_4_reg_2066[31]_i_8_n_3\
    );
\offset_4_reg_2066[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_9_in,
      I2 => Rate_reg_2008(3),
      I3 => \offset_reg_599_reg_n_3_[3]\,
      O => \offset_4_reg_2066[3]_i_2_n_3\
    );
\offset_4_reg_2066[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_9_in,
      I2 => Rate_reg_2008(2),
      I3 => \offset_reg_599_reg_n_3_[2]\,
      O => \offset_4_reg_2066[3]_i_3_n_3\
    );
\offset_4_reg_2066[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_9_in,
      I2 => Rate_reg_2008(1),
      I3 => \offset_reg_599_reg_n_3_[1]\,
      O => \offset_4_reg_2066[3]_i_4_n_3\
    );
\offset_4_reg_2066[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_9_in,
      I2 => Rate_reg_2008(0),
      I3 => \offset_reg_599_reg_n_3_[0]\,
      O => \offset_4_reg_2066[3]_i_5_n_3\
    );
\offset_4_reg_2066[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_9_in,
      I2 => Rate_reg_2008(7),
      I3 => \offset_reg_599_reg_n_3_[7]\,
      O => \offset_4_reg_2066[7]_i_2_n_3\
    );
\offset_4_reg_2066[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_9_in,
      I2 => Rate_reg_2008(6),
      I3 => \offset_reg_599_reg_n_3_[6]\,
      O => \offset_4_reg_2066[7]_i_3_n_3\
    );
\offset_4_reg_2066[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_9_in,
      I2 => Rate_reg_2008(5),
      I3 => \offset_reg_599_reg_n_3_[5]\,
      O => \offset_4_reg_2066[7]_i_4_n_3\
    );
\offset_4_reg_2066[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_9_in,
      I2 => Rate_reg_2008(4),
      I3 => \offset_reg_599_reg_n_3_[4]\,
      O => \offset_4_reg_2066[7]_i_5_n_3\
    );
\offset_4_reg_2066_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[3]_i_1_n_10\,
      Q => offset_4_reg_2066(0),
      R => '0'
    );
\offset_4_reg_2066_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[11]_i_1_n_8\,
      Q => offset_4_reg_2066(10),
      R => '0'
    );
\offset_4_reg_2066_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[11]_i_1_n_7\,
      Q => offset_4_reg_2066(11),
      R => '0'
    );
\offset_4_reg_2066_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_4_reg_2066_reg[7]_i_1_n_3\,
      CO(3) => \offset_4_reg_2066_reg[11]_i_1_n_3\,
      CO(2) => \offset_4_reg_2066_reg[11]_i_1_n_4\,
      CO(1) => \offset_4_reg_2066_reg[11]_i_1_n_5\,
      CO(0) => \offset_4_reg_2066_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => zext_ln242_fu_983_p1(1 downto 0),
      DI(1) => \offset_reg_599_reg_n_3_[9]\,
      DI(0) => \offset_reg_599_reg_n_3_[8]\,
      O(3) => \offset_4_reg_2066_reg[11]_i_1_n_7\,
      O(2) => \offset_4_reg_2066_reg[11]_i_1_n_8\,
      O(1) => \offset_4_reg_2066_reg[11]_i_1_n_9\,
      O(0) => \offset_4_reg_2066_reg[11]_i_1_n_10\,
      S(3) => \offset_4_reg_2066[11]_i_2_n_3\,
      S(2) => \offset_4_reg_2066[11]_i_3_n_3\,
      S(1) => \offset_4_reg_2066[11]_i_4_n_3\,
      S(0) => \offset_4_reg_2066[11]_i_5_n_3\
    );
\offset_4_reg_2066_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[15]_i_1_n_10\,
      Q => offset_4_reg_2066(12),
      R => '0'
    );
\offset_4_reg_2066_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[15]_i_1_n_9\,
      Q => offset_4_reg_2066(13),
      R => '0'
    );
\offset_4_reg_2066_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[15]_i_1_n_8\,
      Q => offset_4_reg_2066(14),
      R => '0'
    );
\offset_4_reg_2066_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[15]_i_1_n_7\,
      Q => offset_4_reg_2066(15),
      R => '0'
    );
\offset_4_reg_2066_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_4_reg_2066_reg[11]_i_1_n_3\,
      CO(3) => \offset_4_reg_2066_reg[15]_i_1_n_3\,
      CO(2) => \offset_4_reg_2066_reg[15]_i_1_n_4\,
      CO(1) => \offset_4_reg_2066_reg[15]_i_1_n_5\,
      CO(0) => \offset_4_reg_2066_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln242_fu_983_p1(5 downto 2),
      O(3) => \offset_4_reg_2066_reg[15]_i_1_n_7\,
      O(2) => \offset_4_reg_2066_reg[15]_i_1_n_8\,
      O(1) => \offset_4_reg_2066_reg[15]_i_1_n_9\,
      O(0) => \offset_4_reg_2066_reg[15]_i_1_n_10\,
      S(3) => \offset_4_reg_2066[15]_i_2_n_3\,
      S(2) => \offset_4_reg_2066[15]_i_3_n_3\,
      S(1) => \offset_4_reg_2066[15]_i_4_n_3\,
      S(0) => \offset_4_reg_2066[15]_i_5_n_3\
    );
\offset_4_reg_2066_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[19]_i_1_n_10\,
      Q => offset_4_reg_2066(16),
      R => '0'
    );
\offset_4_reg_2066_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[19]_i_1_n_9\,
      Q => offset_4_reg_2066(17),
      R => '0'
    );
\offset_4_reg_2066_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[19]_i_1_n_8\,
      Q => offset_4_reg_2066(18),
      R => '0'
    );
\offset_4_reg_2066_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[19]_i_1_n_7\,
      Q => offset_4_reg_2066(19),
      R => '0'
    );
\offset_4_reg_2066_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_4_reg_2066_reg[15]_i_1_n_3\,
      CO(3) => \offset_4_reg_2066_reg[19]_i_1_n_3\,
      CO(2) => \offset_4_reg_2066_reg[19]_i_1_n_4\,
      CO(1) => \offset_4_reg_2066_reg[19]_i_1_n_5\,
      CO(0) => \offset_4_reg_2066_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \offset_4_reg_2066[19]_i_2_n_3\,
      DI(2) => \offset_4_reg_2066[19]_i_3_n_3\,
      DI(1) => \offset_4_reg_2066[19]_i_4_n_3\,
      DI(0) => \offset_4_reg_2066[19]_i_5_n_3\,
      O(3) => \offset_4_reg_2066_reg[19]_i_1_n_7\,
      O(2) => \offset_4_reg_2066_reg[19]_i_1_n_8\,
      O(1) => \offset_4_reg_2066_reg[19]_i_1_n_9\,
      O(0) => \offset_4_reg_2066_reg[19]_i_1_n_10\,
      S(3) => \offset_4_reg_2066[19]_i_6_n_3\,
      S(2) => \offset_4_reg_2066[19]_i_7_n_3\,
      S(1) => \offset_4_reg_2066[19]_i_8_n_3\,
      S(0) => \offset_4_reg_2066[19]_i_9_n_3\
    );
\offset_4_reg_2066_reg[19]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \offset_4_reg_2066_reg[19]_i_10_n_3\,
      CO(2) => \offset_4_reg_2066_reg[19]_i_10_n_4\,
      CO(1) => \offset_4_reg_2066_reg[19]_i_10_n_5\,
      CO(0) => \offset_4_reg_2066_reg[19]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => tmp_fu_987_p4(2 downto 1),
      DI(1) => \offset_4_reg_2066[19]_i_11_n_3\,
      DI(0) => '0',
      O(3 downto 0) => tmp_2_fu_1031_p4(3 downto 0),
      S(3) => \offset_4_reg_2066[19]_i_12_n_3\,
      S(2) => \offset_4_reg_2066[19]_i_13_n_3\,
      S(1) => \offset_4_reg_2066[19]_i_14_n_3\,
      S(0) => \offset_4_reg_2066[19]_i_15_n_3\
    );
\offset_4_reg_2066_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[3]_i_1_n_9\,
      Q => offset_4_reg_2066(1),
      R => '0'
    );
\offset_4_reg_2066_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[23]_i_1_n_10\,
      Q => offset_4_reg_2066(20),
      R => '0'
    );
\offset_4_reg_2066_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[23]_i_1_n_9\,
      Q => offset_4_reg_2066(21),
      R => '0'
    );
\offset_4_reg_2066_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[23]_i_1_n_8\,
      Q => offset_4_reg_2066(22),
      R => '0'
    );
\offset_4_reg_2066_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[23]_i_1_n_7\,
      Q => offset_4_reg_2066(23),
      R => '0'
    );
\offset_4_reg_2066_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_4_reg_2066_reg[19]_i_1_n_3\,
      CO(3) => \offset_4_reg_2066_reg[23]_i_1_n_3\,
      CO(2) => \offset_4_reg_2066_reg[23]_i_1_n_4\,
      CO(1) => \offset_4_reg_2066_reg[23]_i_1_n_5\,
      CO(0) => \offset_4_reg_2066_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \offset_4_reg_2066[23]_i_2_n_3\,
      DI(2) => \offset_4_reg_2066[23]_i_3_n_3\,
      DI(1) => \offset_4_reg_2066[23]_i_4_n_3\,
      DI(0) => \offset_4_reg_2066[23]_i_5_n_3\,
      O(3) => \offset_4_reg_2066_reg[23]_i_1_n_7\,
      O(2) => \offset_4_reg_2066_reg[23]_i_1_n_8\,
      O(1) => \offset_4_reg_2066_reg[23]_i_1_n_9\,
      O(0) => \offset_4_reg_2066_reg[23]_i_1_n_10\,
      S(3) => \offset_4_reg_2066[23]_i_6_n_3\,
      S(2) => \offset_4_reg_2066[23]_i_7_n_3\,
      S(1) => \offset_4_reg_2066[23]_i_8_n_3\,
      S(0) => \offset_4_reg_2066[23]_i_9_n_3\
    );
\offset_4_reg_2066_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_4_reg_2066_reg[19]_i_10_n_3\,
      CO(3) => \offset_4_reg_2066_reg[23]_i_10_n_3\,
      CO(2) => \offset_4_reg_2066_reg[23]_i_10_n_4\,
      CO(1) => \offset_4_reg_2066_reg[23]_i_10_n_5\,
      CO(0) => \offset_4_reg_2066_reg[23]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_fu_987_p4(6 downto 3),
      O(3 downto 0) => tmp_2_fu_1031_p4(7 downto 4),
      S(3) => \offset_4_reg_2066[23]_i_11_n_3\,
      S(2) => \offset_4_reg_2066[23]_i_12_n_3\,
      S(1) => \offset_4_reg_2066[23]_i_13_n_3\,
      S(0) => \offset_4_reg_2066[23]_i_14_n_3\
    );
\offset_4_reg_2066_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[27]_i_1_n_10\,
      Q => offset_4_reg_2066(24),
      R => '0'
    );
\offset_4_reg_2066_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[27]_i_1_n_9\,
      Q => offset_4_reg_2066(25),
      R => '0'
    );
\offset_4_reg_2066_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[27]_i_1_n_8\,
      Q => offset_4_reg_2066(26),
      R => '0'
    );
\offset_4_reg_2066_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[27]_i_1_n_7\,
      Q => offset_4_reg_2066(27),
      R => '0'
    );
\offset_4_reg_2066_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_4_reg_2066_reg[23]_i_1_n_3\,
      CO(3) => \offset_4_reg_2066_reg[27]_i_1_n_3\,
      CO(2) => \offset_4_reg_2066_reg[27]_i_1_n_4\,
      CO(1) => \offset_4_reg_2066_reg[27]_i_1_n_5\,
      CO(0) => \offset_4_reg_2066_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \offset_4_reg_2066[27]_i_2_n_3\,
      DI(2) => \offset_4_reg_2066[27]_i_3_n_3\,
      DI(1) => \offset_4_reg_2066[27]_i_4_n_3\,
      DI(0) => \offset_4_reg_2066[27]_i_5_n_3\,
      O(3) => \offset_4_reg_2066_reg[27]_i_1_n_7\,
      O(2) => \offset_4_reg_2066_reg[27]_i_1_n_8\,
      O(1) => \offset_4_reg_2066_reg[27]_i_1_n_9\,
      O(0) => \offset_4_reg_2066_reg[27]_i_1_n_10\,
      S(3) => \offset_4_reg_2066[27]_i_6_n_3\,
      S(2) => \offset_4_reg_2066[27]_i_7_n_3\,
      S(1) => \offset_4_reg_2066[27]_i_8_n_3\,
      S(0) => \offset_4_reg_2066[27]_i_9_n_3\
    );
\offset_4_reg_2066_reg[27]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_4_reg_2066_reg[23]_i_10_n_3\,
      CO(3) => \offset_4_reg_2066_reg[27]_i_10_n_3\,
      CO(2) => \offset_4_reg_2066_reg[27]_i_10_n_4\,
      CO(1) => \offset_4_reg_2066_reg[27]_i_10_n_5\,
      CO(0) => \offset_4_reg_2066_reg[27]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_fu_987_p4(10 downto 7),
      O(3 downto 0) => tmp_2_fu_1031_p4(11 downto 8),
      S(3) => \offset_4_reg_2066[27]_i_11_n_3\,
      S(2) => \offset_4_reg_2066[27]_i_12_n_3\,
      S(1) => \offset_4_reg_2066[27]_i_13_n_3\,
      S(0) => \offset_4_reg_2066[27]_i_14_n_3\
    );
\offset_4_reg_2066_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[31]_i_1_n_10\,
      Q => offset_4_reg_2066(28),
      R => '0'
    );
\offset_4_reg_2066_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[31]_i_1_n_9\,
      Q => offset_4_reg_2066(29),
      R => '0'
    );
\offset_4_reg_2066_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[3]_i_1_n_8\,
      Q => offset_4_reg_2066(2),
      R => '0'
    );
\offset_4_reg_2066_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[31]_i_1_n_8\,
      Q => offset_4_reg_2066(30),
      R => '0'
    );
\offset_4_reg_2066_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[31]_i_1_n_7\,
      Q => offset_4_reg_2066(31),
      R => '0'
    );
\offset_4_reg_2066_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_4_reg_2066_reg[27]_i_1_n_3\,
      CO(3) => \NLW_offset_4_reg_2066_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \offset_4_reg_2066_reg[31]_i_1_n_4\,
      CO(1) => \offset_4_reg_2066_reg[31]_i_1_n_5\,
      CO(0) => \offset_4_reg_2066_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \offset_4_reg_2066[31]_i_2_n_3\,
      DI(1) => \offset_4_reg_2066[31]_i_3_n_3\,
      DI(0) => \offset_4_reg_2066[31]_i_4_n_3\,
      O(3) => \offset_4_reg_2066_reg[31]_i_1_n_7\,
      O(2) => \offset_4_reg_2066_reg[31]_i_1_n_8\,
      O(1) => \offset_4_reg_2066_reg[31]_i_1_n_9\,
      O(0) => \offset_4_reg_2066_reg[31]_i_1_n_10\,
      S(3) => \offset_4_reg_2066[31]_i_5_n_3\,
      S(2) => \offset_4_reg_2066[31]_i_6_n_3\,
      S(1) => \offset_4_reg_2066[31]_i_7_n_3\,
      S(0) => \offset_4_reg_2066[31]_i_8_n_3\
    );
\offset_4_reg_2066_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_4_reg_2066_reg[27]_i_10_n_3\,
      CO(3) => \NLW_offset_4_reg_2066_reg[31]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \offset_4_reg_2066_reg[31]_i_9_n_4\,
      CO(1) => \offset_4_reg_2066_reg[31]_i_9_n_5\,
      CO(0) => \offset_4_reg_2066_reg[31]_i_9_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_fu_987_p4(13 downto 11),
      O(3 downto 0) => tmp_2_fu_1031_p4(15 downto 12),
      S(3) => \offset_4_reg_2066[31]_i_10_n_3\,
      S(2) => \offset_4_reg_2066[31]_i_11_n_3\,
      S(1) => \offset_4_reg_2066[31]_i_12_n_3\,
      S(0) => \offset_4_reg_2066[31]_i_13_n_3\
    );
\offset_4_reg_2066_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[3]_i_1_n_7\,
      Q => offset_4_reg_2066(3),
      R => '0'
    );
\offset_4_reg_2066_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \offset_4_reg_2066_reg[3]_i_1_n_3\,
      CO(2) => \offset_4_reg_2066_reg[3]_i_1_n_4\,
      CO(1) => \offset_4_reg_2066_reg[3]_i_1_n_5\,
      CO(0) => \offset_4_reg_2066_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \offset_reg_599_reg_n_3_[3]\,
      DI(2) => \offset_reg_599_reg_n_3_[2]\,
      DI(1) => \offset_reg_599_reg_n_3_[1]\,
      DI(0) => \offset_reg_599_reg_n_3_[0]\,
      O(3) => \offset_4_reg_2066_reg[3]_i_1_n_7\,
      O(2) => \offset_4_reg_2066_reg[3]_i_1_n_8\,
      O(1) => \offset_4_reg_2066_reg[3]_i_1_n_9\,
      O(0) => \offset_4_reg_2066_reg[3]_i_1_n_10\,
      S(3) => \offset_4_reg_2066[3]_i_2_n_3\,
      S(2) => \offset_4_reg_2066[3]_i_3_n_3\,
      S(1) => \offset_4_reg_2066[3]_i_4_n_3\,
      S(0) => \offset_4_reg_2066[3]_i_5_n_3\
    );
\offset_4_reg_2066_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[7]_i_1_n_10\,
      Q => offset_4_reg_2066(4),
      R => '0'
    );
\offset_4_reg_2066_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[7]_i_1_n_9\,
      Q => offset_4_reg_2066(5),
      R => '0'
    );
\offset_4_reg_2066_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[7]_i_1_n_8\,
      Q => offset_4_reg_2066(6),
      R => '0'
    );
\offset_4_reg_2066_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[7]_i_1_n_7\,
      Q => offset_4_reg_2066(7),
      R => '0'
    );
\offset_4_reg_2066_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \offset_4_reg_2066_reg[3]_i_1_n_3\,
      CO(3) => \offset_4_reg_2066_reg[7]_i_1_n_3\,
      CO(2) => \offset_4_reg_2066_reg[7]_i_1_n_4\,
      CO(1) => \offset_4_reg_2066_reg[7]_i_1_n_5\,
      CO(0) => \offset_4_reg_2066_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \offset_reg_599_reg_n_3_[7]\,
      DI(2) => \offset_reg_599_reg_n_3_[6]\,
      DI(1) => \offset_reg_599_reg_n_3_[5]\,
      DI(0) => \offset_reg_599_reg_n_3_[4]\,
      O(3) => \offset_4_reg_2066_reg[7]_i_1_n_7\,
      O(2) => \offset_4_reg_2066_reg[7]_i_1_n_8\,
      O(1) => \offset_4_reg_2066_reg[7]_i_1_n_9\,
      O(0) => \offset_4_reg_2066_reg[7]_i_1_n_10\,
      S(3) => \offset_4_reg_2066[7]_i_2_n_3\,
      S(2) => \offset_4_reg_2066[7]_i_3_n_3\,
      S(1) => \offset_4_reg_2066[7]_i_4_n_3\,
      S(0) => \offset_4_reg_2066[7]_i_5_n_3\
    );
\offset_4_reg_2066_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[11]_i_1_n_10\,
      Q => offset_4_reg_2066(8),
      R => '0'
    );
\offset_4_reg_2066_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \offset_4_reg_2066_reg[11]_i_1_n_9\,
      Q => offset_4_reg_2066(9),
      R => '0'
    );
\offset_reg_599_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(0),
      Q => \offset_reg_599_reg_n_3_[0]\,
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(10),
      Q => zext_ln242_fu_983_p1(0),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(11),
      Q => zext_ln242_fu_983_p1(1),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(12),
      Q => zext_ln242_fu_983_p1(2),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(13),
      Q => zext_ln242_fu_983_p1(3),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(14),
      Q => zext_ln242_fu_983_p1(4),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(15),
      Q => zext_ln242_fu_983_p1(5),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(16),
      Q => tmp_fu_987_p4(0),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(17),
      Q => tmp_fu_987_p4(1),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(18),
      Q => tmp_fu_987_p4(2),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(19),
      Q => tmp_fu_987_p4(3),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(1),
      Q => \offset_reg_599_reg_n_3_[1]\,
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(20),
      Q => tmp_fu_987_p4(4),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(21),
      Q => tmp_fu_987_p4(5),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(22),
      Q => tmp_fu_987_p4(6),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(23),
      Q => tmp_fu_987_p4(7),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(24),
      Q => tmp_fu_987_p4(8),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(25),
      Q => tmp_fu_987_p4(9),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(26),
      Q => tmp_fu_987_p4(10),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(27),
      Q => tmp_fu_987_p4(11),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(28),
      Q => tmp_fu_987_p4(12),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(29),
      Q => tmp_fu_987_p4(13),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(2),
      Q => \offset_reg_599_reg_n_3_[2]\,
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(30),
      Q => tmp_fu_987_p4(14),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(31),
      Q => tmp_fu_987_p4(15),
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(3),
      Q => \offset_reg_599_reg_n_3_[3]\,
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(4),
      Q => \offset_reg_599_reg_n_3_[4]\,
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(5),
      Q => \offset_reg_599_reg_n_3_[5]\,
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(6),
      Q => \offset_reg_599_reg_n_3_[6]\,
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(7),
      Q => \offset_reg_599_reg_n_3_[7]\,
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(8),
      Q => \offset_reg_599_reg_n_3_[8]\,
      R => ap_CS_fsm_state4
    );
\offset_reg_599_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => offset_4_reg_2066(9),
      Q => \offset_reg_599_reg_n_3_[9]\,
      R => ap_CS_fsm_state4
    );
ram_reg_0_63_0_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      O => vscale_core_polyphase_U0_vfltCoeff_ce0
    );
\ram_reg_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => \icmp_ln299_reg_2157_reg_n_3_[0]\,
      I3 => \brmerge221_i_reg_2118_reg_n_3_[0]\,
      I4 => cmp81_i_reg_2095,
      I5 => ap_block_pp1_stage0_11001,
      O => \^vscale_core_polyphase_u0_srcyuv422_read\
    );
\select_ln250_1_reg_2041[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBF404040BF40"
    )
        port map (
      I0 => j_reg_533(0),
      I1 => j_reg_533(1),
      I2 => j_reg_533(2),
      I3 => \i_reg_522_reg_n_3_[0]\,
      I4 => i_reg_5220,
      I5 => select_ln250_1_reg_2041_reg(0),
      O => \select_ln250_1_reg_2041[0]_i_1_n_3\
    );
\select_ln250_1_reg_2041[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => select_ln250_1_reg_2041_reg(0),
      I1 => \i_reg_522_reg_n_3_[0]\,
      I2 => p_0_in,
      I3 => \i_reg_522_reg_n_3_[1]\,
      I4 => i_reg_5220,
      I5 => select_ln250_1_reg_2041_reg(1),
      O => \select_ln250_1_fu_888_p3__0\(1)
    );
\select_ln250_1_reg_2041[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => j_reg_533(2),
      I1 => j_reg_533(1),
      I2 => j_reg_533(0),
      O => p_0_in
    );
\select_ln250_1_reg_2041[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => select_ln250_1_reg_2041_reg(1),
      I1 => \i_reg_522_reg_n_3_[1]\,
      I2 => \select_ln250_1_reg_2041[2]_i_2_n_3\,
      I3 => \i_reg_522_reg_n_3_[2]\,
      I4 => i_reg_5220,
      I5 => select_ln250_1_reg_2041_reg(2),
      O => \select_ln250_1_fu_888_p3__0\(2)
    );
\select_ln250_1_reg_2041[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFFFFFBFFF"
    )
        port map (
      I0 => j_reg_533(0),
      I1 => j_reg_533(1),
      I2 => j_reg_533(2),
      I3 => \i_reg_522_reg_n_3_[0]\,
      I4 => i_reg_5220,
      I5 => select_ln250_1_reg_2041_reg(0),
      O => \select_ln250_1_reg_2041[2]_i_2_n_3\
    );
\select_ln250_1_reg_2041[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => select_ln250_1_reg_2041_reg(2),
      I1 => \i_reg_522_reg_n_3_[2]\,
      I2 => \select_ln250_1_reg_2041[3]_i_2_n_3\,
      I3 => \i_reg_522_reg_n_3_[3]\,
      I4 => i_reg_5220,
      I5 => select_ln250_1_reg_2041_reg(3),
      O => \select_ln250_1_fu_888_p3__0\(3)
    );
\select_ln250_1_reg_2041[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FFFFFFF3FFF"
    )
        port map (
      I0 => select_ln250_1_reg_2041_reg(0),
      I1 => \i_reg_522_reg_n_3_[0]\,
      I2 => p_0_in,
      I3 => \i_reg_522_reg_n_3_[1]\,
      I4 => i_reg_5220,
      I5 => select_ln250_1_reg_2041_reg(1),
      O => \select_ln250_1_reg_2041[3]_i_2_n_3\
    );
\select_ln250_1_reg_2041[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => \select_ln250_1_reg_2041[5]_i_2_n_3\,
      I1 => \i_reg_522_reg_n_3_[4]\,
      I2 => icmp_ln250_reg_2033,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => select_ln250_1_reg_2041_reg(4),
      O => \select_ln250_1_reg_2041[4]_i_1_n_3\
    );
\select_ln250_1_reg_2041[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \select_ln250_1_reg_2041[5]_i_2_n_3\,
      I1 => select_ln250_1_reg_2041_reg(4),
      I2 => \i_reg_522_reg_n_3_[4]\,
      I3 => \i_reg_522_reg_n_3_[5]\,
      I4 => i_reg_5220,
      I5 => select_ln250_1_reg_2041_reg(5),
      O => select_ln250_1_fu_888_p3(5)
    );
\select_ln250_1_reg_2041[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0AAC000"
    )
        port map (
      I0 => \i_reg_522_reg_n_3_[3]\,
      I1 => select_ln250_1_reg_2041_reg(3),
      I2 => select_ln250_1_reg_2041_reg(2),
      I3 => i_reg_5220,
      I4 => \i_reg_522_reg_n_3_[2]\,
      I5 => \select_ln250_1_reg_2041[3]_i_2_n_3\,
      O => \select_ln250_1_reg_2041[5]_i_2_n_3\
    );
\select_ln250_1_reg_2041[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => select_ln250_1_reg_2041_reg(5),
      I1 => \i_reg_522_reg_n_3_[5]\,
      I2 => \select_ln250_1_reg_2041[6]_i_2_n_3\,
      I3 => \i_reg_522_reg_n_3_[6]\,
      I4 => i_reg_5220,
      I5 => \select_ln250_1_reg_2041_reg__0\(6),
      O => select_ln250_1_fu_888_p3(6)
    );
\select_ln250_1_reg_2041[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45557555FFFFFFFF"
    )
        port map (
      I0 => \i_reg_522_reg_n_3_[4]\,
      I1 => icmp_ln250_reg_2033,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln250_1_reg_2041_reg(4),
      I5 => \select_ln250_1_reg_2041[5]_i_2_n_3\,
      O => \select_ln250_1_reg_2041[6]_i_2_n_3\
    );
\select_ln250_1_reg_2041_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5110,
      D => \select_ln250_1_reg_2041[0]_i_1_n_3\,
      Q => select_ln250_1_reg_2041_reg(0),
      R => '0'
    );
\select_ln250_1_reg_2041_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5110,
      D => \select_ln250_1_fu_888_p3__0\(1),
      Q => select_ln250_1_reg_2041_reg(1),
      R => '0'
    );
\select_ln250_1_reg_2041_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5110,
      D => \select_ln250_1_fu_888_p3__0\(2),
      Q => select_ln250_1_reg_2041_reg(2),
      R => '0'
    );
\select_ln250_1_reg_2041_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5110,
      D => \select_ln250_1_fu_888_p3__0\(3),
      Q => select_ln250_1_reg_2041_reg(3),
      R => '0'
    );
\select_ln250_1_reg_2041_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5110,
      D => \select_ln250_1_reg_2041[4]_i_1_n_3\,
      Q => select_ln250_1_reg_2041_reg(4),
      R => '0'
    );
\select_ln250_1_reg_2041_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5110,
      D => select_ln250_1_fu_888_p3(5),
      Q => select_ln250_1_reg_2041_reg(5),
      R => '0'
    );
\select_ln250_1_reg_2041_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5110,
      D => select_ln250_1_fu_888_p3(6),
      Q => \select_ln250_1_reg_2041_reg__0\(6),
      R => '0'
    );
\select_ln250_reg_2037[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => j_reg_533(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln250_fu_862_p2,
      I3 => select_ln250_reg_2037(0),
      O => \select_ln250_reg_2037[0]_i_1_n_3\
    );
\select_ln250_reg_2037[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8CFF00008C00"
    )
        port map (
      I0 => j_reg_533(0),
      I1 => j_reg_533(1),
      I2 => j_reg_533(2),
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => icmp_ln250_fu_862_p2,
      I5 => select_ln250_reg_2037(1),
      O => \select_ln250_reg_2037[1]_i_1_n_3\
    );
\select_ln250_reg_2037[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA2FF0000A200"
    )
        port map (
      I0 => j_reg_533(2),
      I1 => j_reg_533(1),
      I2 => j_reg_533(0),
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => icmp_ln250_fu_862_p2,
      I5 => select_ln250_reg_2037(2),
      O => \select_ln250_reg_2037[2]_i_1_n_3\
    );
\select_ln250_reg_2037_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln250_reg_2037[0]_i_1_n_3\,
      Q => select_ln250_reg_2037(0),
      R => '0'
    );
\select_ln250_reg_2037_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln250_reg_2037[1]_i_1_n_3\,
      Q => select_ln250_reg_2037(1),
      R => '0'
    );
\select_ln250_reg_2037_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln250_reg_2037[2]_i_1_n_3\,
      Q => select_ln250_reg_2037(2),
      R => '0'
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20FF200000FF20"
    )
        port map (
      I0 => ap_start,
      I1 => ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => ap_CS_fsm_state5,
      I5 => icmp_ln260_fu_962_p2,
      O => \start_once_reg_i_1__0_n_3\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__0_n_3\,
      Q => \^start_once_reg\,
      R => SS(0)
    );
\x_reg_610[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_reg_610_reg(0),
      O => x_1_fu_1184_p2(0)
    );
\x_reg_610[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF000000000000"
    )
        port map (
      I0 => ap_condition_pp1_exit_iter0_state6,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_block_pp1_stage0_11001,
      I4 => icmp_ln260_fu_962_p2,
      I5 => ap_CS_fsm_state5,
      O => x_reg_610
    );
\x_reg_610[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_condition_pp1_exit_iter0_state6,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_block_pp1_stage0_11001,
      O => x_reg_6100
    );
\x_reg_610[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => x_reg_610_reg(9),
      I1 => x_reg_610_reg(7),
      I2 => \x_reg_610[10]_i_4_n_3\,
      I3 => x_reg_610_reg(6),
      I4 => x_reg_610_reg(8),
      I5 => x_reg_610_reg(10),
      O => x_1_fu_1184_p2(10)
    );
\x_reg_610[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => x_reg_610_reg(5),
      I1 => x_reg_610_reg(2),
      I2 => x_reg_610_reg(1),
      I3 => x_reg_610_reg(0),
      I4 => x_reg_610_reg(3),
      I5 => x_reg_610_reg(4),
      O => \x_reg_610[10]_i_4_n_3\
    );
\x_reg_610[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_reg_610_reg(0),
      I1 => x_reg_610_reg(1),
      O => x_1_fu_1184_p2(1)
    );
\x_reg_610[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => x_reg_610_reg(0),
      I1 => x_reg_610_reg(1),
      I2 => x_reg_610_reg(2),
      O => x_1_fu_1184_p2(2)
    );
\x_reg_610[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => x_reg_610_reg(2),
      I1 => x_reg_610_reg(1),
      I2 => x_reg_610_reg(0),
      I3 => x_reg_610_reg(3),
      O => x_1_fu_1184_p2(3)
    );
\x_reg_610[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => x_reg_610_reg(3),
      I1 => x_reg_610_reg(0),
      I2 => x_reg_610_reg(1),
      I3 => x_reg_610_reg(2),
      I4 => x_reg_610_reg(4),
      O => x_1_fu_1184_p2(4)
    );
\x_reg_610[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => x_reg_610_reg(2),
      I1 => x_reg_610_reg(1),
      I2 => x_reg_610_reg(0),
      I3 => x_reg_610_reg(3),
      I4 => x_reg_610_reg(4),
      I5 => x_reg_610_reg(5),
      O => x_1_fu_1184_p2(5)
    );
\x_reg_610[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_610[10]_i_4_n_3\,
      I1 => x_reg_610_reg(6),
      O => x_1_fu_1184_p2(6)
    );
\x_reg_610[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => x_reg_610_reg(6),
      I1 => \x_reg_610[10]_i_4_n_3\,
      I2 => x_reg_610_reg(7),
      O => x_1_fu_1184_p2(7)
    );
\x_reg_610[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => x_reg_610_reg(7),
      I1 => \x_reg_610[10]_i_4_n_3\,
      I2 => x_reg_610_reg(6),
      I3 => x_reg_610_reg(8),
      O => x_1_fu_1184_p2(8)
    );
\x_reg_610[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => x_reg_610_reg(8),
      I1 => x_reg_610_reg(6),
      I2 => \x_reg_610[10]_i_4_n_3\,
      I3 => x_reg_610_reg(7),
      I4 => x_reg_610_reg(9),
      O => x_1_fu_1184_p2(9)
    );
\x_reg_610_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6100,
      D => x_1_fu_1184_p2(0),
      Q => x_reg_610_reg(0),
      R => x_reg_610
    );
\x_reg_610_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6100,
      D => x_1_fu_1184_p2(10),
      Q => x_reg_610_reg(10),
      R => x_reg_610
    );
\x_reg_610_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6100,
      D => x_1_fu_1184_p2(1),
      Q => x_reg_610_reg(1),
      R => x_reg_610
    );
\x_reg_610_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6100,
      D => x_1_fu_1184_p2(2),
      Q => x_reg_610_reg(2),
      R => x_reg_610
    );
\x_reg_610_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6100,
      D => x_1_fu_1184_p2(3),
      Q => x_reg_610_reg(3),
      R => x_reg_610
    );
\x_reg_610_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6100,
      D => x_1_fu_1184_p2(4),
      Q => x_reg_610_reg(4),
      R => x_reg_610
    );
\x_reg_610_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6100,
      D => x_1_fu_1184_p2(5),
      Q => x_reg_610_reg(5),
      R => x_reg_610
    );
\x_reg_610_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6100,
      D => x_1_fu_1184_p2(6),
      Q => x_reg_610_reg(6),
      R => x_reg_610
    );
\x_reg_610_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6100,
      D => x_1_fu_1184_p2(7),
      Q => x_reg_610_reg(7),
      R => x_reg_610
    );
\x_reg_610_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6100,
      D => x_1_fu_1184_p2(8),
      Q => x_reg_610_reg(8),
      R => x_reg_610
    );
\x_reg_610_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6100,
      D => x_1_fu_1184_p2(9),
      Q => x_reg_610_reg(9),
      R => x_reg_610
    );
\y_1_reg_2057[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_544_reg_n_3_[0]\,
      O => y_1_fu_956_p2(0)
    );
\y_1_reg_2057[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_reg_544_reg_n_3_[0]\,
      I1 => \y_reg_544_reg_n_3_[1]\,
      O => y_1_fu_956_p2(1)
    );
\y_1_reg_2057[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \y_reg_544_reg_n_3_[0]\,
      I1 => \y_reg_544_reg_n_3_[1]\,
      I2 => sel0(0),
      O => y_1_fu_956_p2(2)
    );
\y_1_reg_2057[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sel0(0),
      I1 => \y_reg_544_reg_n_3_[1]\,
      I2 => \y_reg_544_reg_n_3_[0]\,
      I3 => sel0(1),
      O => y_1_fu_956_p2(3)
    );
\y_1_reg_2057[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sel0(1),
      I1 => \y_reg_544_reg_n_3_[0]\,
      I2 => \y_reg_544_reg_n_3_[1]\,
      I3 => sel0(0),
      I4 => sel0(2),
      O => y_1_fu_956_p2(4)
    );
\y_1_reg_2057[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => \y_reg_544_reg_n_3_[1]\,
      I3 => \y_reg_544_reg_n_3_[0]\,
      I4 => sel0(1),
      I5 => sel0(3),
      O => y_1_fu_956_p2(5)
    );
\y_1_reg_2057[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF20000000"
    )
        port map (
      I0 => sel0(1),
      I1 => \y_1_reg_2057[6]_i_2_n_3\,
      I2 => sel0(0),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => sel0(4),
      O => y_1_fu_956_p2(6)
    );
\y_1_reg_2057[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \y_reg_544_reg_n_3_[1]\,
      I1 => \y_reg_544_reg_n_3_[0]\,
      O => \y_1_reg_2057[6]_i_2_n_3\
    );
\y_1_reg_2057[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sel0(4),
      I1 => \y_1_reg_2057[9]_i_2_n_3\,
      I2 => sel0(5),
      O => y_1_fu_956_p2(7)
    );
\y_1_reg_2057[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sel0(5),
      I1 => \y_1_reg_2057[9]_i_2_n_3\,
      I2 => sel0(4),
      I3 => sel0(6),
      O => y_1_fu_956_p2(8)
    );
\y_1_reg_2057[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(4),
      I2 => \y_1_reg_2057[9]_i_2_n_3\,
      I3 => sel0(5),
      I4 => sel0(7),
      O => y_1_fu_956_p2(9)
    );
\y_1_reg_2057[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => \y_reg_544_reg_n_3_[1]\,
      I4 => \y_reg_544_reg_n_3_[0]\,
      I5 => sel0(1),
      O => \y_1_reg_2057[9]_i_2_n_3\
    );
\y_1_reg_2057_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_956_p2(0),
      Q => y_1_reg_2057(0),
      R => '0'
    );
\y_1_reg_2057_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_956_p2(1),
      Q => y_1_reg_2057(1),
      R => '0'
    );
\y_1_reg_2057_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_956_p2(2),
      Q => y_1_reg_2057(2),
      R => '0'
    );
\y_1_reg_2057_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_956_p2(3),
      Q => y_1_reg_2057(3),
      R => '0'
    );
\y_1_reg_2057_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_956_p2(4),
      Q => y_1_reg_2057(4),
      R => '0'
    );
\y_1_reg_2057_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_956_p2(5),
      Q => y_1_reg_2057(5),
      R => '0'
    );
\y_1_reg_2057_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_956_p2(6),
      Q => y_1_reg_2057(6),
      R => '0'
    );
\y_1_reg_2057_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_956_p2(7),
      Q => y_1_reg_2057(7),
      R => '0'
    );
\y_1_reg_2057_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_956_p2(8),
      Q => y_1_reg_2057(8),
      R => '0'
    );
\y_1_reg_2057_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_1_fu_956_p2(9),
      Q => y_1_reg_2057(9),
      R => '0'
    );
\y_reg_544_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => y_1_reg_2057(0),
      Q => \y_reg_544_reg_n_3_[0]\,
      R => ap_CS_fsm_state4
    );
\y_reg_544_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => y_1_reg_2057(1),
      Q => \y_reg_544_reg_n_3_[1]\,
      R => ap_CS_fsm_state4
    );
\y_reg_544_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => y_1_reg_2057(2),
      Q => sel0(0),
      R => ap_CS_fsm_state4
    );
\y_reg_544_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => y_1_reg_2057(3),
      Q => sel0(1),
      R => ap_CS_fsm_state4
    );
\y_reg_544_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => y_1_reg_2057(4),
      Q => sel0(2),
      R => ap_CS_fsm_state4
    );
\y_reg_544_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => y_1_reg_2057(5),
      Q => sel0(3),
      R => ap_CS_fsm_state4
    );
\y_reg_544_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => y_1_reg_2057(6),
      Q => sel0(4),
      R => ap_CS_fsm_state4
    );
\y_reg_544_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => y_1_reg_2057(7),
      Q => sel0(5),
      R => ap_CS_fsm_state4
    );
\y_reg_544_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => y_1_reg_2057(8),
      Q => sel0(6),
      R => ap_CS_fsm_state4
    );
\y_reg_544_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => y_1_reg_2057(9),
      Q => sel0(7),
      R => ap_CS_fsm_state4
    );
\zext_ln222_reg_2013_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln222_reg_2013_reg[9]_0\(0),
      Q => zext_ln222_reg_2013(0),
      R => '0'
    );
\zext_ln222_reg_2013_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln222_reg_2013_reg[9]_0\(1),
      Q => zext_ln222_reg_2013(1),
      R => '0'
    );
\zext_ln222_reg_2013_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln222_reg_2013_reg[9]_0\(2),
      Q => zext_ln222_reg_2013(2),
      R => '0'
    );
\zext_ln222_reg_2013_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln222_reg_2013_reg[9]_0\(3),
      Q => zext_ln222_reg_2013(3),
      R => '0'
    );
\zext_ln222_reg_2013_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln222_reg_2013_reg[9]_0\(4),
      Q => zext_ln222_reg_2013(4),
      R => '0'
    );
\zext_ln222_reg_2013_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln222_reg_2013_reg[9]_0\(5),
      Q => zext_ln222_reg_2013(5),
      R => '0'
    );
\zext_ln222_reg_2013_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln222_reg_2013_reg[9]_0\(6),
      Q => zext_ln222_reg_2013(6),
      R => '0'
    );
\zext_ln222_reg_2013_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln222_reg_2013_reg[9]_0\(7),
      Q => zext_ln222_reg_2013(7),
      R => '0'
    );
\zext_ln222_reg_2013_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln222_reg_2013_reg[9]_0\(8),
      Q => zext_ln222_reg_2013(8),
      R => '0'
    );
\zext_ln222_reg_2013_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln222_reg_2013_reg[9]_0\(9),
      Q => zext_ln222_reg_2013(9),
      R => '0'
    );
\zext_ln225_reg_2018_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(0),
      Q => zext_ln225_reg_2018_reg(0),
      R => '0'
    );
\zext_ln225_reg_2018_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(1),
      Q => zext_ln225_reg_2018_reg(1),
      R => '0'
    );
\zext_ln225_reg_2018_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(2),
      Q => zext_ln225_reg_2018_reg(2),
      R => '0'
    );
\zext_ln225_reg_2018_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(3),
      Q => zext_ln225_reg_2018_reg(3),
      R => '0'
    );
\zext_ln225_reg_2018_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(4),
      Q => zext_ln225_reg_2018_reg(4),
      R => '0'
    );
\zext_ln225_reg_2018_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(5),
      Q => zext_ln225_reg_2018_reg(5),
      R => '0'
    );
\zext_ln225_reg_2018_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(6),
      Q => zext_ln225_reg_2018_reg(6),
      R => '0'
    );
\zext_ln225_reg_2018_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(7),
      Q => zext_ln225_reg_2018_reg(7),
      R => '0'
    );
\zext_ln225_reg_2018_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(8),
      Q => zext_ln225_reg_2018_reg(8),
      R => '0'
    );
\zext_ln225_reg_2018_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(9),
      Q => zext_ln225_reg_2018_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0_bd_0837_vsc_0_v_vscaler is
  port (
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of bd_0837_vsc_0_bd_0837_vsc_0_v_vscaler : entity is 32;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of bd_0837_vsc_0_bd_0837_vsc_0_v_vscaler : entity is 12;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of bd_0837_vsc_0_bd_0837_vsc_0_v_vscaler : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of bd_0837_vsc_0_bd_0837_vsc_0_v_vscaler : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of bd_0837_vsc_0_bd_0837_vsc_0_v_vscaler : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of bd_0837_vsc_0_bd_0837_vsc_0_v_vscaler : entity is 4;
  attribute hls_module : string;
  attribute hls_module of bd_0837_vsc_0_bd_0837_vsc_0_v_vscaler : entity is "yes";
end bd_0837_vsc_0_bd_0837_vsc_0_v_vscaler;

architecture STRUCTURE of bd_0837_vsc_0_bd_0837_vsc_0_v_vscaler is
  signal \<const0>\ : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_SrcYUV_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXIvideo2MultiPixStream_U0_SrcYUV_write : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_WidthIn_read : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_ap_start : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_12 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_13 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_14 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_16 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_4 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_9 : STD_LOGIC;
  signal Block_split4_proc_U0_ColorMode_vcr_out_din : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Block_split4_proc_U0_ap_idle : STD_LOGIC;
  signal Block_split4_proc_U0_ap_ready : STD_LOGIC;
  signal CTRL_s_axi_U_n_10 : STD_LOGIC;
  signal CTRL_s_axi_U_n_11 : STD_LOGIC;
  signal CTRL_s_axi_U_n_12 : STD_LOGIC;
  signal CTRL_s_axi_U_n_13 : STD_LOGIC;
  signal CTRL_s_axi_U_n_14 : STD_LOGIC;
  signal CTRL_s_axi_U_n_15 : STD_LOGIC;
  signal CTRL_s_axi_U_n_16 : STD_LOGIC;
  signal CTRL_s_axi_U_n_17 : STD_LOGIC;
  signal CTRL_s_axi_U_n_18 : STD_LOGIC;
  signal CTRL_s_axi_U_n_19 : STD_LOGIC;
  signal CTRL_s_axi_U_n_20 : STD_LOGIC;
  signal CTRL_s_axi_U_n_21 : STD_LOGIC;
  signal CTRL_s_axi_U_n_22 : STD_LOGIC;
  signal CTRL_s_axi_U_n_23 : STD_LOGIC;
  signal CTRL_s_axi_U_n_24 : STD_LOGIC;
  signal CTRL_s_axi_U_n_25 : STD_LOGIC;
  signal CTRL_s_axi_U_n_26 : STD_LOGIC;
  signal CTRL_s_axi_U_n_27 : STD_LOGIC;
  signal CTRL_s_axi_U_n_28 : STD_LOGIC;
  signal CTRL_s_axi_U_n_29 : STD_LOGIC;
  signal CTRL_s_axi_U_n_3 : STD_LOGIC;
  signal CTRL_s_axi_U_n_30 : STD_LOGIC;
  signal CTRL_s_axi_U_n_31 : STD_LOGIC;
  signal CTRL_s_axi_U_n_32 : STD_LOGIC;
  signal CTRL_s_axi_U_n_33 : STD_LOGIC;
  signal CTRL_s_axi_U_n_34 : STD_LOGIC;
  signal CTRL_s_axi_U_n_35 : STD_LOGIC;
  signal CTRL_s_axi_U_n_36 : STD_LOGIC;
  signal CTRL_s_axi_U_n_37 : STD_LOGIC;
  signal CTRL_s_axi_U_n_38 : STD_LOGIC;
  signal CTRL_s_axi_U_n_39 : STD_LOGIC;
  signal CTRL_s_axi_U_n_4 : STD_LOGIC;
  signal CTRL_s_axi_U_n_40 : STD_LOGIC;
  signal CTRL_s_axi_U_n_41 : STD_LOGIC;
  signal CTRL_s_axi_U_n_42 : STD_LOGIC;
  signal CTRL_s_axi_U_n_43 : STD_LOGIC;
  signal CTRL_s_axi_U_n_44 : STD_LOGIC;
  signal CTRL_s_axi_U_n_45 : STD_LOGIC;
  signal CTRL_s_axi_U_n_46 : STD_LOGIC;
  signal CTRL_s_axi_U_n_47 : STD_LOGIC;
  signal CTRL_s_axi_U_n_48 : STD_LOGIC;
  signal CTRL_s_axi_U_n_49 : STD_LOGIC;
  signal CTRL_s_axi_U_n_5 : STD_LOGIC;
  signal CTRL_s_axi_U_n_50 : STD_LOGIC;
  signal CTRL_s_axi_U_n_51 : STD_LOGIC;
  signal CTRL_s_axi_U_n_52 : STD_LOGIC;
  signal CTRL_s_axi_U_n_53 : STD_LOGIC;
  signal CTRL_s_axi_U_n_54 : STD_LOGIC;
  signal CTRL_s_axi_U_n_55 : STD_LOGIC;
  signal CTRL_s_axi_U_n_56 : STD_LOGIC;
  signal CTRL_s_axi_U_n_57 : STD_LOGIC;
  signal CTRL_s_axi_U_n_58 : STD_LOGIC;
  signal CTRL_s_axi_U_n_59 : STD_LOGIC;
  signal CTRL_s_axi_U_n_6 : STD_LOGIC;
  signal CTRL_s_axi_U_n_60 : STD_LOGIC;
  signal CTRL_s_axi_U_n_61 : STD_LOGIC;
  signal CTRL_s_axi_U_n_62 : STD_LOGIC;
  signal CTRL_s_axi_U_n_63 : STD_LOGIC;
  signal CTRL_s_axi_U_n_64 : STD_LOGIC;
  signal CTRL_s_axi_U_n_65 : STD_LOGIC;
  signal CTRL_s_axi_U_n_66 : STD_LOGIC;
  signal CTRL_s_axi_U_n_68 : STD_LOGIC;
  signal CTRL_s_axi_U_n_69 : STD_LOGIC;
  signal CTRL_s_axi_U_n_7 : STD_LOGIC;
  signal CTRL_s_axi_U_n_71 : STD_LOGIC;
  signal CTRL_s_axi_U_n_8 : STD_LOGIC;
  signal CTRL_s_axi_U_n_9 : STD_LOGIC;
  signal ColorMode : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ColorMode_vcr_c19_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ColorMode_vcr_c19_empty_n : STD_LOGIC;
  signal ColorMode_vcr_c19_full_n : STD_LOGIC;
  signal ColorMode_vcr_c_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ColorMode_vcr_c_empty_n : STD_LOGIC;
  signal ColorMode_vcr_c_full_n : STD_LOGIC;
  signal HeightIn : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal HeightOut : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal HwReg_ColorMode_c16_empty_n : STD_LOGIC;
  signal HwReg_ColorMode_c16_full_n : STD_LOGIC;
  signal HwReg_ColorMode_c_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal HwReg_ColorMode_c_empty_n : STD_LOGIC;
  signal HwReg_ColorMode_c_full_n : STD_LOGIC;
  signal HwReg_HeightIn_c14_U_n_5 : STD_LOGIC;
  signal HwReg_HeightIn_c14_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal HwReg_HeightIn_c14_empty_n : STD_LOGIC;
  signal HwReg_HeightIn_c14_full_n : STD_LOGIC;
  signal HwReg_HeightIn_c17_U_n_24 : STD_LOGIC;
  signal HwReg_HeightIn_c17_U_n_25 : STD_LOGIC;
  signal HwReg_HeightIn_c17_U_n_5 : STD_LOGIC;
  signal HwReg_HeightIn_c17_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal HwReg_HeightIn_c17_empty_n : STD_LOGIC;
  signal HwReg_HeightIn_c17_full_n : STD_LOGIC;
  signal HwReg_HeightIn_c_U_n_5 : STD_LOGIC;
  signal HwReg_HeightIn_c_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal HwReg_HeightIn_c_empty_n : STD_LOGIC;
  signal HwReg_HeightIn_c_full_n : STD_LOGIC;
  signal HwReg_HeightOut_c21_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal HwReg_HeightOut_c21_empty_n : STD_LOGIC;
  signal HwReg_HeightOut_c21_full_n : STD_LOGIC;
  signal HwReg_HeightOut_c_U_n_17 : STD_LOGIC;
  signal HwReg_HeightOut_c_U_n_18 : STD_LOGIC;
  signal HwReg_HeightOut_c_U_n_19 : STD_LOGIC;
  signal HwReg_HeightOut_c_U_n_20 : STD_LOGIC;
  signal HwReg_HeightOut_c_U_n_21 : STD_LOGIC;
  signal HwReg_HeightOut_c_U_n_22 : STD_LOGIC;
  signal HwReg_HeightOut_c_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal HwReg_HeightOut_c_empty_n : STD_LOGIC;
  signal HwReg_HeightOut_c_full_n : STD_LOGIC;
  signal HwReg_LineRate_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal HwReg_LineRate_c_empty_n : STD_LOGIC;
  signal HwReg_LineRate_c_full_n : STD_LOGIC;
  signal HwReg_Width_c15_U_n_4 : STD_LOGIC;
  signal HwReg_Width_c15_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_Width_c15_full_n : STD_LOGIC;
  signal HwReg_Width_c18_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_Width_c18_empty_n : STD_LOGIC;
  signal HwReg_Width_c18_full_n : STD_LOGIC;
  signal HwReg_Width_c20_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_Width_c20_empty_n : STD_LOGIC;
  signal HwReg_Width_c20_full_n : STD_LOGIC;
  signal HwReg_Width_c_U_n_10 : STD_LOGIC;
  signal HwReg_Width_c_U_n_4 : STD_LOGIC;
  signal HwReg_Width_c_U_n_5 : STD_LOGIC;
  signal HwReg_Width_c_U_n_6 : STD_LOGIC;
  signal HwReg_Width_c_U_n_7 : STD_LOGIC;
  signal HwReg_Width_c_U_n_8 : STD_LOGIC;
  signal HwReg_Width_c_U_n_9 : STD_LOGIC;
  signal HwReg_Width_c_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_Width_c_empty_n : STD_LOGIC;
  signal LineRate : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal MultiPixStream2AXIvideo_U0_ColorMode_read : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_OutYUV_read : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_done : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_start : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_8 : STD_LOGIC;
  signal OutYUV_empty_n : STD_LOGIC;
  signal OutYUV_full_n : STD_LOGIC;
  signal SrcYUV422_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal SrcYUV422_empty_n : STD_LOGIC;
  signal SrcYUV422_full_n : STD_LOGIC;
  signal SrcYUV_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal SrcYUV_empty_n : STD_LOGIC;
  signal SrcYUV_full_n : STD_LOGIC;
  signal Width : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal YLoopSize_fu_850_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln1060_fu_380_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state1_0 : STD_LOGIC;
  signal ap_CS_fsm_state1_3 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_idle : STD_LOGIC;
  signal ap_phi_mux_axi_data_V_0_i_phi_fu_208_p6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_axi_data_V_1_i_phi_fu_219_p6 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal ap_phi_mux_axi_data_V_2_i_phi_fu_231_p6 : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal ap_sync_reg_Block_split4_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_3 : STD_LOGIC;
  signal cmp205_i_fu_370_p2 : STD_LOGIC;
  signal icmp_ln1044_fu_328_p2 : STD_LOGIC;
  signal icmp_ln1048_fu_334_p2 : STD_LOGIC;
  signal icmp_ln1060_fu_406_p2 : STD_LOGIC;
  signal icmp_ln815_fu_473_p229_in : STD_LOGIC;
  signal int_vfltCoeff_ce1 : STD_LOGIC;
  signal \internal_full_n__1\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal mOutPtr110_out_1 : STD_LOGIC;
  signal mOutPtr110_out_4 : STD_LOGIC;
  signal mOutPtr110_out_6 : STD_LOGIC;
  signal ram_reg_0_63_0_0_i_10_n_3 : STD_LOGIC;
  signal ram_reg_0_63_0_0_i_11_n_3 : STD_LOGIC;
  signal ram_reg_0_63_0_0_i_9_n_3 : STD_LOGIC;
  signal ram_reg_0_63_10_10_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_10_10_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_11_11_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_11_11_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_12_12_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_12_12_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_13_13_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_13_13_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_14_14_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_14_14_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_15_15_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_15_15_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_1_1_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_1_1_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_2_2_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_2_2_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_3_3_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_3_3_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_4_4_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_4_4_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_5_5_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_5_5_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_6_6_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_6_6_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_7_7_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_7_7_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_8_8_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_8_8_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_9_9_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_9_9_i_3_n_3 : STD_LOGIC;
  signal \rdata_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[13]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[14]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \rdata_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[18]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[1]_i_4_n_3\ : STD_LOGIC;
  signal \rdata_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[21]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[29]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \rdata_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[9]_i_3_n_3\ : STD_LOGIC;
  signal sel_tmp3_fu_386_p2 : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_2 : STD_LOGIC;
  signal shiftReg_ce_5 : STD_LOGIC;
  signal start_for_AXIvideo2MultiPixStream_U0_full_n : STD_LOGIC;
  signal start_for_MultiPixStream2AXIvideo_U0_U_n_5 : STD_LOGIC;
  signal start_for_MultiPixStream2AXIvideo_U0_full_n : STD_LOGIC;
  signal start_for_v_vcresampler_core_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_7 : STD_LOGIC;
  signal v_vcresampler_core_U0_ap_start : STD_LOGIC;
  signal v_vcresampler_core_U0_n_32 : STD_LOGIC;
  signal v_vcresampler_core_U0_n_33 : STD_LOGIC;
  signal v_vcresampler_core_U0_n_35 : STD_LOGIC;
  signal v_vcresampler_core_U0_n_36 : STD_LOGIC;
  signal v_vcresampler_core_U0_n_37 : STD_LOGIC;
  signal v_vcresampler_core_U0_n_38 : STD_LOGIC;
  signal v_vcresampler_core_U0_n_40 : STD_LOGIC;
  signal v_vcresampler_core_U0_outColorMode_read : STD_LOGIC;
  signal v_vcresampler_core_U0_outImg_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal v_vcresampler_core_U0_srcImg_read : STD_LOGIC;
  signal vfltCoeff_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal vscale_core_polyphase_U0_LineRate_read : STD_LOGIC;
  signal vscale_core_polyphase_U0_OutYUV_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal vscale_core_polyphase_U0_SrcYUV422_read : STD_LOGIC;
  signal vscale_core_polyphase_U0_n_10 : STD_LOGIC;
  signal vscale_core_polyphase_U0_n_11 : STD_LOGIC;
  signal vscale_core_polyphase_U0_n_13 : STD_LOGIC;
  signal vscale_core_polyphase_U0_n_16 : STD_LOGIC;
  signal vscale_core_polyphase_U0_n_4 : STD_LOGIC;
  signal vscale_core_polyphase_U0_n_41 : STD_LOGIC;
  signal vscale_core_polyphase_U0_n_7 : STD_LOGIC;
  signal vscale_core_polyphase_U0_vfltCoeff_address0 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal vscale_core_polyphase_U0_vfltCoeff_ce0 : STD_LOGIC;
  signal yOffset_fu_354_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const0>\;
  m_axis_video_TKEEP(1) <= \<const0>\;
  m_axis_video_TKEEP(0) <= \<const0>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
AXIvideo2MultiPixStream_U0: entity work.bd_0837_vsc_0_bd_0837_vsc_0_AXIvideo2MultiPixStream
     port map (
      AXIvideo2MultiPixStream_U0_SrcYUV_write => AXIvideo2MultiPixStream_U0_SrcYUV_write,
      AXIvideo2MultiPixStream_U0_WidthIn_read => AXIvideo2MultiPixStream_U0_WidthIn_read,
      AXIvideo2MultiPixStream_U0_ap_start => AXIvideo2MultiPixStream_U0_ap_start,
      \B_V_data_1_state_reg[1]\ => s_axis_video_TREADY,
      CO(0) => icmp_ln815_fu_473_p229_in,
      \ColorMode_read_reg_553_reg[7]_0\(7 downto 0) => HwReg_ColorMode_c_dout(7 downto 0),
      D(9 downto 0) => HwReg_HeightIn_c_dout(9 downto 0),
      HwReg_ColorMode_c16_full_n => HwReg_ColorMode_c16_full_n,
      HwReg_ColorMode_c_empty_n => HwReg_ColorMode_c_empty_n,
      HwReg_HeightIn_c14_full_n => HwReg_HeightIn_c14_full_n,
      HwReg_HeightIn_c_empty_n => HwReg_HeightIn_c_empty_n,
      HwReg_Width_c15_full_n => HwReg_Width_c15_full_n,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => ap_CS_fsm_state1,
      SS(0) => ap_rst_n_inv,
      SrcYUV_full_n => SrcYUV_full_n,
      \ap_CS_fsm_reg[0]_0\ => HwReg_HeightIn_c_U_n_5,
      \ap_CS_fsm_reg[1]_0\ => HwReg_HeightIn_c14_U_n_5,
      \ap_CS_fsm_reg[5]_0\ => AXIvideo2MultiPixStream_U0_n_9,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \d_read_reg_22_reg[10]\(10 downto 0) => HwReg_Width_c_dout(10 downto 0),
      \in\(23 downto 0) => AXIvideo2MultiPixStream_U0_SrcYUV_din(23 downto 0),
      internal_empty_n_reg => AXIvideo2MultiPixStream_U0_n_16,
      internal_full_n_reg => AXIvideo2MultiPixStream_U0_n_4,
      internal_full_n_reg_0 => AXIvideo2MultiPixStream_U0_n_12,
      internal_full_n_reg_1 => AXIvideo2MultiPixStream_U0_n_13,
      internal_full_n_reg_2 => AXIvideo2MultiPixStream_U0_n_14,
      internal_full_n_reg_3 => CTRL_s_axi_U_n_71,
      mOutPtr110_out => mOutPtr110_out,
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      shiftReg_ce => shiftReg_ce
    );
Block_split4_proc_U0: entity work.bd_0837_vsc_0_bd_0837_vsc_0_Block_split4_proc
     port map (
      Block_split4_proc_U0_ap_idle => Block_split4_proc_U0_ap_idle,
      Q(7 downto 0) => ColorMode(7 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_start => ap_start,
      ap_sync_reg_Block_split4_proc_U0_ap_ready => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      \in\(0) => Block_split4_proc_U0_ColorMode_vcr_out_din(0),
      start_for_AXIvideo2MultiPixStream_U0_full_n => start_for_AXIvideo2MultiPixStream_U0_full_n,
      start_for_v_vcresampler_core_U0_full_n => start_for_v_vcresampler_core_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => HwReg_Width_c_U_n_4
    );
CTRL_s_axi_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_CTRL_s_axi
     port map (
      DOADO(31) => CTRL_s_axi_U_n_3,
      DOADO(30) => CTRL_s_axi_U_n_4,
      DOADO(29) => CTRL_s_axi_U_n_5,
      DOADO(28) => CTRL_s_axi_U_n_6,
      DOADO(27) => CTRL_s_axi_U_n_7,
      DOADO(26) => CTRL_s_axi_U_n_8,
      DOADO(25) => CTRL_s_axi_U_n_9,
      DOADO(24) => CTRL_s_axi_U_n_10,
      DOADO(23) => CTRL_s_axi_U_n_11,
      DOADO(22) => CTRL_s_axi_U_n_12,
      DOADO(21) => CTRL_s_axi_U_n_13,
      DOADO(20) => CTRL_s_axi_U_n_14,
      DOADO(19) => CTRL_s_axi_U_n_15,
      DOADO(18) => CTRL_s_axi_U_n_16,
      DOADO(17) => CTRL_s_axi_U_n_17,
      DOADO(16) => CTRL_s_axi_U_n_18,
      DOADO(15) => CTRL_s_axi_U_n_19,
      DOADO(14) => CTRL_s_axi_U_n_20,
      DOADO(13) => CTRL_s_axi_U_n_21,
      DOADO(12) => CTRL_s_axi_U_n_22,
      DOADO(11) => CTRL_s_axi_U_n_23,
      DOADO(10) => CTRL_s_axi_U_n_24,
      DOADO(9) => CTRL_s_axi_U_n_25,
      DOADO(8) => CTRL_s_axi_U_n_26,
      DOADO(7) => CTRL_s_axi_U_n_27,
      DOADO(6) => CTRL_s_axi_U_n_28,
      DOADO(5) => CTRL_s_axi_U_n_29,
      DOADO(4) => CTRL_s_axi_U_n_30,
      DOADO(3) => CTRL_s_axi_U_n_31,
      DOADO(2) => CTRL_s_axi_U_n_32,
      DOADO(1) => CTRL_s_axi_U_n_33,
      DOADO(0) => CTRL_s_axi_U_n_34,
      DOBDO(31) => CTRL_s_axi_U_n_35,
      DOBDO(30) => CTRL_s_axi_U_n_36,
      DOBDO(29) => CTRL_s_axi_U_n_37,
      DOBDO(28) => CTRL_s_axi_U_n_38,
      DOBDO(27) => CTRL_s_axi_U_n_39,
      DOBDO(26) => CTRL_s_axi_U_n_40,
      DOBDO(25) => CTRL_s_axi_U_n_41,
      DOBDO(24) => CTRL_s_axi_U_n_42,
      DOBDO(23) => CTRL_s_axi_U_n_43,
      DOBDO(22) => CTRL_s_axi_U_n_44,
      DOBDO(21) => CTRL_s_axi_U_n_45,
      DOBDO(20) => CTRL_s_axi_U_n_46,
      DOBDO(19) => CTRL_s_axi_U_n_47,
      DOBDO(18) => CTRL_s_axi_U_n_48,
      DOBDO(17) => CTRL_s_axi_U_n_49,
      DOBDO(16) => CTRL_s_axi_U_n_50,
      DOBDO(15) => CTRL_s_axi_U_n_51,
      DOBDO(14) => CTRL_s_axi_U_n_52,
      DOBDO(13) => CTRL_s_axi_U_n_53,
      DOBDO(12) => CTRL_s_axi_U_n_54,
      DOBDO(11) => CTRL_s_axi_U_n_55,
      DOBDO(10) => CTRL_s_axi_U_n_56,
      DOBDO(9) => CTRL_s_axi_U_n_57,
      DOBDO(8) => CTRL_s_axi_U_n_58,
      DOBDO(7) => CTRL_s_axi_U_n_59,
      DOBDO(6) => CTRL_s_axi_U_n_60,
      DOBDO(5) => CTRL_s_axi_U_n_61,
      DOBDO(4) => CTRL_s_axi_U_n_62,
      DOBDO(3) => CTRL_s_axi_U_n_63,
      DOBDO(2) => CTRL_s_axi_U_n_64,
      DOBDO(1) => CTRL_s_axi_U_n_65,
      DOBDO(0) => CTRL_s_axi_U_n_66,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      Q(9 downto 0) => HeightIn(9 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_split4_proc_U0_ap_ready => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      \int_ColorMode_reg[7]_0\(7 downto 0) => ColorMode(7 downto 0),
      \int_HeightOut_reg[9]_0\(9 downto 0) => HeightOut(9 downto 0),
      \int_LineRate_reg[31]_0\(31 downto 0) => LineRate(31 downto 0),
      \int_Width_reg[10]_0\(10 downto 0) => Width(10 downto 0),
      int_ap_start_reg_0 => CTRL_s_axi_U_n_69,
      int_ap_start_reg_1 => CTRL_s_axi_U_n_71,
      int_vfltCoeff_ce1 => int_vfltCoeff_ce1,
      \int_vfltCoeff_shift_reg[0]_0\ => CTRL_s_axi_U_n_68,
      \int_vfltCoeff_shift_reg[0]_1\ => vscale_core_polyphase_U0_n_4,
      interrupt => interrupt,
      p_reg_reg => ram_reg_0_63_0_0_i_9_n_3,
      p_reg_reg_0 => ram_reg_0_63_0_0_i_10_n_3,
      p_reg_reg_1 => ram_reg_0_63_0_0_i_11_n_3,
      p_reg_reg_10 => ram_reg_0_63_5_5_i_2_n_3,
      p_reg_reg_11 => ram_reg_0_63_5_5_i_3_n_3,
      p_reg_reg_12 => ram_reg_0_63_6_6_i_2_n_3,
      p_reg_reg_13 => ram_reg_0_63_6_6_i_3_n_3,
      p_reg_reg_14 => ram_reg_0_63_7_7_i_2_n_3,
      p_reg_reg_15 => ram_reg_0_63_7_7_i_3_n_3,
      p_reg_reg_16 => ram_reg_0_63_8_8_i_2_n_3,
      p_reg_reg_17 => ram_reg_0_63_8_8_i_3_n_3,
      p_reg_reg_18 => ram_reg_0_63_9_9_i_2_n_3,
      p_reg_reg_19 => ram_reg_0_63_9_9_i_3_n_3,
      p_reg_reg_2 => ram_reg_0_63_1_1_i_2_n_3,
      p_reg_reg_20 => ram_reg_0_63_10_10_i_2_n_3,
      p_reg_reg_21 => ram_reg_0_63_10_10_i_3_n_3,
      p_reg_reg_22 => ram_reg_0_63_11_11_i_2_n_3,
      p_reg_reg_23 => ram_reg_0_63_11_11_i_3_n_3,
      p_reg_reg_24 => ram_reg_0_63_12_12_i_2_n_3,
      p_reg_reg_25 => ram_reg_0_63_12_12_i_3_n_3,
      p_reg_reg_26 => ram_reg_0_63_13_13_i_2_n_3,
      p_reg_reg_27 => ram_reg_0_63_13_13_i_3_n_3,
      p_reg_reg_28 => ram_reg_0_63_14_14_i_2_n_3,
      p_reg_reg_29 => ram_reg_0_63_14_14_i_3_n_3,
      p_reg_reg_3 => ram_reg_0_63_1_1_i_3_n_3,
      p_reg_reg_30 => ram_reg_0_63_15_15_i_2_n_3,
      p_reg_reg_31 => ram_reg_0_63_15_15_i_3_n_3,
      p_reg_reg_4 => ram_reg_0_63_2_2_i_2_n_3,
      p_reg_reg_5 => ram_reg_0_63_2_2_i_3_n_3,
      p_reg_reg_6 => ram_reg_0_63_3_3_i_2_n_3,
      p_reg_reg_7 => ram_reg_0_63_3_3_i_3_n_3,
      p_reg_reg_8 => ram_reg_0_63_4_4_i_2_n_3,
      p_reg_reg_9 => ram_reg_0_63_4_4_i_3_n_3,
      \rdata_reg[0]_0\ => \rdata_reg[0]_i_3_n_3\,
      \rdata_reg[10]_0\ => \rdata_reg[10]_i_3_n_3\,
      \rdata_reg[11]_0\ => \rdata_reg[11]_i_3_n_3\,
      \rdata_reg[12]_0\ => \rdata_reg[12]_i_3_n_3\,
      \rdata_reg[13]_0\ => \rdata_reg[13]_i_3_n_3\,
      \rdata_reg[14]_0\ => \rdata_reg[14]_i_3_n_3\,
      \rdata_reg[15]_0\ => \rdata_reg[15]_i_4_n_3\,
      \rdata_reg[16]_0\ => \rdata_reg[16]_i_2_n_3\,
      \rdata_reg[17]_0\ => \rdata_reg[17]_i_2_n_3\,
      \rdata_reg[18]_0\ => \rdata_reg[18]_i_2_n_3\,
      \rdata_reg[19]_0\ => \rdata_reg[19]_i_2_n_3\,
      \rdata_reg[1]_0\ => \rdata_reg[1]_i_4_n_3\,
      \rdata_reg[20]_0\ => \rdata_reg[20]_i_2_n_3\,
      \rdata_reg[21]_0\ => \rdata_reg[21]_i_2_n_3\,
      \rdata_reg[22]_0\ => \rdata_reg[22]_i_2_n_3\,
      \rdata_reg[23]_0\ => \rdata_reg[23]_i_2_n_3\,
      \rdata_reg[24]_0\ => \rdata_reg[24]_i_2_n_3\,
      \rdata_reg[25]_0\ => \rdata_reg[25]_i_2_n_3\,
      \rdata_reg[26]_0\ => \rdata_reg[26]_i_2_n_3\,
      \rdata_reg[27]_0\ => \rdata_reg[27]_i_2_n_3\,
      \rdata_reg[28]_0\ => \rdata_reg[28]_i_2_n_3\,
      \rdata_reg[29]_0\ => \rdata_reg[29]_i_2_n_3\,
      \rdata_reg[2]_0\ => \rdata_reg[2]_i_3_n_3\,
      \rdata_reg[30]_0\ => \rdata_reg[30]_i_2_n_3\,
      \rdata_reg[31]_0\ => \rdata_reg[31]_i_5_n_3\,
      \rdata_reg[31]_1\ => \rdata_reg[31]_i_6_n_3\,
      \rdata_reg[3]_0\ => \rdata_reg[3]_i_3_n_3\,
      \rdata_reg[4]_0\ => \rdata_reg[4]_i_3_n_3\,
      \rdata_reg[5]_0\ => \rdata_reg[5]_i_3_n_3\,
      \rdata_reg[6]_0\ => \rdata_reg[6]_i_3_n_3\,
      \rdata_reg[7]_0\ => \rdata_reg[7]_i_4_n_3\,
      \rdata_reg[8]_0\ => \rdata_reg[8]_i_3_n_3\,
      \rdata_reg[9]_0\ => \rdata_reg[9]_i_3_n_3\,
      s_axi_CTRL_ARADDR(11 downto 0) => s_axi_CTRL_ARADDR(11 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(11 downto 0) => s_axi_CTRL_AWADDR(11 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      start_for_AXIvideo2MultiPixStream_U0_full_n => start_for_AXIvideo2MultiPixStream_U0_full_n,
      start_for_v_vcresampler_core_U0_full_n => start_for_v_vcresampler_core_U0_full_n,
      start_once_reg => start_once_reg,
      vfltCoeff_address0(7 downto 0) => vscale_core_polyphase_U0_vfltCoeff_address0(8 downto 1),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
ColorMode_vcr_c19_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d3_S
     port map (
      \ColorMode_read_reg_457_reg[7]\(7 downto 0) => ColorMode_vcr_c_dout(7 downto 0),
      ColorMode_vcr_c19_empty_n => ColorMode_vcr_c19_empty_n,
      ColorMode_vcr_c19_full_n => ColorMode_vcr_c19_full_n,
      MultiPixStream2AXIvideo_U0_ColorMode_read => MultiPixStream2AXIvideo_U0_ColorMode_read,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \mOutPtr_reg[2]_0\ => v_vcresampler_core_U0_n_40,
      \out\(7 downto 0) => ColorMode_vcr_c19_dout(7 downto 0),
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read
    );
ColorMode_vcr_c_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d3_S_0
     port map (
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      ColorMode_vcr_c_empty_n => ColorMode_vcr_c_empty_n,
      ColorMode_vcr_c_full_n => ColorMode_vcr_c_full_n,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(7 downto 1) => ColorMode(7 downto 1),
      \in\(0) => Block_split4_proc_U0_ColorMode_vcr_out_din(0),
      \mOutPtr_reg[2]_0\ => HwReg_Width_c_U_n_7,
      \out\(7 downto 0) => ColorMode_vcr_c_dout(7 downto 0),
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
HwReg_ColorMode_c16_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d2_S
     port map (
      AXIvideo2MultiPixStream_U0_WidthIn_read => AXIvideo2MultiPixStream_U0_WidthIn_read,
      D(1 downto 0) => yOffset_fu_354_p3(1 downto 0),
      HwReg_ColorMode_c16_empty_n => HwReg_ColorMode_c16_empty_n,
      HwReg_ColorMode_c16_full_n => HwReg_ColorMode_c16_full_n,
      \SRL_SIG_reg[0][7]\(7 downto 0) => HwReg_ColorMode_c_dout(7 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cmp205_i_fu_370_p2 => cmp205_i_fu_370_p2,
      icmp_ln1044_fu_328_p2 => icmp_ln1044_fu_328_p2,
      icmp_ln1048_fu_334_p2 => icmp_ln1048_fu_334_p2,
      internal_empty_n_reg_0 => AXIvideo2MultiPixStream_U0_n_14,
      \out\(7 downto 0) => ColorMode_vcr_c_dout(7 downto 0),
      sel_tmp3_fu_386_p2 => sel_tmp3_fu_386_p2,
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read
    );
HwReg_ColorMode_c_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w8_d2_S_1
     port map (
      AXIvideo2MultiPixStream_U0_WidthIn_read => AXIvideo2MultiPixStream_U0_WidthIn_read,
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      D(7 downto 0) => ColorMode(7 downto 0),
      HwReg_ColorMode_c_empty_n => HwReg_ColorMode_c_empty_n,
      HwReg_ColorMode_c_full_n => HwReg_ColorMode_c_full_n,
      \SRL_SIG_reg[1][7]\(7 downto 0) => HwReg_ColorMode_c_dout(7 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => HwReg_Width_c_U_n_5
    );
HwReg_HeightIn_c14_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S
     port map (
      AXIvideo2MultiPixStream_U0_WidthIn_read => AXIvideo2MultiPixStream_U0_WidthIn_read,
      AXIvideo2MultiPixStream_U0_ap_start => AXIvideo2MultiPixStream_U0_ap_start,
      D(10 downto 0) => add_ln1060_fu_380_p2(10 downto 0),
      HwReg_HeightIn_c14_empty_n => HwReg_HeightIn_c14_empty_n,
      HwReg_HeightIn_c14_full_n => HwReg_HeightIn_c14_full_n,
      HwReg_Width_c15_full_n => HwReg_Width_c15_full_n,
      HwReg_Width_c_empty_n => HwReg_Width_c_empty_n,
      \SRL_SIG_reg[0][9]\(9 downto 0) => HwReg_HeightIn_c_dout(9 downto 0),
      \SRL_SIG_reg[1][9]\(9 downto 0) => HwReg_HeightIn_c14_dout(9 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      icmp_ln1044_fu_328_p2 => icmp_ln1044_fu_328_p2,
      icmp_ln1048_fu_334_p2 => icmp_ln1048_fu_334_p2,
      internal_empty_n_reg_0 => AXIvideo2MultiPixStream_U0_n_12,
      internal_full_n_reg_0 => HwReg_HeightIn_c14_U_n_5,
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read
    );
HwReg_HeightIn_c17_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_2
     port map (
      CO(0) => HwReg_HeightIn_c17_U_n_24,
      ColorMode_vcr_c19_full_n => ColorMode_vcr_c19_full_n,
      ColorMode_vcr_c_empty_n => ColorMode_vcr_c_empty_n,
      D(7 downto 1) => YLoopSize_fu_850_p2(9 downto 3),
      D(0) => YLoopSize_fu_850_p2(0),
      HwReg_HeightIn_c17_dout(9 downto 0) => HwReg_HeightIn_c17_dout(9 downto 0),
      HwReg_HeightIn_c17_empty_n => HwReg_HeightIn_c17_empty_n,
      HwReg_HeightIn_c17_full_n => HwReg_HeightIn_c17_full_n,
      HwReg_Width_c18_full_n => HwReg_Width_c18_full_n,
      \SRL_SIG_reg[0][0]\ => HwReg_HeightIn_c17_U_n_25,
      \SRL_SIG_reg[0][9]\(9 downto 0) => HwReg_HeightIn_c14_dout(9 downto 0),
      SS(0) => ap_rst_n_inv,
      \YLoopSize_reg_2023_reg[3]\ => HwReg_HeightOut_c_U_n_20,
      \YLoopSize_reg_2023_reg[4]\ => HwReg_HeightOut_c_U_n_22,
      \YLoopSize_reg_2023_reg[5]\ => HwReg_HeightOut_c_U_n_21,
      \YLoopSize_reg_2023_reg[7]\ => HwReg_HeightOut_c_U_n_18,
      \YLoopSize_reg_2023_reg[8]\ => HwReg_HeightOut_c_U_n_19,
      \YLoopSize_reg_2023_reg[9]\ => HwReg_HeightOut_c_U_n_17,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => v_vcresampler_core_U0_n_35,
      internal_full_n_reg_0 => HwReg_HeightIn_c17_U_n_5,
      \out\(9 downto 0) => HwReg_HeightOut_c_dout(9 downto 0),
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read,
      vscale_core_polyphase_U0_LineRate_read => vscale_core_polyphase_U0_LineRate_read
    );
HwReg_HeightIn_c_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_3
     port map (
      AXIvideo2MultiPixStream_U0_WidthIn_read => AXIvideo2MultiPixStream_U0_WidthIn_read,
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      D(9 downto 0) => HeightIn(9 downto 0),
      HwReg_ColorMode_c16_full_n => HwReg_ColorMode_c16_full_n,
      HwReg_ColorMode_c_empty_n => HwReg_ColorMode_c_empty_n,
      HwReg_HeightIn_c_empty_n => HwReg_HeightIn_c_empty_n,
      HwReg_HeightIn_c_full_n => HwReg_HeightIn_c_full_n,
      \SRL_SIG_reg[1][9]\(9 downto 0) => HwReg_HeightIn_c_dout(9 downto 0),
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[0]\ => HwReg_HeightIn_c14_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => HwReg_HeightIn_c_U_n_5,
      internal_empty_n_reg_1 => HwReg_Width_c_U_n_6
    );
HwReg_HeightOut_c21_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d2_S_4
     port map (
      ColorMode_vcr_c19_empty_n => ColorMode_vcr_c19_empty_n,
      D(0) => ap_NS_fsm(1),
      HwReg_HeightOut_c21_empty_n => HwReg_HeightOut_c21_empty_n,
      HwReg_HeightOut_c21_full_n => HwReg_HeightOut_c21_full_n,
      HwReg_Width_c20_empty_n => HwReg_Width_c20_empty_n,
      MultiPixStream2AXIvideo_U0_ColorMode_read => MultiPixStream2AXIvideo_U0_ColorMode_read,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => ap_CS_fsm_state1_0,
      \SRL_SIG_reg[1][9]\(9 downto 0) => HwReg_HeightOut_c21_dout(9 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => vscale_core_polyphase_U0_n_13,
      \out\(9 downto 0) => HwReg_HeightOut_c_dout(9 downto 0),
      vscale_core_polyphase_U0_LineRate_read => vscale_core_polyphase_U0_LineRate_read
    );
HwReg_HeightOut_c_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w10_d4_S
     port map (
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      CO(0) => HwReg_HeightIn_c17_U_n_24,
      D(1 downto 0) => YLoopSize_fu_850_p2(2 downto 1),
      HwReg_HeightOut_c_empty_n => HwReg_HeightOut_c_empty_n,
      HwReg_HeightOut_c_full_n => HwReg_HeightOut_c_full_n,
      SS(0) => ap_rst_n_inv,
      \YLoopSize_reg_2023_reg[2]\(2 downto 0) => HwReg_HeightIn_c17_dout(2 downto 0),
      \YLoopSize_reg_2023_reg[2]_0\ => HwReg_HeightIn_c17_U_n_25,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(9 downto 0) => HeightOut(9 downto 0),
      \int_HeightOut_reg[0]\ => HwReg_HeightOut_c_U_n_20,
      \int_HeightOut_reg[2]\ => HwReg_HeightOut_c_U_n_22,
      \int_HeightOut_reg[3]\ => HwReg_HeightOut_c_U_n_21,
      \int_HeightOut_reg[4]\ => HwReg_HeightOut_c_U_n_18,
      \int_HeightOut_reg[5]\ => HwReg_HeightOut_c_U_n_19,
      \int_HeightOut_reg[6]\ => HwReg_HeightOut_c_U_n_17,
      \mOutPtr_reg[2]_0\ => HwReg_Width_c_U_n_8,
      \out\(9 downto 0) => HwReg_HeightOut_c_dout(9 downto 0),
      vscale_core_polyphase_U0_LineRate_read => vscale_core_polyphase_U0_LineRate_read
    );
HwReg_LineRate_c_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w32_d4_S
     port map (
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      HwReg_LineRate_c_empty_n => HwReg_LineRate_c_empty_n,
      HwReg_LineRate_c_full_n => HwReg_LineRate_c_full_n,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(31 downto 0) => LineRate(31 downto 0),
      \mOutPtr_reg[2]_0\ => HwReg_Width_c_U_n_9,
      \out\(31 downto 0) => HwReg_LineRate_c_dout(31 downto 0),
      vscale_core_polyphase_U0_LineRate_read => vscale_core_polyphase_U0_LineRate_read
    );
HwReg_Width_c15_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S
     port map (
      AXIvideo2MultiPixStream_U0_WidthIn_read => AXIvideo2MultiPixStream_U0_WidthIn_read,
      D(10 downto 0) => HwReg_Width_c15_dout(10 downto 0),
      HwReg_ColorMode_c16_empty_n => HwReg_ColorMode_c16_empty_n,
      HwReg_HeightIn_c14_empty_n => HwReg_HeightIn_c14_empty_n,
      HwReg_Width_c15_full_n => HwReg_Width_c15_full_n,
      \SRL_SIG_reg[0][10]\(10 downto 0) => HwReg_Width_c_dout(10 downto 0),
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[0]\ => HwReg_HeightIn_c17_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => HwReg_Width_c15_U_n_4,
      internal_empty_n_reg_1 => AXIvideo2MultiPixStream_U0_n_13,
      v_vcresampler_core_U0_ap_start => v_vcresampler_core_U0_ap_start,
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read
    );
HwReg_Width_c18_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_5
     port map (
      D(10 downto 0) => HwReg_Width_c18_dout(10 downto 0),
      HwReg_Width_c18_empty_n => HwReg_Width_c18_empty_n,
      HwReg_Width_c18_full_n => HwReg_Width_c18_full_n,
      \SRL_SIG_reg[0][10]\(10 downto 0) => HwReg_Width_c15_dout(10 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => v_vcresampler_core_U0_n_36,
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read,
      vscale_core_polyphase_U0_LineRate_read => vscale_core_polyphase_U0_LineRate_read
    );
HwReg_Width_c20_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_6
     port map (
      D(10 downto 0) => HwReg_Width_c20_dout(10 downto 0),
      HwReg_Width_c20_empty_n => HwReg_Width_c20_empty_n,
      HwReg_Width_c20_full_n => HwReg_Width_c20_full_n,
      MultiPixStream2AXIvideo_U0_ColorMode_read => MultiPixStream2AXIvideo_U0_ColorMode_read,
      \SRL_SIG_reg[0][10]\(10 downto 0) => HwReg_Width_c18_dout(10 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => vscale_core_polyphase_U0_n_11,
      vscale_core_polyphase_U0_LineRate_read => vscale_core_polyphase_U0_LineRate_read
    );
HwReg_Width_c_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w11_d2_S_7
     port map (
      AXIvideo2MultiPixStream_U0_WidthIn_read => AXIvideo2MultiPixStream_U0_WidthIn_read,
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      ColorMode_vcr_c_full_n => ColorMode_vcr_c_full_n,
      HwReg_ColorMode_c_full_n => HwReg_ColorMode_c_full_n,
      HwReg_HeightIn_c_full_n => HwReg_HeightIn_c_full_n,
      HwReg_HeightOut_c_full_n => HwReg_HeightOut_c_full_n,
      HwReg_LineRate_c_full_n => HwReg_LineRate_c_full_n,
      HwReg_Width_c_empty_n => HwReg_Width_c_empty_n,
      \SRL_SIG_reg[1][10]\(10 downto 0) => HwReg_Width_c_dout(10 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => HwReg_Width_c_U_n_10,
      ap_start => ap_start,
      ap_sync_reg_Block_split4_proc_U0_ap_ready => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      ap_sync_reg_Block_split4_proc_U0_ap_ready_reg => ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_3,
      ap_sync_reg_Block_split4_proc_U0_ap_ready_reg_0 => vscale_core_polyphase_U0_n_41,
      if_din(10 downto 0) => Width(10 downto 0),
      internal_full_n_reg_0 => HwReg_Width_c_U_n_4,
      internal_full_n_reg_1 => HwReg_Width_c_U_n_5,
      internal_full_n_reg_2 => HwReg_Width_c_U_n_6,
      internal_full_n_reg_3 => HwReg_Width_c_U_n_7,
      internal_full_n_reg_4 => HwReg_Width_c_U_n_8,
      internal_full_n_reg_5 => HwReg_Width_c_U_n_9,
      start_for_AXIvideo2MultiPixStream_U0_full_n => start_for_AXIvideo2MultiPixStream_U0_full_n,
      start_for_v_vcresampler_core_U0_full_n => start_for_v_vcresampler_core_U0_full_n,
      start_once_reg => start_once_reg
    );
MultiPixStream2AXIvideo_U0: entity work.bd_0837_vsc_0_bd_0837_vsc_0_MultiPixStream2AXIvideo
     port map (
      \B_V_data_1_payload_B_reg[23]\(23 downto 16) => ap_phi_mux_axi_data_V_2_i_phi_fu_231_p6(23 downto 16),
      \B_V_data_1_payload_B_reg[23]\(15 downto 8) => ap_phi_mux_axi_data_V_1_i_phi_fu_219_p6(15 downto 8),
      \B_V_data_1_payload_B_reg[23]\(7 downto 0) => ap_phi_mux_axi_data_V_0_i_phi_fu_208_p6(7 downto 0),
      \B_V_data_1_state_reg[0]\ => m_axis_video_TVALID,
      \ColorMode_read_reg_457_reg[2]_0\ => MultiPixStream2AXIvideo_U0_n_8,
      \ColorMode_read_reg_457_reg[7]_0\(7 downto 0) => ColorMode_vcr_c19_dout(7 downto 0),
      ColorMode_vcr_c19_empty_n => ColorMode_vcr_c19_empty_n,
      D(0) => ap_NS_fsm(1),
      HwReg_HeightOut_c21_empty_n => HwReg_HeightOut_c21_empty_n,
      HwReg_Width_c20_empty_n => HwReg_Width_c20_empty_n,
      MultiPixStream2AXIvideo_U0_ColorMode_read => MultiPixStream2AXIvideo_U0_ColorMode_read,
      MultiPixStream2AXIvideo_U0_OutYUV_read => MultiPixStream2AXIvideo_U0_OutYUV_read,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      OutYUV_empty_n => OutYUV_empty_n,
      Q(0) => ap_CS_fsm_state1_0,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \d_read_reg_22_reg[10]\(10 downto 0) => HwReg_Width_c20_dout(10 downto 0),
      \d_read_reg_22_reg[9]\(9 downto 0) => HwReg_HeightOut_c21_dout(9 downto 0),
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0)
    );
OutYUV_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S
     port map (
      \B_V_data_1_payload_B_reg[23]\ => MultiPixStream2AXIvideo_U0_n_8,
      E(0) => vscale_core_polyphase_U0_n_7,
      MultiPixStream2AXIvideo_U0_OutYUV_read => MultiPixStream2AXIvideo_U0_OutYUV_read,
      OutYUV_empty_n => OutYUV_empty_n,
      OutYUV_full_n => OutYUV_full_n,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_clk_0(23 downto 16) => ap_phi_mux_axi_data_V_2_i_phi_fu_231_p6(23 downto 16),
      ap_clk_0(15 downto 8) => ap_phi_mux_axi_data_V_1_i_phi_fu_219_p6(15 downto 8),
      ap_clk_0(7 downto 0) => ap_phi_mux_axi_data_V_0_i_phi_fu_208_p6(7 downto 0),
      ap_rst_n => ap_rst_n,
      \in\(23 downto 0) => vscale_core_polyphase_U0_OutYUV_din(23 downto 0),
      internal_full_n_reg_0 => vscale_core_polyphase_U0_n_10,
      mOutPtr110_out => mOutPtr110_out_4,
      shiftReg_ce => shiftReg_ce_5
    );
SrcYUV422_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_8
     port map (
      E(0) => v_vcresampler_core_U0_n_32,
      SS(0) => ap_rst_n_inv,
      SrcYUV422_empty_n => SrcYUV422_empty_n,
      SrcYUV422_full_n => SrcYUV422_full_n,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(23 downto 0) => v_vcresampler_core_U0_outImg_din(23 downto 0),
      internal_full_n_reg_0 => v_vcresampler_core_U0_n_33,
      mOutPtr110_out => mOutPtr110_out_6,
      \out\(23 downto 0) => SrcYUV422_dout(23 downto 0),
      shiftReg_ce => shiftReg_ce_2,
      vscale_core_polyphase_U0_SrcYUV422_read => vscale_core_polyphase_U0_SrcYUV422_read
    );
SrcYUV_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_fifo_w24_d16_S_9
     port map (
      AXIvideo2MultiPixStream_U0_SrcYUV_write => AXIvideo2MultiPixStream_U0_SrcYUV_write,
      SS(0) => ap_rst_n_inv,
      SrcYUV_empty_n => SrcYUV_empty_n,
      SrcYUV_full_n => SrcYUV_full_n,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(23 downto 0) => AXIvideo2MultiPixStream_U0_SrcYUV_din(23 downto 0),
      \mOutPtr_reg[1]_0\ => AXIvideo2MultiPixStream_U0_n_4,
      \mOutPtr_reg[1]_1\ => AXIvideo2MultiPixStream_U0_n_9,
      \out\(23 downto 0) => SrcYUV_dout(23 downto 0),
      shiftReg_ce => shiftReg_ce,
      v_vcresampler_core_U0_srcImg_read => v_vcresampler_core_U0_srcImg_read
    );
ap_sync_reg_Block_split4_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => HwReg_Width_c_U_n_10,
      Q => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => vscale_core_polyphase_U0_n_16,
      Q => ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_3,
      R => '0'
    );
ram_reg_0_63_0_0_i_10: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => vscale_core_polyphase_U0_vfltCoeff_ce0,
      Q => ram_reg_0_63_0_0_i_10_n_3,
      R => '0'
    );
ram_reg_0_63_0_0_i_11: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_66,
      Q => ram_reg_0_63_0_0_i_11_n_3,
      R => '0'
    );
ram_reg_0_63_0_0_i_9: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_50,
      Q => ram_reg_0_63_0_0_i_9_n_3,
      R => '0'
    );
ram_reg_0_63_10_10_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_40,
      Q => ram_reg_0_63_10_10_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_10_10_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_56,
      Q => ram_reg_0_63_10_10_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_11_11_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_39,
      Q => ram_reg_0_63_11_11_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_11_11_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_55,
      Q => ram_reg_0_63_11_11_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_12_12_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_38,
      Q => ram_reg_0_63_12_12_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_12_12_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_54,
      Q => ram_reg_0_63_12_12_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_13_13_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_37,
      Q => ram_reg_0_63_13_13_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_13_13_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_53,
      Q => ram_reg_0_63_13_13_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_14_14_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_36,
      Q => ram_reg_0_63_14_14_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_14_14_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_52,
      Q => ram_reg_0_63_14_14_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_15_15_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_35,
      Q => ram_reg_0_63_15_15_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_15_15_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_51,
      Q => ram_reg_0_63_15_15_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_1_1_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_49,
      Q => ram_reg_0_63_1_1_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_1_1_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_65,
      Q => ram_reg_0_63_1_1_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_2_2_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_48,
      Q => ram_reg_0_63_2_2_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_2_2_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_64,
      Q => ram_reg_0_63_2_2_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_3_3_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_47,
      Q => ram_reg_0_63_3_3_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_3_3_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_63,
      Q => ram_reg_0_63_3_3_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_4_4_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_46,
      Q => ram_reg_0_63_4_4_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_4_4_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_62,
      Q => ram_reg_0_63_4_4_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_5_5_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_45,
      Q => ram_reg_0_63_5_5_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_5_5_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_61,
      Q => ram_reg_0_63_5_5_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_6_6_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_44,
      Q => ram_reg_0_63_6_6_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_6_6_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_60,
      Q => ram_reg_0_63_6_6_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_7_7_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_43,
      Q => ram_reg_0_63_7_7_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_7_7_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_59,
      Q => ram_reg_0_63_7_7_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_8_8_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_42,
      Q => ram_reg_0_63_8_8_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_8_8_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_58,
      Q => ram_reg_0_63_8_8_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_9_9_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_41,
      Q => ram_reg_0_63_9_9_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_9_9_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_57,
      Q => ram_reg_0_63_9_9_i_3_n_3,
      R => '0'
    );
\rdata_reg[0]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_34,
      Q => \rdata_reg[0]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[10]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_24,
      Q => \rdata_reg[10]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[11]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_23,
      Q => \rdata_reg[11]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[12]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_22,
      Q => \rdata_reg[12]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[13]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_21,
      Q => \rdata_reg[13]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[14]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_20,
      Q => \rdata_reg[14]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[15]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_19,
      Q => \rdata_reg[15]_i_4_n_3\,
      R => '0'
    );
\rdata_reg[16]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_18,
      Q => \rdata_reg[16]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[17]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_17,
      Q => \rdata_reg[17]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[18]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_16,
      Q => \rdata_reg[18]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[19]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_15,
      Q => \rdata_reg[19]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[1]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_33,
      Q => \rdata_reg[1]_i_4_n_3\,
      R => '0'
    );
\rdata_reg[20]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_14,
      Q => \rdata_reg[20]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[21]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_13,
      Q => \rdata_reg[21]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[22]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_12,
      Q => \rdata_reg[22]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[23]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_11,
      Q => \rdata_reg[23]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[24]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_10,
      Q => \rdata_reg[24]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[25]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_9,
      Q => \rdata_reg[25]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[26]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_8,
      Q => \rdata_reg[26]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[27]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_7,
      Q => \rdata_reg[27]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[28]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_6,
      Q => \rdata_reg[28]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[29]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_5,
      Q => \rdata_reg[29]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[2]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_32,
      Q => \rdata_reg[2]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[30]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_4,
      Q => \rdata_reg[30]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[31]_i_5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_vfltCoeff_ce1,
      Q => \rdata_reg[31]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[31]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_3,
      Q => \rdata_reg[31]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[3]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_31,
      Q => \rdata_reg[3]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[4]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_30,
      Q => \rdata_reg[4]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[5]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_29,
      Q => \rdata_reg[5]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[6]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_28,
      Q => \rdata_reg[6]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[7]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_27,
      Q => \rdata_reg[7]_i_4_n_3\,
      R => '0'
    );
\rdata_reg[8]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_26,
      Q => \rdata_reg[8]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[9]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_25,
      Q => \rdata_reg[9]_i_3_n_3\,
      R => '0'
    );
start_for_AXIvideo2MultiPixStream_U0_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_start_for_AXIvideo2MultiPixStream_U0
     port map (
      AXIvideo2MultiPixStream_U0_ap_start => AXIvideo2MultiPixStream_U0_ap_start,
      CO(0) => icmp_ln815_fu_473_p229_in,
      Q(0) => ap_CS_fsm_state5,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_full_n_reg_0 => AXIvideo2MultiPixStream_U0_n_16,
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[0]_0\ => CTRL_s_axi_U_n_71,
      start_for_AXIvideo2MultiPixStream_U0_full_n => start_for_AXIvideo2MultiPixStream_U0_full_n
    );
start_for_MultiPixStream2AXIvideo_U0_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_start_for_MultiPixStream2AXIvideo_U0
     port map (
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => ap_CS_fsm_state1_0,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      int_ap_idle_reg(0) => ap_CS_fsm_state1_3,
      internal_empty_n_reg_0 => start_for_MultiPixStream2AXIvideo_U0_U_n_5,
      \mOutPtr_reg[0]_0\ => ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_3,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_7,
      v_vcresampler_core_U0_ap_start => v_vcresampler_core_U0_ap_start
    );
start_for_v_vcresampler_core_U0_U: entity work.bd_0837_vsc_0_bd_0837_vsc_0_start_for_v_vcresampler_core_U0
     port map (
      CO(0) => icmp_ln1060_fu_406_p2,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \internal_full_n__1\ => \internal_full_n__1\,
      internal_full_n_reg_0 => v_vcresampler_core_U0_n_38,
      mOutPtr110_out => mOutPtr110_out_1,
      \mOutPtr_reg[0]_0\ => CTRL_s_axi_U_n_69,
      \mOutPtr_reg[2]_0\ => v_vcresampler_core_U0_n_37,
      start_for_v_vcresampler_core_U0_full_n => start_for_v_vcresampler_core_U0_full_n,
      v_vcresampler_core_U0_ap_start => v_vcresampler_core_U0_ap_start
    );
v_vcresampler_core_U0: entity work.bd_0837_vsc_0_bd_0837_vsc_0_v_vcresampler_core
     port map (
      CO(0) => icmp_ln1060_fu_406_p2,
      ColorMode_vcr_c19_full_n => ColorMode_vcr_c19_full_n,
      D(1 downto 0) => yOffset_fu_354_p3(1 downto 0),
      E(0) => v_vcresampler_core_U0_srcImg_read,
      HwReg_HeightIn_c17_full_n => HwReg_HeightIn_c17_full_n,
      HwReg_Width_c18_full_n => HwReg_Width_c18_full_n,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1_3,
      SS(0) => ap_rst_n_inv,
      SrcYUV422_empty_n => SrcYUV422_empty_n,
      SrcYUV422_full_n => SrcYUV422_full_n,
      SrcYUV_empty_n => SrcYUV_empty_n,
      \add_ln1060_reg_825_reg[10]_0\(10 downto 0) => add_ln1060_fu_380_p2(10 downto 0),
      \ap_CS_fsm_reg[0]_0\ => HwReg_Width_c15_U_n_4,
      \ap_CS_fsm_reg[1]_0\ => v_vcresampler_core_U0_n_37,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cmp205_i_fu_370_p2 => cmp205_i_fu_370_p2,
      icmp_ln1044_fu_328_p2 => icmp_ln1044_fu_328_p2,
      icmp_ln1048_fu_334_p2 => icmp_ln1048_fu_334_p2,
      \in\(23 downto 0) => v_vcresampler_core_U0_outImg_din(23 downto 0),
      internal_empty_n_reg(0) => v_vcresampler_core_U0_n_32,
      \internal_full_n__1\ => \internal_full_n__1\,
      internal_full_n_reg => v_vcresampler_core_U0_n_35,
      internal_full_n_reg_0 => v_vcresampler_core_U0_n_36,
      internal_full_n_reg_1 => v_vcresampler_core_U0_n_38,
      internal_full_n_reg_2 => v_vcresampler_core_U0_n_40,
      \loopWidth_reg_795_reg[10]_0\(10 downto 0) => HwReg_Width_c15_dout(10 downto 0),
      mOutPtr110_out => mOutPtr110_out_1,
      \mOutPtr_reg[2]\ => CTRL_s_axi_U_n_69,
      \out\(23 downto 0) => SrcYUV_dout(23 downto 0),
      sel_tmp3_fu_386_p2 => sel_tmp3_fu_386_p2,
      shiftReg_ce => shiftReg_ce_2,
      start_for_v_vcresampler_core_U0_full_n => start_for_v_vcresampler_core_U0_full_n,
      \tmp_reg_866_reg[0]_0\ => v_vcresampler_core_U0_n_33,
      v_vcresampler_core_U0_ap_start => v_vcresampler_core_U0_ap_start,
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read,
      vscale_core_polyphase_U0_SrcYUV422_read => vscale_core_polyphase_U0_SrcYUV422_read,
      \zext_ln1058_reg_814_reg[9]_0\(9 downto 0) => HwReg_HeightIn_c14_dout(9 downto 0)
    );
vscale_core_polyphase_U0: entity work.bd_0837_vsc_0_bd_0837_vsc_0_vscale_core_polyphase
     port map (
      AXIvideo2MultiPixStream_U0_ap_start => AXIvideo2MultiPixStream_U0_ap_start,
      Block_split4_proc_U0_ap_idle => Block_split4_proc_U0_ap_idle,
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      D(9 downto 0) => HwReg_HeightIn_c17_dout(9 downto 0),
      E(0) => vscale_core_polyphase_U0_n_7,
      HwReg_HeightIn_c17_empty_n => HwReg_HeightIn_c17_empty_n,
      HwReg_HeightOut_c21_full_n => HwReg_HeightOut_c21_full_n,
      HwReg_HeightOut_c_empty_n => HwReg_HeightOut_c_empty_n,
      HwReg_LineRate_c_empty_n => HwReg_LineRate_c_empty_n,
      HwReg_Width_c18_empty_n => HwReg_Width_c18_empty_n,
      HwReg_Width_c20_full_n => HwReg_Width_c20_full_n,
      \InPixels_reg_2003_reg[10]_0\(10 downto 0) => HwReg_Width_c18_dout(10 downto 0),
      MultiPixStream2AXIvideo_U0_OutYUV_read => MultiPixStream2AXIvideo_U0_OutYUV_read,
      OutYUV_empty_n => OutYUV_empty_n,
      OutYUV_full_n => OutYUV_full_n,
      \OutputWriteEn_reg_2086_reg[0]_0\ => vscale_core_polyphase_U0_n_10,
      Q(0) => ap_CS_fsm_state1,
      \Rate_reg_2008_reg[31]_0\(31 downto 0) => HwReg_LineRate_c_dout(31 downto 0),
      SS(0) => ap_rst_n_inv,
      SrcYUV422_empty_n => SrcYUV422_empty_n,
      \YLoopSize_reg_2023_reg[9]_0\(9 downto 0) => YLoopSize_fu_850_p2(9 downto 0),
      \ap_CS_fsm_reg[3]_0\ => vscale_core_polyphase_U0_n_16,
      \ap_CS_fsm_reg[3]_1\ => vscale_core_polyphase_U0_n_41,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_split4_proc_U0_ap_ready => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg => ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_3,
      d0(23 downto 0) => SrcYUV422_dout(23 downto 0),
      \in\(23 downto 0) => vscale_core_polyphase_U0_OutYUV_din(23 downto 0),
      int_ap_idle_reg => start_for_MultiPixStream2AXIvideo_U0_U_n_5,
      \int_vfltCoeff_shift_reg[0]\ => CTRL_s_axi_U_n_68,
      internal_full_n_reg => vscale_core_polyphase_U0_n_11,
      internal_full_n_reg_0 => vscale_core_polyphase_U0_n_13,
      \j_reg_533_reg[0]_0\ => vscale_core_polyphase_U0_n_4,
      mOutPtr110_out => mOutPtr110_out_6,
      mOutPtr110_out_0 => mOutPtr110_out_4,
      \mOutPtr_reg[4]\ => v_vcresampler_core_U0_n_33,
      shiftReg_ce => shiftReg_ce_5,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_7,
      vfltCoeff_address0(7 downto 0) => vscale_core_polyphase_U0_vfltCoeff_address0(8 downto 1),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0),
      vscale_core_polyphase_U0_LineRate_read => vscale_core_polyphase_U0_LineRate_read,
      vscale_core_polyphase_U0_SrcYUV422_read => vscale_core_polyphase_U0_SrcYUV422_read,
      vscale_core_polyphase_U0_vfltCoeff_ce0 => vscale_core_polyphase_U0_vfltCoeff_ce0,
      \zext_ln222_reg_2013_reg[9]_0\(9 downto 0) => HwReg_HeightOut_c_dout(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0837_vsc_0 is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_0837_vsc_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_0837_vsc_0 : entity is "bd_0837_vsc_0,bd_0837_vsc_0_v_vscaler,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_0837_vsc_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_0837_vsc_0 : entity is "bd_0837_vsc_0_v_vscaler,Vivado 2020.2";
  attribute hls_module : string;
  attribute hls_module of bd_0837_vsc_0 : entity is "yes";
end bd_0837_vsc_0;

architecture STRUCTURE of bd_0837_vsc_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal NLW_inst_m_axis_video_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axis_video_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 12;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 74250000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 m_axis_video TREADY";
  attribute X_INTERFACE_INFO of m_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 12, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 74250000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID";
  attribute X_INTERFACE_INFO of s_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 s_axis_video TREADY";
  attribute X_INTERFACE_INFO of s_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TVALID";
  attribute X_INTERFACE_INFO of m_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDATA";
  attribute X_INTERFACE_INFO of m_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of m_axis_video_TDEST : signal is "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 74250000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TID";
  attribute X_INTERFACE_INFO of m_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 m_axis_video TKEEP";
  attribute X_INTERFACE_INFO of m_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TLAST";
  attribute X_INTERFACE_INFO of m_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 m_axis_video TSTRB";
  attribute X_INTERFACE_INFO of m_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 m_axis_video TUSER";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDATA";
  attribute X_INTERFACE_INFO of s_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of s_axis_video_TDEST : signal is "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 74250000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TID";
  attribute X_INTERFACE_INFO of s_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 s_axis_video TKEEP";
  attribute X_INTERFACE_INFO of s_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TLAST";
  attribute X_INTERFACE_INFO of s_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 s_axis_video TSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 s_axis_video TUSER";
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const1>\;
  m_axis_video_TKEEP(1) <= \<const1>\;
  m_axis_video_TKEEP(0) <= \<const1>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.bd_0837_vsc_0_bd_0837_vsc_0_v_vscaler
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TDEST(0) => NLW_inst_m_axis_video_TDEST_UNCONNECTED(0),
      m_axis_video_TID(0) => NLW_inst_m_axis_video_TID_UNCONNECTED(0),
      m_axis_video_TKEEP(2 downto 0) => NLW_inst_m_axis_video_TKEEP_UNCONNECTED(2 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TSTRB(2 downto 0) => NLW_inst_m_axis_video_TSTRB_UNCONNECTED(2 downto 0),
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      m_axis_video_TVALID => m_axis_video_TVALID,
      s_axi_CTRL_ARADDR(11 downto 0) => s_axi_CTRL_ARADDR(11 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(11 downto 0) => s_axi_CTRL_AWADDR(11 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TDEST(0) => '0',
      s_axis_video_TID(0) => '0',
      s_axis_video_TKEEP(2 downto 0) => B"000",
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TREADY => s_axis_video_TREADY,
      s_axis_video_TSTRB(2 downto 0) => B"000",
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
end STRUCTURE;
