Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jan 21 15:43:29 2025
| Host         : LAPTOP-4TJH4QHR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    8           
TIMING-18  Warning   Missing input or output delay   26          
TIMING-20  Warning   Non-clocked latch               6           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (6)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: RST (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: botones_IN[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: botones_IN[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: botones_IN[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: botones_IN[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_FSM/FSM_sequential_estoy_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_FSM/FSM_sequential_estoy_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_FSM/FSM_sequential_estoy_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_FSM/TEMPORIZADOR_INST/TIME_OUT_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_FSM/piso_actual_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_FSM/piso_actual_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_SelectorPiso/piso_seleccionado_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_SelectorPiso/piso_seleccionado_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.049        0.000                      0                  279        0.144        0.000                      0                  279        4.500        0.000                       0                   165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.049        0.000                      0                  279        0.144        0.000                      0                  279        4.500        0.000                       0                   165  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 inst_FSM/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 1.805ns (31.504%)  route 3.924ns (68.496%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.711     5.314    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  inst_FSM/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  inst_FSM/piso_actual_reg[1]/Q
                         net (fo=13, routed)          0.863     6.633    inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy_reg[1]_2
    SLICE_X0Y72          LUT4 (Prop_lut4_I1_O)        0.153     6.786 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[1]_i_2/O
                         net (fo=5, routed)           0.526     7.312    inst_FSM/TEMPORIZADOR_INST/piso_actual_reg[1]
    SLICE_X1Y72          LUT4 (Prop_lut4_I3_O)        0.327     7.639 r  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_2/O
                         net (fo=13, routed)          0.610     8.249    inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_2_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.373 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0_i_3/O
                         net (fo=1, routed)           0.487     8.860    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.367 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.367    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.481 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__1/CO[3]
                         net (fo=2, routed)           0.755    10.237    inst_FSM/TEMPORIZADOR_INST/active1_carry__1_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.124    10.361 r  inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1/O
                         net (fo=33, routed)          0.683    11.043    inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0
    SLICE_X2Y65          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.599    15.022    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[0]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y65          FDCE (Setup_fdce_C_CE)      -0.169    15.092    inst_FSM/TEMPORIZADOR_INST/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 inst_FSM/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 1.805ns (31.504%)  route 3.924ns (68.496%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.711     5.314    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  inst_FSM/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  inst_FSM/piso_actual_reg[1]/Q
                         net (fo=13, routed)          0.863     6.633    inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy_reg[1]_2
    SLICE_X0Y72          LUT4 (Prop_lut4_I1_O)        0.153     6.786 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[1]_i_2/O
                         net (fo=5, routed)           0.526     7.312    inst_FSM/TEMPORIZADOR_INST/piso_actual_reg[1]
    SLICE_X1Y72          LUT4 (Prop_lut4_I3_O)        0.327     7.639 r  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_2/O
                         net (fo=13, routed)          0.610     8.249    inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_2_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.373 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0_i_3/O
                         net (fo=1, routed)           0.487     8.860    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.367 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.367    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.481 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__1/CO[3]
                         net (fo=2, routed)           0.755    10.237    inst_FSM/TEMPORIZADOR_INST/active1_carry__1_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.124    10.361 r  inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1/O
                         net (fo=33, routed)          0.683    11.043    inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0
    SLICE_X2Y65          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.599    15.022    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[1]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y65          FDCE (Setup_fdce_C_CE)      -0.169    15.092    inst_FSM/TEMPORIZADOR_INST/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 inst_FSM/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 1.805ns (31.504%)  route 3.924ns (68.496%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.711     5.314    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  inst_FSM/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  inst_FSM/piso_actual_reg[1]/Q
                         net (fo=13, routed)          0.863     6.633    inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy_reg[1]_2
    SLICE_X0Y72          LUT4 (Prop_lut4_I1_O)        0.153     6.786 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[1]_i_2/O
                         net (fo=5, routed)           0.526     7.312    inst_FSM/TEMPORIZADOR_INST/piso_actual_reg[1]
    SLICE_X1Y72          LUT4 (Prop_lut4_I3_O)        0.327     7.639 r  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_2/O
                         net (fo=13, routed)          0.610     8.249    inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_2_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.373 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0_i_3/O
                         net (fo=1, routed)           0.487     8.860    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.367 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.367    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.481 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__1/CO[3]
                         net (fo=2, routed)           0.755    10.237    inst_FSM/TEMPORIZADOR_INST/active1_carry__1_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.124    10.361 r  inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1/O
                         net (fo=33, routed)          0.683    11.043    inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0
    SLICE_X2Y65          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.599    15.022    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[2]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y65          FDCE (Setup_fdce_C_CE)      -0.169    15.092    inst_FSM/TEMPORIZADOR_INST/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 inst_FSM/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 1.805ns (31.504%)  route 3.924ns (68.496%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.711     5.314    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  inst_FSM/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  inst_FSM/piso_actual_reg[1]/Q
                         net (fo=13, routed)          0.863     6.633    inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy_reg[1]_2
    SLICE_X0Y72          LUT4 (Prop_lut4_I1_O)        0.153     6.786 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[1]_i_2/O
                         net (fo=5, routed)           0.526     7.312    inst_FSM/TEMPORIZADOR_INST/piso_actual_reg[1]
    SLICE_X1Y72          LUT4 (Prop_lut4_I3_O)        0.327     7.639 r  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_2/O
                         net (fo=13, routed)          0.610     8.249    inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_2_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.373 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0_i_3/O
                         net (fo=1, routed)           0.487     8.860    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.367 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.367    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.481 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__1/CO[3]
                         net (fo=2, routed)           0.755    10.237    inst_FSM/TEMPORIZADOR_INST/active1_carry__1_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.124    10.361 r  inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1/O
                         net (fo=33, routed)          0.683    11.043    inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0
    SLICE_X2Y65          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.599    15.022    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[3]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y65          FDCE (Setup_fdce_C_CE)      -0.169    15.092    inst_FSM/TEMPORIZADOR_INST/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 inst_FSM/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.805ns (32.061%)  route 3.825ns (67.939%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.711     5.314    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  inst_FSM/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  inst_FSM/piso_actual_reg[1]/Q
                         net (fo=13, routed)          0.863     6.633    inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy_reg[1]_2
    SLICE_X0Y72          LUT4 (Prop_lut4_I1_O)        0.153     6.786 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[1]_i_2/O
                         net (fo=5, routed)           0.526     7.312    inst_FSM/TEMPORIZADOR_INST/piso_actual_reg[1]
    SLICE_X1Y72          LUT4 (Prop_lut4_I3_O)        0.327     7.639 r  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_2/O
                         net (fo=13, routed)          0.610     8.249    inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_2_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.373 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0_i_3/O
                         net (fo=1, routed)           0.487     8.860    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.367 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.367    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.481 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__1/CO[3]
                         net (fo=2, routed)           0.755    10.237    inst_FSM/TEMPORIZADOR_INST/active1_carry__1_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.124    10.361 r  inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1/O
                         net (fo=33, routed)          0.583    10.944    inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0
    SLICE_X2Y66          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.598    15.021    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[4]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y66          FDCE (Setup_fdce_C_CE)      -0.169    15.091    inst_FSM/TEMPORIZADOR_INST/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 inst_FSM/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.805ns (32.061%)  route 3.825ns (67.939%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.711     5.314    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  inst_FSM/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  inst_FSM/piso_actual_reg[1]/Q
                         net (fo=13, routed)          0.863     6.633    inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy_reg[1]_2
    SLICE_X0Y72          LUT4 (Prop_lut4_I1_O)        0.153     6.786 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[1]_i_2/O
                         net (fo=5, routed)           0.526     7.312    inst_FSM/TEMPORIZADOR_INST/piso_actual_reg[1]
    SLICE_X1Y72          LUT4 (Prop_lut4_I3_O)        0.327     7.639 r  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_2/O
                         net (fo=13, routed)          0.610     8.249    inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_2_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.373 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0_i_3/O
                         net (fo=1, routed)           0.487     8.860    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.367 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.367    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.481 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__1/CO[3]
                         net (fo=2, routed)           0.755    10.237    inst_FSM/TEMPORIZADOR_INST/active1_carry__1_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.124    10.361 r  inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1/O
                         net (fo=33, routed)          0.583    10.944    inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0
    SLICE_X2Y66          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.598    15.021    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[5]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y66          FDCE (Setup_fdce_C_CE)      -0.169    15.091    inst_FSM/TEMPORIZADOR_INST/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 inst_FSM/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.805ns (32.061%)  route 3.825ns (67.939%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.711     5.314    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  inst_FSM/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  inst_FSM/piso_actual_reg[1]/Q
                         net (fo=13, routed)          0.863     6.633    inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy_reg[1]_2
    SLICE_X0Y72          LUT4 (Prop_lut4_I1_O)        0.153     6.786 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[1]_i_2/O
                         net (fo=5, routed)           0.526     7.312    inst_FSM/TEMPORIZADOR_INST/piso_actual_reg[1]
    SLICE_X1Y72          LUT4 (Prop_lut4_I3_O)        0.327     7.639 r  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_2/O
                         net (fo=13, routed)          0.610     8.249    inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_2_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.373 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0_i_3/O
                         net (fo=1, routed)           0.487     8.860    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.367 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.367    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.481 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__1/CO[3]
                         net (fo=2, routed)           0.755    10.237    inst_FSM/TEMPORIZADOR_INST/active1_carry__1_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.124    10.361 r  inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1/O
                         net (fo=33, routed)          0.583    10.944    inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0
    SLICE_X2Y66          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.598    15.021    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[6]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y66          FDCE (Setup_fdce_C_CE)      -0.169    15.091    inst_FSM/TEMPORIZADOR_INST/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 inst_FSM/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.805ns (32.061%)  route 3.825ns (67.939%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.711     5.314    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  inst_FSM/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  inst_FSM/piso_actual_reg[1]/Q
                         net (fo=13, routed)          0.863     6.633    inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy_reg[1]_2
    SLICE_X0Y72          LUT4 (Prop_lut4_I1_O)        0.153     6.786 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[1]_i_2/O
                         net (fo=5, routed)           0.526     7.312    inst_FSM/TEMPORIZADOR_INST/piso_actual_reg[1]
    SLICE_X1Y72          LUT4 (Prop_lut4_I3_O)        0.327     7.639 r  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_2/O
                         net (fo=13, routed)          0.610     8.249    inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_2_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.373 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0_i_3/O
                         net (fo=1, routed)           0.487     8.860    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.367 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.367    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.481 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__1/CO[3]
                         net (fo=2, routed)           0.755    10.237    inst_FSM/TEMPORIZADOR_INST/active1_carry__1_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.124    10.361 r  inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1/O
                         net (fo=33, routed)          0.583    10.944    inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0
    SLICE_X2Y66          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.598    15.021    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[7]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y66          FDCE (Setup_fdce_C_CE)      -0.169    15.091    inst_FSM/TEMPORIZADOR_INST/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 inst_FSM/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 1.805ns (32.243%)  route 3.793ns (67.757%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.711     5.314    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  inst_FSM/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  inst_FSM/piso_actual_reg[1]/Q
                         net (fo=13, routed)          0.863     6.633    inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy_reg[1]_2
    SLICE_X0Y72          LUT4 (Prop_lut4_I1_O)        0.153     6.786 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[1]_i_2/O
                         net (fo=5, routed)           0.526     7.312    inst_FSM/TEMPORIZADOR_INST/piso_actual_reg[1]
    SLICE_X1Y72          LUT4 (Prop_lut4_I3_O)        0.327     7.639 r  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_2/O
                         net (fo=13, routed)          0.610     8.249    inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_2_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.373 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0_i_3/O
                         net (fo=1, routed)           0.487     8.860    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.367 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.367    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.481 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__1/CO[3]
                         net (fo=2, routed)           0.755    10.237    inst_FSM/TEMPORIZADOR_INST/active1_carry__1_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.124    10.361 r  inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1/O
                         net (fo=33, routed)          0.551    10.912    inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0
    SLICE_X2Y72          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.591    15.014    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[28]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y72          FDCE (Setup_fdce_C_CE)      -0.169    15.084    inst_FSM/TEMPORIZADOR_INST/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 inst_FSM/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 1.805ns (32.243%)  route 3.793ns (67.757%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.711     5.314    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  inst_FSM/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  inst_FSM/piso_actual_reg[1]/Q
                         net (fo=13, routed)          0.863     6.633    inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy_reg[1]_2
    SLICE_X0Y72          LUT4 (Prop_lut4_I1_O)        0.153     6.786 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[1]_i_2/O
                         net (fo=5, routed)           0.526     7.312    inst_FSM/TEMPORIZADOR_INST/piso_actual_reg[1]
    SLICE_X1Y72          LUT4 (Prop_lut4_I3_O)        0.327     7.639 r  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_2/O
                         net (fo=13, routed)          0.610     8.249    inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_2_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.373 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0_i_3/O
                         net (fo=1, routed)           0.487     8.860    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_i_3_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.367 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.367    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.481 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__1/CO[3]
                         net (fo=2, routed)           0.755    10.237    inst_FSM/TEMPORIZADOR_INST/active1_carry__1_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.124    10.361 r  inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1/O
                         net (fo=33, routed)          0.551    10.912    inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0
    SLICE_X2Y72          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.591    15.014    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[29]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y72          FDCE (Setup_fdce_C_CE)      -0.169    15.084    inst_FSM/TEMPORIZADOR_INST/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                  4.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote0/contador_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.565     1.484    inst_SelectorPiso/BotoneraAnti/Antirrebote0/CLK_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_prev_reg/Q
                         net (fo=4, routed)           0.099     1.725    inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_prev
    SLICE_X8Y71          LUT5 (Prop_lut5_I3_O)        0.048     1.773 r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/contador[1]_i_1/O
                         net (fo=1, routed)           0.000     1.773    inst_SelectorPiso/BotoneraAnti/Antirrebote0/contador[1]_i_1_n_0
    SLICE_X8Y71          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.834     1.999    inst_SelectorPiso/BotoneraAnti/Antirrebote0/CLK_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/contador_reg[1]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.131     1.628    inst_SelectorPiso/BotoneraAnti/Antirrebote0/contador_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote0/contador_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.565     1.484    inst_SelectorPiso/BotoneraAnti/Antirrebote0/CLK_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_prev_reg/Q
                         net (fo=4, routed)           0.099     1.725    inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_prev
    SLICE_X8Y71          LUT5 (Prop_lut5_I3_O)        0.045     1.770 r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/contador[0]_i_1/O
                         net (fo=1, routed)           0.000     1.770    inst_SelectorPiso/BotoneraAnti/Antirrebote0/contador[0]_i_1_n_0
    SLICE_X8Y71          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/contador_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.834     1.999    inst_SelectorPiso/BotoneraAnti/Antirrebote0/CLK_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/contador_reg[0]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.120     1.617    inst_SelectorPiso/BotoneraAnti/Antirrebote0/contador_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_SelectorPiso/piso_seleccionado_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     1.512    inst_SelectorPiso/BotoneraAnti/Antirrebote2/CLK_IBUF_BUFG
    SLICE_X7Y71          FDCE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_C/Q
                         net (fo=3, routed)           0.103     1.757    inst_SelectorPiso/BotoneraAnti_n_7
    SLICE_X6Y71          LUT6 (Prop_lut6_I3_O)        0.045     1.802 r  inst_SelectorPiso/piso_seleccionado[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    inst_SelectorPiso/piso_seleccionado[1]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.862     2.027    inst_SelectorPiso/CLK_IBUF_BUFG
    SLICE_X6Y71          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[1]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X6Y71          FDCE (Hold_fdce_C_D)         0.121     1.646    inst_SelectorPiso/piso_seleccionado_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 fsm_display_inst/sig_anim_cerrado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_anim_cerrar/seleccion_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.831%)  route 0.147ns (44.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.591     1.510    fsm_display_inst/CLK_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  fsm_display_inst/sig_anim_cerrado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  fsm_display_inst/sig_anim_cerrado_reg/Q
                         net (fo=6, routed)           0.147     1.798    inst_anim_cerrar/cerrado_anim
    SLICE_X4Y72          LUT6 (Prop_lut6_I5_O)        0.045     1.843 r  inst_anim_cerrar/seleccion[1]_i_1/O
                         net (fo=1, routed)           0.000     1.843    inst_anim_cerrar/seleccion[1]_i_1_n_0
    SLICE_X4Y72          FDRE                                         r  inst_anim_cerrar/seleccion_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.861     2.026    inst_anim_cerrar/CLK_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  inst_anim_cerrar/seleccion_reg[1]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.092     1.617    inst_anim_cerrar/seleccion_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 inst_anim_marcha/seleccion_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_anim_marcha/seleccion_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.213%)  route 0.184ns (46.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.567     1.486    inst_anim_marcha/CLK_IBUF_BUFG
    SLICE_X10Y69         FDRE                                         r  inst_anim_marcha/seleccion_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  inst_anim_marcha/seleccion_reg[0]/Q
                         net (fo=7, routed)           0.184     1.834    inst_anim_marcha/seleccion_reg[0]_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I3_O)        0.045     1.879 r  inst_anim_marcha/seleccion[2]_i_1/O
                         net (fo=1, routed)           0.000     1.879    inst_anim_marcha/seleccion[2]_i_1_n_0
    SLICE_X8Y70          FDRE                                         r  inst_anim_marcha/seleccion_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.835     2.000    inst_anim_marcha/CLK_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  inst_anim_marcha/seleccion_reg[2]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.121     1.641    inst_anim_marcha/seleccion_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_SelectorPiso/piso_seleccionado_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.135%)  route 0.163ns (43.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.594     1.513    inst_SelectorPiso/BotoneraAnti/Antirrebote1/CLK_IBUF_BUFG
    SLICE_X6Y70          FDPE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDPE (Prop_fdpe_C_Q)         0.164     1.677 r  inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_P/Q
                         net (fo=3, routed)           0.163     1.841    inst_SelectorPiso/BotoneraAnti_n_6
    SLICE_X6Y71          LUT6 (Prop_lut6_I2_O)        0.045     1.886 r  inst_SelectorPiso/piso_seleccionado[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    inst_SelectorPiso/piso_seleccionado[0]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.862     2.027    inst_SelectorPiso/CLK_IBUF_BUFG
    SLICE_X6Y71          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[0]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X6Y71          FDCE (Hold_fdce_C_D)         0.120     1.646    inst_SelectorPiso/piso_seleccionado_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_anim_marcha/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_anim_marcha/cuenta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.571     1.490    inst_anim_marcha/CLK_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  inst_anim_marcha/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  inst_anim_marcha/cuenta_reg[3]/Q
                         net (fo=1, routed)           0.108     1.740    inst_anim_marcha/cuenta_reg_n_0_[3]
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  inst_anim_marcha/cuenta_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.848    inst_anim_marcha/cuenta_reg[0]_i_2__1_n_4
    SLICE_X9Y63          FDRE                                         r  inst_anim_marcha/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.841     2.006    inst_anim_marcha/CLK_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  inst_anim_marcha/cuenta_reg[3]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X9Y63          FDRE (Hold_fdre_C_D)         0.105     1.595    inst_anim_marcha/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_anim_cerrar/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_anim_cerrar/cuenta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.599     1.518    inst_anim_cerrar/CLK_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  inst_anim_cerrar/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  inst_anim_cerrar/cuenta_reg[3]/Q
                         net (fo=1, routed)           0.108     1.768    inst_anim_cerrar/cuenta_reg_n_0_[3]
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  inst_anim_cerrar/cuenta_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.876    inst_anim_cerrar/cuenta_reg[0]_i_2_n_4
    SLICE_X7Y64          FDRE                                         r  inst_anim_cerrar/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.034    inst_anim_cerrar/CLK_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  inst_anim_cerrar/cuenta_reg[3]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.105     1.623    inst_anim_cerrar/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_anim_error/cuenta_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_anim_error/cuenta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.571     1.490    inst_anim_error/CLK_IBUF_BUFG
    SLICE_X8Y65          FDRE                                         r  inst_anim_error/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  inst_anim_error/cuenta_reg[2]/Q
                         net (fo=1, routed)           0.114     1.769    inst_anim_error/cuenta_reg_n_0_[2]
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  inst_anim_error/cuenta_reg[0]_i_2__2/O[2]
                         net (fo=1, routed)           0.000     1.879    inst_anim_error/cuenta_reg[0]_i_2__2_n_5
    SLICE_X8Y65          FDRE                                         r  inst_anim_error/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.840     2.005    inst_anim_error/CLK_IBUF_BUFG
    SLICE_X8Y65          FDRE                                         r  inst_anim_error/cuenta_reg[2]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.134     1.624    inst_anim_error/cuenta_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_anim_cerrar/cuenta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_anim_cerrar/cuenta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.599     1.518    inst_anim_cerrar/CLK_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  inst_anim_cerrar/cuenta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  inst_anim_cerrar/cuenta_reg[4]/Q
                         net (fo=1, routed)           0.105     1.765    inst_anim_cerrar/cuenta_reg_n_0_[4]
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.880 r  inst_anim_cerrar/cuenta_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    inst_anim_cerrar/cuenta_reg[4]_i_1_n_7
    SLICE_X7Y65          FDRE                                         r  inst_anim_cerrar/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.868     2.033    inst_anim_cerrar/CLK_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  inst_anim_cerrar/cuenta_reg[4]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X7Y65          FDRE (Hold_fdre_C_D)         0.105     1.623    inst_anim_cerrar/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y72     fsm_display_inst/FSM_sequential_estoy_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y72     fsm_display_inst/FSM_sequential_estoy_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y71     fsm_display_inst/sig_anim_abierto_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     fsm_display_inst/sig_anim_cerrado_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y71     fsm_display_inst/sig_anim_error_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y71     fsm_display_inst/sig_anim_marcha_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y71     fsm_display_inst/sig_selec_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y72     fsm_display_inst/sig_selec_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     inst_FSM/FSM_sequential_estoy_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     fsm_display_inst/FSM_sequential_estoy_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     fsm_display_inst/FSM_sequential_estoy_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     fsm_display_inst/FSM_sequential_estoy_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     fsm_display_inst/FSM_sequential_estoy_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71     fsm_display_inst/sig_anim_abierto_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71     fsm_display_inst/sig_anim_abierto_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     fsm_display_inst/sig_anim_cerrado_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     fsm_display_inst/sig_anim_cerrado_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71     fsm_display_inst/sig_anim_error_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71     fsm_display_inst/sig_anim_error_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     fsm_display_inst/FSM_sequential_estoy_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     fsm_display_inst/FSM_sequential_estoy_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     fsm_display_inst/FSM_sequential_estoy_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     fsm_display_inst/FSM_sequential_estoy_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71     fsm_display_inst/sig_anim_abierto_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71     fsm_display_inst/sig_anim_abierto_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     fsm_display_inst/sig_anim_cerrado_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     fsm_display_inst/sig_anim_cerrado_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71     fsm_display_inst/sig_anim_error_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71     fsm_display_inst/sig_anim_error_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_FSM/piso_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led_motor[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.705ns  (logic 4.203ns (54.554%)  route 3.502ns (45.446%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          LDCE                         0.000     0.000 r  inst_FSM/piso_reg[0]/G
    SLICE_X1Y72          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inst_FSM/piso_reg[0]/Q
                         net (fo=5, routed)           0.670     1.229    inst_FSM/piso[0]
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.124     1.353 r  inst_FSM/led_motor_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.831     4.185    led_motor_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.705 r  led_motor_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.705    led_motor[0]
    H17                                                               r  led_motor[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led_motor[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.669ns  (logic 4.446ns (57.976%)  route 3.223ns (42.024%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          LDCE                         0.000     0.000 r  inst_FSM/piso_reg[0]/G
    SLICE_X1Y72          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  inst_FSM/piso_reg[0]/Q
                         net (fo=5, routed)           0.670     1.229    inst_FSM/piso[0]
    SLICE_X0Y73          LUT5 (Prop_lut5_I2_O)        0.150     1.379 r  inst_FSM/led_motor_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.553     3.932    led_motor_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.737     7.669 r  led_motor_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.669    led_motor[1]
    K15                                                               r  led_motor[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.814ns  (logic 1.659ns (24.349%)  route 5.155ns (75.651%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=22, routed)          4.449     5.956    inst_SelectorPiso/BotoneraAnti/Antirrebote0/RST_IBUF
    SLICE_X9Y71          LUT2 (Prop_lut2_I1_O)        0.152     6.108 f  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC_i_2__2/O
                         net (fo=2, routed)           0.706     6.814    inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC_i_2__2_n_0
    SLICE_X10Y71         LDCE                                         f  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.371ns  (logic 1.631ns (25.602%)  route 4.740ns (74.398%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=22, routed)          4.023     5.530    inst_SelectorPiso/BotoneraAnti/Antirrebote3/RST_IBUF
    SLICE_X6Y73          LUT2 (Prop_lut2_I1_O)        0.124     5.654 f  inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC_i_2/O
                         net (fo=2, routed)           0.717     6.371    inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC_i_2_n_0
    SLICE_X8Y73          LDCE                                         f  inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.307ns  (logic 1.631ns (25.861%)  route 4.676ns (74.139%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=22, routed)          4.087     5.594    inst_SelectorPiso/BotoneraAnti/Antirrebote2/RST_IBUF
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.124     5.718 f  inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC_i_2__0/O
                         net (fo=2, routed)           0.588     6.307    inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC_i_2__0_n_0
    SLICE_X7Y72          LDCE                                         f  inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.182ns  (logic 1.631ns (26.384%)  route 4.551ns (73.616%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=22, routed)          3.910     5.417    inst_SelectorPiso/BotoneraAnti/Antirrebote1/RST_IBUF
    SLICE_X7Y72          LUT2 (Prop_lut2_I1_O)        0.124     5.541 f  inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC_i_2__1/O
                         net (fo=2, routed)           0.640     6.182    inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC_i_2__1_n_0
    SLICE_X6Y69          LDCE                                         f  inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 botones_IN[2]
                            (input port)
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.989ns  (logic 0.301ns (30.389%)  route 0.689ns (69.611%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  botones_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    botones_IN[2]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  botones_IN_IBUF[2]_inst/O
                         net (fo=7, routed)           0.497     0.753    inst_SelectorPiso/BotoneraAnti/Antirrebote2/botones_IN_IBUF[0]
    SLICE_X6Y72          LUT2 (Prop_lut2_I0_O)        0.045     0.798 f  inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC_i_2__0/O
                         net (fo=2, routed)           0.191     0.989    inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC_i_2__0_n_0
    SLICE_X7Y72          LDCE                                         f  inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 botones_IN[1]
                            (input port)
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.207ns  (logic 0.299ns (24.733%)  route 0.909ns (75.267%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  botones_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    botones_IN[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  botones_IN_IBUF[1]_inst/O
                         net (fo=7, routed)           0.673     0.927    inst_SelectorPiso/BotoneraAnti/Antirrebote1/botones_IN_IBUF[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.045     0.972 f  inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC_i_2__1/O
                         net (fo=2, routed)           0.235     1.207    inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC_i_2__1_n_0
    SLICE_X6Y69          LDCE                                         f  inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 botones_IN[0]
                            (input port)
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.224ns  (logic 0.293ns (23.979%)  route 0.930ns (76.021%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  botones_IN[0] (IN)
                         net (fo=0)                   0.000     0.000    botones_IN[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  botones_IN_IBUF[0]_inst/O
                         net (fo=7, routed)           0.684     0.929    inst_SelectorPiso/BotoneraAnti/Antirrebote0/botones_IN_IBUF[0]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.049     0.978 f  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC_i_2__2/O
                         net (fo=2, routed)           0.246     1.224    inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC_i_2__2_n_0
    SLICE_X10Y71         LDCE                                         f  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 botones_IN[3]
                            (input port)
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.273ns  (logic 0.280ns (22.027%)  route 0.993ns (77.973%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  botones_IN[3] (IN)
                         net (fo=0)                   0.000     0.000    botones_IN[3]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  botones_IN_IBUF[3]_inst/O
                         net (fo=7, routed)           0.675     0.910    inst_SelectorPiso/BotoneraAnti/Antirrebote3/botones_IN_IBUF[0]
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.045     0.955 f  inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC_i_2/O
                         net (fo=2, routed)           0.318     1.273    inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC_i_2_n_0
    SLICE_X8Y73          LDCE                                         f  inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led_motor[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.504ns (62.155%)  route 0.916ns (37.845%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          LDCE                         0.000     0.000 r  inst_FSM/piso_reg[1]/G
    SLICE_X1Y72          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  inst_FSM/piso_reg[1]/Q
                         net (fo=6, routed)           0.183     0.341    inst_FSM/piso[1]
    SLICE_X0Y73          LUT5 (Prop_lut5_I3_O)        0.048     0.389 r  inst_FSM/led_motor_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.733     1.122    led_motor_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.298     2.420 r  led_motor_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.420    led_motor[1]
    K15                                                               r  led_motor[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led_motor[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.424ns (58.618%)  route 1.006ns (41.382%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          LDCE                         0.000     0.000 r  inst_FSM/piso_reg[1]/G
    SLICE_X1Y72          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_FSM/piso_reg[1]/Q
                         net (fo=6, routed)           0.183     0.341    inst_FSM/piso[1]
    SLICE_X0Y73          LUT5 (Prop_lut5_I4_O)        0.045     0.386 r  inst_FSM/led_motor_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.822     1.209    led_motor_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.430 r  led_motor_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.430    led_motor[0]
    H17                                                               r  led_motor[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_display_inst/sig_anim_cerrado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selct_dig[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.512ns  (logic 4.572ns (36.538%)  route 7.940ns (63.462%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.706     5.309    fsm_display_inst/CLK_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  fsm_display_inst/sig_anim_cerrado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 f  fsm_display_inst/sig_anim_cerrado_reg/Q
                         net (fo=6, routed)           1.148     6.913    fsm_display_inst/cerrado_anim
    SLICE_X7Y70          LUT6 (Prop_lut6_I5_O)        0.124     7.037 r  fsm_display_inst/segmentos_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.680     7.717    fsm_display_inst/segmentos_OBUF[1]_inst_i_2_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I0_O)        0.124     7.841 r  fsm_display_inst/selct_dig_OBUF[7]_inst_i_2/O
                         net (fo=4, routed)           1.112     8.953    fsm_display_inst/selct_dig_OBUF[7]_inst_i_2_n_0
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.146     9.099 r  fsm_display_inst/selct_dig_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.000    14.099    selct_dig_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.722    17.820 r  selct_dig_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.820    selct_dig[6]
    K2                                                                r  selct_dig[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_display_inst/sig_selec_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selct_dig[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.099ns  (logic 4.515ns (44.707%)  route 5.584ns (55.293%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.711     5.314    fsm_display_inst/CLK_IBUF_BUFG
    SLICE_X3Y71          FDPE                                         r  fsm_display_inst/sig_selec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDPE (Prop_fdpe_C_Q)         0.419     5.733 r  fsm_display_inst/sig_selec_reg[0]/Q
                         net (fo=31, routed)          1.407     7.139    fsm_display_inst/Q[0]
    SLICE_X7Y71          LUT5 (Prop_lut5_I2_O)        0.296     7.435 r  fsm_display_inst/selct_dig_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.665     8.101    fsm_display_inst/selct_dig_OBUF[7]_inst_i_4_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.225 r  fsm_display_inst/selct_dig_OBUF[7]_inst_i_3/O
                         net (fo=2, routed)           0.593     8.817    fsm_display_inst/selct_dig_OBUF[7]_inst_i_3_n_0
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.124     8.941 r  fsm_display_inst/selct_dig_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.919    11.861    selct_dig_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    15.413 r  selct_dig_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.413    selct_dig[3]
    J14                                                               r  selct_dig[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_display_inst/sig_anim_cerrado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selct_dig[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.091ns  (logic 4.600ns (45.582%)  route 5.491ns (54.418%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.706     5.309    fsm_display_inst/CLK_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  fsm_display_inst/sig_anim_cerrado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 f  fsm_display_inst/sig_anim_cerrado_reg/Q
                         net (fo=6, routed)           1.148     6.913    fsm_display_inst/cerrado_anim
    SLICE_X7Y70          LUT6 (Prop_lut6_I5_O)        0.124     7.037 r  fsm_display_inst/segmentos_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.763     7.800    fsm_display_inst/segmentos_OBUF[1]_inst_i_2_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.924 r  fsm_display_inst/selct_dig_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.979     8.903    fsm_display_inst/selct_dig_OBUF[3]_inst_i_2_n_0
    SLICE_X6Y73          LUT2 (Prop_lut2_I1_O)        0.153     9.056 r  fsm_display_inst/selct_dig_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.600    11.657    selct_dig_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.743    15.399 r  selct_dig_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.399    selct_dig[0]
    J17                                                               r  selct_dig[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_display_inst/sig_anim_cerrado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selct_dig[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.024ns  (logic 4.633ns (46.221%)  route 5.391ns (53.779%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.706     5.309    fsm_display_inst/CLK_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  fsm_display_inst/sig_anim_cerrado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 f  fsm_display_inst/sig_anim_cerrado_reg/Q
                         net (fo=6, routed)           1.148     6.913    fsm_display_inst/cerrado_anim
    SLICE_X7Y70          LUT6 (Prop_lut6_I5_O)        0.124     7.037 r  fsm_display_inst/segmentos_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.680     7.717    fsm_display_inst/segmentos_OBUF[1]_inst_i_2_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I0_O)        0.124     7.841 r  fsm_display_inst/selct_dig_OBUF[7]_inst_i_2/O
                         net (fo=4, routed)           1.104     8.945    fsm_display_inst/selct_dig_OBUF[7]_inst_i_2_n_0
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.152     9.097 r  fsm_display_inst/selct_dig_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.459    11.556    selct_dig_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.777    15.333 r  selct_dig_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.333    selct_dig[7]
    U13                                                               r  selct_dig[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_display_inst/sig_anim_cerrado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.975ns  (logic 4.378ns (43.891%)  route 5.597ns (56.109%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.706     5.309    fsm_display_inst/CLK_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  fsm_display_inst/sig_anim_cerrado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 f  fsm_display_inst/sig_anim_cerrado_reg/Q
                         net (fo=6, routed)           1.148     6.913    fsm_display_inst/cerrado_anim
    SLICE_X7Y70          LUT6 (Prop_lut6_I5_O)        0.124     7.037 r  fsm_display_inst/segmentos_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.830     7.867    fsm_display_inst/segmentos_OBUF[1]_inst_i_2_n_0
    SLICE_X5Y71          LUT5 (Prop_lut5_I0_O)        0.124     7.991 r  fsm_display_inst/segmentos_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.509     8.500    fsm_display_inst/segmentos_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I0_O)        0.124     8.624 r  fsm_display_inst/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.110    11.734    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.284 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.284    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_display_inst/sig_anim_cerrado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.829ns  (logic 4.551ns (46.300%)  route 5.278ns (53.700%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.706     5.309    fsm_display_inst/CLK_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  fsm_display_inst/sig_anim_cerrado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 f  fsm_display_inst/sig_anim_cerrado_reg/Q
                         net (fo=6, routed)           1.148     6.913    fsm_display_inst/cerrado_anim
    SLICE_X7Y70          LUT6 (Prop_lut6_I5_O)        0.124     7.037 r  fsm_display_inst/segmentos_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.830     7.867    fsm_display_inst/segmentos_OBUF[1]_inst_i_2_n_0
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.152     8.019 r  fsm_display_inst/segmentos_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.867     8.886    fsm_display_inst/segmentos_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I0_O)        0.326     9.212 r  fsm_display_inst/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.433    11.645    segmentos_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.138 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.138    segmentos[2]
    K16                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_display_inst/sig_anim_cerrado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selct_dig[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.685ns  (logic 4.364ns (45.054%)  route 5.322ns (54.946%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.706     5.309    fsm_display_inst/CLK_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  fsm_display_inst/sig_anim_cerrado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 f  fsm_display_inst/sig_anim_cerrado_reg/Q
                         net (fo=6, routed)           1.148     6.913    fsm_display_inst/cerrado_anim
    SLICE_X7Y70          LUT6 (Prop_lut6_I5_O)        0.124     7.037 r  fsm_display_inst/segmentos_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.763     7.800    fsm_display_inst/segmentos_OBUF[1]_inst_i_2_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.924 r  fsm_display_inst/selct_dig_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.813     8.737    fsm_display_inst/selct_dig_OBUF[3]_inst_i_2_n_0
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.124     8.861 r  fsm_display_inst/selct_dig_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.597    11.458    selct_dig_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    14.994 r  selct_dig_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.994    selct_dig[1]
    J18                                                               r  selct_dig[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_display_inst/sig_anim_cerrado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.518ns  (logic 4.405ns (46.280%)  route 5.113ns (53.720%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.706     5.309    fsm_display_inst/CLK_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  fsm_display_inst/sig_anim_cerrado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 f  fsm_display_inst/sig_anim_cerrado_reg/Q
                         net (fo=6, routed)           1.148     6.913    fsm_display_inst/cerrado_anim
    SLICE_X7Y70          LUT6 (Prop_lut6_I5_O)        0.124     7.037 r  fsm_display_inst/segmentos_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.830     7.867    fsm_display_inst/segmentos_OBUF[1]_inst_i_2_n_0
    SLICE_X5Y71          LUT5 (Prop_lut5_I0_O)        0.124     7.991 r  fsm_display_inst/segmentos_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.808     8.799    fsm_display_inst/segmentos_OBUF[3]_inst_i_2_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124     8.923 r  fsm_display_inst/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.327    11.250    segmentos_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.827 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.827    segmentos[0]
    T10                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_display_inst/sig_anim_cerrado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selct_dig[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.443ns  (logic 4.378ns (46.363%)  route 5.065ns (53.637%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.706     5.309    fsm_display_inst/CLK_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  fsm_display_inst/sig_anim_cerrado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 f  fsm_display_inst/sig_anim_cerrado_reg/Q
                         net (fo=6, routed)           1.148     6.913    fsm_display_inst/cerrado_anim
    SLICE_X7Y70          LUT6 (Prop_lut6_I5_O)        0.124     7.037 r  fsm_display_inst/segmentos_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.680     7.717    fsm_display_inst/segmentos_OBUF[1]_inst_i_2_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I0_O)        0.124     7.841 r  fsm_display_inst/selct_dig_OBUF[7]_inst_i_2/O
                         net (fo=4, routed)           1.151     8.992    fsm_display_inst/selct_dig_OBUF[7]_inst_i_2_n_0
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.124     9.116 r  fsm_display_inst/selct_dig_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.086    11.201    selct_dig_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    14.751 r  selct_dig_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.751    selct_dig[4]
    P14                                                               r  selct_dig[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_display_inst/sig_selec_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selct_dig[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.374ns  (logic 4.767ns (50.855%)  route 4.607ns (49.145%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.711     5.314    fsm_display_inst/CLK_IBUF_BUFG
    SLICE_X3Y71          FDPE                                         r  fsm_display_inst/sig_selec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDPE (Prop_fdpe_C_Q)         0.419     5.733 r  fsm_display_inst/sig_selec_reg[0]/Q
                         net (fo=31, routed)          1.407     7.139    fsm_display_inst/Q[0]
    SLICE_X7Y71          LUT5 (Prop_lut5_I3_O)        0.324     7.463 r  fsm_display_inst/selct_dig_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.154     7.618    fsm_display_inst/selct_dig_OBUF[6]_inst_i_3_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.326     7.944 r  fsm_display_inst/selct_dig_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.594     8.538    fsm_display_inst/selct_dig_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.124     8.662 r  fsm_display_inst/selct_dig_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.452    11.114    selct_dig_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.688 r  selct_dig_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.688    selct_dig[2]
    T9                                                                r  selct_dig[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_SelectorPiso/piso_seleccionado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/piso_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.164ns (47.169%)  route 0.184ns (52.831%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     1.512    inst_SelectorPiso/CLK_IBUF_BUFG
    SLICE_X6Y71          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  inst_SelectorPiso/piso_seleccionado_reg[1]/Q
                         net (fo=3, routed)           0.184     1.860    inst_FSM/D[1]
    SLICE_X1Y72          LDCE                                         r  inst_FSM/piso_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_SelectorPiso/piso_seleccionado_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/piso_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.164ns (26.398%)  route 0.457ns (73.602%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     1.512    inst_SelectorPiso/CLK_IBUF_BUFG
    SLICE_X6Y71          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  inst_SelectorPiso/piso_seleccionado_reg[0]/Q
                         net (fo=3, routed)           0.457     2.134    inst_FSM/D[0]
    SLICE_X1Y72          LDCE                                         r  inst_FSM/piso_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACTUAL_FSM[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.397ns (75.372%)  route 0.456ns (24.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.594     1.513    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  inst_FSM/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  inst_FSM/piso_actual_reg[1]/Q
                         net (fo=13, routed)          0.456     2.111    ACTUAL_FSM_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.366 r  ACTUAL_FSM_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.366    ACTUAL_FSM[1]
    U17                                                               r  ACTUAL_FSM[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACTUAL_FSM[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.393ns (71.049%)  route 0.568ns (28.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.594     1.513    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  inst_FSM/piso_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  inst_FSM/piso_actual_reg[0]/Q
                         net (fo=13, routed)          0.568     2.222    ACTUAL_FSM_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.475 r  ACTUAL_FSM_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.475    ACTUAL_FSM[0]
    V17                                                               r  ACTUAL_FSM[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_anim_cerrar/seleccion_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.420ns (71.374%)  route 0.570ns (28.626%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     1.512    inst_anim_cerrar/CLK_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  inst_anim_cerrar/seleccion_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  inst_anim_cerrar/seleccion_reg[0]/Q
                         net (fo=9, routed)           0.178     1.832    fsm_display_inst/seleccion[0]
    SLICE_X5Y72          LUT6 (Prop_lut6_I2_O)        0.045     1.877 r  fsm_display_inst/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.268    segmentos_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.502 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.502    segmentos[4]
    P15                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/FSM_sequential_estoy_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_puerta
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.437ns (70.626%)  route 0.598ns (29.374%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.594     1.513    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y72          FDPE                                         r  inst_FSM/FSM_sequential_estoy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDPE (Prop_fdpe_C_Q)         0.141     1.654 f  inst_FSM/FSM_sequential_estoy_reg[0]/Q
                         net (fo=29, routed)          0.121     1.775    inst_FSM/estoy_0[0]
    SLICE_X1Y72          LUT3 (Prop_lut3_I2_O)        0.045     1.820 r  inst_FSM/led_puerta_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.477     2.297    led_puerta_OBUF
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.548 r  led_puerta_OBUF_inst/O
                         net (fo=0)                   0.000     3.548    led_puerta
    N14                                                               r  led_puerta (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_anim_cerrar/seleccion_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.447ns (69.910%)  route 0.623ns (30.090%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     1.512    inst_anim_cerrar/CLK_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  inst_anim_cerrar/seleccion_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141     1.653 f  inst_anim_cerrar/seleccion_reg[0]/Q
                         net (fo=9, routed)           0.179     1.833    fsm_display_inst/seleccion[0]
    SLICE_X5Y72          LUT6 (Prop_lut6_I4_O)        0.045     1.878 r  fsm_display_inst/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.444     2.321    segmentos_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.583 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.583    segmentos[5]
    T11                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_anim_cerrar/seleccion_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.380ns (61.657%)  route 0.858ns (38.343%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     1.512    inst_anim_cerrar/CLK_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  inst_anim_cerrar/seleccion_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  inst_anim_cerrar/seleccion_reg[0]/Q
                         net (fo=9, routed)           0.205     1.858    fsm_display_inst/seleccion[0]
    SLICE_X4Y71          LUT6 (Prop_lut6_I2_O)        0.045     1.903 r  fsm_display_inst/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.653     2.557    segmentos_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.751 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.751    segmentos[2]
    K16                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_anim_cerrar/seleccion_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.463ns (63.293%)  route 0.849ns (36.707%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     1.512    inst_anim_cerrar/CLK_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  inst_anim_cerrar/seleccion_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  inst_anim_cerrar/seleccion_reg[0]/Q
                         net (fo=9, routed)           0.245     1.899    fsm_display_inst/seleccion[0]
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.045     1.944 r  fsm_display_inst/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.603     2.547    segmentos_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.825 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.825    segmentos[0]
    T10                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_display_inst/sig_anim_abierto_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.469ns (63.321%)  route 0.851ns (36.679%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.594     1.513    fsm_display_inst/CLK_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  fsm_display_inst/sig_anim_abierto_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 f  fsm_display_inst/sig_anim_abierto_reg/Q
                         net (fo=6, routed)           0.125     1.779    fsm_display_inst/abierto_anim
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.045     1.824 r  fsm_display_inst/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.082     1.906    inst_anim_error/segmentos[6]_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.045     1.951 r  inst_anim_error/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.645     2.595    segmentos_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.833 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.833    segmentos[6]
    L18                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.648ns  (logic 1.657ns (21.665%)  route 5.991ns (78.335%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=22, routed)          4.444     5.951    inst_FSM/TEMPORIZADOR_INST/RST_IBUF
    SLICE_X9Y71          LUT1 (Prop_lut1_I0_O)        0.150     6.101 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[2]_i_2/O
                         net (fo=48, routed)          1.548     7.648    inst_FSM/TEMPORIZADOR_INST/RST
    SLICE_X2Y65          FDCE                                         f  inst_FSM/TEMPORIZADOR_INST/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.599     5.022    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.648ns  (logic 1.657ns (21.665%)  route 5.991ns (78.335%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=22, routed)          4.444     5.951    inst_FSM/TEMPORIZADOR_INST/RST_IBUF
    SLICE_X9Y71          LUT1 (Prop_lut1_I0_O)        0.150     6.101 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[2]_i_2/O
                         net (fo=48, routed)          1.548     7.648    inst_FSM/TEMPORIZADOR_INST/RST
    SLICE_X2Y65          FDCE                                         f  inst_FSM/TEMPORIZADOR_INST/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.599     5.022    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.648ns  (logic 1.657ns (21.665%)  route 5.991ns (78.335%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=22, routed)          4.444     5.951    inst_FSM/TEMPORIZADOR_INST/RST_IBUF
    SLICE_X9Y71          LUT1 (Prop_lut1_I0_O)        0.150     6.101 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[2]_i_2/O
                         net (fo=48, routed)          1.548     7.648    inst_FSM/TEMPORIZADOR_INST/RST
    SLICE_X2Y65          FDCE                                         f  inst_FSM/TEMPORIZADOR_INST/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.599     5.022    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.648ns  (logic 1.657ns (21.665%)  route 5.991ns (78.335%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=22, routed)          4.444     5.951    inst_FSM/TEMPORIZADOR_INST/RST_IBUF
    SLICE_X9Y71          LUT1 (Prop_lut1_I0_O)        0.150     6.101 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[2]_i_2/O
                         net (fo=48, routed)          1.548     7.648    inst_FSM/TEMPORIZADOR_INST/RST
    SLICE_X2Y65          FDCE                                         f  inst_FSM/TEMPORIZADOR_INST/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.599     5.022    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.508ns  (logic 1.657ns (22.071%)  route 5.851ns (77.929%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=22, routed)          4.444     5.951    inst_FSM/TEMPORIZADOR_INST/RST_IBUF
    SLICE_X9Y71          LUT1 (Prop_lut1_I0_O)        0.150     6.101 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[2]_i_2/O
                         net (fo=48, routed)          1.407     7.508    inst_FSM/TEMPORIZADOR_INST/RST
    SLICE_X2Y66          FDCE                                         f  inst_FSM/TEMPORIZADOR_INST/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.598     5.021    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.508ns  (logic 1.657ns (22.071%)  route 5.851ns (77.929%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=22, routed)          4.444     5.951    inst_FSM/TEMPORIZADOR_INST/RST_IBUF
    SLICE_X9Y71          LUT1 (Prop_lut1_I0_O)        0.150     6.101 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[2]_i_2/O
                         net (fo=48, routed)          1.407     7.508    inst_FSM/TEMPORIZADOR_INST/RST
    SLICE_X2Y66          FDCE                                         f  inst_FSM/TEMPORIZADOR_INST/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.598     5.021    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.508ns  (logic 1.657ns (22.071%)  route 5.851ns (77.929%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=22, routed)          4.444     5.951    inst_FSM/TEMPORIZADOR_INST/RST_IBUF
    SLICE_X9Y71          LUT1 (Prop_lut1_I0_O)        0.150     6.101 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[2]_i_2/O
                         net (fo=48, routed)          1.407     7.508    inst_FSM/TEMPORIZADOR_INST/RST
    SLICE_X2Y66          FDCE                                         f  inst_FSM/TEMPORIZADOR_INST/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.598     5.021    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.508ns  (logic 1.657ns (22.071%)  route 5.851ns (77.929%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=22, routed)          4.444     5.951    inst_FSM/TEMPORIZADOR_INST/RST_IBUF
    SLICE_X9Y71          LUT1 (Prop_lut1_I0_O)        0.150     6.101 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[2]_i_2/O
                         net (fo=48, routed)          1.407     7.508    inst_FSM/TEMPORIZADOR_INST/RST
    SLICE_X2Y66          FDCE                                         f  inst_FSM/TEMPORIZADOR_INST/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.598     5.021    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_FSM/TEMPORIZADOR_INST/active_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.429ns  (logic 1.657ns (22.305%)  route 5.772ns (77.695%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=22, routed)          4.444     5.951    inst_FSM/TEMPORIZADOR_INST/RST_IBUF
    SLICE_X9Y71          LUT1 (Prop_lut1_I0_O)        0.150     6.101 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[2]_i_2/O
                         net (fo=48, routed)          1.328     7.429    inst_FSM/TEMPORIZADOR_INST/RST
    SLICE_X1Y69          FDCE                                         f  inst_FSM/TEMPORIZADOR_INST/active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.594     5.017    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/active_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_FSM/TEMPORIZADOR_INST/TIME_OUT_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.380ns  (logic 1.657ns (22.453%)  route 5.723ns (77.547%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=22, routed)          4.444     5.951    inst_FSM/TEMPORIZADOR_INST/RST_IBUF
    SLICE_X9Y71          LUT1 (Prop_lut1_I0_O)        0.150     6.101 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[2]_i_2/O
                         net (fo=48, routed)          1.279     7.380    inst_FSM/TEMPORIZADOR_INST/RST
    SLICE_X1Y70          FDCE                                         f  inst_FSM/TEMPORIZADOR_INST/TIME_OUT_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.594     5.017    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X1Y70          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/TIME_OUT_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            inst_SelectorPiso/piso_seleccionado_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.271ns (67.387%)  route 0.131ns (32.613%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          LDCE                         0.000     0.000 r  inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC/G
    SLICE_X7Y72          LDCE (EnToQ_ldce_G_Q)        0.226     0.226 r  inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC/Q
                         net (fo=3, routed)           0.131     0.357    inst_SelectorPiso/BotoneraAnti_n_2
    SLICE_X6Y71          LUT6 (Prop_lut6_I2_O)        0.045     0.402 r  inst_SelectorPiso/piso_seleccionado[1]_i_1/O
                         net (fo=1, routed)           0.000     0.402    inst_SelectorPiso/piso_seleccionado[1]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.862     2.027    inst_SelectorPiso/CLK_IBUF_BUFG
    SLICE_X6Y71          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[1]/C

Slack:                    inf
  Source:                 inst_FSM/piso_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            inst_FSM/FSM_sequential_estoy_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.492ns  (logic 0.248ns (50.427%)  route 0.244ns (49.573%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          LDCE                         0.000     0.000 r  inst_FSM/piso_reg[1]/G
    SLICE_X1Y72          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  inst_FSM/piso_reg[1]/Q
                         net (fo=6, routed)           0.185     0.343    inst_FSM/piso[1]
    SLICE_X0Y72          LUT4 (Prop_lut4_I1_O)        0.045     0.388 f  inst_FSM/FSM_sequential_estoy[0]_i_3/O
                         net (fo=1, routed)           0.059     0.447    inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy_reg[0]_2
    SLICE_X0Y72          LUT6 (Prop_lut6_I2_O)        0.045     0.492 r  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_1/O
                         net (fo=1, routed)           0.000     0.492    inst_FSM/TEMPORIZADOR_INST_n_7
    SLICE_X0Y72          FDPE                                         r  inst_FSM/FSM_sequential_estoy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.864     2.029    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y72          FDPE                                         r  inst_FSM/FSM_sequential_estoy_reg[0]/C

Slack:                    inf
  Source:                 inst_FSM/piso_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            inst_FSM/piso_actual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.203ns (39.740%)  route 0.308ns (60.260%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          LDCE                         0.000     0.000 r  inst_FSM/piso_reg[1]/G
    SLICE_X1Y72          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_FSM/piso_reg[1]/Q
                         net (fo=6, routed)           0.308     0.466    inst_FSM/piso[1]
    SLICE_X0Y71          LUT6 (Prop_lut6_I5_O)        0.045     0.511 r  inst_FSM/piso_actual[1]_i_1/O
                         net (fo=1, routed)           0.000     0.511    inst_FSM/piso_actual[1]_i_1_n_0
    SLICE_X0Y71          FDCE                                         r  inst_FSM/piso_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.865     2.030    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  inst_FSM/piso_actual_reg[1]/C

Slack:                    inf
  Source:                 inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            inst_SelectorPiso/piso_seleccionado_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.285ns (54.008%)  route 0.243ns (45.992%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          LDCE                         0.000     0.000 r  inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC/G
    SLICE_X6Y69          LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC/Q
                         net (fo=3, routed)           0.243     0.483    inst_SelectorPiso/BotoneraAnti_n_1
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.045     0.528 r  inst_SelectorPiso/piso_seleccionado[0]_i_1/O
                         net (fo=1, routed)           0.000     0.528    inst_SelectorPiso/piso_seleccionado[0]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.862     2.027    inst_SelectorPiso/CLK_IBUF_BUFG
    SLICE_X6Y71          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[0]/C

Slack:                    inf
  Source:                 inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.223ns (40.709%)  route 0.325ns (59.291%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          LDCE                         0.000     0.000 r  inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC/G
    SLICE_X8Y73          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC/Q
                         net (fo=2, routed)           0.204     0.382    inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I4_O)        0.045     0.427 r  inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_C_i_1__2/O
                         net (fo=2, routed)           0.121     0.548    inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_C_i_1__2_n_0
    SLICE_X9Y73          FDPE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.831     1.996    inst_SelectorPiso/BotoneraAnti/Antirrebote3/CLK_IBUF_BUFG
    SLICE_X9Y73          FDPE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_P/C

Slack:                    inf
  Source:                 inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.223ns (36.233%)  route 0.392ns (63.767%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          LDCE                         0.000     0.000 r  inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC/G
    SLICE_X8Y73          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC/Q
                         net (fo=2, routed)           0.204     0.382    inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I4_O)        0.045     0.427 r  inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_C_i_1__2/O
                         net (fo=2, routed)           0.188     0.615    inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_C_i_1__2_n_0
    SLICE_X9Y72          FDCE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.833     1.998    inst_SelectorPiso/BotoneraAnti/Antirrebote3/CLK_IBUF_BUFG
    SLICE_X9Y72          FDCE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_C/C

Slack:                    inf
  Source:                 inst_FSM/piso_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            inst_FSM/piso_actual_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.319ns (50.251%)  route 0.316ns (49.749%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          LDCE                         0.000     0.000 r  inst_FSM/piso_reg[1]/G
    SLICE_X1Y72          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_FSM/piso_reg[1]/Q
                         net (fo=6, routed)           0.185     0.343    inst_FSM/TEMPORIZADOR_INST/Q[1]
    SLICE_X0Y72          LUT4 (Prop_lut4_I0_O)        0.051     0.394 r  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[1]_i_2/O
                         net (fo=5, routed)           0.131     0.525    inst_FSM/TEMPORIZADOR_INST_n_4
    SLICE_X0Y72          LUT5 (Prop_lut5_I0_O)        0.110     0.635 r  inst_FSM/piso_actual[0]_i_1/O
                         net (fo=1, routed)           0.000     0.635    inst_FSM/piso_actual[0]_i_1_n_0
    SLICE_X0Y72          FDCE                                         r  inst_FSM/piso_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.864     2.029    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  inst_FSM/piso_actual_reg[0]/C

Slack:                    inf
  Source:                 inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.223ns (35.096%)  route 0.412ns (64.904%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         LDCE                         0.000     0.000 r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC/G
    SLICE_X10Y71         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC/Q
                         net (fo=2, routed)           0.229     0.407    inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC_i_2__2_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I4_O)        0.045     0.452 r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_C_i_1/O
                         net (fo=2, routed)           0.184     0.635    inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_C_i_1_n_0
    SLICE_X11Y71         FDCE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.834     1.999    inst_SelectorPiso/BotoneraAnti/Antirrebote0/CLK_IBUF_BUFG
    SLICE_X11Y71         FDCE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_C/C

Slack:                    inf
  Source:                 inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.223ns (33.602%)  route 0.441ns (66.398%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         LDCE                         0.000     0.000 r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC/G
    SLICE_X10Y71         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC/Q
                         net (fo=2, routed)           0.229     0.407    inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC_i_2__2_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I4_O)        0.045     0.452 r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_C_i_1/O
                         net (fo=2, routed)           0.212     0.664    inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_C_i_1_n_0
    SLICE_X9Y70          FDPE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.835     2.000    inst_SelectorPiso/BotoneraAnti/Antirrebote0/CLK_IBUF_BUFG
    SLICE_X9Y70          FDPE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_P/C

Slack:                    inf
  Source:                 inst_FSM/piso_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            fsm_display_inst/FSM_sequential_estoy_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.319ns (45.965%)  route 0.375ns (54.035%))
  Logic Levels:           3  (LDCE=1 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          LDCE                         0.000     0.000 r  inst_FSM/piso_reg[1]/G
    SLICE_X1Y72          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_FSM/piso_reg[1]/Q
                         net (fo=6, routed)           0.185     0.343    inst_FSM/TEMPORIZADOR_INST/Q[1]
    SLICE_X0Y72          LUT4 (Prop_lut4_I0_O)        0.051     0.394 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[1]_i_2/O
                         net (fo=5, routed)           0.190     0.584    inst_FSM/TEMPORIZADOR_INST/piso_actual_reg[1]
    SLICE_X3Y72          LUT4 (Prop_lut4_I1_O)        0.110     0.694 r  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.694    fsm_display_inst/FSM_sequential_estoy_reg[1]_0
    SLICE_X3Y72          FDCE                                         r  fsm_display_inst/FSM_sequential_estoy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.864     2.029    fsm_display_inst/CLK_IBUF_BUFG
    SLICE_X3Y72          FDCE                                         r  fsm_display_inst/FSM_sequential_estoy_reg[1]/C





