//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21651430
// Driver 375.39
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_21, texmode_independent
.address_size 64

	// .globl	gpu_memset

.entry gpu_memset(
	.param .u64 .ptr .global .align 16 gpu_memset_param_0,
	.param .u32 gpu_memset_param_1,
	.param .u32 gpu_memset_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<4>;


	ld.param.u64 	%rd1, [gpu_memset_param_0];
	ld.param.u32 	%r2, [gpu_memset_param_1];
	ld.param.u32 	%r3, [gpu_memset_param_2];
	mov.b32	%r4, %envreg3;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mad.lo.s32 	%r7, %r5, %r6, %r4;
	mov.u32 	%r8, %tid.x;
	add.s32 	%r1, %r7, %r8;
	setp.ge.u32	%p1, %r1, %r3;
	@%p1 bra 	BB0_2;

	mul.wide.u32 	%rd2, %r1, 16;
	add.s64 	%rd3, %rd1, %rd2;
	st.global.v4.u32 	[%rd3], {%r2, %r2, %r2, %r2};

BB0_2:
	ret;
}

	// .globl	m00000_m04
.entry m00000_m04(
	.param .u64 .ptr .global .align 4 m00000_m04_param_0,
	.param .u64 .ptr .global .align 4 m00000_m04_param_1,
	.param .u64 .ptr .global .align 4 m00000_m04_param_2,
	.param .u64 .ptr .global .align 8 m00000_m04_param_3,
	.param .u64 .ptr .global .align 1 m00000_m04_param_4,
	.param .u64 .ptr .global .align 1 m00000_m04_param_5,
	.param .u64 .ptr .global .align 4 m00000_m04_param_6,
	.param .u64 .ptr .global .align 4 m00000_m04_param_7,
	.param .u64 .ptr .global .align 4 m00000_m04_param_8,
	.param .u64 .ptr .global .align 4 m00000_m04_param_9,
	.param .u64 .ptr .global .align 4 m00000_m04_param_10,
	.param .u64 .ptr .global .align 4 m00000_m04_param_11,
	.param .u64 .ptr .global .align 4 m00000_m04_param_12,
	.param .u64 .ptr .global .align 4 m00000_m04_param_13,
	.param .u64 .ptr .global .align 4 m00000_m04_param_14,
	.param .u64 .ptr .global .align 4 m00000_m04_param_15,
	.param .u64 .ptr .global .align 4 m00000_m04_param_16,
	.param .u64 .ptr .global .align 4 m00000_m04_param_17,
	.param .u64 .ptr .global .align 1 m00000_m04_param_18,
	.param .u64 .ptr .global .align 4 m00000_m04_param_19,
	.param .u64 .ptr .global .align 4 m00000_m04_param_20,
	.param .u64 .ptr .global .align 4 m00000_m04_param_21,
	.param .u64 .ptr .global .align 4 m00000_m04_param_22,
	.param .u64 .ptr .global .align 4 m00000_m04_param_23,
	.param .u32 m00000_m04_param_24,
	.param .u32 m00000_m04_param_25,
	.param .u32 m00000_m04_param_26,
	.param .u32 m00000_m04_param_27,
	.param .u32 m00000_m04_param_28,
	.param .u32 m00000_m04_param_29,
	.param .u32 m00000_m04_param_30,
	.param .u32 m00000_m04_param_31,
	.param .u32 m00000_m04_param_32,
	.param .u32 m00000_m04_param_33,
	.param .u32 m00000_m04_param_34
)
{
	.reg .pred 	%p<51>;
	.reg .b32 	%r<1126>;
	.reg .b64 	%rd<70>;


	ld.param.u64 	%rd4, [m00000_m04_param_0];
	ld.param.u64 	%rd6, [m00000_m04_param_6];
	ld.param.u64 	%rd7, [m00000_m04_param_7];
	ld.param.u64 	%rd8, [m00000_m04_param_8];
	ld.param.u64 	%rd9, [m00000_m04_param_9];
	ld.param.u64 	%rd10, [m00000_m04_param_10];
	ld.param.u64 	%rd11, [m00000_m04_param_11];
	ld.param.u64 	%rd12, [m00000_m04_param_12];
	ld.param.u64 	%rd13, [m00000_m04_param_13];
	ld.param.u64 	%rd14, [m00000_m04_param_14];
	ld.param.u64 	%rd15, [m00000_m04_param_15];
	ld.param.u64 	%rd16, [m00000_m04_param_16];
	ld.param.u64 	%rd17, [m00000_m04_param_19];
	ld.param.u32 	%r85, [m00000_m04_param_24];
	ld.param.u32 	%r87, [m00000_m04_param_26];
	ld.param.u32 	%r88, [m00000_m04_param_27];
	ld.param.u32 	%r89, [m00000_m04_param_30];
	ld.param.u32 	%r90, [m00000_m04_param_31];
	ld.param.u32 	%r91, [m00000_m04_param_32];
	ld.param.u32 	%r92, [m00000_m04_param_34];
	mov.b32	%r93, %envreg3;
	mov.u32 	%r94, %ctaid.x;
	mov.u32 	%r95, %ntid.x;
	mad.lo.s32 	%r96, %r94, %r95, %r93;
	mov.u32 	%r97, %tid.x;
	add.s32 	%r1, %r96, %r97;
	setp.ge.u32	%p1, %r1, %r92;
	@%p1 bra 	BB1_53;

	setp.eq.s32	%p2, %r89, 0;
	@%p2 bra 	BB1_53;

	mul.wide.u32 	%rd18, %r1, 80;
	add.s64 	%rd19, %rd4, %rd18;
	ld.global.u32 	%r99, [%rd19+4];
	ld.global.u32 	%r100, [%rd19+8];
	ld.global.u32 	%r101, [%rd19+12];
	ld.global.u32 	%r102, [%rd19+56];
	ld.global.u32 	%r3, [%rd19];
	mov.u32 	%r1104, 0;

BB1_3:
	add.s32 	%r1101, %r100, 718787259;
	add.s32 	%r1100, %r99, -2054922799;
	add.s32 	%r1099, %r101, -1894986606;
	add.s32 	%r1098, %r102, -1416354905;
	add.s32 	%r1097, %r100, -995338651;
	add.s32 	%r1096, %r101, -722521979;
	add.s32 	%r1095, %r99, -1530992060;
	add.s32 	%r1094, %r102, -35309556;
	add.s32 	%r1093, %r100, -51403784;
	add.s32 	%r1092, %r101, -187363961;
	add.s32 	%r1091, %r102, -1019803690;
	add.s32 	%r1090, %r99, -165796510;
	add.s32 	%r1089, %r102, -1502002290;
	add.s32 	%r1088, %r101, -1316259209;
	add.s32 	%r1087, %r100, -1126478375;
	add.s32 	%r1086, %r99, -117830708;
	ld.param.u32 	%r1085, [m00000_m04_param_25];
	ld.param.u64 	%rd69, [m00000_m04_param_3];
	shr.u32 	%r103, %r1104, 1;
	mul.wide.u32 	%rd20, %r103, 8;
	add.s64 	%rd21, %rd69, %rd20;
	ld.global.v2.u32 	{%r104, %r105}, [%rd21];
	or.b32  	%r108, %r3, %r105;
	or.b32  	%r109, %r3, %r104;
	add.s32 	%r110, %r109, -680876937;
	add.s32 	%r111, %r108, -680876937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r110, 7;
	shr.b32 	%rhs, %r110, 25;
	add.u32 	%r112, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r111, 7;
	shr.b32 	%rhs, %r111, 25;
	add.u32 	%r113, %lhs, %rhs;
	}
	add.s32 	%r114, %r113, -271733879;
	add.s32 	%r115, %r112, -271733879;
	and.b32  	%r116, %r115, 2004318071;
	and.b32  	%r117, %r114, 2004318071;
	xor.b32  	%r118, %r117, -1732584194;
	xor.b32  	%r119, %r116, -1732584194;
	add.s32 	%r120, %r1086, %r119;
	add.s32 	%r121, %r1086, %r118;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r120, 12;
	shr.b32 	%rhs, %r120, 20;
	add.u32 	%r122, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r121, 12;
	shr.b32 	%rhs, %r121, 20;
	add.u32 	%r123, %lhs, %rhs;
	}
	add.s32 	%r124, %r123, %r114;
	add.s32 	%r125, %r122, %r115;
	xor.b32  	%r126, %r114, -271733879;
	xor.b32  	%r127, %r115, -271733879;
	and.b32  	%r128, %r125, %r127;
	and.b32  	%r129, %r124, %r126;
	xor.b32  	%r130, %r129, -271733879;
	xor.b32  	%r131, %r128, -271733879;
	add.s32 	%r132, %r1087, %r131;
	add.s32 	%r133, %r1087, %r130;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r132, 17;
	shr.b32 	%rhs, %r132, 15;
	add.u32 	%r134, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r133, 17;
	shr.b32 	%rhs, %r133, 15;
	add.u32 	%r135, %lhs, %rhs;
	}
	add.s32 	%r136, %r135, %r124;
	add.s32 	%r137, %r134, %r125;
	xor.b32  	%r138, %r124, %r114;
	xor.b32  	%r139, %r125, %r115;
	and.b32  	%r140, %r137, %r139;
	and.b32  	%r141, %r136, %r138;
	xor.b32  	%r142, %r114, %r141;
	xor.b32  	%r143, %r115, %r140;
	add.s32 	%r144, %r1088, %r143;
	add.s32 	%r145, %r1088, %r142;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r145, 22;
	shr.b32 	%rhs, %r145, 10;
	add.u32 	%r146, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r144, 22;
	shr.b32 	%rhs, %r144, 10;
	add.u32 	%r147, %lhs, %rhs;
	}
	add.s32 	%r148, %r147, %r137;
	add.s32 	%r149, %r146, %r136;
	xor.b32  	%r150, %r136, %r124;
	and.b32  	%r151, %r149, %r150;
	xor.b32  	%r152, %r124, %r151;
	add.s32 	%r153, %r113, %r152;
	xor.b32  	%r154, %r137, %r125;
	and.b32  	%r155, %r148, %r154;
	xor.b32  	%r156, %r125, %r155;
	add.s32 	%r157, %r112, %r156;
	add.s32 	%r158, %r157, -448152776;
	add.s32 	%r159, %r153, -448152776;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r159, 7;
	shr.b32 	%rhs, %r159, 25;
	add.u32 	%r160, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r158, 7;
	shr.b32 	%rhs, %r158, 25;
	add.u32 	%r161, %lhs, %rhs;
	}
	add.s32 	%r162, %r161, %r148;
	add.s32 	%r163, %r160, %r149;
	xor.b32  	%r164, %r149, %r136;
	and.b32  	%r165, %r163, %r164;
	xor.b32  	%r166, %r136, %r165;
	add.s32 	%r167, %r124, %r166;
	xor.b32  	%r168, %r148, %r137;
	and.b32  	%r169, %r162, %r168;
	xor.b32  	%r170, %r137, %r169;
	add.s32 	%r171, %r125, %r170;
	add.s32 	%r172, %r171, 1200080426;
	add.s32 	%r173, %r167, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r173, 12;
	shr.b32 	%rhs, %r173, 20;
	add.u32 	%r174, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r172, 12;
	shr.b32 	%rhs, %r172, 20;
	add.u32 	%r175, %lhs, %rhs;
	}
	add.s32 	%r176, %r175, %r162;
	add.s32 	%r177, %r174, %r163;
	xor.b32  	%r178, %r163, %r149;
	and.b32  	%r179, %r177, %r178;
	xor.b32  	%r180, %r149, %r179;
	add.s32 	%r181, %r136, %r180;
	xor.b32  	%r182, %r162, %r148;
	and.b32  	%r183, %r176, %r182;
	xor.b32  	%r184, %r148, %r183;
	add.s32 	%r185, %r137, %r184;
	add.s32 	%r186, %r185, -1473231341;
	add.s32 	%r187, %r181, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r187, 17;
	shr.b32 	%rhs, %r187, 15;
	add.u32 	%r188, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r186, 17;
	shr.b32 	%rhs, %r186, 15;
	add.u32 	%r189, %lhs, %rhs;
	}
	add.s32 	%r190, %r189, %r176;
	add.s32 	%r191, %r188, %r177;
	xor.b32  	%r192, %r177, %r163;
	and.b32  	%r193, %r191, %r192;
	xor.b32  	%r194, %r163, %r193;
	add.s32 	%r195, %r149, %r194;
	xor.b32  	%r196, %r176, %r162;
	and.b32  	%r197, %r190, %r196;
	xor.b32  	%r198, %r162, %r197;
	add.s32 	%r199, %r148, %r198;
	add.s32 	%r200, %r199, -45705983;
	add.s32 	%r201, %r195, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r201, 22;
	shr.b32 	%rhs, %r201, 10;
	add.u32 	%r202, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r200, 22;
	shr.b32 	%rhs, %r200, 10;
	add.u32 	%r203, %lhs, %rhs;
	}
	add.s32 	%r204, %r203, %r190;
	add.s32 	%r205, %r202, %r191;
	xor.b32  	%r206, %r191, %r177;
	and.b32  	%r207, %r205, %r206;
	xor.b32  	%r208, %r177, %r207;
	add.s32 	%r209, %r163, %r208;
	xor.b32  	%r210, %r190, %r176;
	and.b32  	%r211, %r204, %r210;
	xor.b32  	%r212, %r176, %r211;
	add.s32 	%r213, %r162, %r212;
	add.s32 	%r214, %r213, 1770035416;
	add.s32 	%r215, %r209, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r215, 7;
	shr.b32 	%rhs, %r215, 25;
	add.u32 	%r216, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r214, 7;
	shr.b32 	%rhs, %r214, 25;
	add.u32 	%r217, %lhs, %rhs;
	}
	add.s32 	%r218, %r217, %r204;
	add.s32 	%r219, %r216, %r205;
	xor.b32  	%r220, %r205, %r191;
	and.b32  	%r221, %r219, %r220;
	xor.b32  	%r222, %r191, %r221;
	add.s32 	%r223, %r177, %r222;
	xor.b32  	%r224, %r204, %r190;
	and.b32  	%r225, %r218, %r224;
	xor.b32  	%r226, %r190, %r225;
	add.s32 	%r227, %r176, %r226;
	add.s32 	%r228, %r227, -1958414417;
	add.s32 	%r229, %r223, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r229, 12;
	shr.b32 	%rhs, %r229, 20;
	add.u32 	%r230, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r228, 12;
	shr.b32 	%rhs, %r228, 20;
	add.u32 	%r231, %lhs, %rhs;
	}
	add.s32 	%r232, %r231, %r218;
	add.s32 	%r233, %r230, %r219;
	xor.b32  	%r234, %r219, %r205;
	and.b32  	%r235, %r233, %r234;
	xor.b32  	%r236, %r205, %r235;
	add.s32 	%r237, %r191, %r236;
	xor.b32  	%r238, %r218, %r204;
	and.b32  	%r239, %r232, %r238;
	xor.b32  	%r240, %r204, %r239;
	add.s32 	%r241, %r190, %r240;
	add.s32 	%r242, %r241, -42063;
	add.s32 	%r243, %r237, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r243, 17;
	shr.b32 	%rhs, %r243, 15;
	add.u32 	%r244, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r242, 17;
	shr.b32 	%rhs, %r242, 15;
	add.u32 	%r245, %lhs, %rhs;
	}
	add.s32 	%r246, %r245, %r232;
	add.s32 	%r247, %r244, %r233;
	xor.b32  	%r248, %r233, %r219;
	and.b32  	%r249, %r247, %r248;
	xor.b32  	%r250, %r219, %r249;
	add.s32 	%r251, %r205, %r250;
	xor.b32  	%r252, %r232, %r218;
	and.b32  	%r253, %r246, %r252;
	xor.b32  	%r254, %r218, %r253;
	add.s32 	%r255, %r204, %r254;
	add.s32 	%r256, %r255, -1990404162;
	add.s32 	%r257, %r251, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r257, 22;
	shr.b32 	%rhs, %r257, 10;
	add.u32 	%r258, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r256, 22;
	shr.b32 	%rhs, %r256, 10;
	add.u32 	%r259, %lhs, %rhs;
	}
	add.s32 	%r260, %r259, %r246;
	add.s32 	%r261, %r258, %r247;
	xor.b32  	%r262, %r247, %r233;
	and.b32  	%r263, %r261, %r262;
	xor.b32  	%r264, %r233, %r263;
	add.s32 	%r265, %r219, %r264;
	xor.b32  	%r266, %r246, %r232;
	and.b32  	%r267, %r260, %r266;
	xor.b32  	%r268, %r232, %r267;
	add.s32 	%r269, %r218, %r268;
	add.s32 	%r270, %r269, 1804603682;
	add.s32 	%r271, %r265, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r271, 7;
	shr.b32 	%rhs, %r271, 25;
	add.u32 	%r272, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r270, 7;
	shr.b32 	%rhs, %r270, 25;
	add.u32 	%r273, %lhs, %rhs;
	}
	add.s32 	%r274, %r273, %r260;
	add.s32 	%r275, %r272, %r261;
	xor.b32  	%r276, %r261, %r247;
	and.b32  	%r277, %r275, %r276;
	xor.b32  	%r278, %r247, %r277;
	add.s32 	%r279, %r233, %r278;
	xor.b32  	%r280, %r260, %r246;
	and.b32  	%r281, %r274, %r280;
	xor.b32  	%r282, %r246, %r281;
	add.s32 	%r283, %r232, %r282;
	add.s32 	%r284, %r283, -40341101;
	add.s32 	%r285, %r279, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r284, 12;
	shr.b32 	%rhs, %r284, 20;
	add.u32 	%r286, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r285, 12;
	shr.b32 	%rhs, %r285, 20;
	add.u32 	%r287, %lhs, %rhs;
	}
	add.s32 	%r288, %r287, %r275;
	add.s32 	%r289, %r286, %r274;
	add.s32 	%r290, %r247, %r1089;
	add.s32 	%r291, %r246, %r1089;
	xor.b32  	%r292, %r275, %r261;
	xor.b32  	%r293, %r274, %r260;
	and.b32  	%r294, %r289, %r293;
	and.b32  	%r295, %r288, %r292;
	xor.b32  	%r296, %r261, %r295;
	xor.b32  	%r297, %r260, %r294;
	add.s32 	%r298, %r291, %r297;
	add.s32 	%r299, %r290, %r296;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r299, 17;
	shr.b32 	%rhs, %r299, 15;
	add.u32 	%r300, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r298, 17;
	shr.b32 	%rhs, %r298, 15;
	add.u32 	%r301, %lhs, %rhs;
	}
	add.s32 	%r302, %r301, %r289;
	add.s32 	%r303, %r300, %r288;
	xor.b32  	%r304, %r288, %r275;
	and.b32  	%r305, %r303, %r304;
	xor.b32  	%r306, %r275, %r305;
	add.s32 	%r307, %r261, %r306;
	xor.b32  	%r308, %r289, %r274;
	and.b32  	%r309, %r302, %r308;
	xor.b32  	%r310, %r274, %r309;
	add.s32 	%r311, %r260, %r310;
	add.s32 	%r312, %r311, 1236535329;
	add.s32 	%r313, %r307, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r313, 22;
	shr.b32 	%rhs, %r313, 10;
	add.u32 	%r314, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r312, 22;
	shr.b32 	%rhs, %r312, 10;
	add.u32 	%r315, %lhs, %rhs;
	}
	add.s32 	%r316, %r315, %r302;
	add.s32 	%r317, %r314, %r303;
	add.s32 	%r318, %r275, %r1090;
	add.s32 	%r319, %r274, %r1090;
	xor.b32  	%r320, %r317, %r303;
	xor.b32  	%r321, %r316, %r302;
	and.b32  	%r322, %r289, %r321;
	and.b32  	%r323, %r288, %r320;
	xor.b32  	%r324, %r303, %r323;
	xor.b32  	%r325, %r302, %r322;
	add.s32 	%r326, %r319, %r325;
	add.s32 	%r327, %r318, %r324;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r327, 5;
	shr.b32 	%rhs, %r327, 27;
	add.u32 	%r328, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r326, 5;
	shr.b32 	%rhs, %r326, 27;
	add.u32 	%r329, %lhs, %rhs;
	}
	add.s32 	%r330, %r329, %r316;
	add.s32 	%r331, %r328, %r317;
	xor.b32  	%r332, %r331, %r317;
	and.b32  	%r333, %r303, %r332;
	xor.b32  	%r334, %r317, %r333;
	add.s32 	%r335, %r288, %r334;
	xor.b32  	%r336, %r330, %r316;
	and.b32  	%r337, %r302, %r336;
	xor.b32  	%r338, %r316, %r337;
	add.s32 	%r339, %r289, %r338;
	add.s32 	%r340, %r339, -1069501632;
	add.s32 	%r341, %r335, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r341, 9;
	shr.b32 	%rhs, %r341, 23;
	add.u32 	%r342, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r340, 9;
	shr.b32 	%rhs, %r340, 23;
	add.u32 	%r343, %lhs, %rhs;
	}
	add.s32 	%r344, %r343, %r330;
	add.s32 	%r345, %r342, %r331;
	xor.b32  	%r346, %r345, %r331;
	and.b32  	%r347, %r317, %r346;
	xor.b32  	%r348, %r331, %r347;
	add.s32 	%r349, %r303, %r348;
	xor.b32  	%r350, %r344, %r330;
	and.b32  	%r351, %r316, %r350;
	xor.b32  	%r352, %r330, %r351;
	add.s32 	%r353, %r302, %r352;
	add.s32 	%r354, %r353, 643717713;
	add.s32 	%r355, %r349, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r355, 14;
	shr.b32 	%rhs, %r355, 18;
	add.u32 	%r356, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r354, 14;
	shr.b32 	%rhs, %r354, 18;
	add.u32 	%r357, %lhs, %rhs;
	}
	add.s32 	%r358, %r357, %r344;
	add.s32 	%r359, %r356, %r345;
	add.s32 	%r360, %r316, %r109;
	add.s32 	%r361, %r317, %r108;
	xor.b32  	%r362, %r359, %r345;
	and.b32  	%r363, %r331, %r362;
	xor.b32  	%r364, %r345, %r363;
	add.s32 	%r365, %r361, %r364;
	xor.b32  	%r366, %r358, %r344;
	and.b32  	%r367, %r330, %r366;
	xor.b32  	%r368, %r344, %r367;
	add.s32 	%r369, %r360, %r368;
	add.s32 	%r370, %r369, -373897302;
	add.s32 	%r371, %r365, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r371, 20;
	shr.b32 	%rhs, %r371, 12;
	add.u32 	%r372, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r370, 20;
	shr.b32 	%rhs, %r370, 12;
	add.u32 	%r373, %lhs, %rhs;
	}
	add.s32 	%r374, %r373, %r358;
	add.s32 	%r375, %r372, %r359;
	xor.b32  	%r376, %r375, %r359;
	and.b32  	%r377, %r345, %r376;
	xor.b32  	%r378, %r359, %r377;
	add.s32 	%r379, %r331, %r378;
	xor.b32  	%r380, %r374, %r358;
	and.b32  	%r381, %r344, %r380;
	xor.b32  	%r382, %r358, %r381;
	add.s32 	%r383, %r330, %r382;
	add.s32 	%r384, %r383, -701558691;
	add.s32 	%r385, %r379, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r385, 5;
	shr.b32 	%rhs, %r385, 27;
	add.u32 	%r386, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r384, 5;
	shr.b32 	%rhs, %r384, 27;
	add.u32 	%r387, %lhs, %rhs;
	}
	add.s32 	%r388, %r387, %r374;
	add.s32 	%r389, %r386, %r375;
	xor.b32  	%r390, %r389, %r375;
	and.b32  	%r391, %r359, %r390;
	xor.b32  	%r392, %r375, %r391;
	add.s32 	%r393, %r345, %r392;
	xor.b32  	%r394, %r388, %r374;
	and.b32  	%r395, %r358, %r394;
	xor.b32  	%r396, %r374, %r395;
	add.s32 	%r397, %r344, %r396;
	add.s32 	%r398, %r397, 38016083;
	add.s32 	%r399, %r393, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r399, 9;
	shr.b32 	%rhs, %r399, 23;
	add.u32 	%r400, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r398, 9;
	shr.b32 	%rhs, %r398, 23;
	add.u32 	%r401, %lhs, %rhs;
	}
	add.s32 	%r402, %r401, %r388;
	add.s32 	%r403, %r400, %r389;
	xor.b32  	%r404, %r403, %r389;
	and.b32  	%r405, %r375, %r404;
	xor.b32  	%r406, %r389, %r405;
	add.s32 	%r407, %r359, %r406;
	xor.b32  	%r408, %r402, %r388;
	and.b32  	%r409, %r374, %r408;
	xor.b32  	%r410, %r388, %r409;
	add.s32 	%r411, %r358, %r410;
	add.s32 	%r412, %r411, -660478335;
	add.s32 	%r413, %r407, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r413, 14;
	shr.b32 	%rhs, %r413, 18;
	add.u32 	%r414, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r412, 14;
	shr.b32 	%rhs, %r412, 18;
	add.u32 	%r415, %lhs, %rhs;
	}
	add.s32 	%r416, %r415, %r402;
	add.s32 	%r417, %r414, %r403;
	xor.b32  	%r418, %r417, %r403;
	and.b32  	%r419, %r389, %r418;
	xor.b32  	%r420, %r403, %r419;
	add.s32 	%r421, %r375, %r420;
	xor.b32  	%r422, %r416, %r402;
	and.b32  	%r423, %r388, %r422;
	xor.b32  	%r424, %r402, %r423;
	add.s32 	%r425, %r374, %r424;
	add.s32 	%r426, %r425, -405537848;
	add.s32 	%r427, %r421, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r427, 20;
	shr.b32 	%rhs, %r427, 12;
	add.u32 	%r428, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r426, 20;
	shr.b32 	%rhs, %r426, 12;
	add.u32 	%r429, %lhs, %rhs;
	}
	add.s32 	%r430, %r429, %r416;
	add.s32 	%r431, %r428, %r417;
	xor.b32  	%r432, %r431, %r417;
	and.b32  	%r433, %r403, %r432;
	xor.b32  	%r434, %r417, %r433;
	add.s32 	%r435, %r389, %r434;
	xor.b32  	%r436, %r430, %r416;
	and.b32  	%r437, %r402, %r436;
	xor.b32  	%r438, %r416, %r437;
	add.s32 	%r439, %r388, %r438;
	add.s32 	%r440, %r439, 568446438;
	add.s32 	%r441, %r435, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r441, 5;
	shr.b32 	%rhs, %r441, 27;
	add.u32 	%r442, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 5;
	shr.b32 	%rhs, %r440, 27;
	add.u32 	%r443, %lhs, %rhs;
	}
	add.s32 	%r444, %r443, %r430;
	add.s32 	%r445, %r442, %r431;
	add.s32 	%r446, %r403, %r1091;
	add.s32 	%r447, %r402, %r1091;
	xor.b32  	%r448, %r445, %r431;
	xor.b32  	%r449, %r444, %r430;
	and.b32  	%r450, %r416, %r449;
	and.b32  	%r451, %r417, %r448;
	xor.b32  	%r452, %r431, %r451;
	xor.b32  	%r453, %r430, %r450;
	add.s32 	%r454, %r447, %r453;
	add.s32 	%r455, %r446, %r452;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r455, 9;
	shr.b32 	%rhs, %r455, 23;
	add.u32 	%r456, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r454, 9;
	shr.b32 	%rhs, %r454, 23;
	add.u32 	%r457, %lhs, %rhs;
	}
	add.s32 	%r458, %r457, %r444;
	add.s32 	%r459, %r456, %r445;
	add.s32 	%r460, %r417, %r1092;
	add.s32 	%r461, %r416, %r1092;
	xor.b32  	%r462, %r459, %r445;
	xor.b32  	%r463, %r458, %r444;
	and.b32  	%r464, %r430, %r463;
	and.b32  	%r465, %r431, %r462;
	xor.b32  	%r466, %r445, %r465;
	xor.b32  	%r467, %r444, %r464;
	add.s32 	%r468, %r461, %r467;
	add.s32 	%r469, %r460, %r466;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r469, 14;
	shr.b32 	%rhs, %r469, 18;
	add.u32 	%r470, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r468, 14;
	shr.b32 	%rhs, %r468, 18;
	add.u32 	%r471, %lhs, %rhs;
	}
	add.s32 	%r472, %r471, %r458;
	add.s32 	%r473, %r470, %r459;
	xor.b32  	%r474, %r473, %r459;
	and.b32  	%r475, %r445, %r474;
	xor.b32  	%r476, %r459, %r475;
	add.s32 	%r477, %r431, %r476;
	xor.b32  	%r478, %r472, %r458;
	and.b32  	%r479, %r444, %r478;
	xor.b32  	%r480, %r458, %r479;
	add.s32 	%r481, %r430, %r480;
	add.s32 	%r482, %r481, 1163531501;
	add.s32 	%r483, %r477, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r483, 20;
	shr.b32 	%rhs, %r483, 12;
	add.u32 	%r484, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r482, 20;
	shr.b32 	%rhs, %r482, 12;
	add.u32 	%r485, %lhs, %rhs;
	}
	add.s32 	%r486, %r485, %r472;
	add.s32 	%r487, %r484, %r473;
	xor.b32  	%r488, %r487, %r473;
	and.b32  	%r489, %r459, %r488;
	xor.b32  	%r490, %r473, %r489;
	add.s32 	%r491, %r445, %r490;
	xor.b32  	%r492, %r486, %r472;
	and.b32  	%r493, %r458, %r492;
	xor.b32  	%r494, %r472, %r493;
	add.s32 	%r495, %r444, %r494;
	add.s32 	%r496, %r495, -1444681467;
	add.s32 	%r497, %r491, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r497, 5;
	shr.b32 	%rhs, %r497, 27;
	add.u32 	%r498, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r496, 5;
	shr.b32 	%rhs, %r496, 27;
	add.u32 	%r499, %lhs, %rhs;
	}
	add.s32 	%r500, %r499, %r486;
	add.s32 	%r501, %r498, %r487;
	add.s32 	%r502, %r459, %r1093;
	add.s32 	%r503, %r458, %r1093;
	xor.b32  	%r504, %r501, %r487;
	xor.b32  	%r505, %r500, %r486;
	and.b32  	%r506, %r472, %r505;
	and.b32  	%r507, %r473, %r504;
	xor.b32  	%r508, %r487, %r507;
	xor.b32  	%r509, %r486, %r506;
	add.s32 	%r510, %r503, %r509;
	add.s32 	%r511, %r502, %r508;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r511, 9;
	shr.b32 	%rhs, %r511, 23;
	add.u32 	%r512, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r510, 9;
	shr.b32 	%rhs, %r510, 23;
	add.u32 	%r513, %lhs, %rhs;
	}
	add.s32 	%r514, %r513, %r500;
	add.s32 	%r515, %r512, %r501;
	xor.b32  	%r516, %r515, %r501;
	and.b32  	%r517, %r487, %r516;
	xor.b32  	%r518, %r501, %r517;
	add.s32 	%r519, %r473, %r518;
	xor.b32  	%r520, %r514, %r500;
	and.b32  	%r521, %r486, %r520;
	xor.b32  	%r522, %r500, %r521;
	add.s32 	%r523, %r472, %r522;
	add.s32 	%r524, %r523, 1735328473;
	add.s32 	%r525, %r519, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r525, 14;
	shr.b32 	%rhs, %r525, 18;
	add.u32 	%r526, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r524, 14;
	shr.b32 	%rhs, %r524, 18;
	add.u32 	%r527, %lhs, %rhs;
	}
	add.s32 	%r528, %r527, %r514;
	add.s32 	%r529, %r526, %r515;
	xor.b32  	%r530, %r529, %r515;
	and.b32  	%r531, %r501, %r530;
	xor.b32  	%r532, %r515, %r531;
	add.s32 	%r533, %r487, %r532;
	xor.b32  	%r534, %r528, %r514;
	and.b32  	%r535, %r500, %r534;
	xor.b32  	%r536, %r514, %r535;
	add.s32 	%r537, %r486, %r536;
	add.s32 	%r538, %r537, -1926607734;
	add.s32 	%r539, %r533, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r539, 20;
	shr.b32 	%rhs, %r539, 12;
	add.u32 	%r540, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r538, 20;
	shr.b32 	%rhs, %r538, 12;
	add.u32 	%r541, %lhs, %rhs;
	}
	add.s32 	%r542, %r541, %r528;
	add.s32 	%r543, %r540, %r529;
	xor.b32  	%r544, %r543, %r529;
	xor.b32  	%r545, %r544, %r515;
	add.s32 	%r546, %r501, %r545;
	xor.b32  	%r547, %r542, %r528;
	xor.b32  	%r548, %r547, %r514;
	add.s32 	%r549, %r500, %r548;
	add.s32 	%r550, %r549, -378558;
	add.s32 	%r551, %r546, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r551, 4;
	shr.b32 	%rhs, %r551, 28;
	add.u32 	%r552, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r550, 4;
	shr.b32 	%rhs, %r550, 28;
	add.u32 	%r553, %lhs, %rhs;
	}
	add.s32 	%r554, %r553, %r542;
	add.s32 	%r555, %r552, %r543;
	xor.b32  	%r556, %r555, %r543;
	xor.b32  	%r557, %r556, %r529;
	add.s32 	%r558, %r515, %r557;
	xor.b32  	%r559, %r554, %r542;
	xor.b32  	%r560, %r559, %r528;
	add.s32 	%r561, %r514, %r560;
	add.s32 	%r562, %r561, -2022574463;
	add.s32 	%r563, %r558, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r563, 11;
	shr.b32 	%rhs, %r563, 21;
	add.u32 	%r564, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r562, 11;
	shr.b32 	%rhs, %r562, 21;
	add.u32 	%r565, %lhs, %rhs;
	}
	add.s32 	%r566, %r565, %r554;
	add.s32 	%r567, %r564, %r555;
	xor.b32  	%r568, %r567, %r555;
	xor.b32  	%r569, %r568, %r543;
	add.s32 	%r570, %r529, %r569;
	xor.b32  	%r571, %r566, %r554;
	xor.b32  	%r572, %r571, %r542;
	add.s32 	%r573, %r528, %r572;
	add.s32 	%r574, %r573, 1839030562;
	add.s32 	%r575, %r570, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r574, 16;
	shr.b32 	%rhs, %r574, 16;
	add.u32 	%r576, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r575, 16;
	shr.b32 	%rhs, %r575, 16;
	add.u32 	%r577, %lhs, %rhs;
	}
	add.s32 	%r578, %r577, %r567;
	add.s32 	%r579, %r576, %r566;
	add.s32 	%r580, %r543, %r1094;
	add.s32 	%r581, %r542, %r1094;
	xor.b32  	%r582, %r579, %r566;
	xor.b32  	%r583, %r578, %r567;
	xor.b32  	%r584, %r583, %r555;
	xor.b32  	%r585, %r582, %r554;
	add.s32 	%r586, %r581, %r585;
	add.s32 	%r587, %r580, %r584;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r586, 23;
	shr.b32 	%rhs, %r586, 9;
	add.u32 	%r588, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r587, 23;
	shr.b32 	%rhs, %r587, 9;
	add.u32 	%r589, %lhs, %rhs;
	}
	add.s32 	%r590, %r589, %r578;
	add.s32 	%r591, %r588, %r579;
	add.s32 	%r592, %r555, %r1095;
	add.s32 	%r593, %r554, %r1095;
	xor.b32  	%r594, %r591, %r579;
	xor.b32  	%r595, %r590, %r578;
	xor.b32  	%r596, %r595, %r567;
	xor.b32  	%r597, %r594, %r566;
	add.s32 	%r598, %r593, %r597;
	add.s32 	%r599, %r592, %r596;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r599, 4;
	shr.b32 	%rhs, %r599, 28;
	add.u32 	%r600, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 4;
	shr.b32 	%rhs, %r598, 28;
	add.u32 	%r601, %lhs, %rhs;
	}
	add.s32 	%r602, %r601, %r591;
	add.s32 	%r603, %r600, %r590;
	xor.b32  	%r604, %r603, %r590;
	xor.b32  	%r605, %r604, %r578;
	add.s32 	%r606, %r567, %r605;
	xor.b32  	%r607, %r602, %r591;
	xor.b32  	%r608, %r607, %r579;
	add.s32 	%r609, %r566, %r608;
	add.s32 	%r610, %r609, 1272893353;
	add.s32 	%r611, %r606, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r611, 11;
	shr.b32 	%rhs, %r611, 21;
	add.u32 	%r612, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r610, 11;
	shr.b32 	%rhs, %r610, 21;
	add.u32 	%r613, %lhs, %rhs;
	}
	add.s32 	%r614, %r613, %r602;
	add.s32 	%r615, %r612, %r603;
	xor.b32  	%r616, %r615, %r603;
	xor.b32  	%r617, %r616, %r590;
	add.s32 	%r618, %r578, %r617;
	xor.b32  	%r619, %r614, %r602;
	xor.b32  	%r620, %r619, %r591;
	add.s32 	%r621, %r579, %r620;
	add.s32 	%r622, %r621, -155497632;
	add.s32 	%r623, %r618, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r623, 16;
	shr.b32 	%rhs, %r623, 16;
	add.u32 	%r624, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r622, 16;
	shr.b32 	%rhs, %r622, 16;
	add.u32 	%r625, %lhs, %rhs;
	}
	add.s32 	%r626, %r625, %r614;
	add.s32 	%r627, %r624, %r615;
	xor.b32  	%r628, %r627, %r615;
	xor.b32  	%r629, %r628, %r603;
	add.s32 	%r630, %r590, %r629;
	xor.b32  	%r631, %r626, %r614;
	xor.b32  	%r632, %r631, %r602;
	add.s32 	%r633, %r591, %r632;
	add.s32 	%r634, %r633, -1094730640;
	add.s32 	%r635, %r630, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r635, 23;
	shr.b32 	%rhs, %r635, 9;
	add.u32 	%r636, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r634, 23;
	shr.b32 	%rhs, %r634, 9;
	add.u32 	%r637, %lhs, %rhs;
	}
	add.s32 	%r638, %r637, %r626;
	add.s32 	%r639, %r636, %r627;
	xor.b32  	%r640, %r639, %r627;
	xor.b32  	%r641, %r640, %r615;
	add.s32 	%r642, %r603, %r641;
	xor.b32  	%r643, %r638, %r626;
	xor.b32  	%r644, %r643, %r614;
	add.s32 	%r645, %r602, %r644;
	add.s32 	%r646, %r645, 681279174;
	add.s32 	%r647, %r642, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r647, 4;
	shr.b32 	%rhs, %r647, 28;
	add.u32 	%r648, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r646, 4;
	shr.b32 	%rhs, %r646, 28;
	add.u32 	%r649, %lhs, %rhs;
	}
	add.s32 	%r650, %r649, %r638;
	add.s32 	%r651, %r648, %r639;
	add.s32 	%r652, %r614, %r109;
	add.s32 	%r653, %r615, %r108;
	xor.b32  	%r654, %r651, %r639;
	xor.b32  	%r655, %r654, %r627;
	add.s32 	%r656, %r653, %r655;
	xor.b32  	%r657, %r650, %r638;
	xor.b32  	%r658, %r657, %r626;
	add.s32 	%r659, %r652, %r658;
	add.s32 	%r660, %r659, -358537222;
	add.s32 	%r661, %r656, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r660, 11;
	shr.b32 	%rhs, %r660, 21;
	add.u32 	%r662, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r661, 11;
	shr.b32 	%rhs, %r661, 21;
	add.u32 	%r663, %lhs, %rhs;
	}
	add.s32 	%r664, %r663, %r651;
	add.s32 	%r665, %r662, %r650;
	add.s32 	%r666, %r627, %r1096;
	add.s32 	%r667, %r626, %r1096;
	xor.b32  	%r668, %r665, %r650;
	xor.b32  	%r669, %r664, %r651;
	xor.b32  	%r670, %r669, %r639;
	xor.b32  	%r671, %r668, %r638;
	add.s32 	%r672, %r667, %r671;
	add.s32 	%r673, %r666, %r670;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r673, 16;
	shr.b32 	%rhs, %r673, 16;
	add.u32 	%r674, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r672, 16;
	shr.b32 	%rhs, %r672, 16;
	add.u32 	%r675, %lhs, %rhs;
	}
	add.s32 	%r676, %r675, %r665;
	add.s32 	%r677, %r674, %r664;
	xor.b32  	%r678, %r677, %r664;
	xor.b32  	%r679, %r678, %r651;
	add.s32 	%r680, %r639, %r679;
	xor.b32  	%r681, %r676, %r665;
	xor.b32  	%r682, %r681, %r650;
	add.s32 	%r683, %r638, %r682;
	add.s32 	%r684, %r683, 76029189;
	add.s32 	%r685, %r680, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r685, 23;
	shr.b32 	%rhs, %r685, 9;
	add.u32 	%r686, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r684, 23;
	shr.b32 	%rhs, %r684, 9;
	add.u32 	%r687, %lhs, %rhs;
	}
	add.s32 	%r688, %r687, %r676;
	add.s32 	%r689, %r686, %r677;
	xor.b32  	%r690, %r689, %r677;
	xor.b32  	%r691, %r690, %r664;
	add.s32 	%r692, %r651, %r691;
	xor.b32  	%r693, %r688, %r676;
	xor.b32  	%r694, %r693, %r665;
	add.s32 	%r695, %r650, %r694;
	add.s32 	%r696, %r695, -640364487;
	add.s32 	%r697, %r692, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r697, 4;
	shr.b32 	%rhs, %r697, 28;
	add.u32 	%r698, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r696, 4;
	shr.b32 	%rhs, %r696, 28;
	add.u32 	%r699, %lhs, %rhs;
	}
	add.s32 	%r700, %r699, %r688;
	add.s32 	%r701, %r698, %r689;
	xor.b32  	%r702, %r701, %r689;
	xor.b32  	%r703, %r702, %r677;
	add.s32 	%r704, %r664, %r703;
	xor.b32  	%r705, %r700, %r688;
	xor.b32  	%r706, %r705, %r676;
	add.s32 	%r707, %r665, %r706;
	add.s32 	%r708, %r707, -421815835;
	add.s32 	%r709, %r704, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r709, 11;
	shr.b32 	%rhs, %r709, 21;
	add.u32 	%r710, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r708, 11;
	shr.b32 	%rhs, %r708, 21;
	add.u32 	%r711, %lhs, %rhs;
	}
	add.s32 	%r712, %r711, %r700;
	add.s32 	%r713, %r710, %r701;
	xor.b32  	%r714, %r713, %r701;
	xor.b32  	%r715, %r714, %r689;
	add.s32 	%r716, %r677, %r715;
	xor.b32  	%r717, %r712, %r700;
	xor.b32  	%r718, %r717, %r688;
	add.s32 	%r719, %r676, %r718;
	add.s32 	%r720, %r719, 530742520;
	add.s32 	%r721, %r716, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r720, 16;
	shr.b32 	%rhs, %r720, 16;
	add.u32 	%r722, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 16;
	shr.b32 	%rhs, %r721, 16;
	add.u32 	%r723, %lhs, %rhs;
	}
	add.s32 	%r724, %r723, %r713;
	add.s32 	%r725, %r722, %r712;
	add.s32 	%r726, %r689, %r1097;
	add.s32 	%r727, %r688, %r1097;
	xor.b32  	%r728, %r725, %r712;
	xor.b32  	%r729, %r724, %r713;
	xor.b32  	%r730, %r729, %r701;
	xor.b32  	%r731, %r728, %r700;
	add.s32 	%r732, %r727, %r731;
	add.s32 	%r733, %r726, %r730;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r733, 23;
	shr.b32 	%rhs, %r733, 9;
	add.u32 	%r734, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r732, 23;
	shr.b32 	%rhs, %r732, 9;
	add.u32 	%r735, %lhs, %rhs;
	}
	add.s32 	%r736, %r735, %r725;
	add.s32 	%r737, %r734, %r724;
	add.s32 	%r738, %r700, %r109;
	add.s32 	%r739, %r701, %r108;
	not.b32 	%r740, %r713;
	or.b32  	%r741, %r737, %r740;
	xor.b32  	%r742, %r724, %r741;
	add.s32 	%r743, %r739, %r742;
	not.b32 	%r744, %r712;
	or.b32  	%r745, %r736, %r744;
	xor.b32  	%r746, %r725, %r745;
	add.s32 	%r747, %r738, %r746;
	add.s32 	%r748, %r747, -198630844;
	add.s32 	%r749, %r743, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r749, 6;
	shr.b32 	%rhs, %r749, 26;
	add.u32 	%r750, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r748, 6;
	shr.b32 	%rhs, %r748, 26;
	add.u32 	%r751, %lhs, %rhs;
	}
	add.s32 	%r752, %r751, %r736;
	add.s32 	%r753, %r750, %r737;
	not.b32 	%r754, %r724;
	or.b32  	%r755, %r753, %r754;
	xor.b32  	%r756, %r737, %r755;
	add.s32 	%r757, %r713, %r756;
	not.b32 	%r758, %r725;
	or.b32  	%r759, %r752, %r758;
	xor.b32  	%r760, %r736, %r759;
	add.s32 	%r761, %r712, %r760;
	add.s32 	%r762, %r761, 1126891415;
	add.s32 	%r763, %r757, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r762, 10;
	shr.b32 	%rhs, %r762, 22;
	add.u32 	%r764, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r763, 10;
	shr.b32 	%rhs, %r763, 22;
	add.u32 	%r765, %lhs, %rhs;
	}
	add.s32 	%r766, %r765, %r753;
	add.s32 	%r767, %r764, %r752;
	add.s32 	%r768, %r724, %r1098;
	add.s32 	%r769, %r725, %r1098;
	not.b32 	%r770, %r737;
	not.b32 	%r771, %r736;
	or.b32  	%r772, %r767, %r771;
	or.b32  	%r773, %r766, %r770;
	xor.b32  	%r774, %r753, %r773;
	xor.b32  	%r775, %r752, %r772;
	add.s32 	%r776, %r769, %r775;
	add.s32 	%r777, %r768, %r774;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r777, 15;
	shr.b32 	%rhs, %r777, 17;
	add.u32 	%r778, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r776, 15;
	shr.b32 	%rhs, %r776, 17;
	add.u32 	%r779, %lhs, %rhs;
	}
	add.s32 	%r780, %r779, %r767;
	add.s32 	%r781, %r778, %r766;
	not.b32 	%r782, %r753;
	or.b32  	%r783, %r781, %r782;
	xor.b32  	%r784, %r766, %r783;
	add.s32 	%r785, %r737, %r784;
	not.b32 	%r786, %r752;
	or.b32  	%r787, %r780, %r786;
	xor.b32  	%r788, %r767, %r787;
	add.s32 	%r789, %r736, %r788;
	add.s32 	%r790, %r789, -57434055;
	add.s32 	%r791, %r785, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r791, 21;
	shr.b32 	%rhs, %r791, 11;
	add.u32 	%r792, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r790, 21;
	shr.b32 	%rhs, %r790, 11;
	add.u32 	%r793, %lhs, %rhs;
	}
	add.s32 	%r794, %r793, %r780;
	add.s32 	%r795, %r792, %r781;
	not.b32 	%r796, %r766;
	or.b32  	%r797, %r795, %r796;
	xor.b32  	%r798, %r781, %r797;
	add.s32 	%r799, %r753, %r798;
	not.b32 	%r800, %r767;
	or.b32  	%r801, %r794, %r800;
	xor.b32  	%r802, %r780, %r801;
	add.s32 	%r803, %r752, %r802;
	add.s32 	%r804, %r803, 1700485571;
	add.s32 	%r805, %r799, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r804, 6;
	shr.b32 	%rhs, %r804, 26;
	add.u32 	%r806, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r805, 6;
	shr.b32 	%rhs, %r805, 26;
	add.u32 	%r807, %lhs, %rhs;
	}
	add.s32 	%r808, %r807, %r795;
	add.s32 	%r809, %r806, %r794;
	add.s32 	%r810, %r766, %r1099;
	add.s32 	%r811, %r767, %r1099;
	not.b32 	%r812, %r781;
	not.b32 	%r813, %r780;
	or.b32  	%r814, %r809, %r813;
	or.b32  	%r815, %r808, %r812;
	xor.b32  	%r816, %r795, %r815;
	xor.b32  	%r817, %r794, %r814;
	add.s32 	%r818, %r811, %r817;
	add.s32 	%r819, %r810, %r816;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r819, 10;
	shr.b32 	%rhs, %r819, 22;
	add.u32 	%r820, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r818, 10;
	shr.b32 	%rhs, %r818, 22;
	add.u32 	%r821, %lhs, %rhs;
	}
	add.s32 	%r822, %r821, %r809;
	add.s32 	%r823, %r820, %r808;
	not.b32 	%r824, %r795;
	or.b32  	%r825, %r823, %r824;
	xor.b32  	%r826, %r808, %r825;
	add.s32 	%r827, %r781, %r826;
	not.b32 	%r828, %r794;
	or.b32  	%r829, %r822, %r828;
	xor.b32  	%r830, %r809, %r829;
	add.s32 	%r831, %r780, %r830;
	add.s32 	%r832, %r831, -1051523;
	add.s32 	%r833, %r827, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r832, 15;
	shr.b32 	%rhs, %r832, 17;
	add.u32 	%r834, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r833, 15;
	shr.b32 	%rhs, %r833, 17;
	add.u32 	%r835, %lhs, %rhs;
	}
	add.s32 	%r836, %r835, %r823;
	add.s32 	%r837, %r834, %r822;
	add.s32 	%r838, %r795, %r1100;
	add.s32 	%r839, %r794, %r1100;
	not.b32 	%r840, %r808;
	not.b32 	%r841, %r809;
	or.b32  	%r842, %r837, %r841;
	or.b32  	%r843, %r836, %r840;
	xor.b32  	%r844, %r823, %r843;
	xor.b32  	%r845, %r822, %r842;
	add.s32 	%r846, %r839, %r845;
	add.s32 	%r847, %r838, %r844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r847, 21;
	shr.b32 	%rhs, %r847, 11;
	add.u32 	%r848, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r846, 21;
	shr.b32 	%rhs, %r846, 11;
	add.u32 	%r849, %lhs, %rhs;
	}
	add.s32 	%r850, %r849, %r837;
	add.s32 	%r851, %r848, %r836;
	not.b32 	%r852, %r823;
	or.b32  	%r853, %r851, %r852;
	xor.b32  	%r854, %r836, %r853;
	add.s32 	%r855, %r808, %r854;
	not.b32 	%r856, %r822;
	or.b32  	%r857, %r850, %r856;
	xor.b32  	%r858, %r837, %r857;
	add.s32 	%r859, %r809, %r858;
	add.s32 	%r860, %r859, 1873313359;
	add.s32 	%r861, %r855, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r861, 6;
	shr.b32 	%rhs, %r861, 26;
	add.u32 	%r862, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r860, 6;
	shr.b32 	%rhs, %r860, 26;
	add.u32 	%r863, %lhs, %rhs;
	}
	add.s32 	%r864, %r863, %r850;
	add.s32 	%r865, %r862, %r851;
	not.b32 	%r866, %r836;
	or.b32  	%r867, %r865, %r866;
	xor.b32  	%r868, %r851, %r867;
	add.s32 	%r869, %r823, %r868;
	not.b32 	%r870, %r837;
	or.b32  	%r871, %r864, %r870;
	xor.b32  	%r872, %r850, %r871;
	add.s32 	%r873, %r822, %r872;
	add.s32 	%r874, %r873, -30611744;
	add.s32 	%r875, %r869, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r875, 10;
	shr.b32 	%rhs, %r875, 22;
	add.u32 	%r876, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 10;
	shr.b32 	%rhs, %r874, 22;
	add.u32 	%r877, %lhs, %rhs;
	}
	add.s32 	%r878, %r877, %r864;
	add.s32 	%r879, %r876, %r865;
	not.b32 	%r880, %r851;
	or.b32  	%r881, %r879, %r880;
	xor.b32  	%r882, %r865, %r881;
	add.s32 	%r883, %r836, %r882;
	not.b32 	%r884, %r850;
	or.b32  	%r885, %r878, %r884;
	xor.b32  	%r886, %r864, %r885;
	add.s32 	%r887, %r837, %r886;
	add.s32 	%r888, %r887, -1560198380;
	add.s32 	%r889, %r883, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r889, 15;
	shr.b32 	%rhs, %r889, 17;
	add.u32 	%r890, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r888, 15;
	shr.b32 	%rhs, %r888, 17;
	add.u32 	%r891, %lhs, %rhs;
	}
	add.s32 	%r892, %r891, %r878;
	add.s32 	%r893, %r890, %r879;
	not.b32 	%r894, %r865;
	or.b32  	%r895, %r893, %r894;
	xor.b32  	%r896, %r879, %r895;
	add.s32 	%r897, %r851, %r896;
	not.b32 	%r898, %r864;
	or.b32  	%r899, %r892, %r898;
	xor.b32  	%r900, %r878, %r899;
	add.s32 	%r901, %r850, %r900;
	add.s32 	%r902, %r901, 1309151649;
	add.s32 	%r903, %r897, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r903, 21;
	shr.b32 	%rhs, %r903, 11;
	add.u32 	%r904, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r902, 21;
	shr.b32 	%rhs, %r902, 11;
	add.u32 	%r905, %lhs, %rhs;
	}
	add.s32 	%r906, %r905, %r892;
	add.s32 	%r907, %r904, %r893;
	not.b32 	%r908, %r879;
	or.b32  	%r909, %r907, %r908;
	xor.b32  	%r910, %r893, %r909;
	add.s32 	%r911, %r865, %r910;
	not.b32 	%r912, %r878;
	or.b32  	%r913, %r906, %r912;
	xor.b32  	%r914, %r892, %r913;
	add.s32 	%r915, %r864, %r914;
	add.s32 	%r916, %r915, -145523070;
	add.s32 	%r917, %r911, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r916, 6;
	shr.b32 	%rhs, %r916, 26;
	add.u32 	%r918, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r917, 6;
	shr.b32 	%rhs, %r917, 26;
	add.u32 	%r919, %lhs, %rhs;
	}
	not.b32 	%r920, %r893;
	add.s32 	%r41, %r919, %r907;
	or.b32  	%r921, %r41, %r920;
	xor.b32  	%r922, %r907, %r921;
	add.s32 	%r923, %r879, %r922;
	not.b32 	%r924, %r892;
	add.s32 	%r37, %r918, %r906;
	or.b32  	%r925, %r37, %r924;
	xor.b32  	%r926, %r906, %r925;
	add.s32 	%r927, %r878, %r926;
	add.s32 	%r928, %r927, -1120210379;
	add.s32 	%r929, %r923, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r929, 10;
	shr.b32 	%rhs, %r929, 22;
	add.u32 	%r930, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r928, 10;
	shr.b32 	%rhs, %r928, 22;
	add.u32 	%r931, %lhs, %rhs;
	}
	add.s32 	%r932, %r893, %r1101;
	add.s32 	%r933, %r892, %r1101;
	not.b32 	%r934, %r907;
	not.b32 	%r935, %r906;
	add.s32 	%r38, %r931, %r37;
	or.b32  	%r936, %r38, %r935;
	add.s32 	%r42, %r930, %r41;
	or.b32  	%r937, %r42, %r934;
	xor.b32  	%r938, %r41, %r937;
	xor.b32  	%r939, %r37, %r936;
	add.s32 	%r940, %r933, %r939;
	add.s32 	%r941, %r932, %r938;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r940, 15;
	shr.b32 	%rhs, %r940, 17;
	add.u32 	%r942, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r941, 15;
	shr.b32 	%rhs, %r941, 17;
	add.u32 	%r943, %lhs, %rhs;
	}
	not.b32 	%r944, %r41;
	add.s32 	%r43, %r943, %r42;
	or.b32  	%r945, %r43, %r944;
	xor.b32  	%r946, %r42, %r945;
	add.s32 	%r947, %r907, %r946;
	not.b32 	%r948, %r37;
	add.s32 	%r39, %r942, %r38;
	or.b32  	%r949, %r39, %r948;
	xor.b32  	%r950, %r38, %r949;
	add.s32 	%r951, %r906, %r950;
	add.s32 	%r952, %r951, -343485551;
	add.s32 	%r953, %r947, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r953, 21;
	shr.b32 	%rhs, %r953, 11;
	add.u32 	%r954, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r952, 21;
	shr.b32 	%rhs, %r952, 11;
	add.u32 	%r955, %lhs, %rhs;
	}
	add.s32 	%r40, %r955, %r39;
	add.s32 	%r44, %r954, %r43;
	and.b32  	%r956, %r1085, 31;
	shr.u32 	%r957, %r37, %r956;
	and.b32  	%r958, %r957, %r85;
	mul.wide.u32 	%rd22, %r958, 4;
	add.s64 	%rd23, %rd6, %rd22;
	and.b32  	%r959, %r37, 31;
	mov.u32 	%r960, 1;
	shl.b32 	%r45, %r960, %r959;
	ld.global.u32 	%r961, [%rd23];
	and.b32  	%r962, %r961, %r45;
	setp.eq.s32	%p3, %r962, 0;
	@%p3 bra 	BB1_27;

	shr.u32 	%r964, %r38, %r956;
	and.b32  	%r965, %r964, %r85;
	mul.wide.u32 	%rd24, %r965, 4;
	add.s64 	%rd25, %rd7, %rd24;
	and.b32  	%r966, %r38, 31;
	shl.b32 	%r46, %r960, %r966;
	ld.global.u32 	%r968, [%rd25];
	and.b32  	%r969, %r968, %r46;
	setp.eq.s32	%p4, %r969, 0;
	@%p4 bra 	BB1_27;

	shr.u32 	%r971, %r39, %r956;
	and.b32  	%r972, %r971, %r85;
	mul.wide.u32 	%rd26, %r972, 4;
	add.s64 	%rd27, %rd8, %rd26;
	and.b32  	%r973, %r39, 31;
	shl.b32 	%r47, %r960, %r973;
	ld.global.u32 	%r975, [%rd27];
	and.b32  	%r976, %r975, %r47;
	setp.eq.s32	%p5, %r976, 0;
	@%p5 bra 	BB1_27;

	shr.u32 	%r978, %r40, %r956;
	and.b32  	%r979, %r978, %r85;
	mul.wide.u32 	%rd28, %r979, 4;
	add.s64 	%rd29, %rd9, %rd28;
	and.b32  	%r980, %r40, 31;
	shl.b32 	%r48, %r960, %r980;
	ld.global.u32 	%r982, [%rd29];
	and.b32  	%r983, %r982, %r48;
	setp.eq.s32	%p6, %r983, 0;
	@%p6 bra 	BB1_27;

	and.b32  	%r1103, %r37, 31;
	shl.b32 	%r1102, %r960, %r1103;
	and.b32  	%r984, %r87, 31;
	shr.u32 	%r985, %r37, %r984;
	and.b32  	%r986, %r985, %r85;
	mul.wide.u32 	%rd30, %r986, 4;
	add.s64 	%rd31, %rd10, %rd30;
	ld.global.u32 	%r987, [%rd31];
	and.b32  	%r988, %r987, %r1102;
	setp.eq.s32	%p7, %r988, 0;
	@%p7 bra 	BB1_27;

	shr.u32 	%r990, %r38, %r984;
	and.b32  	%r991, %r990, %r85;
	mul.wide.u32 	%rd32, %r991, 4;
	add.s64 	%rd33, %rd11, %rd32;
	ld.global.u32 	%r992, [%rd33];
	and.b32  	%r993, %r992, %r46;
	setp.eq.s32	%p8, %r993, 0;
	@%p8 bra 	BB1_27;

	shr.u32 	%r995, %r39, %r984;
	and.b32  	%r996, %r995, %r85;
	mul.wide.u32 	%rd34, %r996, 4;
	add.s64 	%rd35, %rd12, %rd34;
	ld.global.u32 	%r997, [%rd35];
	and.b32  	%r998, %r997, %r47;
	setp.eq.s32	%p9, %r998, 0;
	@%p9 bra 	BB1_27;

	shr.u32 	%r1000, %r40, %r984;
	and.b32  	%r1001, %r1000, %r85;
	mul.wide.u32 	%rd36, %r1001, 4;
	add.s64 	%rd37, %rd13, %rd36;
	ld.global.u32 	%r1002, [%rd37];
	and.b32  	%r1003, %r1002, %r48;
	setp.eq.s32	%p10, %r1003, 0;
	@%p10 bra 	BB1_27;

	setp.eq.s32	%p11, %r90, 0;
	mov.u32 	%r1105, 0;
	mov.u32 	%r1004, -1;
	mov.u32 	%r1113, %r1004;
	mov.u32 	%r1116, %r90;
	@%p11 bra 	BB1_22;

BB1_12:
	mov.u32 	%r49, %r1116;
	shr.u32 	%r51, %r49, 1;
	add.s32 	%r52, %r51, %r1105;
	cvt.u64.u32	%rd38, %r52;
	cvt.u64.u32	%rd39, %r91;
	add.s64 	%rd40, %rd38, %rd39;
	shl.b64 	%rd41, %rd40, 4;
	add.s64 	%rd1, %rd15, %rd41;
	ld.global.u32 	%r53, [%rd1+4];
	setp.gt.u32	%p12, %r40, %r53;
	mov.u32 	%r1111, %r960;
	@%p12 bra 	BB1_20;

	setp.lt.u32	%p13, %r40, %r53;
	mov.u32 	%r1007, -1;
	mov.u32 	%r1111, %r1007;
	@%p13 bra 	BB1_20;

	ld.global.u32 	%r54, [%rd1+8];
	setp.gt.u32	%p14, %r39, %r54;
	mov.u32 	%r1106, %r960;
	mov.u32 	%r1111, %r1106;
	@%p14 bra 	BB1_20;

	setp.lt.u32	%p15, %r39, %r54;
	mov.u32 	%r1109, %r1007;
	mov.u32 	%r1111, %r1109;
	@%p15 bra 	BB1_20;

	ld.global.u32 	%r55, [%rd1+12];
	setp.gt.u32	%p16, %r38, %r55;
	mov.u32 	%r1107, %r960;
	mov.u32 	%r1111, %r1107;
	@%p16 bra 	BB1_20;

	setp.lt.u32	%p17, %r38, %r55;
	mov.u32 	%r1110, %r1007;
	mov.u32 	%r1111, %r1110;
	@%p17 bra 	BB1_20;

	ld.global.u32 	%r56, [%rd1];
	setp.gt.u32	%p18, %r37, %r56;
	mov.u32 	%r1108, %r960;
	mov.u32 	%r1111, %r1108;
	@%p18 bra 	BB1_20;

	setp.lt.u32	%p19, %r37, %r56;
	selp.b32	%r57, -1, 0, %p19;
	mov.u32 	%r1111, %r57;

BB1_20:
	mov.u32 	%r58, %r1111;
	add.s32 	%r1013, %r51, 1;
	setp.gt.s32	%p20, %r58, 0;
	selp.b32	%r1014, %r1013, 0, %p20;
	add.s32 	%r1105, %r1014, %r1105;
	selp.b32	%r1015, -1, 0, %p20;
	add.s32 	%r1016, %r1015, %r49;
	shr.u32 	%r60, %r1016, 1;
	setp.eq.s32	%p21, %r58, 0;
	mov.u32 	%r1113, %r52;
	@%p21 bra 	BB1_22;

	setp.ne.s32	%p22, %r60, 0;
	mov.u32 	%r1112, %r1004;
	mov.u32 	%r1113, %r1112;
	mov.u32 	%r1116, %r60;
	@%p22 bra 	BB1_12;

BB1_22:
	setp.eq.s32	%p23, %r1113, -1;
	@%p23 bra 	BB1_27;

	add.s32 	%r62, %r1113, %r91;
	mul.wide.u32 	%rd42, %r62, 4;
	add.s64 	%rd43, %rd16, %rd42;
	atom.global.add.u32 	%r1018, [%rd43], 1;
	setp.ne.s32	%p24, %r1018, 0;
	@%p24 bra 	BB1_27;

	atom.global.add.u32 	%r63, [%rd17], 1;
	setp.lt.u32	%p25, %r63, %r90;
	@%p25 bra 	BB1_26;
	bra.uni 	BB1_25;

BB1_26:
	mul.wide.u32 	%rd44, %r63, 20;
	add.s64 	%rd45, %rd14, %rd44;
	st.global.u32 	[%rd45], %r88;
	st.global.u32 	[%rd45+4], %r1113;
	st.global.u32 	[%rd45+8], %r62;
	st.global.u32 	[%rd45+12], %r1;
	st.global.u32 	[%rd45+16], %r1104;
	bra.uni 	BB1_27;

BB1_25:
	atom.global.add.u32 	%r1019, [%rd17], -1;

BB1_27:
	shr.u32 	%r1021, %r41, %r956;
	and.b32  	%r1022, %r1021, %r85;
	mul.wide.u32 	%rd46, %r1022, 4;
	add.s64 	%rd47, %rd6, %rd46;
	and.b32  	%r1023, %r41, 31;
	mov.u32 	%r1024, 1;
	shl.b32 	%r64, %r1024, %r1023;
	ld.global.u32 	%r1025, [%rd47];
	and.b32  	%r1026, %r1025, %r64;
	setp.eq.s32	%p26, %r1026, 0;
	@%p26 bra 	BB1_52;

	shr.u32 	%r1028, %r42, %r956;
	and.b32  	%r1029, %r1028, %r85;
	mul.wide.u32 	%rd48, %r1029, 4;
	add.s64 	%rd49, %rd7, %rd48;
	and.b32  	%r1030, %r42, 31;
	shl.b32 	%r65, %r1024, %r1030;
	ld.global.u32 	%r1032, [%rd49];
	and.b32  	%r1033, %r1032, %r65;
	setp.eq.s32	%p27, %r1033, 0;
	@%p27 bra 	BB1_52;

	shr.u32 	%r1035, %r43, %r956;
	and.b32  	%r1036, %r1035, %r85;
	mul.wide.u32 	%rd50, %r1036, 4;
	add.s64 	%rd51, %rd8, %rd50;
	and.b32  	%r1037, %r43, 31;
	shl.b32 	%r66, %r1024, %r1037;
	ld.global.u32 	%r1039, [%rd51];
	and.b32  	%r1040, %r1039, %r66;
	setp.eq.s32	%p28, %r1040, 0;
	@%p28 bra 	BB1_52;

	shr.u32 	%r1042, %r44, %r956;
	and.b32  	%r1043, %r1042, %r85;
	mul.wide.u32 	%rd52, %r1043, 4;
	add.s64 	%rd53, %rd9, %rd52;
	and.b32  	%r1044, %r44, 31;
	shl.b32 	%r67, %r1024, %r1044;
	ld.global.u32 	%r1046, [%rd53];
	and.b32  	%r1047, %r1046, %r67;
	setp.eq.s32	%p29, %r1047, 0;
	@%p29 bra 	BB1_52;

	and.b32  	%r1048, %r87, 31;
	shr.u32 	%r1049, %r41, %r1048;
	and.b32  	%r1050, %r1049, %r85;
	mul.wide.u32 	%rd54, %r1050, 4;
	add.s64 	%rd55, %rd10, %rd54;
	ld.global.u32 	%r1051, [%rd55];
	and.b32  	%r1052, %r1051, %r64;
	setp.eq.s32	%p30, %r1052, 0;
	@%p30 bra 	BB1_52;

	shr.u32 	%r1054, %r42, %r1048;
	and.b32  	%r1055, %r1054, %r85;
	mul.wide.u32 	%rd56, %r1055, 4;
	add.s64 	%rd57, %rd11, %rd56;
	ld.global.u32 	%r1056, [%rd57];
	and.b32  	%r1057, %r1056, %r65;
	setp.eq.s32	%p31, %r1057, 0;
	@%p31 bra 	BB1_52;

	shr.u32 	%r1059, %r43, %r1048;
	and.b32  	%r1060, %r1059, %r85;
	mul.wide.u32 	%rd58, %r1060, 4;
	add.s64 	%rd59, %rd12, %rd58;
	ld.global.u32 	%r1061, [%rd59];
	and.b32  	%r1062, %r1061, %r66;
	setp.eq.s32	%p32, %r1062, 0;
	@%p32 bra 	BB1_52;

	shr.u32 	%r1064, %r44, %r1048;
	and.b32  	%r1065, %r1064, %r85;
	mul.wide.u32 	%rd60, %r1065, 4;
	add.s64 	%rd61, %rd13, %rd60;
	ld.global.u32 	%r1066, [%rd61];
	and.b32  	%r1067, %r1066, %r67;
	setp.eq.s32	%p33, %r1067, 0;
	@%p33 bra 	BB1_52;

	setp.eq.s32	%p34, %r90, 0;
	cvt.u64.u32	%rd2, %r91;
	mov.u32 	%r1117, 0;
	mov.u32 	%r1068, -1;
	mov.u32 	%r1115, %r90;
	mov.u32 	%r1125, %r1068;
	@%p34 bra 	BB1_46;

BB1_36:
	shr.u32 	%r70, %r1115, 1;
	add.s32 	%r71, %r70, %r1117;
	cvt.u64.u32	%rd62, %r71;
	add.s64 	%rd63, %rd62, %rd2;
	shl.b64 	%rd64, %rd63, 4;
	add.s64 	%rd3, %rd15, %rd64;
	ld.global.u32 	%r72, [%rd3+4];
	setp.gt.u32	%p35, %r44, %r72;
	mov.u32 	%r1123, %r1024;
	@%p35 bra 	BB1_44;

	setp.lt.u32	%p36, %r44, %r72;
	mov.u32 	%r1071, -1;
	mov.u32 	%r1123, %r1071;
	@%p36 bra 	BB1_44;

	ld.global.u32 	%r73, [%rd3+8];
	setp.gt.u32	%p37, %r43, %r73;
	mov.u32 	%r1118, %r1024;
	mov.u32 	%r1123, %r1118;
	@%p37 bra 	BB1_44;

	setp.lt.u32	%p38, %r43, %r73;
	mov.u32 	%r1121, %r1071;
	mov.u32 	%r1123, %r1121;
	@%p38 bra 	BB1_44;

	ld.global.u32 	%r74, [%rd3+12];
	setp.gt.u32	%p39, %r42, %r74;
	mov.u32 	%r1119, %r1024;
	mov.u32 	%r1123, %r1119;
	@%p39 bra 	BB1_44;

	setp.lt.u32	%p40, %r42, %r74;
	mov.u32 	%r1122, %r1071;
	mov.u32 	%r1123, %r1122;
	@%p40 bra 	BB1_44;

	ld.global.u32 	%r75, [%rd3];
	setp.gt.u32	%p41, %r41, %r75;
	mov.u32 	%r1120, %r1024;
	mov.u32 	%r1123, %r1120;
	@%p41 bra 	BB1_44;

	setp.lt.u32	%p42, %r41, %r75;
	selp.b32	%r76, -1, 0, %p42;
	mov.u32 	%r1123, %r76;

BB1_44:
	mov.u32 	%r77, %r1123;
	add.s32 	%r1077, %r70, 1;
	setp.gt.s32	%p43, %r77, 0;
	selp.b32	%r1078, %r1077, 0, %p43;
	add.s32 	%r1117, %r1078, %r1117;
	selp.b32	%r1079, -1, 0, %p43;
	add.s32 	%r1080, %r1079, %r1115;
	shr.u32 	%r1115, %r1080, 1;
	setp.eq.s32	%p44, %r77, 0;
	mov.u32 	%r1125, %r71;
	@%p44 bra 	BB1_46;

	setp.ne.s32	%p45, %r1115, 0;
	mov.u32 	%r1124, %r1068;
	mov.u32 	%r1125, %r1124;
	@%p45 bra 	BB1_36;

BB1_46:
	setp.eq.s32	%p46, %r1125, -1;
	@%p46 bra 	BB1_52;

	add.s32 	%r81, %r1125, %r91;
	add.s32 	%r82, %r1104, 1;
	setp.ge.u32	%p47, %r82, %r89;
	@%p47 bra 	BB1_52;

	mul.wide.u32 	%rd65, %r81, 4;
	add.s64 	%rd66, %rd16, %rd65;
	atom.global.add.u32 	%r1082, [%rd66], 1;
	setp.ne.s32	%p48, %r1082, 0;
	@%p48 bra 	BB1_52;

	atom.global.add.u32 	%r83, [%rd17], 1;
	setp.lt.u32	%p49, %r83, %r90;
	@%p49 bra 	BB1_51;
	bra.uni 	BB1_50;

BB1_51:
	mul.wide.u32 	%rd67, %r83, 20;
	add.s64 	%rd68, %rd14, %rd67;
	st.global.u32 	[%rd68], %r88;
	st.global.u32 	[%rd68+4], %r1125;
	st.global.u32 	[%rd68+8], %r81;
	st.global.u32 	[%rd68+12], %r1;
	add.s32 	%r1084, %r1104, 1;
	st.global.u32 	[%rd68+16], %r1084;
	bra.uni 	BB1_52;

BB1_50:
	atom.global.add.u32 	%r1083, [%rd17], -1;

BB1_52:
	add.s32 	%r1104, %r1104, 2;
	setp.lt.u32	%p50, %r1104, %r89;
	@%p50 bra 	BB1_3;

BB1_53:
	ret;
}

	// .globl	m00000_m08
.entry m00000_m08(
	.param .u64 .ptr .global .align 4 m00000_m08_param_0,
	.param .u64 .ptr .global .align 4 m00000_m08_param_1,
	.param .u64 .ptr .global .align 4 m00000_m08_param_2,
	.param .u64 .ptr .global .align 8 m00000_m08_param_3,
	.param .u64 .ptr .global .align 1 m00000_m08_param_4,
	.param .u64 .ptr .global .align 1 m00000_m08_param_5,
	.param .u64 .ptr .global .align 4 m00000_m08_param_6,
	.param .u64 .ptr .global .align 4 m00000_m08_param_7,
	.param .u64 .ptr .global .align 4 m00000_m08_param_8,
	.param .u64 .ptr .global .align 4 m00000_m08_param_9,
	.param .u64 .ptr .global .align 4 m00000_m08_param_10,
	.param .u64 .ptr .global .align 4 m00000_m08_param_11,
	.param .u64 .ptr .global .align 4 m00000_m08_param_12,
	.param .u64 .ptr .global .align 4 m00000_m08_param_13,
	.param .u64 .ptr .global .align 4 m00000_m08_param_14,
	.param .u64 .ptr .global .align 4 m00000_m08_param_15,
	.param .u64 .ptr .global .align 4 m00000_m08_param_16,
	.param .u64 .ptr .global .align 4 m00000_m08_param_17,
	.param .u64 .ptr .global .align 1 m00000_m08_param_18,
	.param .u64 .ptr .global .align 4 m00000_m08_param_19,
	.param .u64 .ptr .global .align 4 m00000_m08_param_20,
	.param .u64 .ptr .global .align 4 m00000_m08_param_21,
	.param .u64 .ptr .global .align 4 m00000_m08_param_22,
	.param .u64 .ptr .global .align 4 m00000_m08_param_23,
	.param .u32 m00000_m08_param_24,
	.param .u32 m00000_m08_param_25,
	.param .u32 m00000_m08_param_26,
	.param .u32 m00000_m08_param_27,
	.param .u32 m00000_m08_param_28,
	.param .u32 m00000_m08_param_29,
	.param .u32 m00000_m08_param_30,
	.param .u32 m00000_m08_param_31,
	.param .u32 m00000_m08_param_32,
	.param .u32 m00000_m08_param_33,
	.param .u32 m00000_m08_param_34
)
{
	.reg .pred 	%p<51>;
	.reg .b32 	%r<1178>;
	.reg .b64 	%rd<70>;


	ld.param.u64 	%rd4, [m00000_m08_param_0];
	ld.param.u64 	%rd6, [m00000_m08_param_6];
	ld.param.u64 	%rd7, [m00000_m08_param_7];
	ld.param.u64 	%rd8, [m00000_m08_param_8];
	ld.param.u64 	%rd9, [m00000_m08_param_9];
	ld.param.u64 	%rd10, [m00000_m08_param_10];
	ld.param.u64 	%rd11, [m00000_m08_param_11];
	ld.param.u64 	%rd12, [m00000_m08_param_12];
	ld.param.u64 	%rd13, [m00000_m08_param_13];
	ld.param.u64 	%rd14, [m00000_m08_param_14];
	ld.param.u64 	%rd15, [m00000_m08_param_15];
	ld.param.u64 	%rd16, [m00000_m08_param_16];
	ld.param.u64 	%rd17, [m00000_m08_param_19];
	ld.param.u32 	%r117, [m00000_m08_param_24];
	ld.param.u32 	%r119, [m00000_m08_param_26];
	ld.param.u32 	%r120, [m00000_m08_param_27];
	ld.param.u32 	%r121, [m00000_m08_param_30];
	ld.param.u32 	%r122, [m00000_m08_param_31];
	ld.param.u32 	%r123, [m00000_m08_param_32];
	ld.param.u32 	%r124, [m00000_m08_param_34];
	mov.b32	%r125, %envreg3;
	mov.u32 	%r126, %ctaid.x;
	mov.u32 	%r127, %ntid.x;
	mad.lo.s32 	%r128, %r126, %r127, %r125;
	mov.u32 	%r129, %tid.x;
	add.s32 	%r1, %r128, %r129;
	setp.ge.u32	%p1, %r1, %r124;
	@%p1 bra 	BB2_53;

	setp.eq.s32	%p2, %r121, 0;
	@%p2 bra 	BB2_53;

	mul.wide.u32 	%rd18, %r1, 80;
	add.s64 	%rd19, %rd4, %rd18;
	ld.global.u32 	%r131, [%rd19+4];
	ld.global.u32 	%r132, [%rd19+8];
	ld.global.u32 	%r133, [%rd19+12];
	ld.global.u32 	%r134, [%rd19+16];
	ld.global.u32 	%r135, [%rd19+20];
	ld.global.u32 	%r136, [%rd19+24];
	ld.global.u32 	%r137, [%rd19+28];
	ld.global.u32 	%r138, [%rd19+56];
	ld.global.u32 	%r3, [%rd19];
	mov.u32 	%r1156, 0;

BB2_3:
	add.s32 	%r1153, %r132, 718787259;
	add.s32 	%r1152, %r134, -145523070;
	add.s32 	%r1151, %r136, -1560198380;
	add.s32 	%r1150, %r131, -2054922799;
	add.s32 	%r1149, %r133, -1894986606;
	add.s32 	%r1148, %r135, -57434055;
	add.s32 	%r1147, %r138, -1416354905;
	add.s32 	%r1146, %r137, 1126891415;
	add.s32 	%r1145, %r132, -995338651;
	add.s32 	%r1144, %r136, 76029189;
	add.s32 	%r1143, %r133, -722521979;
	add.s32 	%r1142, %r137, -155497632;
	add.s32 	%r1141, %r134, 1272893353;
	add.s32 	%r1140, %r131, -1530992060;
	add.s32 	%r1139, %r138, -35309556;
	add.s32 	%r1138, %r135, -378558;
	add.s32 	%r1137, %r137, 1735328473;
	add.s32 	%r1136, %r132, -51403784;
	add.s32 	%r1135, %r133, -187363961;
	add.s32 	%r1134, %r138, -1019803690;
	add.s32 	%r1133, %r134, -405537848;
	add.s32 	%r1132, %r135, -701558691;
	add.s32 	%r1131, %r136, -1069501632;
	add.s32 	%r1130, %r131, -165796510;
	add.s32 	%r1129, %r138, -1502002290;
	add.s32 	%r1128, %r137, -45705983;
	add.s32 	%r1127, %r136, -1473231341;
	add.s32 	%r1126, %r135, 1200080426;
	add.s32 	%r1125, %r134, -176418897;
	add.s32 	%r1124, %r133, -1316259209;
	add.s32 	%r1123, %r132, -1126478375;
	add.s32 	%r1122, %r131, -117830708;
	ld.param.u32 	%r1121, [m00000_m08_param_25];
	ld.param.u64 	%rd69, [m00000_m08_param_3];
	shr.u32 	%r139, %r1156, 1;
	mul.wide.u32 	%rd20, %r139, 8;
	add.s64 	%rd21, %rd69, %rd20;
	ld.global.v2.u32 	{%r140, %r141}, [%rd21];
	or.b32  	%r144, %r3, %r141;
	or.b32  	%r145, %r3, %r140;
	add.s32 	%r146, %r145, -680876937;
	add.s32 	%r147, %r144, -680876937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r146, 7;
	shr.b32 	%rhs, %r146, 25;
	add.u32 	%r148, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r147, 7;
	shr.b32 	%rhs, %r147, 25;
	add.u32 	%r149, %lhs, %rhs;
	}
	add.s32 	%r150, %r149, -271733879;
	add.s32 	%r151, %r148, -271733879;
	and.b32  	%r152, %r151, 2004318071;
	and.b32  	%r153, %r150, 2004318071;
	xor.b32  	%r154, %r153, -1732584194;
	xor.b32  	%r155, %r152, -1732584194;
	add.s32 	%r156, %r1122, %r155;
	add.s32 	%r157, %r1122, %r154;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r156, 12;
	shr.b32 	%rhs, %r156, 20;
	add.u32 	%r158, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r157, 12;
	shr.b32 	%rhs, %r157, 20;
	add.u32 	%r159, %lhs, %rhs;
	}
	add.s32 	%r160, %r159, %r150;
	add.s32 	%r161, %r158, %r151;
	xor.b32  	%r162, %r150, -271733879;
	xor.b32  	%r163, %r151, -271733879;
	and.b32  	%r164, %r161, %r163;
	and.b32  	%r165, %r160, %r162;
	xor.b32  	%r166, %r165, -271733879;
	xor.b32  	%r167, %r164, -271733879;
	add.s32 	%r168, %r1123, %r167;
	add.s32 	%r169, %r1123, %r166;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r168, 17;
	shr.b32 	%rhs, %r168, 15;
	add.u32 	%r170, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r169, 17;
	shr.b32 	%rhs, %r169, 15;
	add.u32 	%r171, %lhs, %rhs;
	}
	add.s32 	%r172, %r171, %r160;
	add.s32 	%r173, %r170, %r161;
	xor.b32  	%r174, %r160, %r150;
	xor.b32  	%r175, %r161, %r151;
	and.b32  	%r176, %r173, %r175;
	and.b32  	%r177, %r172, %r174;
	xor.b32  	%r178, %r150, %r177;
	xor.b32  	%r179, %r151, %r176;
	add.s32 	%r180, %r1124, %r179;
	add.s32 	%r181, %r1124, %r178;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r180, 22;
	shr.b32 	%rhs, %r180, 10;
	add.u32 	%r182, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r181, 22;
	shr.b32 	%rhs, %r181, 10;
	add.u32 	%r183, %lhs, %rhs;
	}
	add.s32 	%r184, %r183, %r172;
	add.s32 	%r185, %r182, %r173;
	add.s32 	%r186, %r150, %r1125;
	add.s32 	%r187, %r151, %r1125;
	xor.b32  	%r188, %r172, %r160;
	xor.b32  	%r189, %r173, %r161;
	and.b32  	%r190, %r185, %r189;
	and.b32  	%r191, %r184, %r188;
	xor.b32  	%r192, %r160, %r191;
	xor.b32  	%r193, %r161, %r190;
	add.s32 	%r194, %r187, %r193;
	add.s32 	%r195, %r186, %r192;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r194, 7;
	shr.b32 	%rhs, %r194, 25;
	add.u32 	%r196, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r195, 7;
	shr.b32 	%rhs, %r195, 25;
	add.u32 	%r197, %lhs, %rhs;
	}
	add.s32 	%r198, %r197, %r184;
	add.s32 	%r199, %r196, %r185;
	add.s32 	%r200, %r160, %r1126;
	add.s32 	%r201, %r161, %r1126;
	xor.b32  	%r202, %r184, %r172;
	xor.b32  	%r203, %r185, %r173;
	and.b32  	%r204, %r199, %r203;
	and.b32  	%r205, %r198, %r202;
	xor.b32  	%r206, %r172, %r205;
	xor.b32  	%r207, %r173, %r204;
	add.s32 	%r208, %r201, %r207;
	add.s32 	%r209, %r200, %r206;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r208, 12;
	shr.b32 	%rhs, %r208, 20;
	add.u32 	%r210, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r209, 12;
	shr.b32 	%rhs, %r209, 20;
	add.u32 	%r211, %lhs, %rhs;
	}
	add.s32 	%r212, %r211, %r198;
	add.s32 	%r213, %r210, %r199;
	add.s32 	%r214, %r172, %r1127;
	add.s32 	%r215, %r173, %r1127;
	xor.b32  	%r216, %r198, %r184;
	xor.b32  	%r217, %r199, %r185;
	and.b32  	%r218, %r213, %r217;
	and.b32  	%r219, %r212, %r216;
	xor.b32  	%r220, %r184, %r219;
	xor.b32  	%r221, %r185, %r218;
	add.s32 	%r222, %r215, %r221;
	add.s32 	%r223, %r214, %r220;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r222, 17;
	shr.b32 	%rhs, %r222, 15;
	add.u32 	%r224, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r223, 17;
	shr.b32 	%rhs, %r223, 15;
	add.u32 	%r225, %lhs, %rhs;
	}
	add.s32 	%r226, %r225, %r212;
	add.s32 	%r227, %r224, %r213;
	add.s32 	%r228, %r184, %r1128;
	add.s32 	%r229, %r185, %r1128;
	xor.b32  	%r230, %r212, %r198;
	xor.b32  	%r231, %r213, %r199;
	and.b32  	%r232, %r227, %r231;
	and.b32  	%r233, %r226, %r230;
	xor.b32  	%r234, %r198, %r233;
	xor.b32  	%r235, %r199, %r232;
	add.s32 	%r236, %r229, %r235;
	add.s32 	%r237, %r228, %r234;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r237, 22;
	shr.b32 	%rhs, %r237, 10;
	add.u32 	%r238, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r236, 22;
	shr.b32 	%rhs, %r236, 10;
	add.u32 	%r239, %lhs, %rhs;
	}
	add.s32 	%r240, %r239, %r227;
	add.s32 	%r241, %r238, %r226;
	xor.b32  	%r242, %r226, %r212;
	and.b32  	%r243, %r241, %r242;
	xor.b32  	%r244, %r212, %r243;
	add.s32 	%r245, %r198, %r244;
	xor.b32  	%r246, %r227, %r213;
	and.b32  	%r247, %r240, %r246;
	xor.b32  	%r248, %r213, %r247;
	add.s32 	%r249, %r199, %r248;
	add.s32 	%r250, %r249, 1770035416;
	add.s32 	%r251, %r245, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r251, 7;
	shr.b32 	%rhs, %r251, 25;
	add.u32 	%r252, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r250, 7;
	shr.b32 	%rhs, %r250, 25;
	add.u32 	%r253, %lhs, %rhs;
	}
	add.s32 	%r254, %r253, %r240;
	add.s32 	%r255, %r252, %r241;
	xor.b32  	%r256, %r241, %r226;
	and.b32  	%r257, %r255, %r256;
	xor.b32  	%r258, %r226, %r257;
	add.s32 	%r259, %r212, %r258;
	xor.b32  	%r260, %r240, %r227;
	and.b32  	%r261, %r254, %r260;
	xor.b32  	%r262, %r227, %r261;
	add.s32 	%r263, %r213, %r262;
	add.s32 	%r264, %r263, -1958414417;
	add.s32 	%r265, %r259, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r265, 12;
	shr.b32 	%rhs, %r265, 20;
	add.u32 	%r266, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r264, 12;
	shr.b32 	%rhs, %r264, 20;
	add.u32 	%r267, %lhs, %rhs;
	}
	add.s32 	%r268, %r267, %r254;
	add.s32 	%r269, %r266, %r255;
	xor.b32  	%r270, %r255, %r241;
	and.b32  	%r271, %r269, %r270;
	xor.b32  	%r272, %r241, %r271;
	add.s32 	%r273, %r226, %r272;
	xor.b32  	%r274, %r254, %r240;
	and.b32  	%r275, %r268, %r274;
	xor.b32  	%r276, %r240, %r275;
	add.s32 	%r277, %r227, %r276;
	add.s32 	%r278, %r277, -42063;
	add.s32 	%r279, %r273, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r279, 17;
	shr.b32 	%rhs, %r279, 15;
	add.u32 	%r280, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r278, 17;
	shr.b32 	%rhs, %r278, 15;
	add.u32 	%r281, %lhs, %rhs;
	}
	add.s32 	%r282, %r281, %r268;
	add.s32 	%r283, %r280, %r269;
	xor.b32  	%r284, %r269, %r255;
	and.b32  	%r285, %r283, %r284;
	xor.b32  	%r286, %r255, %r285;
	add.s32 	%r287, %r241, %r286;
	xor.b32  	%r288, %r268, %r254;
	and.b32  	%r289, %r282, %r288;
	xor.b32  	%r290, %r254, %r289;
	add.s32 	%r291, %r240, %r290;
	add.s32 	%r292, %r291, -1990404162;
	add.s32 	%r293, %r287, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 22;
	shr.b32 	%rhs, %r293, 10;
	add.u32 	%r294, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 22;
	shr.b32 	%rhs, %r292, 10;
	add.u32 	%r295, %lhs, %rhs;
	}
	add.s32 	%r296, %r295, %r282;
	add.s32 	%r297, %r294, %r283;
	xor.b32  	%r298, %r283, %r269;
	and.b32  	%r299, %r297, %r298;
	xor.b32  	%r300, %r269, %r299;
	add.s32 	%r301, %r255, %r300;
	xor.b32  	%r302, %r282, %r268;
	and.b32  	%r303, %r296, %r302;
	xor.b32  	%r304, %r268, %r303;
	add.s32 	%r305, %r254, %r304;
	add.s32 	%r306, %r305, 1804603682;
	add.s32 	%r307, %r301, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r307, 7;
	shr.b32 	%rhs, %r307, 25;
	add.u32 	%r308, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 7;
	shr.b32 	%rhs, %r306, 25;
	add.u32 	%r309, %lhs, %rhs;
	}
	add.s32 	%r310, %r309, %r296;
	add.s32 	%r311, %r308, %r297;
	xor.b32  	%r312, %r297, %r283;
	and.b32  	%r313, %r311, %r312;
	xor.b32  	%r314, %r283, %r313;
	add.s32 	%r315, %r269, %r314;
	xor.b32  	%r316, %r296, %r282;
	and.b32  	%r317, %r310, %r316;
	xor.b32  	%r318, %r282, %r317;
	add.s32 	%r319, %r268, %r318;
	add.s32 	%r320, %r319, -40341101;
	add.s32 	%r321, %r315, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r320, 12;
	shr.b32 	%rhs, %r320, 20;
	add.u32 	%r322, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r321, 12;
	shr.b32 	%rhs, %r321, 20;
	add.u32 	%r323, %lhs, %rhs;
	}
	add.s32 	%r324, %r323, %r311;
	add.s32 	%r325, %r322, %r310;
	add.s32 	%r326, %r283, %r1129;
	add.s32 	%r327, %r282, %r1129;
	xor.b32  	%r328, %r311, %r297;
	xor.b32  	%r329, %r310, %r296;
	and.b32  	%r330, %r325, %r329;
	and.b32  	%r331, %r324, %r328;
	xor.b32  	%r332, %r297, %r331;
	xor.b32  	%r333, %r296, %r330;
	add.s32 	%r334, %r327, %r333;
	add.s32 	%r335, %r326, %r332;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r335, 17;
	shr.b32 	%rhs, %r335, 15;
	add.u32 	%r336, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 17;
	shr.b32 	%rhs, %r334, 15;
	add.u32 	%r337, %lhs, %rhs;
	}
	add.s32 	%r338, %r337, %r325;
	add.s32 	%r339, %r336, %r324;
	xor.b32  	%r340, %r324, %r311;
	and.b32  	%r341, %r339, %r340;
	xor.b32  	%r342, %r311, %r341;
	add.s32 	%r343, %r297, %r342;
	xor.b32  	%r344, %r325, %r310;
	and.b32  	%r345, %r338, %r344;
	xor.b32  	%r346, %r310, %r345;
	add.s32 	%r347, %r296, %r346;
	add.s32 	%r348, %r347, 1236535329;
	add.s32 	%r349, %r343, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r349, 22;
	shr.b32 	%rhs, %r349, 10;
	add.u32 	%r350, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r348, 22;
	shr.b32 	%rhs, %r348, 10;
	add.u32 	%r351, %lhs, %rhs;
	}
	add.s32 	%r352, %r351, %r338;
	add.s32 	%r353, %r350, %r339;
	add.s32 	%r354, %r311, %r1130;
	add.s32 	%r355, %r310, %r1130;
	xor.b32  	%r356, %r353, %r339;
	xor.b32  	%r357, %r352, %r338;
	and.b32  	%r358, %r325, %r357;
	and.b32  	%r359, %r324, %r356;
	xor.b32  	%r360, %r339, %r359;
	xor.b32  	%r361, %r338, %r358;
	add.s32 	%r362, %r355, %r361;
	add.s32 	%r363, %r354, %r360;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r363, 5;
	shr.b32 	%rhs, %r363, 27;
	add.u32 	%r364, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r362, 5;
	shr.b32 	%rhs, %r362, 27;
	add.u32 	%r365, %lhs, %rhs;
	}
	add.s32 	%r366, %r365, %r352;
	add.s32 	%r367, %r364, %r353;
	add.s32 	%r368, %r324, %r1131;
	add.s32 	%r369, %r325, %r1131;
	xor.b32  	%r370, %r367, %r353;
	xor.b32  	%r371, %r366, %r352;
	and.b32  	%r372, %r338, %r371;
	and.b32  	%r373, %r339, %r370;
	xor.b32  	%r374, %r353, %r373;
	xor.b32  	%r375, %r352, %r372;
	add.s32 	%r376, %r369, %r375;
	add.s32 	%r377, %r368, %r374;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r377, 9;
	shr.b32 	%rhs, %r377, 23;
	add.u32 	%r378, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r376, 9;
	shr.b32 	%rhs, %r376, 23;
	add.u32 	%r379, %lhs, %rhs;
	}
	add.s32 	%r380, %r379, %r366;
	add.s32 	%r381, %r378, %r367;
	xor.b32  	%r382, %r381, %r367;
	and.b32  	%r383, %r353, %r382;
	xor.b32  	%r384, %r367, %r383;
	add.s32 	%r385, %r339, %r384;
	xor.b32  	%r386, %r380, %r366;
	and.b32  	%r387, %r352, %r386;
	xor.b32  	%r388, %r366, %r387;
	add.s32 	%r389, %r338, %r388;
	add.s32 	%r390, %r389, 643717713;
	add.s32 	%r391, %r385, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r391, 14;
	shr.b32 	%rhs, %r391, 18;
	add.u32 	%r392, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r390, 14;
	shr.b32 	%rhs, %r390, 18;
	add.u32 	%r393, %lhs, %rhs;
	}
	add.s32 	%r394, %r393, %r380;
	add.s32 	%r395, %r392, %r381;
	add.s32 	%r396, %r352, %r145;
	add.s32 	%r397, %r353, %r144;
	xor.b32  	%r398, %r395, %r381;
	and.b32  	%r399, %r367, %r398;
	xor.b32  	%r400, %r381, %r399;
	add.s32 	%r401, %r397, %r400;
	xor.b32  	%r402, %r394, %r380;
	and.b32  	%r403, %r366, %r402;
	xor.b32  	%r404, %r380, %r403;
	add.s32 	%r405, %r396, %r404;
	add.s32 	%r406, %r405, -373897302;
	add.s32 	%r407, %r401, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r407, 20;
	shr.b32 	%rhs, %r407, 12;
	add.u32 	%r408, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r406, 20;
	shr.b32 	%rhs, %r406, 12;
	add.u32 	%r409, %lhs, %rhs;
	}
	add.s32 	%r410, %r409, %r394;
	add.s32 	%r411, %r408, %r395;
	add.s32 	%r412, %r367, %r1132;
	add.s32 	%r413, %r366, %r1132;
	xor.b32  	%r414, %r411, %r395;
	xor.b32  	%r415, %r410, %r394;
	and.b32  	%r416, %r380, %r415;
	and.b32  	%r417, %r381, %r414;
	xor.b32  	%r418, %r395, %r417;
	xor.b32  	%r419, %r394, %r416;
	add.s32 	%r420, %r413, %r419;
	add.s32 	%r421, %r412, %r418;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r421, 5;
	shr.b32 	%rhs, %r421, 27;
	add.u32 	%r422, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r420, 5;
	shr.b32 	%rhs, %r420, 27;
	add.u32 	%r423, %lhs, %rhs;
	}
	add.s32 	%r424, %r423, %r410;
	add.s32 	%r425, %r422, %r411;
	xor.b32  	%r426, %r425, %r411;
	and.b32  	%r427, %r395, %r426;
	xor.b32  	%r428, %r411, %r427;
	add.s32 	%r429, %r381, %r428;
	xor.b32  	%r430, %r424, %r410;
	and.b32  	%r431, %r394, %r430;
	xor.b32  	%r432, %r410, %r431;
	add.s32 	%r433, %r380, %r432;
	add.s32 	%r434, %r433, 38016083;
	add.s32 	%r435, %r429, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r435, 9;
	shr.b32 	%rhs, %r435, 23;
	add.u32 	%r436, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r434, 9;
	shr.b32 	%rhs, %r434, 23;
	add.u32 	%r437, %lhs, %rhs;
	}
	add.s32 	%r438, %r437, %r424;
	add.s32 	%r439, %r436, %r425;
	xor.b32  	%r440, %r439, %r425;
	and.b32  	%r441, %r411, %r440;
	xor.b32  	%r442, %r425, %r441;
	add.s32 	%r443, %r395, %r442;
	xor.b32  	%r444, %r438, %r424;
	and.b32  	%r445, %r410, %r444;
	xor.b32  	%r446, %r424, %r445;
	add.s32 	%r447, %r394, %r446;
	add.s32 	%r448, %r447, -660478335;
	add.s32 	%r449, %r443, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r449, 14;
	shr.b32 	%rhs, %r449, 18;
	add.u32 	%r450, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r448, 14;
	shr.b32 	%rhs, %r448, 18;
	add.u32 	%r451, %lhs, %rhs;
	}
	add.s32 	%r452, %r451, %r438;
	add.s32 	%r453, %r450, %r439;
	add.s32 	%r454, %r411, %r1133;
	add.s32 	%r455, %r410, %r1133;
	xor.b32  	%r456, %r453, %r439;
	xor.b32  	%r457, %r452, %r438;
	and.b32  	%r458, %r424, %r457;
	and.b32  	%r459, %r425, %r456;
	xor.b32  	%r460, %r439, %r459;
	xor.b32  	%r461, %r438, %r458;
	add.s32 	%r462, %r455, %r461;
	add.s32 	%r463, %r454, %r460;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r463, 20;
	shr.b32 	%rhs, %r463, 12;
	add.u32 	%r464, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r462, 20;
	shr.b32 	%rhs, %r462, 12;
	add.u32 	%r465, %lhs, %rhs;
	}
	add.s32 	%r466, %r465, %r452;
	add.s32 	%r467, %r464, %r453;
	xor.b32  	%r468, %r467, %r453;
	and.b32  	%r469, %r439, %r468;
	xor.b32  	%r470, %r453, %r469;
	add.s32 	%r471, %r425, %r470;
	xor.b32  	%r472, %r466, %r452;
	and.b32  	%r473, %r438, %r472;
	xor.b32  	%r474, %r452, %r473;
	add.s32 	%r475, %r424, %r474;
	add.s32 	%r476, %r475, 568446438;
	add.s32 	%r477, %r471, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r477, 5;
	shr.b32 	%rhs, %r477, 27;
	add.u32 	%r478, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r476, 5;
	shr.b32 	%rhs, %r476, 27;
	add.u32 	%r479, %lhs, %rhs;
	}
	add.s32 	%r480, %r479, %r466;
	add.s32 	%r481, %r478, %r467;
	add.s32 	%r482, %r439, %r1134;
	add.s32 	%r483, %r438, %r1134;
	xor.b32  	%r484, %r481, %r467;
	xor.b32  	%r485, %r480, %r466;
	and.b32  	%r486, %r452, %r485;
	and.b32  	%r487, %r453, %r484;
	xor.b32  	%r488, %r467, %r487;
	xor.b32  	%r489, %r466, %r486;
	add.s32 	%r490, %r483, %r489;
	add.s32 	%r491, %r482, %r488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r491, 9;
	shr.b32 	%rhs, %r491, 23;
	add.u32 	%r492, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r490, 9;
	shr.b32 	%rhs, %r490, 23;
	add.u32 	%r493, %lhs, %rhs;
	}
	add.s32 	%r494, %r493, %r480;
	add.s32 	%r495, %r492, %r481;
	add.s32 	%r496, %r453, %r1135;
	add.s32 	%r497, %r452, %r1135;
	xor.b32  	%r498, %r495, %r481;
	xor.b32  	%r499, %r494, %r480;
	and.b32  	%r500, %r466, %r499;
	and.b32  	%r501, %r467, %r498;
	xor.b32  	%r502, %r481, %r501;
	xor.b32  	%r503, %r480, %r500;
	add.s32 	%r504, %r497, %r503;
	add.s32 	%r505, %r496, %r502;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r505, 14;
	shr.b32 	%rhs, %r505, 18;
	add.u32 	%r506, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r504, 14;
	shr.b32 	%rhs, %r504, 18;
	add.u32 	%r507, %lhs, %rhs;
	}
	add.s32 	%r508, %r507, %r494;
	add.s32 	%r509, %r506, %r495;
	xor.b32  	%r510, %r509, %r495;
	and.b32  	%r511, %r481, %r510;
	xor.b32  	%r512, %r495, %r511;
	add.s32 	%r513, %r467, %r512;
	xor.b32  	%r514, %r508, %r494;
	and.b32  	%r515, %r480, %r514;
	xor.b32  	%r516, %r494, %r515;
	add.s32 	%r517, %r466, %r516;
	add.s32 	%r518, %r517, 1163531501;
	add.s32 	%r519, %r513, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r519, 20;
	shr.b32 	%rhs, %r519, 12;
	add.u32 	%r520, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r518, 20;
	shr.b32 	%rhs, %r518, 12;
	add.u32 	%r521, %lhs, %rhs;
	}
	add.s32 	%r522, %r521, %r508;
	add.s32 	%r523, %r520, %r509;
	xor.b32  	%r524, %r523, %r509;
	and.b32  	%r525, %r495, %r524;
	xor.b32  	%r526, %r509, %r525;
	add.s32 	%r527, %r481, %r526;
	xor.b32  	%r528, %r522, %r508;
	and.b32  	%r529, %r494, %r528;
	xor.b32  	%r530, %r508, %r529;
	add.s32 	%r531, %r480, %r530;
	add.s32 	%r532, %r531, -1444681467;
	add.s32 	%r533, %r527, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 5;
	shr.b32 	%rhs, %r533, 27;
	add.u32 	%r534, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r532, 5;
	shr.b32 	%rhs, %r532, 27;
	add.u32 	%r535, %lhs, %rhs;
	}
	add.s32 	%r536, %r535, %r522;
	add.s32 	%r537, %r534, %r523;
	add.s32 	%r538, %r495, %r1136;
	add.s32 	%r539, %r494, %r1136;
	xor.b32  	%r540, %r537, %r523;
	xor.b32  	%r541, %r536, %r522;
	and.b32  	%r542, %r508, %r541;
	and.b32  	%r543, %r509, %r540;
	xor.b32  	%r544, %r523, %r543;
	xor.b32  	%r545, %r522, %r542;
	add.s32 	%r546, %r539, %r545;
	add.s32 	%r547, %r538, %r544;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r547, 9;
	shr.b32 	%rhs, %r547, 23;
	add.u32 	%r548, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r546, 9;
	shr.b32 	%rhs, %r546, 23;
	add.u32 	%r549, %lhs, %rhs;
	}
	add.s32 	%r550, %r549, %r536;
	add.s32 	%r551, %r548, %r537;
	add.s32 	%r552, %r509, %r1137;
	add.s32 	%r553, %r508, %r1137;
	xor.b32  	%r554, %r551, %r537;
	xor.b32  	%r555, %r550, %r536;
	and.b32  	%r556, %r522, %r555;
	and.b32  	%r557, %r523, %r554;
	xor.b32  	%r558, %r537, %r557;
	xor.b32  	%r559, %r536, %r556;
	add.s32 	%r560, %r553, %r559;
	add.s32 	%r561, %r552, %r558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r561, 14;
	shr.b32 	%rhs, %r561, 18;
	add.u32 	%r562, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r560, 14;
	shr.b32 	%rhs, %r560, 18;
	add.u32 	%r563, %lhs, %rhs;
	}
	add.s32 	%r564, %r563, %r550;
	add.s32 	%r565, %r562, %r551;
	xor.b32  	%r566, %r565, %r551;
	and.b32  	%r567, %r537, %r566;
	xor.b32  	%r568, %r551, %r567;
	add.s32 	%r569, %r523, %r568;
	xor.b32  	%r570, %r564, %r550;
	and.b32  	%r571, %r536, %r570;
	xor.b32  	%r572, %r550, %r571;
	add.s32 	%r573, %r522, %r572;
	add.s32 	%r574, %r573, -1926607734;
	add.s32 	%r575, %r569, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r574, 20;
	shr.b32 	%rhs, %r574, 12;
	add.u32 	%r576, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r575, 20;
	shr.b32 	%rhs, %r575, 12;
	add.u32 	%r577, %lhs, %rhs;
	}
	add.s32 	%r578, %r577, %r565;
	add.s32 	%r579, %r576, %r564;
	add.s32 	%r580, %r537, %r1138;
	add.s32 	%r581, %r536, %r1138;
	xor.b32  	%r582, %r579, %r564;
	xor.b32  	%r583, %r578, %r565;
	xor.b32  	%r584, %r583, %r551;
	xor.b32  	%r585, %r582, %r550;
	add.s32 	%r586, %r581, %r585;
	add.s32 	%r587, %r580, %r584;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r587, 4;
	shr.b32 	%rhs, %r587, 28;
	add.u32 	%r588, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r586, 4;
	shr.b32 	%rhs, %r586, 28;
	add.u32 	%r589, %lhs, %rhs;
	}
	add.s32 	%r590, %r589, %r579;
	add.s32 	%r591, %r588, %r578;
	xor.b32  	%r592, %r591, %r578;
	xor.b32  	%r593, %r592, %r565;
	add.s32 	%r594, %r551, %r593;
	xor.b32  	%r595, %r590, %r579;
	xor.b32  	%r596, %r595, %r564;
	add.s32 	%r597, %r550, %r596;
	add.s32 	%r598, %r597, -2022574463;
	add.s32 	%r599, %r594, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r599, 11;
	shr.b32 	%rhs, %r599, 21;
	add.u32 	%r600, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 11;
	shr.b32 	%rhs, %r598, 21;
	add.u32 	%r601, %lhs, %rhs;
	}
	add.s32 	%r602, %r601, %r590;
	add.s32 	%r603, %r600, %r591;
	xor.b32  	%r604, %r603, %r591;
	xor.b32  	%r605, %r604, %r578;
	add.s32 	%r606, %r565, %r605;
	xor.b32  	%r607, %r602, %r590;
	xor.b32  	%r608, %r607, %r579;
	add.s32 	%r609, %r564, %r608;
	add.s32 	%r610, %r609, 1839030562;
	add.s32 	%r611, %r606, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r610, 16;
	shr.b32 	%rhs, %r610, 16;
	add.u32 	%r612, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r611, 16;
	shr.b32 	%rhs, %r611, 16;
	add.u32 	%r613, %lhs, %rhs;
	}
	add.s32 	%r614, %r613, %r603;
	add.s32 	%r615, %r612, %r602;
	add.s32 	%r616, %r578, %r1139;
	add.s32 	%r617, %r579, %r1139;
	xor.b32  	%r618, %r615, %r602;
	xor.b32  	%r619, %r614, %r603;
	xor.b32  	%r620, %r619, %r591;
	xor.b32  	%r621, %r618, %r590;
	add.s32 	%r622, %r617, %r621;
	add.s32 	%r623, %r616, %r620;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r622, 23;
	shr.b32 	%rhs, %r622, 9;
	add.u32 	%r624, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r623, 23;
	shr.b32 	%rhs, %r623, 9;
	add.u32 	%r625, %lhs, %rhs;
	}
	add.s32 	%r626, %r625, %r614;
	add.s32 	%r627, %r624, %r615;
	add.s32 	%r628, %r591, %r1140;
	add.s32 	%r629, %r590, %r1140;
	xor.b32  	%r630, %r627, %r615;
	xor.b32  	%r631, %r626, %r614;
	xor.b32  	%r632, %r631, %r603;
	xor.b32  	%r633, %r630, %r602;
	add.s32 	%r634, %r629, %r633;
	add.s32 	%r635, %r628, %r632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r634, 4;
	shr.b32 	%rhs, %r634, 28;
	add.u32 	%r636, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r635, 4;
	shr.b32 	%rhs, %r635, 28;
	add.u32 	%r637, %lhs, %rhs;
	}
	add.s32 	%r638, %r637, %r626;
	add.s32 	%r639, %r636, %r627;
	add.s32 	%r640, %r603, %r1141;
	add.s32 	%r641, %r602, %r1141;
	xor.b32  	%r642, %r639, %r627;
	xor.b32  	%r643, %r638, %r626;
	xor.b32  	%r644, %r643, %r614;
	xor.b32  	%r645, %r642, %r615;
	add.s32 	%r646, %r641, %r645;
	add.s32 	%r647, %r640, %r644;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r646, 11;
	shr.b32 	%rhs, %r646, 21;
	add.u32 	%r648, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r647, 11;
	shr.b32 	%rhs, %r647, 21;
	add.u32 	%r649, %lhs, %rhs;
	}
	add.s32 	%r650, %r649, %r638;
	add.s32 	%r651, %r648, %r639;
	add.s32 	%r652, %r614, %r1142;
	add.s32 	%r653, %r615, %r1142;
	xor.b32  	%r654, %r651, %r639;
	xor.b32  	%r655, %r650, %r638;
	xor.b32  	%r656, %r655, %r626;
	xor.b32  	%r657, %r654, %r627;
	add.s32 	%r658, %r653, %r657;
	add.s32 	%r659, %r652, %r656;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r659, 16;
	shr.b32 	%rhs, %r659, 16;
	add.u32 	%r660, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r658, 16;
	shr.b32 	%rhs, %r658, 16;
	add.u32 	%r661, %lhs, %rhs;
	}
	add.s32 	%r662, %r661, %r651;
	add.s32 	%r663, %r660, %r650;
	xor.b32  	%r664, %r663, %r650;
	xor.b32  	%r665, %r664, %r638;
	add.s32 	%r666, %r626, %r665;
	xor.b32  	%r667, %r662, %r651;
	xor.b32  	%r668, %r667, %r639;
	add.s32 	%r669, %r627, %r668;
	add.s32 	%r670, %r669, -1094730640;
	add.s32 	%r671, %r666, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 23;
	shr.b32 	%rhs, %r671, 9;
	add.u32 	%r672, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 23;
	shr.b32 	%rhs, %r670, 9;
	add.u32 	%r673, %lhs, %rhs;
	}
	add.s32 	%r674, %r673, %r662;
	add.s32 	%r675, %r672, %r663;
	xor.b32  	%r676, %r675, %r663;
	xor.b32  	%r677, %r676, %r650;
	add.s32 	%r678, %r638, %r677;
	xor.b32  	%r679, %r674, %r662;
	xor.b32  	%r680, %r679, %r651;
	add.s32 	%r681, %r639, %r680;
	add.s32 	%r682, %r681, 681279174;
	add.s32 	%r683, %r678, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r683, 4;
	shr.b32 	%rhs, %r683, 28;
	add.u32 	%r684, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r682, 4;
	shr.b32 	%rhs, %r682, 28;
	add.u32 	%r685, %lhs, %rhs;
	}
	add.s32 	%r686, %r685, %r674;
	add.s32 	%r687, %r684, %r675;
	add.s32 	%r688, %r651, %r145;
	add.s32 	%r689, %r650, %r144;
	xor.b32  	%r690, %r687, %r675;
	xor.b32  	%r691, %r690, %r663;
	add.s32 	%r692, %r689, %r691;
	xor.b32  	%r693, %r686, %r674;
	xor.b32  	%r694, %r693, %r662;
	add.s32 	%r695, %r688, %r694;
	add.s32 	%r696, %r695, -358537222;
	add.s32 	%r697, %r692, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r696, 11;
	shr.b32 	%rhs, %r696, 21;
	add.u32 	%r698, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r697, 11;
	shr.b32 	%rhs, %r697, 21;
	add.u32 	%r699, %lhs, %rhs;
	}
	add.s32 	%r700, %r699, %r687;
	add.s32 	%r701, %r698, %r686;
	add.s32 	%r702, %r663, %r1143;
	add.s32 	%r703, %r662, %r1143;
	xor.b32  	%r704, %r701, %r686;
	xor.b32  	%r705, %r700, %r687;
	xor.b32  	%r706, %r705, %r675;
	xor.b32  	%r707, %r704, %r674;
	add.s32 	%r708, %r703, %r707;
	add.s32 	%r709, %r702, %r706;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r708, 16;
	shr.b32 	%rhs, %r708, 16;
	add.u32 	%r710, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r709, 16;
	shr.b32 	%rhs, %r709, 16;
	add.u32 	%r711, %lhs, %rhs;
	}
	add.s32 	%r712, %r711, %r700;
	add.s32 	%r713, %r710, %r701;
	add.s32 	%r714, %r675, %r1144;
	add.s32 	%r715, %r674, %r1144;
	xor.b32  	%r716, %r713, %r701;
	xor.b32  	%r717, %r712, %r700;
	xor.b32  	%r718, %r717, %r687;
	xor.b32  	%r719, %r716, %r686;
	add.s32 	%r720, %r715, %r719;
	add.s32 	%r721, %r714, %r718;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 23;
	shr.b32 	%rhs, %r721, 9;
	add.u32 	%r722, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r720, 23;
	shr.b32 	%rhs, %r720, 9;
	add.u32 	%r723, %lhs, %rhs;
	}
	add.s32 	%r724, %r723, %r713;
	add.s32 	%r725, %r722, %r712;
	xor.b32  	%r726, %r725, %r712;
	xor.b32  	%r727, %r726, %r700;
	add.s32 	%r728, %r687, %r727;
	xor.b32  	%r729, %r724, %r713;
	xor.b32  	%r730, %r729, %r701;
	add.s32 	%r731, %r686, %r730;
	add.s32 	%r732, %r731, -640364487;
	add.s32 	%r733, %r728, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r733, 4;
	shr.b32 	%rhs, %r733, 28;
	add.u32 	%r734, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r732, 4;
	shr.b32 	%rhs, %r732, 28;
	add.u32 	%r735, %lhs, %rhs;
	}
	add.s32 	%r736, %r735, %r724;
	add.s32 	%r737, %r734, %r725;
	xor.b32  	%r738, %r737, %r725;
	xor.b32  	%r739, %r738, %r712;
	add.s32 	%r740, %r700, %r739;
	xor.b32  	%r741, %r736, %r724;
	xor.b32  	%r742, %r741, %r713;
	add.s32 	%r743, %r701, %r742;
	add.s32 	%r744, %r743, -421815835;
	add.s32 	%r745, %r740, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r745, 11;
	shr.b32 	%rhs, %r745, 21;
	add.u32 	%r746, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r744, 11;
	shr.b32 	%rhs, %r744, 21;
	add.u32 	%r747, %lhs, %rhs;
	}
	add.s32 	%r748, %r747, %r736;
	add.s32 	%r749, %r746, %r737;
	xor.b32  	%r750, %r749, %r737;
	xor.b32  	%r751, %r750, %r725;
	add.s32 	%r752, %r712, %r751;
	xor.b32  	%r753, %r748, %r736;
	xor.b32  	%r754, %r753, %r724;
	add.s32 	%r755, %r713, %r754;
	add.s32 	%r756, %r755, 530742520;
	add.s32 	%r757, %r752, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r756, 16;
	shr.b32 	%rhs, %r756, 16;
	add.u32 	%r758, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r757, 16;
	shr.b32 	%rhs, %r757, 16;
	add.u32 	%r759, %lhs, %rhs;
	}
	add.s32 	%r760, %r759, %r749;
	add.s32 	%r761, %r758, %r748;
	add.s32 	%r762, %r725, %r1145;
	add.s32 	%r763, %r724, %r1145;
	xor.b32  	%r764, %r761, %r748;
	xor.b32  	%r765, %r760, %r749;
	xor.b32  	%r766, %r765, %r737;
	xor.b32  	%r767, %r764, %r736;
	add.s32 	%r768, %r763, %r767;
	add.s32 	%r769, %r762, %r766;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r769, 23;
	shr.b32 	%rhs, %r769, 9;
	add.u32 	%r770, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r768, 23;
	shr.b32 	%rhs, %r768, 9;
	add.u32 	%r771, %lhs, %rhs;
	}
	add.s32 	%r772, %r771, %r761;
	add.s32 	%r773, %r770, %r760;
	add.s32 	%r774, %r736, %r145;
	add.s32 	%r775, %r737, %r144;
	not.b32 	%r776, %r749;
	or.b32  	%r777, %r773, %r776;
	xor.b32  	%r778, %r760, %r777;
	add.s32 	%r779, %r775, %r778;
	not.b32 	%r780, %r748;
	or.b32  	%r781, %r772, %r780;
	xor.b32  	%r782, %r761, %r781;
	add.s32 	%r783, %r774, %r782;
	add.s32 	%r784, %r783, -198630844;
	add.s32 	%r785, %r779, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r784, 6;
	shr.b32 	%rhs, %r784, 26;
	add.u32 	%r786, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r785, 6;
	shr.b32 	%rhs, %r785, 26;
	add.u32 	%r787, %lhs, %rhs;
	}
	add.s32 	%r788, %r787, %r773;
	add.s32 	%r789, %r786, %r772;
	add.s32 	%r790, %r749, %r1146;
	add.s32 	%r791, %r748, %r1146;
	not.b32 	%r792, %r760;
	not.b32 	%r793, %r761;
	or.b32  	%r794, %r789, %r793;
	or.b32  	%r795, %r788, %r792;
	xor.b32  	%r796, %r773, %r795;
	xor.b32  	%r797, %r772, %r794;
	add.s32 	%r798, %r791, %r797;
	add.s32 	%r799, %r790, %r796;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r798, 10;
	shr.b32 	%rhs, %r798, 22;
	add.u32 	%r800, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r799, 10;
	shr.b32 	%rhs, %r799, 22;
	add.u32 	%r801, %lhs, %rhs;
	}
	add.s32 	%r802, %r801, %r788;
	add.s32 	%r803, %r800, %r789;
	add.s32 	%r804, %r760, %r1147;
	add.s32 	%r805, %r761, %r1147;
	not.b32 	%r806, %r773;
	not.b32 	%r807, %r772;
	or.b32  	%r808, %r803, %r807;
	or.b32  	%r809, %r802, %r806;
	xor.b32  	%r810, %r788, %r809;
	xor.b32  	%r811, %r789, %r808;
	add.s32 	%r812, %r805, %r811;
	add.s32 	%r813, %r804, %r810;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r812, 15;
	shr.b32 	%rhs, %r812, 17;
	add.u32 	%r814, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r813, 15;
	shr.b32 	%rhs, %r813, 17;
	add.u32 	%r815, %lhs, %rhs;
	}
	add.s32 	%r816, %r815, %r802;
	add.s32 	%r817, %r814, %r803;
	add.s32 	%r818, %r773, %r1148;
	add.s32 	%r819, %r772, %r1148;
	not.b32 	%r820, %r788;
	not.b32 	%r821, %r789;
	or.b32  	%r822, %r817, %r821;
	or.b32  	%r823, %r816, %r820;
	xor.b32  	%r824, %r802, %r823;
	xor.b32  	%r825, %r803, %r822;
	add.s32 	%r826, %r819, %r825;
	add.s32 	%r827, %r818, %r824;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r827, 21;
	shr.b32 	%rhs, %r827, 11;
	add.u32 	%r828, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r826, 21;
	shr.b32 	%rhs, %r826, 11;
	add.u32 	%r829, %lhs, %rhs;
	}
	add.s32 	%r830, %r829, %r817;
	add.s32 	%r831, %r828, %r816;
	not.b32 	%r832, %r802;
	or.b32  	%r833, %r831, %r832;
	xor.b32  	%r834, %r816, %r833;
	add.s32 	%r835, %r788, %r834;
	not.b32 	%r836, %r803;
	or.b32  	%r837, %r830, %r836;
	xor.b32  	%r838, %r817, %r837;
	add.s32 	%r839, %r789, %r838;
	add.s32 	%r840, %r839, 1700485571;
	add.s32 	%r841, %r835, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r840, 6;
	shr.b32 	%rhs, %r840, 26;
	add.u32 	%r842, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r841, 6;
	shr.b32 	%rhs, %r841, 26;
	add.u32 	%r843, %lhs, %rhs;
	}
	add.s32 	%r844, %r843, %r831;
	add.s32 	%r845, %r842, %r830;
	add.s32 	%r846, %r802, %r1149;
	add.s32 	%r847, %r803, %r1149;
	not.b32 	%r848, %r816;
	not.b32 	%r849, %r817;
	or.b32  	%r850, %r845, %r849;
	or.b32  	%r851, %r844, %r848;
	xor.b32  	%r852, %r831, %r851;
	xor.b32  	%r853, %r830, %r850;
	add.s32 	%r854, %r847, %r853;
	add.s32 	%r855, %r846, %r852;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r855, 10;
	shr.b32 	%rhs, %r855, 22;
	add.u32 	%r856, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r854, 10;
	shr.b32 	%rhs, %r854, 22;
	add.u32 	%r857, %lhs, %rhs;
	}
	add.s32 	%r858, %r857, %r845;
	add.s32 	%r859, %r856, %r844;
	not.b32 	%r860, %r831;
	or.b32  	%r861, %r859, %r860;
	xor.b32  	%r862, %r844, %r861;
	add.s32 	%r863, %r816, %r862;
	not.b32 	%r864, %r830;
	or.b32  	%r865, %r858, %r864;
	xor.b32  	%r866, %r845, %r865;
	add.s32 	%r867, %r817, %r866;
	add.s32 	%r868, %r867, -1051523;
	add.s32 	%r869, %r863, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r868, 15;
	shr.b32 	%rhs, %r868, 17;
	add.u32 	%r870, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r869, 15;
	shr.b32 	%rhs, %r869, 17;
	add.u32 	%r871, %lhs, %rhs;
	}
	add.s32 	%r872, %r871, %r859;
	add.s32 	%r873, %r870, %r858;
	add.s32 	%r874, %r831, %r1150;
	add.s32 	%r875, %r830, %r1150;
	not.b32 	%r876, %r844;
	not.b32 	%r877, %r845;
	or.b32  	%r878, %r873, %r877;
	or.b32  	%r879, %r872, %r876;
	xor.b32  	%r880, %r859, %r879;
	xor.b32  	%r881, %r858, %r878;
	add.s32 	%r882, %r875, %r881;
	add.s32 	%r883, %r874, %r880;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r883, 21;
	shr.b32 	%rhs, %r883, 11;
	add.u32 	%r884, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r882, 21;
	shr.b32 	%rhs, %r882, 11;
	add.u32 	%r885, %lhs, %rhs;
	}
	add.s32 	%r886, %r885, %r873;
	add.s32 	%r887, %r884, %r872;
	not.b32 	%r888, %r859;
	or.b32  	%r889, %r887, %r888;
	xor.b32  	%r890, %r872, %r889;
	add.s32 	%r891, %r844, %r890;
	not.b32 	%r892, %r858;
	or.b32  	%r893, %r886, %r892;
	xor.b32  	%r894, %r873, %r893;
	add.s32 	%r895, %r845, %r894;
	add.s32 	%r896, %r895, 1873313359;
	add.s32 	%r897, %r891, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r897, 6;
	shr.b32 	%rhs, %r897, 26;
	add.u32 	%r898, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r896, 6;
	shr.b32 	%rhs, %r896, 26;
	add.u32 	%r899, %lhs, %rhs;
	}
	add.s32 	%r900, %r899, %r886;
	add.s32 	%r901, %r898, %r887;
	not.b32 	%r902, %r872;
	or.b32  	%r903, %r901, %r902;
	xor.b32  	%r904, %r887, %r903;
	add.s32 	%r905, %r859, %r904;
	not.b32 	%r906, %r873;
	or.b32  	%r907, %r900, %r906;
	xor.b32  	%r908, %r886, %r907;
	add.s32 	%r909, %r858, %r908;
	add.s32 	%r910, %r909, -30611744;
	add.s32 	%r911, %r905, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r910, 10;
	shr.b32 	%rhs, %r910, 22;
	add.u32 	%r912, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r911, 10;
	shr.b32 	%rhs, %r911, 22;
	add.u32 	%r913, %lhs, %rhs;
	}
	add.s32 	%r914, %r913, %r901;
	add.s32 	%r915, %r912, %r900;
	add.s32 	%r916, %r872, %r1151;
	add.s32 	%r917, %r873, %r1151;
	not.b32 	%r918, %r887;
	not.b32 	%r919, %r886;
	or.b32  	%r920, %r915, %r919;
	or.b32  	%r921, %r914, %r918;
	xor.b32  	%r922, %r901, %r921;
	xor.b32  	%r923, %r900, %r920;
	add.s32 	%r924, %r917, %r923;
	add.s32 	%r925, %r916, %r922;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r925, 15;
	shr.b32 	%rhs, %r925, 17;
	add.u32 	%r926, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r924, 15;
	shr.b32 	%rhs, %r924, 17;
	add.u32 	%r927, %lhs, %rhs;
	}
	add.s32 	%r928, %r927, %r915;
	add.s32 	%r929, %r926, %r914;
	not.b32 	%r930, %r901;
	or.b32  	%r931, %r929, %r930;
	xor.b32  	%r932, %r914, %r931;
	add.s32 	%r933, %r887, %r932;
	not.b32 	%r934, %r900;
	or.b32  	%r935, %r928, %r934;
	xor.b32  	%r936, %r915, %r935;
	add.s32 	%r937, %r886, %r936;
	add.s32 	%r938, %r937, 1309151649;
	add.s32 	%r939, %r933, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r938, 21;
	shr.b32 	%rhs, %r938, 11;
	add.u32 	%r940, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r939, 21;
	shr.b32 	%rhs, %r939, 11;
	add.u32 	%r941, %lhs, %rhs;
	}
	add.s32 	%r942, %r941, %r929;
	add.s32 	%r943, %r940, %r928;
	add.s32 	%r944, %r901, %r1152;
	add.s32 	%r945, %r900, %r1152;
	not.b32 	%r946, %r914;
	not.b32 	%r947, %r915;
	or.b32  	%r948, %r943, %r947;
	or.b32  	%r949, %r942, %r946;
	xor.b32  	%r950, %r929, %r949;
	xor.b32  	%r951, %r928, %r948;
	add.s32 	%r952, %r945, %r951;
	add.s32 	%r953, %r944, %r950;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r952, 6;
	shr.b32 	%rhs, %r952, 26;
	add.u32 	%r954, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r953, 6;
	shr.b32 	%rhs, %r953, 26;
	add.u32 	%r955, %lhs, %rhs;
	}
	not.b32 	%r956, %r929;
	add.s32 	%r73, %r955, %r942;
	or.b32  	%r957, %r73, %r956;
	xor.b32  	%r958, %r942, %r957;
	add.s32 	%r959, %r914, %r958;
	not.b32 	%r960, %r928;
	add.s32 	%r69, %r954, %r943;
	or.b32  	%r961, %r69, %r960;
	xor.b32  	%r962, %r943, %r961;
	add.s32 	%r963, %r915, %r962;
	add.s32 	%r964, %r963, -1120210379;
	add.s32 	%r965, %r959, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r965, 10;
	shr.b32 	%rhs, %r965, 22;
	add.u32 	%r966, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r964, 10;
	shr.b32 	%rhs, %r964, 22;
	add.u32 	%r967, %lhs, %rhs;
	}
	add.s32 	%r968, %r929, %r1153;
	add.s32 	%r969, %r928, %r1153;
	not.b32 	%r970, %r942;
	not.b32 	%r971, %r943;
	add.s32 	%r70, %r967, %r69;
	or.b32  	%r972, %r70, %r971;
	add.s32 	%r74, %r966, %r73;
	or.b32  	%r973, %r74, %r970;
	xor.b32  	%r974, %r73, %r973;
	xor.b32  	%r975, %r69, %r972;
	add.s32 	%r976, %r969, %r975;
	add.s32 	%r977, %r968, %r974;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r976, 15;
	shr.b32 	%rhs, %r976, 17;
	add.u32 	%r978, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r977, 15;
	shr.b32 	%rhs, %r977, 17;
	add.u32 	%r979, %lhs, %rhs;
	}
	not.b32 	%r980, %r73;
	add.s32 	%r75, %r979, %r74;
	or.b32  	%r981, %r75, %r980;
	xor.b32  	%r982, %r74, %r981;
	add.s32 	%r983, %r942, %r982;
	not.b32 	%r984, %r69;
	add.s32 	%r71, %r978, %r70;
	or.b32  	%r985, %r71, %r984;
	xor.b32  	%r986, %r70, %r985;
	add.s32 	%r987, %r943, %r986;
	add.s32 	%r988, %r987, -343485551;
	add.s32 	%r989, %r983, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r989, 21;
	shr.b32 	%rhs, %r989, 11;
	add.u32 	%r990, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r988, 21;
	shr.b32 	%rhs, %r988, 11;
	add.u32 	%r991, %lhs, %rhs;
	}
	add.s32 	%r72, %r991, %r71;
	add.s32 	%r76, %r990, %r75;
	and.b32  	%r992, %r1121, 31;
	shr.u32 	%r993, %r69, %r992;
	and.b32  	%r994, %r993, %r117;
	mul.wide.u32 	%rd22, %r994, 4;
	add.s64 	%rd23, %rd6, %rd22;
	and.b32  	%r995, %r69, 31;
	mov.u32 	%r996, 1;
	shl.b32 	%r77, %r996, %r995;
	ld.global.u32 	%r997, [%rd23];
	and.b32  	%r998, %r997, %r77;
	setp.eq.s32	%p3, %r998, 0;
	@%p3 bra 	BB2_27;

	shr.u32 	%r1000, %r70, %r992;
	and.b32  	%r1001, %r1000, %r117;
	mul.wide.u32 	%rd24, %r1001, 4;
	add.s64 	%rd25, %rd7, %rd24;
	and.b32  	%r1002, %r70, 31;
	shl.b32 	%r78, %r996, %r1002;
	ld.global.u32 	%r1004, [%rd25];
	and.b32  	%r1005, %r1004, %r78;
	setp.eq.s32	%p4, %r1005, 0;
	@%p4 bra 	BB2_27;

	shr.u32 	%r1007, %r71, %r992;
	and.b32  	%r1008, %r1007, %r117;
	mul.wide.u32 	%rd26, %r1008, 4;
	add.s64 	%rd27, %rd8, %rd26;
	and.b32  	%r1009, %r71, 31;
	shl.b32 	%r79, %r996, %r1009;
	ld.global.u32 	%r1011, [%rd27];
	and.b32  	%r1012, %r1011, %r79;
	setp.eq.s32	%p5, %r1012, 0;
	@%p5 bra 	BB2_27;

	shr.u32 	%r1014, %r72, %r992;
	and.b32  	%r1015, %r1014, %r117;
	mul.wide.u32 	%rd28, %r1015, 4;
	add.s64 	%rd29, %rd9, %rd28;
	and.b32  	%r1016, %r72, 31;
	shl.b32 	%r80, %r996, %r1016;
	ld.global.u32 	%r1018, [%rd29];
	and.b32  	%r1019, %r1018, %r80;
	setp.eq.s32	%p6, %r1019, 0;
	@%p6 bra 	BB2_27;

	and.b32  	%r1155, %r69, 31;
	shl.b32 	%r1154, %r996, %r1155;
	and.b32  	%r1020, %r119, 31;
	shr.u32 	%r1021, %r69, %r1020;
	and.b32  	%r1022, %r1021, %r117;
	mul.wide.u32 	%rd30, %r1022, 4;
	add.s64 	%rd31, %rd10, %rd30;
	ld.global.u32 	%r1023, [%rd31];
	and.b32  	%r1024, %r1023, %r1154;
	setp.eq.s32	%p7, %r1024, 0;
	@%p7 bra 	BB2_27;

	shr.u32 	%r1026, %r70, %r1020;
	and.b32  	%r1027, %r1026, %r117;
	mul.wide.u32 	%rd32, %r1027, 4;
	add.s64 	%rd33, %rd11, %rd32;
	ld.global.u32 	%r1028, [%rd33];
	and.b32  	%r1029, %r1028, %r78;
	setp.eq.s32	%p8, %r1029, 0;
	@%p8 bra 	BB2_27;

	shr.u32 	%r1031, %r71, %r1020;
	and.b32  	%r1032, %r1031, %r117;
	mul.wide.u32 	%rd34, %r1032, 4;
	add.s64 	%rd35, %rd12, %rd34;
	ld.global.u32 	%r1033, [%rd35];
	and.b32  	%r1034, %r1033, %r79;
	setp.eq.s32	%p9, %r1034, 0;
	@%p9 bra 	BB2_27;

	shr.u32 	%r1036, %r72, %r1020;
	and.b32  	%r1037, %r1036, %r117;
	mul.wide.u32 	%rd36, %r1037, 4;
	add.s64 	%rd37, %rd13, %rd36;
	ld.global.u32 	%r1038, [%rd37];
	and.b32  	%r1039, %r1038, %r80;
	setp.eq.s32	%p10, %r1039, 0;
	@%p10 bra 	BB2_27;

	setp.eq.s32	%p11, %r122, 0;
	mov.u32 	%r1157, 0;
	mov.u32 	%r1040, -1;
	mov.u32 	%r1165, %r1040;
	mov.u32 	%r1168, %r122;
	@%p11 bra 	BB2_22;

BB2_12:
	mov.u32 	%r81, %r1168;
	shr.u32 	%r83, %r81, 1;
	add.s32 	%r84, %r83, %r1157;
	cvt.u64.u32	%rd38, %r84;
	cvt.u64.u32	%rd39, %r123;
	add.s64 	%rd40, %rd38, %rd39;
	shl.b64 	%rd41, %rd40, 4;
	add.s64 	%rd1, %rd15, %rd41;
	ld.global.u32 	%r85, [%rd1+4];
	setp.gt.u32	%p12, %r72, %r85;
	mov.u32 	%r1163, %r996;
	@%p12 bra 	BB2_20;

	setp.lt.u32	%p13, %r72, %r85;
	mov.u32 	%r1043, -1;
	mov.u32 	%r1163, %r1043;
	@%p13 bra 	BB2_20;

	ld.global.u32 	%r86, [%rd1+8];
	setp.gt.u32	%p14, %r71, %r86;
	mov.u32 	%r1158, %r996;
	mov.u32 	%r1163, %r1158;
	@%p14 bra 	BB2_20;

	setp.lt.u32	%p15, %r71, %r86;
	mov.u32 	%r1161, %r1043;
	mov.u32 	%r1163, %r1161;
	@%p15 bra 	BB2_20;

	ld.global.u32 	%r87, [%rd1+12];
	setp.gt.u32	%p16, %r70, %r87;
	mov.u32 	%r1159, %r996;
	mov.u32 	%r1163, %r1159;
	@%p16 bra 	BB2_20;

	setp.lt.u32	%p17, %r70, %r87;
	mov.u32 	%r1162, %r1043;
	mov.u32 	%r1163, %r1162;
	@%p17 bra 	BB2_20;

	ld.global.u32 	%r88, [%rd1];
	setp.gt.u32	%p18, %r69, %r88;
	mov.u32 	%r1160, %r996;
	mov.u32 	%r1163, %r1160;
	@%p18 bra 	BB2_20;

	setp.lt.u32	%p19, %r69, %r88;
	selp.b32	%r89, -1, 0, %p19;
	mov.u32 	%r1163, %r89;

BB2_20:
	mov.u32 	%r90, %r1163;
	add.s32 	%r1049, %r83, 1;
	setp.gt.s32	%p20, %r90, 0;
	selp.b32	%r1050, %r1049, 0, %p20;
	add.s32 	%r1157, %r1050, %r1157;
	selp.b32	%r1051, -1, 0, %p20;
	add.s32 	%r1052, %r1051, %r81;
	shr.u32 	%r92, %r1052, 1;
	setp.eq.s32	%p21, %r90, 0;
	mov.u32 	%r1165, %r84;
	@%p21 bra 	BB2_22;

	setp.ne.s32	%p22, %r92, 0;
	mov.u32 	%r1164, %r1040;
	mov.u32 	%r1165, %r1164;
	mov.u32 	%r1168, %r92;
	@%p22 bra 	BB2_12;

BB2_22:
	setp.eq.s32	%p23, %r1165, -1;
	@%p23 bra 	BB2_27;

	add.s32 	%r94, %r1165, %r123;
	mul.wide.u32 	%rd42, %r94, 4;
	add.s64 	%rd43, %rd16, %rd42;
	atom.global.add.u32 	%r1054, [%rd43], 1;
	setp.ne.s32	%p24, %r1054, 0;
	@%p24 bra 	BB2_27;

	atom.global.add.u32 	%r95, [%rd17], 1;
	setp.lt.u32	%p25, %r95, %r122;
	@%p25 bra 	BB2_26;
	bra.uni 	BB2_25;

BB2_26:
	mul.wide.u32 	%rd44, %r95, 20;
	add.s64 	%rd45, %rd14, %rd44;
	st.global.u32 	[%rd45], %r120;
	st.global.u32 	[%rd45+4], %r1165;
	st.global.u32 	[%rd45+8], %r94;
	st.global.u32 	[%rd45+12], %r1;
	st.global.u32 	[%rd45+16], %r1156;
	bra.uni 	BB2_27;

BB2_25:
	atom.global.add.u32 	%r1055, [%rd17], -1;

BB2_27:
	shr.u32 	%r1057, %r73, %r992;
	and.b32  	%r1058, %r1057, %r117;
	mul.wide.u32 	%rd46, %r1058, 4;
	add.s64 	%rd47, %rd6, %rd46;
	and.b32  	%r1059, %r73, 31;
	mov.u32 	%r1060, 1;
	shl.b32 	%r96, %r1060, %r1059;
	ld.global.u32 	%r1061, [%rd47];
	and.b32  	%r1062, %r1061, %r96;
	setp.eq.s32	%p26, %r1062, 0;
	@%p26 bra 	BB2_52;

	shr.u32 	%r1064, %r74, %r992;
	and.b32  	%r1065, %r1064, %r117;
	mul.wide.u32 	%rd48, %r1065, 4;
	add.s64 	%rd49, %rd7, %rd48;
	and.b32  	%r1066, %r74, 31;
	shl.b32 	%r97, %r1060, %r1066;
	ld.global.u32 	%r1068, [%rd49];
	and.b32  	%r1069, %r1068, %r97;
	setp.eq.s32	%p27, %r1069, 0;
	@%p27 bra 	BB2_52;

	shr.u32 	%r1071, %r75, %r992;
	and.b32  	%r1072, %r1071, %r117;
	mul.wide.u32 	%rd50, %r1072, 4;
	add.s64 	%rd51, %rd8, %rd50;
	and.b32  	%r1073, %r75, 31;
	shl.b32 	%r98, %r1060, %r1073;
	ld.global.u32 	%r1075, [%rd51];
	and.b32  	%r1076, %r1075, %r98;
	setp.eq.s32	%p28, %r1076, 0;
	@%p28 bra 	BB2_52;

	shr.u32 	%r1078, %r76, %r992;
	and.b32  	%r1079, %r1078, %r117;
	mul.wide.u32 	%rd52, %r1079, 4;
	add.s64 	%rd53, %rd9, %rd52;
	and.b32  	%r1080, %r76, 31;
	shl.b32 	%r99, %r1060, %r1080;
	ld.global.u32 	%r1082, [%rd53];
	and.b32  	%r1083, %r1082, %r99;
	setp.eq.s32	%p29, %r1083, 0;
	@%p29 bra 	BB2_52;

	and.b32  	%r1084, %r119, 31;
	shr.u32 	%r1085, %r73, %r1084;
	and.b32  	%r1086, %r1085, %r117;
	mul.wide.u32 	%rd54, %r1086, 4;
	add.s64 	%rd55, %rd10, %rd54;
	ld.global.u32 	%r1087, [%rd55];
	and.b32  	%r1088, %r1087, %r96;
	setp.eq.s32	%p30, %r1088, 0;
	@%p30 bra 	BB2_52;

	shr.u32 	%r1090, %r74, %r1084;
	and.b32  	%r1091, %r1090, %r117;
	mul.wide.u32 	%rd56, %r1091, 4;
	add.s64 	%rd57, %rd11, %rd56;
	ld.global.u32 	%r1092, [%rd57];
	and.b32  	%r1093, %r1092, %r97;
	setp.eq.s32	%p31, %r1093, 0;
	@%p31 bra 	BB2_52;

	shr.u32 	%r1095, %r75, %r1084;
	and.b32  	%r1096, %r1095, %r117;
	mul.wide.u32 	%rd58, %r1096, 4;
	add.s64 	%rd59, %rd12, %rd58;
	ld.global.u32 	%r1097, [%rd59];
	and.b32  	%r1098, %r1097, %r98;
	setp.eq.s32	%p32, %r1098, 0;
	@%p32 bra 	BB2_52;

	shr.u32 	%r1100, %r76, %r1084;
	and.b32  	%r1101, %r1100, %r117;
	mul.wide.u32 	%rd60, %r1101, 4;
	add.s64 	%rd61, %rd13, %rd60;
	ld.global.u32 	%r1102, [%rd61];
	and.b32  	%r1103, %r1102, %r99;
	setp.eq.s32	%p33, %r1103, 0;
	@%p33 bra 	BB2_52;

	setp.eq.s32	%p34, %r122, 0;
	cvt.u64.u32	%rd2, %r123;
	mov.u32 	%r1169, 0;
	mov.u32 	%r1104, -1;
	mov.u32 	%r1167, %r122;
	mov.u32 	%r1177, %r1104;
	@%p34 bra 	BB2_46;

BB2_36:
	shr.u32 	%r102, %r1167, 1;
	add.s32 	%r103, %r102, %r1169;
	cvt.u64.u32	%rd62, %r103;
	add.s64 	%rd63, %rd62, %rd2;
	shl.b64 	%rd64, %rd63, 4;
	add.s64 	%rd3, %rd15, %rd64;
	ld.global.u32 	%r104, [%rd3+4];
	setp.gt.u32	%p35, %r76, %r104;
	mov.u32 	%r1175, %r1060;
	@%p35 bra 	BB2_44;

	setp.lt.u32	%p36, %r76, %r104;
	mov.u32 	%r1107, -1;
	mov.u32 	%r1175, %r1107;
	@%p36 bra 	BB2_44;

	ld.global.u32 	%r105, [%rd3+8];
	setp.gt.u32	%p37, %r75, %r105;
	mov.u32 	%r1170, %r1060;
	mov.u32 	%r1175, %r1170;
	@%p37 bra 	BB2_44;

	setp.lt.u32	%p38, %r75, %r105;
	mov.u32 	%r1173, %r1107;
	mov.u32 	%r1175, %r1173;
	@%p38 bra 	BB2_44;

	ld.global.u32 	%r106, [%rd3+12];
	setp.gt.u32	%p39, %r74, %r106;
	mov.u32 	%r1171, %r1060;
	mov.u32 	%r1175, %r1171;
	@%p39 bra 	BB2_44;

	setp.lt.u32	%p40, %r74, %r106;
	mov.u32 	%r1174, %r1107;
	mov.u32 	%r1175, %r1174;
	@%p40 bra 	BB2_44;

	ld.global.u32 	%r107, [%rd3];
	setp.gt.u32	%p41, %r73, %r107;
	mov.u32 	%r1172, %r1060;
	mov.u32 	%r1175, %r1172;
	@%p41 bra 	BB2_44;

	setp.lt.u32	%p42, %r73, %r107;
	selp.b32	%r108, -1, 0, %p42;
	mov.u32 	%r1175, %r108;

BB2_44:
	mov.u32 	%r109, %r1175;
	add.s32 	%r1113, %r102, 1;
	setp.gt.s32	%p43, %r109, 0;
	selp.b32	%r1114, %r1113, 0, %p43;
	add.s32 	%r1169, %r1114, %r1169;
	selp.b32	%r1115, -1, 0, %p43;
	add.s32 	%r1116, %r1115, %r1167;
	shr.u32 	%r1167, %r1116, 1;
	setp.eq.s32	%p44, %r109, 0;
	mov.u32 	%r1177, %r103;
	@%p44 bra 	BB2_46;

	setp.ne.s32	%p45, %r1167, 0;
	mov.u32 	%r1176, %r1104;
	mov.u32 	%r1177, %r1176;
	@%p45 bra 	BB2_36;

BB2_46:
	setp.eq.s32	%p46, %r1177, -1;
	@%p46 bra 	BB2_52;

	add.s32 	%r113, %r1177, %r123;
	add.s32 	%r114, %r1156, 1;
	setp.ge.u32	%p47, %r114, %r121;
	@%p47 bra 	BB2_52;

	mul.wide.u32 	%rd65, %r113, 4;
	add.s64 	%rd66, %rd16, %rd65;
	atom.global.add.u32 	%r1118, [%rd66], 1;
	setp.ne.s32	%p48, %r1118, 0;
	@%p48 bra 	BB2_52;

	atom.global.add.u32 	%r115, [%rd17], 1;
	setp.lt.u32	%p49, %r115, %r122;
	@%p49 bra 	BB2_51;
	bra.uni 	BB2_50;

BB2_51:
	mul.wide.u32 	%rd67, %r115, 20;
	add.s64 	%rd68, %rd14, %rd67;
	st.global.u32 	[%rd68], %r120;
	st.global.u32 	[%rd68+4], %r1177;
	st.global.u32 	[%rd68+8], %r113;
	st.global.u32 	[%rd68+12], %r1;
	add.s32 	%r1120, %r1156, 1;
	st.global.u32 	[%rd68+16], %r1120;
	bra.uni 	BB2_52;

BB2_50:
	atom.global.add.u32 	%r1119, [%rd17], -1;

BB2_52:
	add.s32 	%r1156, %r1156, 2;
	setp.lt.u32	%p50, %r1156, %r121;
	@%p50 bra 	BB2_3;

BB2_53:
	ret;
}

	// .globl	m00000_m16
.entry m00000_m16(
	.param .u64 .ptr .global .align 4 m00000_m16_param_0,
	.param .u64 .ptr .global .align 4 m00000_m16_param_1,
	.param .u64 .ptr .global .align 4 m00000_m16_param_2,
	.param .u64 .ptr .global .align 8 m00000_m16_param_3,
	.param .u64 .ptr .global .align 1 m00000_m16_param_4,
	.param .u64 .ptr .global .align 1 m00000_m16_param_5,
	.param .u64 .ptr .global .align 4 m00000_m16_param_6,
	.param .u64 .ptr .global .align 4 m00000_m16_param_7,
	.param .u64 .ptr .global .align 4 m00000_m16_param_8,
	.param .u64 .ptr .global .align 4 m00000_m16_param_9,
	.param .u64 .ptr .global .align 4 m00000_m16_param_10,
	.param .u64 .ptr .global .align 4 m00000_m16_param_11,
	.param .u64 .ptr .global .align 4 m00000_m16_param_12,
	.param .u64 .ptr .global .align 4 m00000_m16_param_13,
	.param .u64 .ptr .global .align 4 m00000_m16_param_14,
	.param .u64 .ptr .global .align 4 m00000_m16_param_15,
	.param .u64 .ptr .global .align 4 m00000_m16_param_16,
	.param .u64 .ptr .global .align 4 m00000_m16_param_17,
	.param .u64 .ptr .global .align 1 m00000_m16_param_18,
	.param .u64 .ptr .global .align 4 m00000_m16_param_19,
	.param .u64 .ptr .global .align 4 m00000_m16_param_20,
	.param .u64 .ptr .global .align 4 m00000_m16_param_21,
	.param .u64 .ptr .global .align 4 m00000_m16_param_22,
	.param .u64 .ptr .global .align 4 m00000_m16_param_23,
	.param .u32 m00000_m16_param_24,
	.param .u32 m00000_m16_param_25,
	.param .u32 m00000_m16_param_26,
	.param .u32 m00000_m16_param_27,
	.param .u32 m00000_m16_param_28,
	.param .u32 m00000_m16_param_29,
	.param .u32 m00000_m16_param_30,
	.param .u32 m00000_m16_param_31,
	.param .u32 m00000_m16_param_32,
	.param .u32 m00000_m16_param_33,
	.param .u32 m00000_m16_param_34
)
{
	.reg .pred 	%p<51>;
	.reg .b32 	%r<1269>;
	.reg .b64 	%rd<70>;


	ld.param.u64 	%rd4, [m00000_m16_param_0];
	ld.param.u64 	%rd6, [m00000_m16_param_6];
	ld.param.u64 	%rd7, [m00000_m16_param_7];
	ld.param.u64 	%rd8, [m00000_m16_param_8];
	ld.param.u64 	%rd9, [m00000_m16_param_9];
	ld.param.u64 	%rd10, [m00000_m16_param_10];
	ld.param.u64 	%rd11, [m00000_m16_param_11];
	ld.param.u64 	%rd12, [m00000_m16_param_12];
	ld.param.u64 	%rd13, [m00000_m16_param_13];
	ld.param.u64 	%rd14, [m00000_m16_param_14];
	ld.param.u64 	%rd15, [m00000_m16_param_15];
	ld.param.u64 	%rd16, [m00000_m16_param_16];
	ld.param.u64 	%rd17, [m00000_m16_param_19];
	ld.param.u32 	%r173, [m00000_m16_param_24];
	ld.param.u32 	%r175, [m00000_m16_param_26];
	ld.param.u32 	%r176, [m00000_m16_param_27];
	ld.param.u32 	%r177, [m00000_m16_param_30];
	ld.param.u32 	%r178, [m00000_m16_param_31];
	ld.param.u32 	%r179, [m00000_m16_param_32];
	ld.param.u32 	%r180, [m00000_m16_param_34];
	mov.b32	%r181, %envreg3;
	mov.u32 	%r182, %ctaid.x;
	mov.u32 	%r183, %ntid.x;
	mad.lo.s32 	%r184, %r182, %r183, %r181;
	mov.u32 	%r185, %tid.x;
	add.s32 	%r1, %r184, %r185;
	setp.ge.u32	%p1, %r1, %r180;
	@%p1 bra 	BB3_53;

	setp.eq.s32	%p2, %r177, 0;
	@%p2 bra 	BB3_53;

	mul.wide.u32 	%rd18, %r1, 80;
	add.s64 	%rd19, %rd4, %rd18;
	ld.global.u32 	%r187, [%rd19+4];
	ld.global.u32 	%r188, [%rd19+8];
	ld.global.u32 	%r189, [%rd19+12];
	ld.global.u32 	%r190, [%rd19+16];
	ld.global.u32 	%r191, [%rd19+20];
	ld.global.u32 	%r192, [%rd19+24];
	ld.global.u32 	%r193, [%rd19+28];
	ld.global.u32 	%r194, [%rd19+32];
	ld.global.u32 	%r195, [%rd19+36];
	ld.global.u32 	%r196, [%rd19+40];
	ld.global.u32 	%r197, [%rd19+44];
	ld.global.u32 	%r198, [%rd19+48];
	ld.global.u32 	%r199, [%rd19+52];
	ld.global.u32 	%r200, [%rd19+56];
	ld.global.u32 	%r201, [%rd19+60];
	ld.global.u32 	%r3, [%rd19];
	mov.u32 	%r1247, 0;

BB3_3:
	add.s32 	%r1244, %r195, -343485551;
	add.s32 	%r1243, %r188, 718787259;
	add.s32 	%r1242, %r197, -1120210379;
	add.s32 	%r1241, %r190, -145523070;
	add.s32 	%r1240, %r199, 1309151649;
	add.s32 	%r1239, %r192, -1560198380;
	add.s32 	%r1238, %r201, -30611744;
	add.s32 	%r1237, %r194, 1873313359;
	add.s32 	%r1236, %r187, -2054922799;
	add.s32 	%r1235, %r196, -1051523;
	add.s32 	%r1234, %r189, -1894986606;
	add.s32 	%r1233, %r198, 1700485571;
	add.s32 	%r1232, %r191, -57434055;
	add.s32 	%r1231, %r200, -1416354905;
	add.s32 	%r1230, %r193, 1126891415;
	add.s32 	%r1229, %r188, -995338651;
	add.s32 	%r1228, %r201, 530742520;
	add.s32 	%r1227, %r198, -421815835;
	add.s32 	%r1226, %r195, -640364487;
	add.s32 	%r1225, %r192, 76029189;
	add.s32 	%r1224, %r189, -722521979;
	add.s32 	%r1223, %r199, 681279174;
	add.s32 	%r1222, %r196, -1094730640;
	add.s32 	%r1221, %r193, -155497632;
	add.s32 	%r1220, %r190, 1272893353;
	add.s32 	%r1219, %r187, -1530992060;
	add.s32 	%r1218, %r200, -35309556;
	add.s32 	%r1217, %r197, 1839030562;
	add.s32 	%r1216, %r194, -2022574463;
	add.s32 	%r1215, %r191, -378558;
	add.s32 	%r1214, %r198, -1926607734;
	add.s32 	%r1213, %r193, 1735328473;
	add.s32 	%r1212, %r188, -51403784;
	add.s32 	%r1211, %r199, -1444681467;
	add.s32 	%r1210, %r194, 1163531501;
	add.s32 	%r1209, %r189, -187363961;
	add.s32 	%r1208, %r200, -1019803690;
	add.s32 	%r1207, %r195, 568446438;
	add.s32 	%r1206, %r190, -405537848;
	add.s32 	%r1205, %r201, -660478335;
	add.s32 	%r1204, %r196, 38016083;
	add.s32 	%r1203, %r191, -701558691;
	add.s32 	%r1202, %r197, 643717713;
	add.s32 	%r1201, %r192, -1069501632;
	add.s32 	%r1200, %r187, -165796510;
	add.s32 	%r1199, %r201, 1236535329;
	add.s32 	%r1198, %r200, -1502002290;
	add.s32 	%r1197, %r199, -40341101;
	add.s32 	%r1196, %r198, 1804603682;
	add.s32 	%r1195, %r197, -1990404162;
	add.s32 	%r1194, %r196, -42063;
	add.s32 	%r1193, %r195, -1958414417;
	add.s32 	%r1192, %r194, 1770035416;
	add.s32 	%r1191, %r193, -45705983;
	add.s32 	%r1190, %r192, -1473231341;
	add.s32 	%r1189, %r191, 1200080426;
	add.s32 	%r1188, %r190, -176418897;
	add.s32 	%r1187, %r189, -1316259209;
	add.s32 	%r1186, %r188, -1126478375;
	add.s32 	%r1185, %r187, -117830708;
	ld.param.u32 	%r1184, [m00000_m16_param_25];
	ld.param.u64 	%rd69, [m00000_m16_param_3];
	shr.u32 	%r202, %r1247, 1;
	mul.wide.u32 	%rd20, %r202, 8;
	add.s64 	%rd21, %rd69, %rd20;
	ld.global.v2.u32 	{%r203, %r204}, [%rd21];
	or.b32  	%r207, %r3, %r204;
	or.b32  	%r208, %r3, %r203;
	add.s32 	%r209, %r208, -680876937;
	add.s32 	%r210, %r207, -680876937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r209, 7;
	shr.b32 	%rhs, %r209, 25;
	add.u32 	%r211, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r210, 7;
	shr.b32 	%rhs, %r210, 25;
	add.u32 	%r212, %lhs, %rhs;
	}
	add.s32 	%r213, %r212, -271733879;
	add.s32 	%r214, %r211, -271733879;
	and.b32  	%r215, %r214, 2004318071;
	and.b32  	%r216, %r213, 2004318071;
	xor.b32  	%r217, %r216, -1732584194;
	xor.b32  	%r218, %r215, -1732584194;
	add.s32 	%r219, %r1185, %r218;
	add.s32 	%r220, %r1185, %r217;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r219, 12;
	shr.b32 	%rhs, %r219, 20;
	add.u32 	%r221, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r220, 12;
	shr.b32 	%rhs, %r220, 20;
	add.u32 	%r222, %lhs, %rhs;
	}
	add.s32 	%r223, %r222, %r213;
	add.s32 	%r224, %r221, %r214;
	xor.b32  	%r225, %r213, -271733879;
	xor.b32  	%r226, %r214, -271733879;
	and.b32  	%r227, %r224, %r226;
	and.b32  	%r228, %r223, %r225;
	xor.b32  	%r229, %r228, -271733879;
	xor.b32  	%r230, %r227, -271733879;
	add.s32 	%r231, %r1186, %r230;
	add.s32 	%r232, %r1186, %r229;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r231, 17;
	shr.b32 	%rhs, %r231, 15;
	add.u32 	%r233, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r232, 17;
	shr.b32 	%rhs, %r232, 15;
	add.u32 	%r234, %lhs, %rhs;
	}
	add.s32 	%r235, %r234, %r223;
	add.s32 	%r236, %r233, %r224;
	xor.b32  	%r237, %r223, %r213;
	xor.b32  	%r238, %r224, %r214;
	and.b32  	%r239, %r236, %r238;
	and.b32  	%r240, %r235, %r237;
	xor.b32  	%r241, %r213, %r240;
	xor.b32  	%r242, %r214, %r239;
	add.s32 	%r243, %r1187, %r242;
	add.s32 	%r244, %r1187, %r241;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r243, 22;
	shr.b32 	%rhs, %r243, 10;
	add.u32 	%r245, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r244, 22;
	shr.b32 	%rhs, %r244, 10;
	add.u32 	%r246, %lhs, %rhs;
	}
	add.s32 	%r247, %r246, %r235;
	add.s32 	%r248, %r245, %r236;
	add.s32 	%r249, %r213, %r1188;
	add.s32 	%r250, %r214, %r1188;
	xor.b32  	%r251, %r235, %r223;
	xor.b32  	%r252, %r236, %r224;
	and.b32  	%r253, %r248, %r252;
	and.b32  	%r254, %r247, %r251;
	xor.b32  	%r255, %r223, %r254;
	xor.b32  	%r256, %r224, %r253;
	add.s32 	%r257, %r250, %r256;
	add.s32 	%r258, %r249, %r255;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r257, 7;
	shr.b32 	%rhs, %r257, 25;
	add.u32 	%r259, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r258, 7;
	shr.b32 	%rhs, %r258, 25;
	add.u32 	%r260, %lhs, %rhs;
	}
	add.s32 	%r261, %r260, %r247;
	add.s32 	%r262, %r259, %r248;
	add.s32 	%r263, %r223, %r1189;
	add.s32 	%r264, %r224, %r1189;
	xor.b32  	%r265, %r247, %r235;
	xor.b32  	%r266, %r248, %r236;
	and.b32  	%r267, %r262, %r266;
	and.b32  	%r268, %r261, %r265;
	xor.b32  	%r269, %r235, %r268;
	xor.b32  	%r270, %r236, %r267;
	add.s32 	%r271, %r264, %r270;
	add.s32 	%r272, %r263, %r269;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r271, 12;
	shr.b32 	%rhs, %r271, 20;
	add.u32 	%r273, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r272, 12;
	shr.b32 	%rhs, %r272, 20;
	add.u32 	%r274, %lhs, %rhs;
	}
	add.s32 	%r275, %r274, %r261;
	add.s32 	%r276, %r273, %r262;
	add.s32 	%r277, %r235, %r1190;
	add.s32 	%r278, %r236, %r1190;
	xor.b32  	%r279, %r261, %r247;
	xor.b32  	%r280, %r262, %r248;
	and.b32  	%r281, %r276, %r280;
	and.b32  	%r282, %r275, %r279;
	xor.b32  	%r283, %r247, %r282;
	xor.b32  	%r284, %r248, %r281;
	add.s32 	%r285, %r278, %r284;
	add.s32 	%r286, %r277, %r283;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r285, 17;
	shr.b32 	%rhs, %r285, 15;
	add.u32 	%r287, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r286, 17;
	shr.b32 	%rhs, %r286, 15;
	add.u32 	%r288, %lhs, %rhs;
	}
	add.s32 	%r289, %r288, %r275;
	add.s32 	%r290, %r287, %r276;
	add.s32 	%r291, %r247, %r1191;
	add.s32 	%r292, %r248, %r1191;
	xor.b32  	%r293, %r275, %r261;
	xor.b32  	%r294, %r276, %r262;
	and.b32  	%r295, %r290, %r294;
	and.b32  	%r296, %r289, %r293;
	xor.b32  	%r297, %r261, %r296;
	xor.b32  	%r298, %r262, %r295;
	add.s32 	%r299, %r292, %r298;
	add.s32 	%r300, %r291, %r297;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r299, 22;
	shr.b32 	%rhs, %r299, 10;
	add.u32 	%r301, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r300, 22;
	shr.b32 	%rhs, %r300, 10;
	add.u32 	%r302, %lhs, %rhs;
	}
	add.s32 	%r303, %r302, %r289;
	add.s32 	%r304, %r301, %r290;
	add.s32 	%r305, %r261, %r1192;
	add.s32 	%r306, %r262, %r1192;
	xor.b32  	%r307, %r289, %r275;
	xor.b32  	%r308, %r290, %r276;
	and.b32  	%r309, %r304, %r308;
	and.b32  	%r310, %r303, %r307;
	xor.b32  	%r311, %r275, %r310;
	xor.b32  	%r312, %r276, %r309;
	add.s32 	%r313, %r306, %r312;
	add.s32 	%r314, %r305, %r311;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r313, 7;
	shr.b32 	%rhs, %r313, 25;
	add.u32 	%r315, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r314, 7;
	shr.b32 	%rhs, %r314, 25;
	add.u32 	%r316, %lhs, %rhs;
	}
	add.s32 	%r317, %r316, %r303;
	add.s32 	%r318, %r315, %r304;
	add.s32 	%r319, %r275, %r1193;
	add.s32 	%r320, %r276, %r1193;
	xor.b32  	%r321, %r303, %r289;
	xor.b32  	%r322, %r304, %r290;
	and.b32  	%r323, %r318, %r322;
	and.b32  	%r324, %r317, %r321;
	xor.b32  	%r325, %r289, %r324;
	xor.b32  	%r326, %r290, %r323;
	add.s32 	%r327, %r320, %r326;
	add.s32 	%r328, %r319, %r325;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r327, 12;
	shr.b32 	%rhs, %r327, 20;
	add.u32 	%r329, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r328, 12;
	shr.b32 	%rhs, %r328, 20;
	add.u32 	%r330, %lhs, %rhs;
	}
	add.s32 	%r331, %r330, %r317;
	add.s32 	%r332, %r329, %r318;
	add.s32 	%r333, %r289, %r1194;
	add.s32 	%r334, %r290, %r1194;
	xor.b32  	%r335, %r317, %r303;
	xor.b32  	%r336, %r318, %r304;
	and.b32  	%r337, %r332, %r336;
	and.b32  	%r338, %r331, %r335;
	xor.b32  	%r339, %r303, %r338;
	xor.b32  	%r340, %r304, %r337;
	add.s32 	%r341, %r334, %r340;
	add.s32 	%r342, %r333, %r339;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r341, 17;
	shr.b32 	%rhs, %r341, 15;
	add.u32 	%r343, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r342, 17;
	shr.b32 	%rhs, %r342, 15;
	add.u32 	%r344, %lhs, %rhs;
	}
	add.s32 	%r345, %r344, %r331;
	add.s32 	%r346, %r343, %r332;
	add.s32 	%r347, %r303, %r1195;
	add.s32 	%r348, %r304, %r1195;
	xor.b32  	%r349, %r331, %r317;
	xor.b32  	%r350, %r332, %r318;
	and.b32  	%r351, %r346, %r350;
	and.b32  	%r352, %r345, %r349;
	xor.b32  	%r353, %r317, %r352;
	xor.b32  	%r354, %r318, %r351;
	add.s32 	%r355, %r348, %r354;
	add.s32 	%r356, %r347, %r353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r355, 22;
	shr.b32 	%rhs, %r355, 10;
	add.u32 	%r357, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r356, 22;
	shr.b32 	%rhs, %r356, 10;
	add.u32 	%r358, %lhs, %rhs;
	}
	add.s32 	%r359, %r358, %r345;
	add.s32 	%r360, %r357, %r346;
	add.s32 	%r361, %r317, %r1196;
	add.s32 	%r362, %r318, %r1196;
	xor.b32  	%r363, %r345, %r331;
	xor.b32  	%r364, %r346, %r332;
	and.b32  	%r365, %r360, %r364;
	and.b32  	%r366, %r359, %r363;
	xor.b32  	%r367, %r331, %r366;
	xor.b32  	%r368, %r332, %r365;
	add.s32 	%r369, %r362, %r368;
	add.s32 	%r370, %r361, %r367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r369, 7;
	shr.b32 	%rhs, %r369, 25;
	add.u32 	%r371, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r370, 7;
	shr.b32 	%rhs, %r370, 25;
	add.u32 	%r372, %lhs, %rhs;
	}
	add.s32 	%r373, %r372, %r359;
	add.s32 	%r374, %r371, %r360;
	add.s32 	%r375, %r331, %r1197;
	add.s32 	%r376, %r332, %r1197;
	xor.b32  	%r377, %r359, %r345;
	xor.b32  	%r378, %r360, %r346;
	and.b32  	%r379, %r374, %r378;
	and.b32  	%r380, %r373, %r377;
	xor.b32  	%r381, %r345, %r380;
	xor.b32  	%r382, %r346, %r379;
	add.s32 	%r383, %r376, %r382;
	add.s32 	%r384, %r375, %r381;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r383, 12;
	shr.b32 	%rhs, %r383, 20;
	add.u32 	%r385, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r384, 12;
	shr.b32 	%rhs, %r384, 20;
	add.u32 	%r386, %lhs, %rhs;
	}
	add.s32 	%r387, %r386, %r373;
	add.s32 	%r388, %r385, %r374;
	add.s32 	%r389, %r345, %r1198;
	add.s32 	%r390, %r346, %r1198;
	xor.b32  	%r391, %r373, %r359;
	xor.b32  	%r392, %r374, %r360;
	and.b32  	%r393, %r388, %r392;
	and.b32  	%r394, %r387, %r391;
	xor.b32  	%r395, %r359, %r394;
	xor.b32  	%r396, %r360, %r393;
	add.s32 	%r397, %r390, %r396;
	add.s32 	%r398, %r389, %r395;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 17;
	shr.b32 	%rhs, %r397, 15;
	add.u32 	%r399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r398, 17;
	shr.b32 	%rhs, %r398, 15;
	add.u32 	%r400, %lhs, %rhs;
	}
	add.s32 	%r401, %r400, %r387;
	add.s32 	%r402, %r399, %r388;
	add.s32 	%r403, %r359, %r1199;
	add.s32 	%r404, %r360, %r1199;
	xor.b32  	%r405, %r387, %r373;
	xor.b32  	%r406, %r388, %r374;
	and.b32  	%r407, %r402, %r406;
	and.b32  	%r408, %r401, %r405;
	xor.b32  	%r409, %r373, %r408;
	xor.b32  	%r410, %r374, %r407;
	add.s32 	%r411, %r404, %r410;
	add.s32 	%r412, %r403, %r409;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r412, 22;
	shr.b32 	%rhs, %r412, 10;
	add.u32 	%r413, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 22;
	shr.b32 	%rhs, %r411, 10;
	add.u32 	%r414, %lhs, %rhs;
	}
	add.s32 	%r415, %r414, %r402;
	add.s32 	%r416, %r413, %r401;
	add.s32 	%r417, %r373, %r1200;
	add.s32 	%r418, %r374, %r1200;
	xor.b32  	%r419, %r416, %r401;
	xor.b32  	%r420, %r415, %r402;
	and.b32  	%r421, %r388, %r420;
	and.b32  	%r422, %r387, %r419;
	xor.b32  	%r423, %r401, %r422;
	xor.b32  	%r424, %r402, %r421;
	add.s32 	%r425, %r418, %r424;
	add.s32 	%r426, %r417, %r423;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r426, 5;
	shr.b32 	%rhs, %r426, 27;
	add.u32 	%r427, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r425, 5;
	shr.b32 	%rhs, %r425, 27;
	add.u32 	%r428, %lhs, %rhs;
	}
	add.s32 	%r429, %r428, %r415;
	add.s32 	%r430, %r427, %r416;
	add.s32 	%r431, %r387, %r1201;
	add.s32 	%r432, %r388, %r1201;
	xor.b32  	%r433, %r430, %r416;
	xor.b32  	%r434, %r429, %r415;
	and.b32  	%r435, %r402, %r434;
	and.b32  	%r436, %r401, %r433;
	xor.b32  	%r437, %r416, %r436;
	xor.b32  	%r438, %r415, %r435;
	add.s32 	%r439, %r432, %r438;
	add.s32 	%r440, %r431, %r437;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 9;
	shr.b32 	%rhs, %r440, 23;
	add.u32 	%r441, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r439, 9;
	shr.b32 	%rhs, %r439, 23;
	add.u32 	%r442, %lhs, %rhs;
	}
	add.s32 	%r443, %r442, %r429;
	add.s32 	%r444, %r441, %r430;
	add.s32 	%r445, %r401, %r1202;
	add.s32 	%r446, %r402, %r1202;
	xor.b32  	%r447, %r444, %r430;
	xor.b32  	%r448, %r443, %r429;
	and.b32  	%r449, %r415, %r448;
	and.b32  	%r450, %r416, %r447;
	xor.b32  	%r451, %r430, %r450;
	xor.b32  	%r452, %r429, %r449;
	add.s32 	%r453, %r446, %r452;
	add.s32 	%r454, %r445, %r451;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r454, 14;
	shr.b32 	%rhs, %r454, 18;
	add.u32 	%r455, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r453, 14;
	shr.b32 	%rhs, %r453, 18;
	add.u32 	%r456, %lhs, %rhs;
	}
	add.s32 	%r457, %r456, %r443;
	add.s32 	%r458, %r455, %r444;
	add.s32 	%r459, %r415, %r208;
	add.s32 	%r460, %r416, %r207;
	xor.b32  	%r461, %r458, %r444;
	and.b32  	%r462, %r430, %r461;
	xor.b32  	%r463, %r444, %r462;
	add.s32 	%r464, %r460, %r463;
	xor.b32  	%r465, %r457, %r443;
	and.b32  	%r466, %r429, %r465;
	xor.b32  	%r467, %r443, %r466;
	add.s32 	%r468, %r459, %r467;
	add.s32 	%r469, %r468, -373897302;
	add.s32 	%r470, %r464, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r470, 20;
	shr.b32 	%rhs, %r470, 12;
	add.u32 	%r471, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r469, 20;
	shr.b32 	%rhs, %r469, 12;
	add.u32 	%r472, %lhs, %rhs;
	}
	add.s32 	%r473, %r472, %r457;
	add.s32 	%r474, %r471, %r458;
	add.s32 	%r475, %r430, %r1203;
	add.s32 	%r476, %r429, %r1203;
	xor.b32  	%r477, %r474, %r458;
	xor.b32  	%r478, %r473, %r457;
	and.b32  	%r479, %r443, %r478;
	and.b32  	%r480, %r444, %r477;
	xor.b32  	%r481, %r458, %r480;
	xor.b32  	%r482, %r457, %r479;
	add.s32 	%r483, %r476, %r482;
	add.s32 	%r484, %r475, %r481;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r484, 5;
	shr.b32 	%rhs, %r484, 27;
	add.u32 	%r485, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r483, 5;
	shr.b32 	%rhs, %r483, 27;
	add.u32 	%r486, %lhs, %rhs;
	}
	add.s32 	%r487, %r486, %r473;
	add.s32 	%r488, %r485, %r474;
	add.s32 	%r489, %r444, %r1204;
	add.s32 	%r490, %r443, %r1204;
	xor.b32  	%r491, %r488, %r474;
	xor.b32  	%r492, %r487, %r473;
	and.b32  	%r493, %r457, %r492;
	and.b32  	%r494, %r458, %r491;
	xor.b32  	%r495, %r474, %r494;
	xor.b32  	%r496, %r473, %r493;
	add.s32 	%r497, %r490, %r496;
	add.s32 	%r498, %r489, %r495;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r498, 9;
	shr.b32 	%rhs, %r498, 23;
	add.u32 	%r499, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r497, 9;
	shr.b32 	%rhs, %r497, 23;
	add.u32 	%r500, %lhs, %rhs;
	}
	add.s32 	%r501, %r500, %r487;
	add.s32 	%r502, %r499, %r488;
	add.s32 	%r503, %r458, %r1205;
	add.s32 	%r504, %r457, %r1205;
	xor.b32  	%r505, %r502, %r488;
	xor.b32  	%r506, %r501, %r487;
	and.b32  	%r507, %r473, %r506;
	and.b32  	%r508, %r474, %r505;
	xor.b32  	%r509, %r488, %r508;
	xor.b32  	%r510, %r487, %r507;
	add.s32 	%r511, %r504, %r510;
	add.s32 	%r512, %r503, %r509;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r512, 14;
	shr.b32 	%rhs, %r512, 18;
	add.u32 	%r513, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r511, 14;
	shr.b32 	%rhs, %r511, 18;
	add.u32 	%r514, %lhs, %rhs;
	}
	add.s32 	%r515, %r514, %r501;
	add.s32 	%r516, %r513, %r502;
	add.s32 	%r517, %r474, %r1206;
	add.s32 	%r518, %r473, %r1206;
	xor.b32  	%r519, %r516, %r502;
	xor.b32  	%r520, %r515, %r501;
	and.b32  	%r521, %r487, %r520;
	and.b32  	%r522, %r488, %r519;
	xor.b32  	%r523, %r502, %r522;
	xor.b32  	%r524, %r501, %r521;
	add.s32 	%r525, %r518, %r524;
	add.s32 	%r526, %r517, %r523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r526, 20;
	shr.b32 	%rhs, %r526, 12;
	add.u32 	%r527, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r525, 20;
	shr.b32 	%rhs, %r525, 12;
	add.u32 	%r528, %lhs, %rhs;
	}
	add.s32 	%r529, %r528, %r515;
	add.s32 	%r530, %r527, %r516;
	add.s32 	%r531, %r488, %r1207;
	add.s32 	%r532, %r487, %r1207;
	xor.b32  	%r533, %r530, %r516;
	xor.b32  	%r534, %r529, %r515;
	and.b32  	%r535, %r501, %r534;
	and.b32  	%r536, %r502, %r533;
	xor.b32  	%r537, %r516, %r536;
	xor.b32  	%r538, %r515, %r535;
	add.s32 	%r539, %r532, %r538;
	add.s32 	%r540, %r531, %r537;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r540, 5;
	shr.b32 	%rhs, %r540, 27;
	add.u32 	%r541, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r539, 5;
	shr.b32 	%rhs, %r539, 27;
	add.u32 	%r542, %lhs, %rhs;
	}
	add.s32 	%r543, %r542, %r529;
	add.s32 	%r544, %r541, %r530;
	add.s32 	%r545, %r502, %r1208;
	add.s32 	%r546, %r501, %r1208;
	xor.b32  	%r547, %r544, %r530;
	xor.b32  	%r548, %r543, %r529;
	and.b32  	%r549, %r515, %r548;
	and.b32  	%r550, %r516, %r547;
	xor.b32  	%r551, %r530, %r550;
	xor.b32  	%r552, %r529, %r549;
	add.s32 	%r553, %r546, %r552;
	add.s32 	%r554, %r545, %r551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r554, 9;
	shr.b32 	%rhs, %r554, 23;
	add.u32 	%r555, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r553, 9;
	shr.b32 	%rhs, %r553, 23;
	add.u32 	%r556, %lhs, %rhs;
	}
	add.s32 	%r557, %r556, %r543;
	add.s32 	%r558, %r555, %r544;
	add.s32 	%r559, %r516, %r1209;
	add.s32 	%r560, %r515, %r1209;
	xor.b32  	%r561, %r558, %r544;
	xor.b32  	%r562, %r557, %r543;
	and.b32  	%r563, %r529, %r562;
	and.b32  	%r564, %r530, %r561;
	xor.b32  	%r565, %r544, %r564;
	xor.b32  	%r566, %r543, %r563;
	add.s32 	%r567, %r560, %r566;
	add.s32 	%r568, %r559, %r565;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r568, 14;
	shr.b32 	%rhs, %r568, 18;
	add.u32 	%r569, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r567, 14;
	shr.b32 	%rhs, %r567, 18;
	add.u32 	%r570, %lhs, %rhs;
	}
	add.s32 	%r571, %r570, %r557;
	add.s32 	%r572, %r569, %r558;
	add.s32 	%r573, %r530, %r1210;
	add.s32 	%r574, %r529, %r1210;
	xor.b32  	%r575, %r572, %r558;
	xor.b32  	%r576, %r571, %r557;
	and.b32  	%r577, %r543, %r576;
	and.b32  	%r578, %r544, %r575;
	xor.b32  	%r579, %r558, %r578;
	xor.b32  	%r580, %r557, %r577;
	add.s32 	%r581, %r574, %r580;
	add.s32 	%r582, %r573, %r579;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r582, 20;
	shr.b32 	%rhs, %r582, 12;
	add.u32 	%r583, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r581, 20;
	shr.b32 	%rhs, %r581, 12;
	add.u32 	%r584, %lhs, %rhs;
	}
	add.s32 	%r585, %r584, %r571;
	add.s32 	%r586, %r583, %r572;
	add.s32 	%r587, %r544, %r1211;
	add.s32 	%r588, %r543, %r1211;
	xor.b32  	%r589, %r586, %r572;
	xor.b32  	%r590, %r585, %r571;
	and.b32  	%r591, %r557, %r590;
	and.b32  	%r592, %r558, %r589;
	xor.b32  	%r593, %r572, %r592;
	xor.b32  	%r594, %r571, %r591;
	add.s32 	%r595, %r588, %r594;
	add.s32 	%r596, %r587, %r593;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 5;
	shr.b32 	%rhs, %r596, 27;
	add.u32 	%r597, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 5;
	shr.b32 	%rhs, %r595, 27;
	add.u32 	%r598, %lhs, %rhs;
	}
	add.s32 	%r599, %r598, %r585;
	add.s32 	%r600, %r597, %r586;
	add.s32 	%r601, %r558, %r1212;
	add.s32 	%r602, %r557, %r1212;
	xor.b32  	%r603, %r600, %r586;
	xor.b32  	%r604, %r599, %r585;
	and.b32  	%r605, %r571, %r604;
	and.b32  	%r606, %r572, %r603;
	xor.b32  	%r607, %r586, %r606;
	xor.b32  	%r608, %r585, %r605;
	add.s32 	%r609, %r602, %r608;
	add.s32 	%r610, %r601, %r607;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r610, 9;
	shr.b32 	%rhs, %r610, 23;
	add.u32 	%r611, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r609, 9;
	shr.b32 	%rhs, %r609, 23;
	add.u32 	%r612, %lhs, %rhs;
	}
	add.s32 	%r613, %r612, %r599;
	add.s32 	%r614, %r611, %r600;
	add.s32 	%r615, %r572, %r1213;
	add.s32 	%r616, %r571, %r1213;
	xor.b32  	%r617, %r614, %r600;
	xor.b32  	%r618, %r613, %r599;
	and.b32  	%r619, %r585, %r618;
	and.b32  	%r620, %r586, %r617;
	xor.b32  	%r621, %r600, %r620;
	xor.b32  	%r622, %r599, %r619;
	add.s32 	%r623, %r616, %r622;
	add.s32 	%r624, %r615, %r621;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r624, 14;
	shr.b32 	%rhs, %r624, 18;
	add.u32 	%r625, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r623, 14;
	shr.b32 	%rhs, %r623, 18;
	add.u32 	%r626, %lhs, %rhs;
	}
	add.s32 	%r627, %r626, %r613;
	add.s32 	%r628, %r625, %r614;
	add.s32 	%r629, %r586, %r1214;
	add.s32 	%r630, %r585, %r1214;
	xor.b32  	%r631, %r628, %r614;
	xor.b32  	%r632, %r627, %r613;
	and.b32  	%r633, %r599, %r632;
	and.b32  	%r634, %r600, %r631;
	xor.b32  	%r635, %r614, %r634;
	xor.b32  	%r636, %r613, %r633;
	add.s32 	%r637, %r630, %r636;
	add.s32 	%r638, %r629, %r635;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r637, 20;
	shr.b32 	%rhs, %r637, 12;
	add.u32 	%r639, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r638, 20;
	shr.b32 	%rhs, %r638, 12;
	add.u32 	%r640, %lhs, %rhs;
	}
	add.s32 	%r641, %r640, %r628;
	add.s32 	%r642, %r639, %r627;
	add.s32 	%r643, %r600, %r1215;
	add.s32 	%r644, %r599, %r1215;
	xor.b32  	%r645, %r642, %r627;
	xor.b32  	%r646, %r641, %r628;
	xor.b32  	%r647, %r646, %r614;
	xor.b32  	%r648, %r645, %r613;
	add.s32 	%r649, %r644, %r648;
	add.s32 	%r650, %r643, %r647;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r649, 4;
	shr.b32 	%rhs, %r649, 28;
	add.u32 	%r651, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r650, 4;
	shr.b32 	%rhs, %r650, 28;
	add.u32 	%r652, %lhs, %rhs;
	}
	add.s32 	%r653, %r652, %r641;
	add.s32 	%r654, %r651, %r642;
	add.s32 	%r655, %r614, %r1216;
	add.s32 	%r656, %r613, %r1216;
	xor.b32  	%r657, %r654, %r642;
	xor.b32  	%r658, %r653, %r641;
	xor.b32  	%r659, %r658, %r628;
	xor.b32  	%r660, %r657, %r627;
	add.s32 	%r661, %r656, %r660;
	add.s32 	%r662, %r655, %r659;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r661, 11;
	shr.b32 	%rhs, %r661, 21;
	add.u32 	%r663, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 11;
	shr.b32 	%rhs, %r662, 21;
	add.u32 	%r664, %lhs, %rhs;
	}
	add.s32 	%r665, %r664, %r653;
	add.s32 	%r666, %r663, %r654;
	add.s32 	%r667, %r628, %r1217;
	add.s32 	%r668, %r627, %r1217;
	xor.b32  	%r669, %r666, %r654;
	xor.b32  	%r670, %r665, %r653;
	xor.b32  	%r671, %r670, %r641;
	xor.b32  	%r672, %r669, %r642;
	add.s32 	%r673, %r668, %r672;
	add.s32 	%r674, %r667, %r671;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r673, 16;
	shr.b32 	%rhs, %r673, 16;
	add.u32 	%r675, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r674, 16;
	shr.b32 	%rhs, %r674, 16;
	add.u32 	%r676, %lhs, %rhs;
	}
	add.s32 	%r677, %r676, %r665;
	add.s32 	%r678, %r675, %r666;
	add.s32 	%r679, %r641, %r1218;
	add.s32 	%r680, %r642, %r1218;
	xor.b32  	%r681, %r678, %r666;
	xor.b32  	%r682, %r677, %r665;
	xor.b32  	%r683, %r682, %r653;
	xor.b32  	%r684, %r681, %r654;
	add.s32 	%r685, %r680, %r684;
	add.s32 	%r686, %r679, %r683;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r685, 23;
	shr.b32 	%rhs, %r685, 9;
	add.u32 	%r687, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r686, 23;
	shr.b32 	%rhs, %r686, 9;
	add.u32 	%r688, %lhs, %rhs;
	}
	add.s32 	%r689, %r688, %r677;
	add.s32 	%r690, %r687, %r678;
	add.s32 	%r691, %r653, %r1219;
	add.s32 	%r692, %r654, %r1219;
	xor.b32  	%r693, %r690, %r678;
	xor.b32  	%r694, %r689, %r677;
	xor.b32  	%r695, %r694, %r665;
	xor.b32  	%r696, %r693, %r666;
	add.s32 	%r697, %r692, %r696;
	add.s32 	%r698, %r691, %r695;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r697, 4;
	shr.b32 	%rhs, %r697, 28;
	add.u32 	%r699, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r698, 4;
	shr.b32 	%rhs, %r698, 28;
	add.u32 	%r700, %lhs, %rhs;
	}
	add.s32 	%r701, %r700, %r689;
	add.s32 	%r702, %r699, %r690;
	add.s32 	%r703, %r665, %r1220;
	add.s32 	%r704, %r666, %r1220;
	xor.b32  	%r705, %r702, %r690;
	xor.b32  	%r706, %r701, %r689;
	xor.b32  	%r707, %r706, %r677;
	xor.b32  	%r708, %r705, %r678;
	add.s32 	%r709, %r704, %r708;
	add.s32 	%r710, %r703, %r707;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r709, 11;
	shr.b32 	%rhs, %r709, 21;
	add.u32 	%r711, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r710, 11;
	shr.b32 	%rhs, %r710, 21;
	add.u32 	%r712, %lhs, %rhs;
	}
	add.s32 	%r713, %r712, %r701;
	add.s32 	%r714, %r711, %r702;
	add.s32 	%r715, %r677, %r1221;
	add.s32 	%r716, %r678, %r1221;
	xor.b32  	%r717, %r714, %r702;
	xor.b32  	%r718, %r713, %r701;
	xor.b32  	%r719, %r718, %r689;
	xor.b32  	%r720, %r717, %r690;
	add.s32 	%r721, %r716, %r720;
	add.s32 	%r722, %r715, %r719;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 16;
	shr.b32 	%rhs, %r721, 16;
	add.u32 	%r723, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r722, 16;
	shr.b32 	%rhs, %r722, 16;
	add.u32 	%r724, %lhs, %rhs;
	}
	add.s32 	%r725, %r724, %r713;
	add.s32 	%r726, %r723, %r714;
	add.s32 	%r727, %r689, %r1222;
	add.s32 	%r728, %r690, %r1222;
	xor.b32  	%r729, %r726, %r714;
	xor.b32  	%r730, %r725, %r713;
	xor.b32  	%r731, %r730, %r701;
	xor.b32  	%r732, %r729, %r702;
	add.s32 	%r733, %r728, %r732;
	add.s32 	%r734, %r727, %r731;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r733, 23;
	shr.b32 	%rhs, %r733, 9;
	add.u32 	%r735, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r734, 23;
	shr.b32 	%rhs, %r734, 9;
	add.u32 	%r736, %lhs, %rhs;
	}
	add.s32 	%r737, %r736, %r725;
	add.s32 	%r738, %r735, %r726;
	add.s32 	%r739, %r701, %r1223;
	add.s32 	%r740, %r702, %r1223;
	xor.b32  	%r741, %r738, %r726;
	xor.b32  	%r742, %r737, %r725;
	xor.b32  	%r743, %r742, %r713;
	xor.b32  	%r744, %r741, %r714;
	add.s32 	%r745, %r740, %r744;
	add.s32 	%r746, %r739, %r743;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r746, 4;
	shr.b32 	%rhs, %r746, 28;
	add.u32 	%r747, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r745, 4;
	shr.b32 	%rhs, %r745, 28;
	add.u32 	%r748, %lhs, %rhs;
	}
	add.s32 	%r749, %r748, %r738;
	add.s32 	%r750, %r747, %r737;
	add.s32 	%r751, %r714, %r208;
	add.s32 	%r752, %r713, %r207;
	xor.b32  	%r753, %r750, %r737;
	xor.b32  	%r754, %r753, %r725;
	add.s32 	%r755, %r752, %r754;
	xor.b32  	%r756, %r749, %r738;
	xor.b32  	%r757, %r756, %r726;
	add.s32 	%r758, %r751, %r757;
	add.s32 	%r759, %r758, -358537222;
	add.s32 	%r760, %r755, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r759, 11;
	shr.b32 	%rhs, %r759, 21;
	add.u32 	%r761, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r760, 11;
	shr.b32 	%rhs, %r760, 21;
	add.u32 	%r762, %lhs, %rhs;
	}
	add.s32 	%r763, %r762, %r750;
	add.s32 	%r764, %r761, %r749;
	add.s32 	%r765, %r725, %r1224;
	add.s32 	%r766, %r726, %r1224;
	xor.b32  	%r767, %r764, %r749;
	xor.b32  	%r768, %r763, %r750;
	xor.b32  	%r769, %r768, %r737;
	xor.b32  	%r770, %r767, %r738;
	add.s32 	%r771, %r766, %r770;
	add.s32 	%r772, %r765, %r769;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r771, 16;
	shr.b32 	%rhs, %r771, 16;
	add.u32 	%r773, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r772, 16;
	shr.b32 	%rhs, %r772, 16;
	add.u32 	%r774, %lhs, %rhs;
	}
	add.s32 	%r775, %r774, %r763;
	add.s32 	%r776, %r773, %r764;
	add.s32 	%r777, %r737, %r1225;
	add.s32 	%r778, %r738, %r1225;
	xor.b32  	%r779, %r776, %r764;
	xor.b32  	%r780, %r775, %r763;
	xor.b32  	%r781, %r780, %r750;
	xor.b32  	%r782, %r779, %r749;
	add.s32 	%r783, %r778, %r782;
	add.s32 	%r784, %r777, %r781;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r783, 23;
	shr.b32 	%rhs, %r783, 9;
	add.u32 	%r785, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r784, 23;
	shr.b32 	%rhs, %r784, 9;
	add.u32 	%r786, %lhs, %rhs;
	}
	add.s32 	%r787, %r786, %r775;
	add.s32 	%r788, %r785, %r776;
	add.s32 	%r789, %r750, %r1226;
	add.s32 	%r790, %r749, %r1226;
	xor.b32  	%r791, %r788, %r776;
	xor.b32  	%r792, %r787, %r775;
	xor.b32  	%r793, %r792, %r763;
	xor.b32  	%r794, %r791, %r764;
	add.s32 	%r795, %r790, %r794;
	add.s32 	%r796, %r789, %r793;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r795, 4;
	shr.b32 	%rhs, %r795, 28;
	add.u32 	%r797, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r796, 4;
	shr.b32 	%rhs, %r796, 28;
	add.u32 	%r798, %lhs, %rhs;
	}
	add.s32 	%r799, %r798, %r787;
	add.s32 	%r800, %r797, %r788;
	add.s32 	%r801, %r763, %r1227;
	add.s32 	%r802, %r764, %r1227;
	xor.b32  	%r803, %r800, %r788;
	xor.b32  	%r804, %r799, %r787;
	xor.b32  	%r805, %r804, %r775;
	xor.b32  	%r806, %r803, %r776;
	add.s32 	%r807, %r802, %r806;
	add.s32 	%r808, %r801, %r805;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r807, 11;
	shr.b32 	%rhs, %r807, 21;
	add.u32 	%r809, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r808, 11;
	shr.b32 	%rhs, %r808, 21;
	add.u32 	%r810, %lhs, %rhs;
	}
	add.s32 	%r811, %r810, %r799;
	add.s32 	%r812, %r809, %r800;
	add.s32 	%r813, %r775, %r1228;
	add.s32 	%r814, %r776, %r1228;
	xor.b32  	%r815, %r812, %r800;
	xor.b32  	%r816, %r811, %r799;
	xor.b32  	%r817, %r816, %r787;
	xor.b32  	%r818, %r815, %r788;
	add.s32 	%r819, %r814, %r818;
	add.s32 	%r820, %r813, %r817;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r819, 16;
	shr.b32 	%rhs, %r819, 16;
	add.u32 	%r821, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r820, 16;
	shr.b32 	%rhs, %r820, 16;
	add.u32 	%r822, %lhs, %rhs;
	}
	add.s32 	%r823, %r822, %r811;
	add.s32 	%r824, %r821, %r812;
	add.s32 	%r825, %r787, %r1229;
	add.s32 	%r826, %r788, %r1229;
	xor.b32  	%r827, %r824, %r812;
	xor.b32  	%r828, %r823, %r811;
	xor.b32  	%r829, %r828, %r799;
	xor.b32  	%r830, %r827, %r800;
	add.s32 	%r831, %r826, %r830;
	add.s32 	%r832, %r825, %r829;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r832, 23;
	shr.b32 	%rhs, %r832, 9;
	add.u32 	%r833, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r831, 23;
	shr.b32 	%rhs, %r831, 9;
	add.u32 	%r834, %lhs, %rhs;
	}
	add.s32 	%r835, %r834, %r824;
	add.s32 	%r836, %r833, %r823;
	add.s32 	%r837, %r800, %r208;
	add.s32 	%r838, %r799, %r207;
	not.b32 	%r839, %r811;
	or.b32  	%r840, %r836, %r839;
	xor.b32  	%r841, %r823, %r840;
	add.s32 	%r842, %r838, %r841;
	not.b32 	%r843, %r812;
	or.b32  	%r844, %r835, %r843;
	xor.b32  	%r845, %r824, %r844;
	add.s32 	%r846, %r837, %r845;
	add.s32 	%r847, %r846, -198630844;
	add.s32 	%r848, %r842, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r847, 6;
	shr.b32 	%rhs, %r847, 26;
	add.u32 	%r849, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r848, 6;
	shr.b32 	%rhs, %r848, 26;
	add.u32 	%r850, %lhs, %rhs;
	}
	add.s32 	%r851, %r850, %r836;
	add.s32 	%r852, %r849, %r835;
	add.s32 	%r853, %r811, %r1230;
	add.s32 	%r854, %r812, %r1230;
	not.b32 	%r855, %r823;
	not.b32 	%r856, %r824;
	or.b32  	%r857, %r852, %r856;
	or.b32  	%r858, %r851, %r855;
	xor.b32  	%r859, %r836, %r858;
	xor.b32  	%r860, %r835, %r857;
	add.s32 	%r861, %r854, %r860;
	add.s32 	%r862, %r853, %r859;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r861, 10;
	shr.b32 	%rhs, %r861, 22;
	add.u32 	%r863, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r862, 10;
	shr.b32 	%rhs, %r862, 22;
	add.u32 	%r864, %lhs, %rhs;
	}
	add.s32 	%r865, %r864, %r851;
	add.s32 	%r866, %r863, %r852;
	add.s32 	%r867, %r823, %r1231;
	add.s32 	%r868, %r824, %r1231;
	not.b32 	%r869, %r836;
	not.b32 	%r870, %r835;
	or.b32  	%r871, %r866, %r870;
	or.b32  	%r872, %r865, %r869;
	xor.b32  	%r873, %r851, %r872;
	xor.b32  	%r874, %r852, %r871;
	add.s32 	%r875, %r868, %r874;
	add.s32 	%r876, %r867, %r873;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r875, 15;
	shr.b32 	%rhs, %r875, 17;
	add.u32 	%r877, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r876, 15;
	shr.b32 	%rhs, %r876, 17;
	add.u32 	%r878, %lhs, %rhs;
	}
	add.s32 	%r879, %r878, %r865;
	add.s32 	%r880, %r877, %r866;
	add.s32 	%r881, %r836, %r1232;
	add.s32 	%r882, %r835, %r1232;
	not.b32 	%r883, %r851;
	not.b32 	%r884, %r852;
	or.b32  	%r885, %r880, %r884;
	or.b32  	%r886, %r879, %r883;
	xor.b32  	%r887, %r865, %r886;
	xor.b32  	%r888, %r866, %r885;
	add.s32 	%r889, %r882, %r888;
	add.s32 	%r890, %r881, %r887;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r889, 21;
	shr.b32 	%rhs, %r889, 11;
	add.u32 	%r891, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r890, 21;
	shr.b32 	%rhs, %r890, 11;
	add.u32 	%r892, %lhs, %rhs;
	}
	add.s32 	%r893, %r892, %r879;
	add.s32 	%r894, %r891, %r880;
	add.s32 	%r895, %r851, %r1233;
	add.s32 	%r896, %r852, %r1233;
	not.b32 	%r897, %r865;
	not.b32 	%r898, %r866;
	or.b32  	%r899, %r894, %r898;
	or.b32  	%r900, %r893, %r897;
	xor.b32  	%r901, %r879, %r900;
	xor.b32  	%r902, %r880, %r899;
	add.s32 	%r903, %r896, %r902;
	add.s32 	%r904, %r895, %r901;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r903, 6;
	shr.b32 	%rhs, %r903, 26;
	add.u32 	%r905, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r904, 6;
	shr.b32 	%rhs, %r904, 26;
	add.u32 	%r906, %lhs, %rhs;
	}
	add.s32 	%r907, %r906, %r893;
	add.s32 	%r908, %r905, %r894;
	add.s32 	%r909, %r865, %r1234;
	add.s32 	%r910, %r866, %r1234;
	not.b32 	%r911, %r879;
	not.b32 	%r912, %r880;
	or.b32  	%r913, %r908, %r912;
	or.b32  	%r914, %r907, %r911;
	xor.b32  	%r915, %r893, %r914;
	xor.b32  	%r916, %r894, %r913;
	add.s32 	%r917, %r910, %r916;
	add.s32 	%r918, %r909, %r915;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r917, 10;
	shr.b32 	%rhs, %r917, 22;
	add.u32 	%r919, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r918, 10;
	shr.b32 	%rhs, %r918, 22;
	add.u32 	%r920, %lhs, %rhs;
	}
	add.s32 	%r921, %r920, %r907;
	add.s32 	%r922, %r919, %r908;
	add.s32 	%r923, %r879, %r1235;
	add.s32 	%r924, %r880, %r1235;
	not.b32 	%r925, %r893;
	not.b32 	%r926, %r894;
	or.b32  	%r927, %r922, %r926;
	or.b32  	%r928, %r921, %r925;
	xor.b32  	%r929, %r907, %r928;
	xor.b32  	%r930, %r908, %r927;
	add.s32 	%r931, %r924, %r930;
	add.s32 	%r932, %r923, %r929;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r931, 15;
	shr.b32 	%rhs, %r931, 17;
	add.u32 	%r933, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r932, 15;
	shr.b32 	%rhs, %r932, 17;
	add.u32 	%r934, %lhs, %rhs;
	}
	add.s32 	%r935, %r934, %r921;
	add.s32 	%r936, %r933, %r922;
	add.s32 	%r937, %r893, %r1236;
	add.s32 	%r938, %r894, %r1236;
	not.b32 	%r939, %r907;
	not.b32 	%r940, %r908;
	or.b32  	%r941, %r936, %r940;
	or.b32  	%r942, %r935, %r939;
	xor.b32  	%r943, %r921, %r942;
	xor.b32  	%r944, %r922, %r941;
	add.s32 	%r945, %r938, %r944;
	add.s32 	%r946, %r937, %r943;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r945, 21;
	shr.b32 	%rhs, %r945, 11;
	add.u32 	%r947, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r946, 21;
	shr.b32 	%rhs, %r946, 11;
	add.u32 	%r948, %lhs, %rhs;
	}
	add.s32 	%r949, %r948, %r935;
	add.s32 	%r950, %r947, %r936;
	add.s32 	%r951, %r907, %r1237;
	add.s32 	%r952, %r908, %r1237;
	not.b32 	%r953, %r921;
	not.b32 	%r954, %r922;
	or.b32  	%r955, %r950, %r954;
	or.b32  	%r956, %r949, %r953;
	xor.b32  	%r957, %r935, %r956;
	xor.b32  	%r958, %r936, %r955;
	add.s32 	%r959, %r952, %r958;
	add.s32 	%r960, %r951, %r957;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r959, 6;
	shr.b32 	%rhs, %r959, 26;
	add.u32 	%r961, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r960, 6;
	shr.b32 	%rhs, %r960, 26;
	add.u32 	%r962, %lhs, %rhs;
	}
	add.s32 	%r963, %r962, %r949;
	add.s32 	%r964, %r961, %r950;
	add.s32 	%r965, %r921, %r1238;
	add.s32 	%r966, %r922, %r1238;
	not.b32 	%r967, %r935;
	not.b32 	%r968, %r936;
	or.b32  	%r969, %r964, %r968;
	or.b32  	%r970, %r963, %r967;
	xor.b32  	%r971, %r949, %r970;
	xor.b32  	%r972, %r950, %r969;
	add.s32 	%r973, %r966, %r972;
	add.s32 	%r974, %r965, %r971;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r973, 10;
	shr.b32 	%rhs, %r973, 22;
	add.u32 	%r975, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r974, 10;
	shr.b32 	%rhs, %r974, 22;
	add.u32 	%r976, %lhs, %rhs;
	}
	add.s32 	%r977, %r976, %r963;
	add.s32 	%r978, %r975, %r964;
	add.s32 	%r979, %r935, %r1239;
	add.s32 	%r980, %r936, %r1239;
	not.b32 	%r981, %r949;
	not.b32 	%r982, %r950;
	or.b32  	%r983, %r978, %r982;
	or.b32  	%r984, %r977, %r981;
	xor.b32  	%r985, %r963, %r984;
	xor.b32  	%r986, %r964, %r983;
	add.s32 	%r987, %r980, %r986;
	add.s32 	%r988, %r979, %r985;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r987, 15;
	shr.b32 	%rhs, %r987, 17;
	add.u32 	%r989, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r988, 15;
	shr.b32 	%rhs, %r988, 17;
	add.u32 	%r990, %lhs, %rhs;
	}
	add.s32 	%r991, %r990, %r977;
	add.s32 	%r992, %r989, %r978;
	add.s32 	%r993, %r949, %r1240;
	add.s32 	%r994, %r950, %r1240;
	not.b32 	%r995, %r963;
	not.b32 	%r996, %r964;
	or.b32  	%r997, %r992, %r996;
	or.b32  	%r998, %r991, %r995;
	xor.b32  	%r999, %r977, %r998;
	xor.b32  	%r1000, %r978, %r997;
	add.s32 	%r1001, %r994, %r1000;
	add.s32 	%r1002, %r993, %r999;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1001, 21;
	shr.b32 	%rhs, %r1001, 11;
	add.u32 	%r1003, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1002, 21;
	shr.b32 	%rhs, %r1002, 11;
	add.u32 	%r1004, %lhs, %rhs;
	}
	add.s32 	%r1005, %r1004, %r991;
	add.s32 	%r1006, %r1003, %r992;
	add.s32 	%r1007, %r963, %r1241;
	add.s32 	%r1008, %r964, %r1241;
	not.b32 	%r1009, %r977;
	not.b32 	%r1010, %r978;
	or.b32  	%r1011, %r1006, %r1010;
	or.b32  	%r1012, %r1005, %r1009;
	xor.b32  	%r1013, %r991, %r1012;
	xor.b32  	%r1014, %r992, %r1011;
	add.s32 	%r1015, %r1008, %r1014;
	add.s32 	%r1016, %r1007, %r1013;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1016, 6;
	shr.b32 	%rhs, %r1016, 26;
	add.u32 	%r1017, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1015, 6;
	shr.b32 	%rhs, %r1015, 26;
	add.u32 	%r1018, %lhs, %rhs;
	}
	add.s32 	%r1019, %r977, %r1242;
	add.s32 	%r1020, %r978, %r1242;
	not.b32 	%r1021, %r991;
	not.b32 	%r1022, %r992;
	add.s32 	%r125, %r1018, %r1006;
	or.b32  	%r1023, %r125, %r1022;
	add.s32 	%r129, %r1017, %r1005;
	or.b32  	%r1024, %r129, %r1021;
	xor.b32  	%r1025, %r1005, %r1024;
	xor.b32  	%r1026, %r1006, %r1023;
	add.s32 	%r1027, %r1020, %r1026;
	add.s32 	%r1028, %r1019, %r1025;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1028, 10;
	shr.b32 	%rhs, %r1028, 22;
	add.u32 	%r1029, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1027, 10;
	shr.b32 	%rhs, %r1027, 22;
	add.u32 	%r1030, %lhs, %rhs;
	}
	add.s32 	%r1031, %r991, %r1243;
	add.s32 	%r1032, %r992, %r1243;
	not.b32 	%r1033, %r1005;
	not.b32 	%r1034, %r1006;
	add.s32 	%r126, %r1030, %r125;
	or.b32  	%r1035, %r126, %r1034;
	add.s32 	%r130, %r1029, %r129;
	or.b32  	%r1036, %r130, %r1033;
	xor.b32  	%r1037, %r129, %r1036;
	xor.b32  	%r1038, %r125, %r1035;
	add.s32 	%r1039, %r1032, %r1038;
	add.s32 	%r1040, %r1031, %r1037;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1040, 15;
	shr.b32 	%rhs, %r1040, 17;
	add.u32 	%r1041, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1039, 15;
	shr.b32 	%rhs, %r1039, 17;
	add.u32 	%r1042, %lhs, %rhs;
	}
	add.s32 	%r1043, %r1005, %r1244;
	add.s32 	%r1044, %r1006, %r1244;
	not.b32 	%r1045, %r129;
	not.b32 	%r1046, %r125;
	add.s32 	%r127, %r1042, %r126;
	or.b32  	%r1047, %r127, %r1046;
	add.s32 	%r131, %r1041, %r130;
	or.b32  	%r1048, %r131, %r1045;
	xor.b32  	%r1049, %r130, %r1048;
	xor.b32  	%r1050, %r126, %r1047;
	add.s32 	%r1051, %r1044, %r1050;
	add.s32 	%r1052, %r1043, %r1049;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1052, 21;
	shr.b32 	%rhs, %r1052, 11;
	add.u32 	%r1053, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1051, 21;
	shr.b32 	%rhs, %r1051, 11;
	add.u32 	%r1054, %lhs, %rhs;
	}
	add.s32 	%r128, %r1054, %r127;
	add.s32 	%r132, %r1053, %r131;
	and.b32  	%r1055, %r1184, 31;
	shr.u32 	%r1056, %r125, %r1055;
	and.b32  	%r1057, %r1056, %r173;
	mul.wide.u32 	%rd22, %r1057, 4;
	add.s64 	%rd23, %rd6, %rd22;
	and.b32  	%r1058, %r125, 31;
	mov.u32 	%r1059, 1;
	shl.b32 	%r133, %r1059, %r1058;
	ld.global.u32 	%r1060, [%rd23];
	and.b32  	%r1061, %r1060, %r133;
	setp.eq.s32	%p3, %r1061, 0;
	@%p3 bra 	BB3_27;

	shr.u32 	%r1063, %r126, %r1055;
	and.b32  	%r1064, %r1063, %r173;
	mul.wide.u32 	%rd24, %r1064, 4;
	add.s64 	%rd25, %rd7, %rd24;
	and.b32  	%r1065, %r126, 31;
	shl.b32 	%r134, %r1059, %r1065;
	ld.global.u32 	%r1067, [%rd25];
	and.b32  	%r1068, %r1067, %r134;
	setp.eq.s32	%p4, %r1068, 0;
	@%p4 bra 	BB3_27;

	shr.u32 	%r1070, %r127, %r1055;
	and.b32  	%r1071, %r1070, %r173;
	mul.wide.u32 	%rd26, %r1071, 4;
	add.s64 	%rd27, %rd8, %rd26;
	and.b32  	%r1072, %r127, 31;
	shl.b32 	%r135, %r1059, %r1072;
	ld.global.u32 	%r1074, [%rd27];
	and.b32  	%r1075, %r1074, %r135;
	setp.eq.s32	%p5, %r1075, 0;
	@%p5 bra 	BB3_27;

	shr.u32 	%r1077, %r128, %r1055;
	and.b32  	%r1078, %r1077, %r173;
	mul.wide.u32 	%rd28, %r1078, 4;
	add.s64 	%rd29, %rd9, %rd28;
	and.b32  	%r1079, %r128, 31;
	shl.b32 	%r136, %r1059, %r1079;
	ld.global.u32 	%r1081, [%rd29];
	and.b32  	%r1082, %r1081, %r136;
	setp.eq.s32	%p6, %r1082, 0;
	@%p6 bra 	BB3_27;

	and.b32  	%r1246, %r125, 31;
	shl.b32 	%r1245, %r1059, %r1246;
	and.b32  	%r1083, %r175, 31;
	shr.u32 	%r1084, %r125, %r1083;
	and.b32  	%r1085, %r1084, %r173;
	mul.wide.u32 	%rd30, %r1085, 4;
	add.s64 	%rd31, %rd10, %rd30;
	ld.global.u32 	%r1086, [%rd31];
	and.b32  	%r1087, %r1086, %r1245;
	setp.eq.s32	%p7, %r1087, 0;
	@%p7 bra 	BB3_27;

	shr.u32 	%r1089, %r126, %r1083;
	and.b32  	%r1090, %r1089, %r173;
	mul.wide.u32 	%rd32, %r1090, 4;
	add.s64 	%rd33, %rd11, %rd32;
	ld.global.u32 	%r1091, [%rd33];
	and.b32  	%r1092, %r1091, %r134;
	setp.eq.s32	%p8, %r1092, 0;
	@%p8 bra 	BB3_27;

	shr.u32 	%r1094, %r127, %r1083;
	and.b32  	%r1095, %r1094, %r173;
	mul.wide.u32 	%rd34, %r1095, 4;
	add.s64 	%rd35, %rd12, %rd34;
	ld.global.u32 	%r1096, [%rd35];
	and.b32  	%r1097, %r1096, %r135;
	setp.eq.s32	%p9, %r1097, 0;
	@%p9 bra 	BB3_27;

	shr.u32 	%r1099, %r128, %r1083;
	and.b32  	%r1100, %r1099, %r173;
	mul.wide.u32 	%rd36, %r1100, 4;
	add.s64 	%rd37, %rd13, %rd36;
	ld.global.u32 	%r1101, [%rd37];
	and.b32  	%r1102, %r1101, %r136;
	setp.eq.s32	%p10, %r1102, 0;
	@%p10 bra 	BB3_27;

	setp.eq.s32	%p11, %r178, 0;
	mov.u32 	%r1248, 0;
	mov.u32 	%r1103, -1;
	mov.u32 	%r1256, %r1103;
	mov.u32 	%r1259, %r178;
	@%p11 bra 	BB3_22;

BB3_12:
	mov.u32 	%r137, %r1259;
	shr.u32 	%r139, %r137, 1;
	add.s32 	%r140, %r139, %r1248;
	cvt.u64.u32	%rd38, %r140;
	cvt.u64.u32	%rd39, %r179;
	add.s64 	%rd40, %rd38, %rd39;
	shl.b64 	%rd41, %rd40, 4;
	add.s64 	%rd1, %rd15, %rd41;
	ld.global.u32 	%r141, [%rd1+4];
	setp.gt.u32	%p12, %r128, %r141;
	mov.u32 	%r1254, %r1059;
	@%p12 bra 	BB3_20;

	setp.lt.u32	%p13, %r128, %r141;
	mov.u32 	%r1106, -1;
	mov.u32 	%r1254, %r1106;
	@%p13 bra 	BB3_20;

	ld.global.u32 	%r142, [%rd1+8];
	setp.gt.u32	%p14, %r127, %r142;
	mov.u32 	%r1249, %r1059;
	mov.u32 	%r1254, %r1249;
	@%p14 bra 	BB3_20;

	setp.lt.u32	%p15, %r127, %r142;
	mov.u32 	%r1252, %r1106;
	mov.u32 	%r1254, %r1252;
	@%p15 bra 	BB3_20;

	ld.global.u32 	%r143, [%rd1+12];
	setp.gt.u32	%p16, %r126, %r143;
	mov.u32 	%r1250, %r1059;
	mov.u32 	%r1254, %r1250;
	@%p16 bra 	BB3_20;

	setp.lt.u32	%p17, %r126, %r143;
	mov.u32 	%r1253, %r1106;
	mov.u32 	%r1254, %r1253;
	@%p17 bra 	BB3_20;

	ld.global.u32 	%r144, [%rd1];
	setp.gt.u32	%p18, %r125, %r144;
	mov.u32 	%r1251, %r1059;
	mov.u32 	%r1254, %r1251;
	@%p18 bra 	BB3_20;

	setp.lt.u32	%p19, %r125, %r144;
	selp.b32	%r145, -1, 0, %p19;
	mov.u32 	%r1254, %r145;

BB3_20:
	mov.u32 	%r146, %r1254;
	add.s32 	%r1112, %r139, 1;
	setp.gt.s32	%p20, %r146, 0;
	selp.b32	%r1113, %r1112, 0, %p20;
	add.s32 	%r1248, %r1113, %r1248;
	selp.b32	%r1114, -1, 0, %p20;
	add.s32 	%r1115, %r1114, %r137;
	shr.u32 	%r148, %r1115, 1;
	setp.eq.s32	%p21, %r146, 0;
	mov.u32 	%r1256, %r140;
	@%p21 bra 	BB3_22;

	setp.ne.s32	%p22, %r148, 0;
	mov.u32 	%r1255, %r1103;
	mov.u32 	%r1256, %r1255;
	mov.u32 	%r1259, %r148;
	@%p22 bra 	BB3_12;

BB3_22:
	setp.eq.s32	%p23, %r1256, -1;
	@%p23 bra 	BB3_27;

	add.s32 	%r150, %r1256, %r179;
	mul.wide.u32 	%rd42, %r150, 4;
	add.s64 	%rd43, %rd16, %rd42;
	atom.global.add.u32 	%r1117, [%rd43], 1;
	setp.ne.s32	%p24, %r1117, 0;
	@%p24 bra 	BB3_27;

	atom.global.add.u32 	%r151, [%rd17], 1;
	setp.lt.u32	%p25, %r151, %r178;
	@%p25 bra 	BB3_26;
	bra.uni 	BB3_25;

BB3_26:
	mul.wide.u32 	%rd44, %r151, 20;
	add.s64 	%rd45, %rd14, %rd44;
	st.global.u32 	[%rd45], %r176;
	st.global.u32 	[%rd45+4], %r1256;
	st.global.u32 	[%rd45+8], %r150;
	st.global.u32 	[%rd45+12], %r1;
	st.global.u32 	[%rd45+16], %r1247;
	bra.uni 	BB3_27;

BB3_25:
	atom.global.add.u32 	%r1118, [%rd17], -1;

BB3_27:
	shr.u32 	%r1120, %r129, %r1055;
	and.b32  	%r1121, %r1120, %r173;
	mul.wide.u32 	%rd46, %r1121, 4;
	add.s64 	%rd47, %rd6, %rd46;
	and.b32  	%r1122, %r129, 31;
	mov.u32 	%r1123, 1;
	shl.b32 	%r152, %r1123, %r1122;
	ld.global.u32 	%r1124, [%rd47];
	and.b32  	%r1125, %r1124, %r152;
	setp.eq.s32	%p26, %r1125, 0;
	@%p26 bra 	BB3_52;

	shr.u32 	%r1127, %r130, %r1055;
	and.b32  	%r1128, %r1127, %r173;
	mul.wide.u32 	%rd48, %r1128, 4;
	add.s64 	%rd49, %rd7, %rd48;
	and.b32  	%r1129, %r130, 31;
	shl.b32 	%r153, %r1123, %r1129;
	ld.global.u32 	%r1131, [%rd49];
	and.b32  	%r1132, %r1131, %r153;
	setp.eq.s32	%p27, %r1132, 0;
	@%p27 bra 	BB3_52;

	shr.u32 	%r1134, %r131, %r1055;
	and.b32  	%r1135, %r1134, %r173;
	mul.wide.u32 	%rd50, %r1135, 4;
	add.s64 	%rd51, %rd8, %rd50;
	and.b32  	%r1136, %r131, 31;
	shl.b32 	%r154, %r1123, %r1136;
	ld.global.u32 	%r1138, [%rd51];
	and.b32  	%r1139, %r1138, %r154;
	setp.eq.s32	%p28, %r1139, 0;
	@%p28 bra 	BB3_52;

	shr.u32 	%r1141, %r132, %r1055;
	and.b32  	%r1142, %r1141, %r173;
	mul.wide.u32 	%rd52, %r1142, 4;
	add.s64 	%rd53, %rd9, %rd52;
	and.b32  	%r1143, %r132, 31;
	shl.b32 	%r155, %r1123, %r1143;
	ld.global.u32 	%r1145, [%rd53];
	and.b32  	%r1146, %r1145, %r155;
	setp.eq.s32	%p29, %r1146, 0;
	@%p29 bra 	BB3_52;

	and.b32  	%r1147, %r175, 31;
	shr.u32 	%r1148, %r129, %r1147;
	and.b32  	%r1149, %r1148, %r173;
	mul.wide.u32 	%rd54, %r1149, 4;
	add.s64 	%rd55, %rd10, %rd54;
	ld.global.u32 	%r1150, [%rd55];
	and.b32  	%r1151, %r1150, %r152;
	setp.eq.s32	%p30, %r1151, 0;
	@%p30 bra 	BB3_52;

	shr.u32 	%r1153, %r130, %r1147;
	and.b32  	%r1154, %r1153, %r173;
	mul.wide.u32 	%rd56, %r1154, 4;
	add.s64 	%rd57, %rd11, %rd56;
	ld.global.u32 	%r1155, [%rd57];
	and.b32  	%r1156, %r1155, %r153;
	setp.eq.s32	%p31, %r1156, 0;
	@%p31 bra 	BB3_52;

	shr.u32 	%r1158, %r131, %r1147;
	and.b32  	%r1159, %r1158, %r173;
	mul.wide.u32 	%rd58, %r1159, 4;
	add.s64 	%rd59, %rd12, %rd58;
	ld.global.u32 	%r1160, [%rd59];
	and.b32  	%r1161, %r1160, %r154;
	setp.eq.s32	%p32, %r1161, 0;
	@%p32 bra 	BB3_52;

	shr.u32 	%r1163, %r132, %r1147;
	and.b32  	%r1164, %r1163, %r173;
	mul.wide.u32 	%rd60, %r1164, 4;
	add.s64 	%rd61, %rd13, %rd60;
	ld.global.u32 	%r1165, [%rd61];
	and.b32  	%r1166, %r1165, %r155;
	setp.eq.s32	%p33, %r1166, 0;
	@%p33 bra 	BB3_52;

	setp.eq.s32	%p34, %r178, 0;
	cvt.u64.u32	%rd2, %r179;
	mov.u32 	%r1260, 0;
	mov.u32 	%r1167, -1;
	mov.u32 	%r1258, %r178;
	mov.u32 	%r1268, %r1167;
	@%p34 bra 	BB3_46;

BB3_36:
	shr.u32 	%r158, %r1258, 1;
	add.s32 	%r159, %r158, %r1260;
	cvt.u64.u32	%rd62, %r159;
	add.s64 	%rd63, %rd62, %rd2;
	shl.b64 	%rd64, %rd63, 4;
	add.s64 	%rd3, %rd15, %rd64;
	ld.global.u32 	%r160, [%rd3+4];
	setp.gt.u32	%p35, %r132, %r160;
	mov.u32 	%r1266, %r1123;
	@%p35 bra 	BB3_44;

	setp.lt.u32	%p36, %r132, %r160;
	mov.u32 	%r1170, -1;
	mov.u32 	%r1266, %r1170;
	@%p36 bra 	BB3_44;

	ld.global.u32 	%r161, [%rd3+8];
	setp.gt.u32	%p37, %r131, %r161;
	mov.u32 	%r1261, %r1123;
	mov.u32 	%r1266, %r1261;
	@%p37 bra 	BB3_44;

	setp.lt.u32	%p38, %r131, %r161;
	mov.u32 	%r1264, %r1170;
	mov.u32 	%r1266, %r1264;
	@%p38 bra 	BB3_44;

	ld.global.u32 	%r162, [%rd3+12];
	setp.gt.u32	%p39, %r130, %r162;
	mov.u32 	%r1262, %r1123;
	mov.u32 	%r1266, %r1262;
	@%p39 bra 	BB3_44;

	setp.lt.u32	%p40, %r130, %r162;
	mov.u32 	%r1265, %r1170;
	mov.u32 	%r1266, %r1265;
	@%p40 bra 	BB3_44;

	ld.global.u32 	%r163, [%rd3];
	setp.gt.u32	%p41, %r129, %r163;
	mov.u32 	%r1263, %r1123;
	mov.u32 	%r1266, %r1263;
	@%p41 bra 	BB3_44;

	setp.lt.u32	%p42, %r129, %r163;
	selp.b32	%r164, -1, 0, %p42;
	mov.u32 	%r1266, %r164;

BB3_44:
	mov.u32 	%r165, %r1266;
	add.s32 	%r1176, %r158, 1;
	setp.gt.s32	%p43, %r165, 0;
	selp.b32	%r1177, %r1176, 0, %p43;
	add.s32 	%r1260, %r1177, %r1260;
	selp.b32	%r1178, -1, 0, %p43;
	add.s32 	%r1179, %r1178, %r1258;
	shr.u32 	%r1258, %r1179, 1;
	setp.eq.s32	%p44, %r165, 0;
	mov.u32 	%r1268, %r159;
	@%p44 bra 	BB3_46;

	setp.ne.s32	%p45, %r1258, 0;
	mov.u32 	%r1267, %r1167;
	mov.u32 	%r1268, %r1267;
	@%p45 bra 	BB3_36;

BB3_46:
	setp.eq.s32	%p46, %r1268, -1;
	@%p46 bra 	BB3_52;

	add.s32 	%r169, %r1268, %r179;
	add.s32 	%r170, %r1247, 1;
	setp.ge.u32	%p47, %r170, %r177;
	@%p47 bra 	BB3_52;

	mul.wide.u32 	%rd65, %r169, 4;
	add.s64 	%rd66, %rd16, %rd65;
	atom.global.add.u32 	%r1181, [%rd66], 1;
	setp.ne.s32	%p48, %r1181, 0;
	@%p48 bra 	BB3_52;

	atom.global.add.u32 	%r171, [%rd17], 1;
	setp.lt.u32	%p49, %r171, %r178;
	@%p49 bra 	BB3_51;
	bra.uni 	BB3_50;

BB3_51:
	mul.wide.u32 	%rd67, %r171, 20;
	add.s64 	%rd68, %rd14, %rd67;
	st.global.u32 	[%rd68], %r176;
	st.global.u32 	[%rd68+4], %r1268;
	st.global.u32 	[%rd68+8], %r169;
	st.global.u32 	[%rd68+12], %r1;
	add.s32 	%r1183, %r1247, 1;
	st.global.u32 	[%rd68+16], %r1183;
	bra.uni 	BB3_52;

BB3_50:
	atom.global.add.u32 	%r1182, [%rd17], -1;

BB3_52:
	add.s32 	%r1247, %r1247, 2;
	setp.lt.u32	%p50, %r1247, %r177;
	@%p50 bra 	BB3_3;

BB3_53:
	ret;
}

	// .globl	m00000_s04
.entry m00000_s04(
	.param .u64 .ptr .global .align 4 m00000_s04_param_0,
	.param .u64 .ptr .global .align 4 m00000_s04_param_1,
	.param .u64 .ptr .global .align 4 m00000_s04_param_2,
	.param .u64 .ptr .global .align 8 m00000_s04_param_3,
	.param .u64 .ptr .global .align 1 m00000_s04_param_4,
	.param .u64 .ptr .global .align 1 m00000_s04_param_5,
	.param .u64 .ptr .global .align 4 m00000_s04_param_6,
	.param .u64 .ptr .global .align 4 m00000_s04_param_7,
	.param .u64 .ptr .global .align 4 m00000_s04_param_8,
	.param .u64 .ptr .global .align 4 m00000_s04_param_9,
	.param .u64 .ptr .global .align 4 m00000_s04_param_10,
	.param .u64 .ptr .global .align 4 m00000_s04_param_11,
	.param .u64 .ptr .global .align 4 m00000_s04_param_12,
	.param .u64 .ptr .global .align 4 m00000_s04_param_13,
	.param .u64 .ptr .global .align 4 m00000_s04_param_14,
	.param .u64 .ptr .global .align 4 m00000_s04_param_15,
	.param .u64 .ptr .global .align 4 m00000_s04_param_16,
	.param .u64 .ptr .global .align 4 m00000_s04_param_17,
	.param .u64 .ptr .global .align 1 m00000_s04_param_18,
	.param .u64 .ptr .global .align 4 m00000_s04_param_19,
	.param .u64 .ptr .global .align 4 m00000_s04_param_20,
	.param .u64 .ptr .global .align 4 m00000_s04_param_21,
	.param .u64 .ptr .global .align 4 m00000_s04_param_22,
	.param .u64 .ptr .global .align 4 m00000_s04_param_23,
	.param .u32 m00000_s04_param_24,
	.param .u32 m00000_s04_param_25,
	.param .u32 m00000_s04_param_26,
	.param .u32 m00000_s04_param_27,
	.param .u32 m00000_s04_param_28,
	.param .u32 m00000_s04_param_29,
	.param .u32 m00000_s04_param_30,
	.param .u32 m00000_s04_param_31,
	.param .u32 m00000_s04_param_32,
	.param .u32 m00000_s04_param_33,
	.param .u32 m00000_s04_param_34
)
{
	.reg .pred 	%p<29>;
	.reg .b32 	%r<1104>;
	.reg .b64 	%rd<22>;


	ld.param.u64 	%rd2, [m00000_s04_param_0];
	ld.param.u64 	%rd4, [m00000_s04_param_14];
	ld.param.u64 	%rd5, [m00000_s04_param_15];
	ld.param.u64 	%rd6, [m00000_s04_param_16];
	ld.param.u64 	%rd7, [m00000_s04_param_19];
	ld.param.u32 	%r89, [m00000_s04_param_27];
	ld.param.u32 	%r90, [m00000_s04_param_30];
	ld.param.u32 	%r91, [m00000_s04_param_31];
	ld.param.u32 	%r92, [m00000_s04_param_32];
	ld.param.u32 	%r93, [m00000_s04_param_34];
	mov.b32	%r94, %envreg3;
	mov.u32 	%r95, %ctaid.x;
	mov.u32 	%r96, %ntid.x;
	mad.lo.s32 	%r97, %r95, %r96, %r94;
	mov.u32 	%r98, %tid.x;
	add.s32 	%r1, %r97, %r98;
	setp.ge.u32	%p1, %r1, %r93;
	@%p1 bra 	BB4_17;

	mul.wide.u32 	%rd8, %r1, 80;
	add.s64 	%rd1, %rd2, %rd8;
	mul.wide.u32 	%rd9, %r92, 16;
	add.s64 	%rd10, %rd5, %rd9;
	ldu.global.u32 	%r2, [%rd10+4];
	ldu.global.u32 	%r3, [%rd10+8];
	sub.s32 	%r99, %r2, %r3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r99, 11;
	shr.b32 	%rhs, %r99, 21;
	add.u32 	%r100, %lhs, %rhs;
	}
	ldu.global.u32 	%r4, [%rd10];
	not.b32 	%r101, %r4;
	or.b32  	%r102, %r3, %r101;
	ldu.global.u32 	%r5, [%rd10+12];
	xor.b32  	%r103, %r102, %r5;
	sub.s32 	%r104, %r100, %r103;
	add.s32 	%r105, %r104, 343485551;
	sub.s32 	%r106, %r3, %r5;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r106, 17;
	shr.b32 	%rhs, %r106, 15;
	add.u32 	%r107, %lhs, %rhs;
	}
	mov.u32 	%r108, -343485552;
	sub.s32 	%r109, %r108, %r104;
	or.b32  	%r110, %r109, %r5;
	xor.b32  	%r111, %r110, %r4;
	sub.s32 	%r112, %r107, %r111;
	ld.global.u32 	%r6, [%rd1+8];
	sub.s32 	%r113, %r112, %r6;
	add.s32 	%r114, %r113, -718787259;
	sub.s32 	%r115, %r5, %r4;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r115, 22;
	shr.b32 	%rhs, %r115, 10;
	add.u32 	%r116, %lhs, %rhs;
	}
	mov.u32 	%r117, 718787258;
	sub.s32 	%r118, %r117, %r113;
	or.b32  	%r119, %r118, %r4;
	xor.b32  	%r120, %r119, %r105;
	sub.s32 	%r121, %r116, %r120;
	add.s32 	%r122, %r121, 1120210379;
	sub.s32 	%r123, %r4, %r105;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r123, 26;
	shr.b32 	%rhs, %r123, 6;
	add.u32 	%r124, %lhs, %rhs;
	}
	mov.u32 	%r125, -1120210380;
	sub.s32 	%r126, %r125, %r121;
	or.b32  	%r127, %r126, %r105;
	xor.b32  	%r128, %r127, %r114;
	sub.s32 	%r129, %r124, %r128;
	add.s32 	%r130, %r129, 145523070;
	sub.s32 	%r131, %r105, %r114;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r131, 11;
	shr.b32 	%rhs, %r131, 21;
	add.u32 	%r132, %lhs, %rhs;
	}
	mov.u32 	%r133, -145523071;
	sub.s32 	%r134, %r133, %r129;
	or.b32  	%r135, %r134, %r114;
	xor.b32  	%r136, %r135, %r122;
	sub.s32 	%r137, %r132, %r136;
	add.s32 	%r138, %r137, -1309151649;
	sub.s32 	%r139, %r114, %r122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r139, 17;
	shr.b32 	%rhs, %r139, 15;
	add.u32 	%r140, %lhs, %rhs;
	}
	mov.u32 	%r141, 1309151648;
	sub.s32 	%r142, %r141, %r137;
	or.b32  	%r143, %r142, %r122;
	xor.b32  	%r144, %r143, %r130;
	sub.s32 	%r145, %r140, %r144;
	add.s32 	%r146, %r145, 1560198380;
	sub.s32 	%r147, %r122, %r130;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r147, 22;
	shr.b32 	%rhs, %r147, 10;
	add.u32 	%r148, %lhs, %rhs;
	}
	mov.u32 	%r149, -1560198381;
	sub.s32 	%r150, %r149, %r145;
	or.b32  	%r151, %r150, %r130;
	xor.b32  	%r152, %r151, %r138;
	sub.s32 	%r153, %r148, %r152;
	add.s32 	%r154, %r153, 30611744;
	sub.s32 	%r155, %r130, %r138;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r155, 26;
	shr.b32 	%rhs, %r155, 6;
	add.u32 	%r156, %lhs, %rhs;
	}
	mov.u32 	%r157, -30611745;
	sub.s32 	%r158, %r157, %r153;
	or.b32  	%r159, %r158, %r138;
	xor.b32  	%r160, %r159, %r146;
	sub.s32 	%r161, %r156, %r160;
	add.s32 	%r162, %r161, -1873313359;
	sub.s32 	%r163, %r138, %r146;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r163, 11;
	shr.b32 	%rhs, %r163, 21;
	add.u32 	%r164, %lhs, %rhs;
	}
	mov.u32 	%r165, 1873313358;
	sub.s32 	%r166, %r165, %r161;
	or.b32  	%r167, %r166, %r146;
	xor.b32  	%r168, %r167, %r154;
	sub.s32 	%r169, %r164, %r168;
	ld.global.u32 	%r7, [%rd1+4];
	sub.s32 	%r170, %r169, %r7;
	add.s32 	%r171, %r170, 2054922799;
	sub.s32 	%r172, %r146, %r154;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r172, 17;
	shr.b32 	%rhs, %r172, 15;
	add.u32 	%r173, %lhs, %rhs;
	}
	mov.u32 	%r174, -2054922800;
	sub.s32 	%r175, %r174, %r170;
	or.b32  	%r176, %r175, %r154;
	xor.b32  	%r177, %r176, %r162;
	sub.s32 	%r178, %r173, %r177;
	add.s32 	%r179, %r178, 1051523;
	sub.s32 	%r180, %r154, %r162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r180, 22;
	shr.b32 	%rhs, %r180, 10;
	add.u32 	%r181, %lhs, %rhs;
	}
	mov.u32 	%r182, -1051524;
	sub.s32 	%r183, %r182, %r178;
	or.b32  	%r184, %r183, %r162;
	xor.b32  	%r185, %r184, %r171;
	sub.s32 	%r186, %r181, %r185;
	ld.global.u32 	%r8, [%rd1+12];
	sub.s32 	%r187, %r186, %r8;
	add.s32 	%r188, %r187, 1894986606;
	sub.s32 	%r189, %r162, %r171;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r189, 26;
	shr.b32 	%rhs, %r189, 6;
	add.u32 	%r190, %lhs, %rhs;
	}
	mov.u32 	%r191, -1894986607;
	sub.s32 	%r192, %r191, %r187;
	or.b32  	%r193, %r192, %r171;
	xor.b32  	%r194, %r193, %r179;
	sub.s32 	%r195, %r190, %r194;
	add.s32 	%r196, %r195, -1700485571;
	sub.s32 	%r197, %r171, %r179;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r197, 11;
	shr.b32 	%rhs, %r197, 21;
	add.u32 	%r198, %lhs, %rhs;
	}
	mov.u32 	%r199, 1700485570;
	sub.s32 	%r200, %r199, %r195;
	or.b32  	%r201, %r200, %r179;
	xor.b32  	%r202, %r201, %r188;
	sub.s32 	%r203, %r198, %r202;
	add.s32 	%r9, %r203, 57434055;
	sub.s32 	%r204, %r179, %r188;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r204, 17;
	shr.b32 	%rhs, %r204, 15;
	add.u32 	%r205, %lhs, %rhs;
	}
	mov.u32 	%r206, -57434056;
	sub.s32 	%r207, %r206, %r203;
	or.b32  	%r208, %r207, %r188;
	xor.b32  	%r209, %r208, %r196;
	sub.s32 	%r210, %r205, %r209;
	ld.global.u32 	%r10, [%rd1+56];
	sub.s32 	%r211, %r210, %r10;
	add.s32 	%r11, %r211, 1416354905;
	sub.s32 	%r212, %r188, %r196;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r212, 22;
	shr.b32 	%rhs, %r212, 10;
	add.u32 	%r213, %lhs, %rhs;
	}
	mov.u32 	%r214, -1416354906;
	sub.s32 	%r215, %r214, %r211;
	or.b32  	%r216, %r215, %r196;
	xor.b32  	%r217, %r216, %r9;
	sub.s32 	%r218, %r213, %r217;
	add.s32 	%r12, %r218, -1126891415;
	sub.s32 	%r219, %r196, %r9;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r219, 26;
	shr.b32 	%rhs, %r219, 6;
	add.u32 	%r220, %lhs, %rhs;
	}
	mov.u32 	%r221, 1126891414;
	sub.s32 	%r222, %r221, %r218;
	or.b32  	%r223, %r222, %r9;
	xor.b32  	%r224, %r223, %r11;
	add.s32 	%r225, %r220, 198630844;
	sub.s32 	%r13, %r225, %r224;
	setp.eq.s32	%p2, %r90, 0;
	@%p2 bra 	BB4_17;

	sub.s32 	%r227, %r9, %r11;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r227, 9;
	shr.b32 	%rhs, %r227, 23;
	add.u32 	%r228, %lhs, %rhs;
	}
	mov.u32 	%r229, 995338651;
	sub.s32 	%r230, %r229, %r6;
	sub.s32 	%r231, %r11, %r12;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r231, 16;
	shr.b32 	%rhs, %r231, 16;
	add.u32 	%r232, %lhs, %rhs;
	}
	ld.global.u32 	%r15, [%rd1];
	add.s32 	%r20, %r230, %r228;
	xor.b32  	%r22, %r12, %r11;
	add.s32 	%r24, %r232, -530742520;
	mov.u32 	%r1103, 0;

BB4_3:
	add.s32 	%r1097, %r8, -722521979;
	add.s32 	%r1096, %r7, -1530992060;
	add.s32 	%r1095, %r10, -35309556;
	add.s32 	%r1094, %r6, -51403784;
	add.s32 	%r1093, %r8, -187363961;
	add.s32 	%r1092, %r10, -1019803690;
	add.s32 	%r1091, %r7, -165796510;
	add.s32 	%r1090, %r10, -1502002290;
	add.s32 	%r1089, %r8, -1316259209;
	add.s32 	%r1088, %r6, -1126478375;
	add.s32 	%r1087, %r7, -117830708;
	ld.param.u64 	%rd21, [m00000_s04_param_3];
	shr.u32 	%r233, %r1103, 1;
	mul.wide.u32 	%rd11, %r233, 8;
	add.s64 	%rd12, %rd21, %rd11;
	ld.global.v2.u32 	{%r234, %r235}, [%rd12];
	or.b32  	%r60, %r15, %r235;
	or.b32  	%r59, %r15, %r234;
	sub.s32 	%r238, %r13, %r59;
	sub.s32 	%r239, %r13, %r60;
	xor.b32  	%r240, %r239, %r22;
	xor.b32  	%r241, %r238, %r22;
	sub.s32 	%r242, %r20, %r241;
	sub.s32 	%r243, %r20, %r240;
	xor.b32  	%r244, %r239, %r243;
	xor.b32  	%r245, %r238, %r242;
	xor.b32  	%r246, %r245, %r12;
	xor.b32  	%r247, %r244, %r12;
	sub.s32 	%r62, %r24, %r247;
	sub.s32 	%r61, %r24, %r246;
	add.s32 	%r248, %r59, -680876937;
	add.s32 	%r249, %r60, -680876937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r248, 7;
	shr.b32 	%rhs, %r248, 25;
	add.u32 	%r250, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r249, 7;
	shr.b32 	%rhs, %r249, 25;
	add.u32 	%r251, %lhs, %rhs;
	}
	add.s32 	%r252, %r251, -271733879;
	add.s32 	%r253, %r250, -271733879;
	and.b32  	%r254, %r253, 2004318071;
	and.b32  	%r255, %r252, 2004318071;
	xor.b32  	%r256, %r255, -1732584194;
	xor.b32  	%r257, %r254, -1732584194;
	add.s32 	%r258, %r1087, %r257;
	add.s32 	%r259, %r1087, %r256;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r258, 12;
	shr.b32 	%rhs, %r258, 20;
	add.u32 	%r260, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r259, 12;
	shr.b32 	%rhs, %r259, 20;
	add.u32 	%r261, %lhs, %rhs;
	}
	add.s32 	%r262, %r261, %r252;
	add.s32 	%r263, %r260, %r253;
	xor.b32  	%r264, %r252, -271733879;
	xor.b32  	%r265, %r253, -271733879;
	and.b32  	%r266, %r263, %r265;
	and.b32  	%r267, %r262, %r264;
	xor.b32  	%r268, %r267, -271733879;
	xor.b32  	%r269, %r266, -271733879;
	add.s32 	%r270, %r1088, %r269;
	add.s32 	%r271, %r1088, %r268;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r270, 17;
	shr.b32 	%rhs, %r270, 15;
	add.u32 	%r272, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r271, 17;
	shr.b32 	%rhs, %r271, 15;
	add.u32 	%r273, %lhs, %rhs;
	}
	add.s32 	%r274, %r273, %r262;
	add.s32 	%r275, %r272, %r263;
	xor.b32  	%r276, %r262, %r252;
	xor.b32  	%r277, %r263, %r253;
	and.b32  	%r278, %r275, %r277;
	and.b32  	%r279, %r274, %r276;
	xor.b32  	%r280, %r252, %r279;
	xor.b32  	%r281, %r253, %r278;
	add.s32 	%r282, %r1089, %r281;
	add.s32 	%r283, %r1089, %r280;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r283, 22;
	shr.b32 	%rhs, %r283, 10;
	add.u32 	%r284, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r282, 22;
	shr.b32 	%rhs, %r282, 10;
	add.u32 	%r285, %lhs, %rhs;
	}
	add.s32 	%r286, %r285, %r275;
	add.s32 	%r287, %r284, %r274;
	xor.b32  	%r288, %r274, %r262;
	and.b32  	%r289, %r287, %r288;
	xor.b32  	%r290, %r262, %r289;
	add.s32 	%r291, %r251, %r290;
	xor.b32  	%r292, %r275, %r263;
	and.b32  	%r293, %r286, %r292;
	xor.b32  	%r294, %r263, %r293;
	add.s32 	%r295, %r250, %r294;
	add.s32 	%r296, %r295, -448152776;
	add.s32 	%r297, %r291, -448152776;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r297, 7;
	shr.b32 	%rhs, %r297, 25;
	add.u32 	%r298, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r296, 7;
	shr.b32 	%rhs, %r296, 25;
	add.u32 	%r299, %lhs, %rhs;
	}
	add.s32 	%r300, %r299, %r286;
	add.s32 	%r301, %r298, %r287;
	xor.b32  	%r302, %r287, %r274;
	and.b32  	%r303, %r301, %r302;
	xor.b32  	%r304, %r274, %r303;
	add.s32 	%r305, %r262, %r304;
	xor.b32  	%r306, %r286, %r275;
	and.b32  	%r307, %r300, %r306;
	xor.b32  	%r308, %r275, %r307;
	add.s32 	%r309, %r263, %r308;
	add.s32 	%r310, %r309, 1200080426;
	add.s32 	%r311, %r305, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r311, 12;
	shr.b32 	%rhs, %r311, 20;
	add.u32 	%r312, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r310, 12;
	shr.b32 	%rhs, %r310, 20;
	add.u32 	%r313, %lhs, %rhs;
	}
	add.s32 	%r314, %r313, %r300;
	add.s32 	%r315, %r312, %r301;
	xor.b32  	%r316, %r301, %r287;
	and.b32  	%r317, %r315, %r316;
	xor.b32  	%r318, %r287, %r317;
	add.s32 	%r319, %r274, %r318;
	xor.b32  	%r320, %r300, %r286;
	and.b32  	%r321, %r314, %r320;
	xor.b32  	%r322, %r286, %r321;
	add.s32 	%r323, %r275, %r322;
	add.s32 	%r324, %r323, -1473231341;
	add.s32 	%r325, %r319, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r325, 17;
	shr.b32 	%rhs, %r325, 15;
	add.u32 	%r326, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r324, 17;
	shr.b32 	%rhs, %r324, 15;
	add.u32 	%r327, %lhs, %rhs;
	}
	add.s32 	%r328, %r327, %r314;
	add.s32 	%r329, %r326, %r315;
	xor.b32  	%r330, %r315, %r301;
	and.b32  	%r331, %r329, %r330;
	xor.b32  	%r332, %r301, %r331;
	add.s32 	%r333, %r287, %r332;
	xor.b32  	%r334, %r314, %r300;
	and.b32  	%r335, %r328, %r334;
	xor.b32  	%r336, %r300, %r335;
	add.s32 	%r337, %r286, %r336;
	add.s32 	%r338, %r337, -45705983;
	add.s32 	%r339, %r333, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r339, 22;
	shr.b32 	%rhs, %r339, 10;
	add.u32 	%r340, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r338, 22;
	shr.b32 	%rhs, %r338, 10;
	add.u32 	%r341, %lhs, %rhs;
	}
	add.s32 	%r342, %r341, %r328;
	add.s32 	%r343, %r340, %r329;
	xor.b32  	%r344, %r329, %r315;
	and.b32  	%r345, %r343, %r344;
	xor.b32  	%r346, %r315, %r345;
	add.s32 	%r347, %r301, %r346;
	xor.b32  	%r348, %r328, %r314;
	and.b32  	%r349, %r342, %r348;
	xor.b32  	%r350, %r314, %r349;
	add.s32 	%r351, %r300, %r350;
	add.s32 	%r352, %r351, 1770035416;
	add.s32 	%r353, %r347, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r353, 7;
	shr.b32 	%rhs, %r353, 25;
	add.u32 	%r354, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r352, 7;
	shr.b32 	%rhs, %r352, 25;
	add.u32 	%r355, %lhs, %rhs;
	}
	add.s32 	%r356, %r355, %r342;
	add.s32 	%r357, %r354, %r343;
	xor.b32  	%r358, %r343, %r329;
	and.b32  	%r359, %r357, %r358;
	xor.b32  	%r360, %r329, %r359;
	add.s32 	%r361, %r315, %r360;
	xor.b32  	%r362, %r342, %r328;
	and.b32  	%r363, %r356, %r362;
	xor.b32  	%r364, %r328, %r363;
	add.s32 	%r365, %r314, %r364;
	add.s32 	%r366, %r365, -1958414417;
	add.s32 	%r367, %r361, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r367, 12;
	shr.b32 	%rhs, %r367, 20;
	add.u32 	%r368, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r366, 12;
	shr.b32 	%rhs, %r366, 20;
	add.u32 	%r369, %lhs, %rhs;
	}
	add.s32 	%r370, %r369, %r356;
	add.s32 	%r371, %r368, %r357;
	xor.b32  	%r372, %r357, %r343;
	and.b32  	%r373, %r371, %r372;
	xor.b32  	%r374, %r343, %r373;
	add.s32 	%r375, %r329, %r374;
	xor.b32  	%r376, %r356, %r342;
	and.b32  	%r377, %r370, %r376;
	xor.b32  	%r378, %r342, %r377;
	add.s32 	%r379, %r328, %r378;
	add.s32 	%r380, %r379, -42063;
	add.s32 	%r381, %r375, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r381, 17;
	shr.b32 	%rhs, %r381, 15;
	add.u32 	%r382, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r380, 17;
	shr.b32 	%rhs, %r380, 15;
	add.u32 	%r383, %lhs, %rhs;
	}
	add.s32 	%r384, %r383, %r370;
	add.s32 	%r385, %r382, %r371;
	xor.b32  	%r386, %r371, %r357;
	and.b32  	%r387, %r385, %r386;
	xor.b32  	%r388, %r357, %r387;
	add.s32 	%r389, %r343, %r388;
	xor.b32  	%r390, %r370, %r356;
	and.b32  	%r391, %r384, %r390;
	xor.b32  	%r392, %r356, %r391;
	add.s32 	%r393, %r342, %r392;
	add.s32 	%r394, %r393, -1990404162;
	add.s32 	%r395, %r389, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r395, 22;
	shr.b32 	%rhs, %r395, 10;
	add.u32 	%r396, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r394, 22;
	shr.b32 	%rhs, %r394, 10;
	add.u32 	%r397, %lhs, %rhs;
	}
	add.s32 	%r398, %r397, %r384;
	add.s32 	%r399, %r396, %r385;
	xor.b32  	%r400, %r385, %r371;
	and.b32  	%r401, %r399, %r400;
	xor.b32  	%r402, %r371, %r401;
	add.s32 	%r403, %r357, %r402;
	xor.b32  	%r404, %r384, %r370;
	and.b32  	%r405, %r398, %r404;
	xor.b32  	%r406, %r370, %r405;
	add.s32 	%r407, %r356, %r406;
	add.s32 	%r408, %r407, 1804603682;
	add.s32 	%r409, %r403, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r409, 7;
	shr.b32 	%rhs, %r409, 25;
	add.u32 	%r410, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r408, 7;
	shr.b32 	%rhs, %r408, 25;
	add.u32 	%r411, %lhs, %rhs;
	}
	add.s32 	%r412, %r411, %r398;
	add.s32 	%r413, %r410, %r399;
	xor.b32  	%r414, %r399, %r385;
	and.b32  	%r415, %r413, %r414;
	xor.b32  	%r416, %r385, %r415;
	add.s32 	%r417, %r371, %r416;
	xor.b32  	%r418, %r398, %r384;
	and.b32  	%r419, %r412, %r418;
	xor.b32  	%r420, %r384, %r419;
	add.s32 	%r421, %r370, %r420;
	add.s32 	%r422, %r421, -40341101;
	add.s32 	%r423, %r417, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r422, 12;
	shr.b32 	%rhs, %r422, 20;
	add.u32 	%r424, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r423, 12;
	shr.b32 	%rhs, %r423, 20;
	add.u32 	%r425, %lhs, %rhs;
	}
	add.s32 	%r426, %r425, %r413;
	add.s32 	%r427, %r424, %r412;
	add.s32 	%r428, %r385, %r1090;
	add.s32 	%r429, %r384, %r1090;
	xor.b32  	%r430, %r413, %r399;
	xor.b32  	%r431, %r412, %r398;
	and.b32  	%r432, %r427, %r431;
	and.b32  	%r433, %r426, %r430;
	xor.b32  	%r434, %r399, %r433;
	xor.b32  	%r435, %r398, %r432;
	add.s32 	%r436, %r429, %r435;
	add.s32 	%r437, %r428, %r434;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r437, 17;
	shr.b32 	%rhs, %r437, 15;
	add.u32 	%r438, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r436, 17;
	shr.b32 	%rhs, %r436, 15;
	add.u32 	%r439, %lhs, %rhs;
	}
	add.s32 	%r440, %r439, %r427;
	add.s32 	%r441, %r438, %r426;
	xor.b32  	%r442, %r426, %r413;
	and.b32  	%r443, %r441, %r442;
	xor.b32  	%r444, %r413, %r443;
	add.s32 	%r445, %r399, %r444;
	xor.b32  	%r446, %r427, %r412;
	and.b32  	%r447, %r440, %r446;
	xor.b32  	%r448, %r412, %r447;
	add.s32 	%r449, %r398, %r448;
	add.s32 	%r450, %r449, 1236535329;
	add.s32 	%r451, %r445, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r451, 22;
	shr.b32 	%rhs, %r451, 10;
	add.u32 	%r452, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r450, 22;
	shr.b32 	%rhs, %r450, 10;
	add.u32 	%r453, %lhs, %rhs;
	}
	add.s32 	%r454, %r453, %r440;
	add.s32 	%r455, %r452, %r441;
	add.s32 	%r456, %r413, %r1091;
	add.s32 	%r457, %r412, %r1091;
	xor.b32  	%r458, %r455, %r441;
	xor.b32  	%r459, %r454, %r440;
	and.b32  	%r460, %r427, %r459;
	and.b32  	%r461, %r426, %r458;
	xor.b32  	%r462, %r441, %r461;
	xor.b32  	%r463, %r440, %r460;
	add.s32 	%r464, %r457, %r463;
	add.s32 	%r465, %r456, %r462;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r465, 5;
	shr.b32 	%rhs, %r465, 27;
	add.u32 	%r466, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r464, 5;
	shr.b32 	%rhs, %r464, 27;
	add.u32 	%r467, %lhs, %rhs;
	}
	add.s32 	%r468, %r467, %r454;
	add.s32 	%r469, %r466, %r455;
	xor.b32  	%r470, %r469, %r455;
	and.b32  	%r471, %r441, %r470;
	xor.b32  	%r472, %r455, %r471;
	add.s32 	%r473, %r426, %r472;
	xor.b32  	%r474, %r468, %r454;
	and.b32  	%r475, %r440, %r474;
	xor.b32  	%r476, %r454, %r475;
	add.s32 	%r477, %r427, %r476;
	add.s32 	%r478, %r477, -1069501632;
	add.s32 	%r479, %r473, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r479, 9;
	shr.b32 	%rhs, %r479, 23;
	add.u32 	%r480, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r478, 9;
	shr.b32 	%rhs, %r478, 23;
	add.u32 	%r481, %lhs, %rhs;
	}
	add.s32 	%r482, %r481, %r468;
	add.s32 	%r483, %r480, %r469;
	xor.b32  	%r484, %r483, %r469;
	and.b32  	%r485, %r455, %r484;
	xor.b32  	%r486, %r469, %r485;
	add.s32 	%r487, %r441, %r486;
	xor.b32  	%r488, %r482, %r468;
	and.b32  	%r489, %r454, %r488;
	xor.b32  	%r490, %r468, %r489;
	add.s32 	%r491, %r440, %r490;
	add.s32 	%r492, %r491, 643717713;
	add.s32 	%r493, %r487, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r493, 14;
	shr.b32 	%rhs, %r493, 18;
	add.u32 	%r494, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r492, 14;
	shr.b32 	%rhs, %r492, 18;
	add.u32 	%r495, %lhs, %rhs;
	}
	add.s32 	%r496, %r495, %r482;
	add.s32 	%r497, %r494, %r483;
	add.s32 	%r498, %r454, %r59;
	add.s32 	%r499, %r455, %r60;
	xor.b32  	%r500, %r497, %r483;
	and.b32  	%r501, %r469, %r500;
	xor.b32  	%r502, %r483, %r501;
	add.s32 	%r503, %r499, %r502;
	xor.b32  	%r504, %r496, %r482;
	and.b32  	%r505, %r468, %r504;
	xor.b32  	%r506, %r482, %r505;
	add.s32 	%r507, %r498, %r506;
	add.s32 	%r508, %r507, -373897302;
	add.s32 	%r509, %r503, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r509, 20;
	shr.b32 	%rhs, %r509, 12;
	add.u32 	%r510, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r508, 20;
	shr.b32 	%rhs, %r508, 12;
	add.u32 	%r511, %lhs, %rhs;
	}
	add.s32 	%r512, %r511, %r496;
	add.s32 	%r513, %r510, %r497;
	xor.b32  	%r514, %r513, %r497;
	and.b32  	%r515, %r483, %r514;
	xor.b32  	%r516, %r497, %r515;
	add.s32 	%r517, %r469, %r516;
	xor.b32  	%r518, %r512, %r496;
	and.b32  	%r519, %r482, %r518;
	xor.b32  	%r520, %r496, %r519;
	add.s32 	%r521, %r468, %r520;
	add.s32 	%r522, %r521, -701558691;
	add.s32 	%r523, %r517, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r523, 5;
	shr.b32 	%rhs, %r523, 27;
	add.u32 	%r524, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r522, 5;
	shr.b32 	%rhs, %r522, 27;
	add.u32 	%r525, %lhs, %rhs;
	}
	add.s32 	%r526, %r525, %r512;
	add.s32 	%r527, %r524, %r513;
	xor.b32  	%r528, %r527, %r513;
	and.b32  	%r529, %r497, %r528;
	xor.b32  	%r530, %r513, %r529;
	add.s32 	%r531, %r483, %r530;
	xor.b32  	%r532, %r526, %r512;
	and.b32  	%r533, %r496, %r532;
	xor.b32  	%r534, %r512, %r533;
	add.s32 	%r535, %r482, %r534;
	add.s32 	%r536, %r535, 38016083;
	add.s32 	%r537, %r531, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r537, 9;
	shr.b32 	%rhs, %r537, 23;
	add.u32 	%r538, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r536, 9;
	shr.b32 	%rhs, %r536, 23;
	add.u32 	%r539, %lhs, %rhs;
	}
	add.s32 	%r540, %r539, %r526;
	add.s32 	%r541, %r538, %r527;
	xor.b32  	%r542, %r541, %r527;
	and.b32  	%r543, %r513, %r542;
	xor.b32  	%r544, %r527, %r543;
	add.s32 	%r545, %r497, %r544;
	xor.b32  	%r546, %r540, %r526;
	and.b32  	%r547, %r512, %r546;
	xor.b32  	%r548, %r526, %r547;
	add.s32 	%r549, %r496, %r548;
	add.s32 	%r550, %r549, -660478335;
	add.s32 	%r551, %r545, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r551, 14;
	shr.b32 	%rhs, %r551, 18;
	add.u32 	%r552, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r550, 14;
	shr.b32 	%rhs, %r550, 18;
	add.u32 	%r553, %lhs, %rhs;
	}
	add.s32 	%r554, %r553, %r540;
	add.s32 	%r555, %r552, %r541;
	xor.b32  	%r556, %r555, %r541;
	and.b32  	%r557, %r527, %r556;
	xor.b32  	%r558, %r541, %r557;
	add.s32 	%r559, %r513, %r558;
	xor.b32  	%r560, %r554, %r540;
	and.b32  	%r561, %r526, %r560;
	xor.b32  	%r562, %r540, %r561;
	add.s32 	%r563, %r512, %r562;
	add.s32 	%r564, %r563, -405537848;
	add.s32 	%r565, %r559, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r565, 20;
	shr.b32 	%rhs, %r565, 12;
	add.u32 	%r566, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r564, 20;
	shr.b32 	%rhs, %r564, 12;
	add.u32 	%r567, %lhs, %rhs;
	}
	add.s32 	%r568, %r567, %r554;
	add.s32 	%r569, %r566, %r555;
	xor.b32  	%r570, %r569, %r555;
	and.b32  	%r571, %r541, %r570;
	xor.b32  	%r572, %r555, %r571;
	add.s32 	%r573, %r527, %r572;
	xor.b32  	%r574, %r568, %r554;
	and.b32  	%r575, %r540, %r574;
	xor.b32  	%r576, %r554, %r575;
	add.s32 	%r577, %r526, %r576;
	add.s32 	%r578, %r577, 568446438;
	add.s32 	%r579, %r573, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r579, 5;
	shr.b32 	%rhs, %r579, 27;
	add.u32 	%r580, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r578, 5;
	shr.b32 	%rhs, %r578, 27;
	add.u32 	%r581, %lhs, %rhs;
	}
	add.s32 	%r582, %r581, %r568;
	add.s32 	%r583, %r580, %r569;
	add.s32 	%r584, %r541, %r1092;
	add.s32 	%r585, %r540, %r1092;
	xor.b32  	%r586, %r583, %r569;
	xor.b32  	%r587, %r582, %r568;
	and.b32  	%r588, %r554, %r587;
	and.b32  	%r589, %r555, %r586;
	xor.b32  	%r590, %r569, %r589;
	xor.b32  	%r591, %r568, %r588;
	add.s32 	%r592, %r585, %r591;
	add.s32 	%r593, %r584, %r590;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r593, 9;
	shr.b32 	%rhs, %r593, 23;
	add.u32 	%r594, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r592, 9;
	shr.b32 	%rhs, %r592, 23;
	add.u32 	%r595, %lhs, %rhs;
	}
	add.s32 	%r596, %r595, %r582;
	add.s32 	%r597, %r594, %r583;
	add.s32 	%r598, %r555, %r1093;
	add.s32 	%r599, %r554, %r1093;
	xor.b32  	%r600, %r597, %r583;
	xor.b32  	%r601, %r596, %r582;
	and.b32  	%r602, %r568, %r601;
	and.b32  	%r603, %r569, %r600;
	xor.b32  	%r604, %r583, %r603;
	xor.b32  	%r605, %r582, %r602;
	add.s32 	%r606, %r599, %r605;
	add.s32 	%r607, %r598, %r604;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r607, 14;
	shr.b32 	%rhs, %r607, 18;
	add.u32 	%r608, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r606, 14;
	shr.b32 	%rhs, %r606, 18;
	add.u32 	%r609, %lhs, %rhs;
	}
	add.s32 	%r610, %r609, %r596;
	add.s32 	%r611, %r608, %r597;
	xor.b32  	%r612, %r611, %r597;
	and.b32  	%r613, %r583, %r612;
	xor.b32  	%r614, %r597, %r613;
	add.s32 	%r615, %r569, %r614;
	xor.b32  	%r616, %r610, %r596;
	and.b32  	%r617, %r582, %r616;
	xor.b32  	%r618, %r596, %r617;
	add.s32 	%r619, %r568, %r618;
	add.s32 	%r620, %r619, 1163531501;
	add.s32 	%r621, %r615, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r621, 20;
	shr.b32 	%rhs, %r621, 12;
	add.u32 	%r622, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 20;
	shr.b32 	%rhs, %r620, 12;
	add.u32 	%r623, %lhs, %rhs;
	}
	add.s32 	%r624, %r623, %r610;
	add.s32 	%r625, %r622, %r611;
	xor.b32  	%r626, %r625, %r611;
	and.b32  	%r627, %r597, %r626;
	xor.b32  	%r628, %r611, %r627;
	add.s32 	%r629, %r583, %r628;
	xor.b32  	%r630, %r624, %r610;
	and.b32  	%r631, %r596, %r630;
	xor.b32  	%r632, %r610, %r631;
	add.s32 	%r633, %r582, %r632;
	add.s32 	%r634, %r633, -1444681467;
	add.s32 	%r635, %r629, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r635, 5;
	shr.b32 	%rhs, %r635, 27;
	add.u32 	%r636, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r634, 5;
	shr.b32 	%rhs, %r634, 27;
	add.u32 	%r637, %lhs, %rhs;
	}
	add.s32 	%r638, %r637, %r624;
	add.s32 	%r639, %r636, %r625;
	add.s32 	%r640, %r597, %r1094;
	add.s32 	%r641, %r596, %r1094;
	xor.b32  	%r642, %r639, %r625;
	xor.b32  	%r643, %r638, %r624;
	and.b32  	%r644, %r610, %r643;
	and.b32  	%r645, %r611, %r642;
	xor.b32  	%r646, %r625, %r645;
	xor.b32  	%r647, %r624, %r644;
	add.s32 	%r648, %r641, %r647;
	add.s32 	%r649, %r640, %r646;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r649, 9;
	shr.b32 	%rhs, %r649, 23;
	add.u32 	%r650, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r648, 9;
	shr.b32 	%rhs, %r648, 23;
	add.u32 	%r651, %lhs, %rhs;
	}
	add.s32 	%r652, %r651, %r638;
	add.s32 	%r653, %r650, %r639;
	xor.b32  	%r654, %r653, %r639;
	and.b32  	%r655, %r625, %r654;
	xor.b32  	%r656, %r639, %r655;
	add.s32 	%r657, %r611, %r656;
	xor.b32  	%r658, %r652, %r638;
	and.b32  	%r659, %r624, %r658;
	xor.b32  	%r660, %r638, %r659;
	add.s32 	%r661, %r610, %r660;
	add.s32 	%r662, %r661, 1735328473;
	add.s32 	%r663, %r657, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r663, 14;
	shr.b32 	%rhs, %r663, 18;
	add.u32 	%r664, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 14;
	shr.b32 	%rhs, %r662, 18;
	add.u32 	%r665, %lhs, %rhs;
	}
	add.s32 	%r666, %r665, %r652;
	add.s32 	%r667, %r664, %r653;
	xor.b32  	%r668, %r667, %r653;
	and.b32  	%r669, %r639, %r668;
	xor.b32  	%r670, %r653, %r669;
	add.s32 	%r671, %r625, %r670;
	xor.b32  	%r672, %r666, %r652;
	and.b32  	%r673, %r638, %r672;
	xor.b32  	%r674, %r652, %r673;
	add.s32 	%r675, %r624, %r674;
	add.s32 	%r676, %r675, -1926607734;
	add.s32 	%r677, %r671, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r677, 20;
	shr.b32 	%rhs, %r677, 12;
	add.u32 	%r678, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r676, 20;
	shr.b32 	%rhs, %r676, 12;
	add.u32 	%r679, %lhs, %rhs;
	}
	add.s32 	%r680, %r679, %r666;
	add.s32 	%r681, %r678, %r667;
	xor.b32  	%r682, %r681, %r667;
	xor.b32  	%r683, %r682, %r653;
	add.s32 	%r684, %r639, %r683;
	xor.b32  	%r685, %r680, %r666;
	xor.b32  	%r686, %r685, %r652;
	add.s32 	%r687, %r638, %r686;
	add.s32 	%r688, %r687, -378558;
	add.s32 	%r689, %r684, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r689, 4;
	shr.b32 	%rhs, %r689, 28;
	add.u32 	%r690, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r688, 4;
	shr.b32 	%rhs, %r688, 28;
	add.u32 	%r691, %lhs, %rhs;
	}
	add.s32 	%r692, %r691, %r680;
	add.s32 	%r693, %r690, %r681;
	xor.b32  	%r694, %r693, %r681;
	xor.b32  	%r695, %r694, %r667;
	add.s32 	%r696, %r653, %r695;
	xor.b32  	%r697, %r692, %r680;
	xor.b32  	%r698, %r697, %r666;
	add.s32 	%r699, %r652, %r698;
	add.s32 	%r700, %r699, -2022574463;
	add.s32 	%r701, %r696, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r701, 11;
	shr.b32 	%rhs, %r701, 21;
	add.u32 	%r702, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r700, 11;
	shr.b32 	%rhs, %r700, 21;
	add.u32 	%r703, %lhs, %rhs;
	}
	add.s32 	%r704, %r703, %r692;
	add.s32 	%r705, %r702, %r693;
	xor.b32  	%r706, %r705, %r693;
	xor.b32  	%r707, %r706, %r681;
	add.s32 	%r708, %r667, %r707;
	xor.b32  	%r709, %r704, %r692;
	xor.b32  	%r710, %r709, %r680;
	add.s32 	%r711, %r666, %r710;
	add.s32 	%r712, %r711, 1839030562;
	add.s32 	%r713, %r708, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r712, 16;
	shr.b32 	%rhs, %r712, 16;
	add.u32 	%r714, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r713, 16;
	shr.b32 	%rhs, %r713, 16;
	add.u32 	%r715, %lhs, %rhs;
	}
	add.s32 	%r716, %r715, %r705;
	add.s32 	%r717, %r714, %r704;
	add.s32 	%r718, %r681, %r1095;
	add.s32 	%r719, %r680, %r1095;
	xor.b32  	%r720, %r717, %r704;
	xor.b32  	%r721, %r716, %r705;
	xor.b32  	%r722, %r721, %r693;
	xor.b32  	%r723, %r720, %r692;
	add.s32 	%r724, %r719, %r723;
	add.s32 	%r725, %r718, %r722;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r724, 23;
	shr.b32 	%rhs, %r724, 9;
	add.u32 	%r726, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r725, 23;
	shr.b32 	%rhs, %r725, 9;
	add.u32 	%r727, %lhs, %rhs;
	}
	add.s32 	%r728, %r727, %r716;
	add.s32 	%r729, %r726, %r717;
	add.s32 	%r730, %r693, %r1096;
	add.s32 	%r731, %r692, %r1096;
	xor.b32  	%r732, %r729, %r717;
	xor.b32  	%r733, %r728, %r716;
	xor.b32  	%r734, %r733, %r705;
	xor.b32  	%r735, %r732, %r704;
	add.s32 	%r736, %r731, %r735;
	add.s32 	%r737, %r730, %r734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r737, 4;
	shr.b32 	%rhs, %r737, 28;
	add.u32 	%r738, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r736, 4;
	shr.b32 	%rhs, %r736, 28;
	add.u32 	%r739, %lhs, %rhs;
	}
	add.s32 	%r740, %r739, %r729;
	add.s32 	%r741, %r738, %r728;
	xor.b32  	%r742, %r741, %r728;
	xor.b32  	%r743, %r742, %r716;
	add.s32 	%r744, %r705, %r743;
	xor.b32  	%r745, %r740, %r729;
	xor.b32  	%r746, %r745, %r717;
	add.s32 	%r747, %r704, %r746;
	add.s32 	%r748, %r747, 1272893353;
	add.s32 	%r749, %r744, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r749, 11;
	shr.b32 	%rhs, %r749, 21;
	add.u32 	%r750, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r748, 11;
	shr.b32 	%rhs, %r748, 21;
	add.u32 	%r751, %lhs, %rhs;
	}
	add.s32 	%r752, %r751, %r740;
	add.s32 	%r753, %r750, %r741;
	xor.b32  	%r754, %r753, %r741;
	xor.b32  	%r755, %r754, %r728;
	add.s32 	%r756, %r716, %r755;
	xor.b32  	%r757, %r752, %r740;
	xor.b32  	%r758, %r757, %r729;
	add.s32 	%r759, %r717, %r758;
	add.s32 	%r760, %r759, -155497632;
	add.s32 	%r761, %r756, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r761, 16;
	shr.b32 	%rhs, %r761, 16;
	add.u32 	%r762, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r760, 16;
	shr.b32 	%rhs, %r760, 16;
	add.u32 	%r763, %lhs, %rhs;
	}
	add.s32 	%r764, %r763, %r752;
	add.s32 	%r765, %r762, %r753;
	xor.b32  	%r766, %r765, %r753;
	xor.b32  	%r767, %r766, %r741;
	add.s32 	%r768, %r728, %r767;
	xor.b32  	%r769, %r764, %r752;
	xor.b32  	%r770, %r769, %r740;
	add.s32 	%r771, %r729, %r770;
	add.s32 	%r772, %r771, -1094730640;
	add.s32 	%r773, %r768, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r773, 23;
	shr.b32 	%rhs, %r773, 9;
	add.u32 	%r774, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r772, 23;
	shr.b32 	%rhs, %r772, 9;
	add.u32 	%r775, %lhs, %rhs;
	}
	add.s32 	%r63, %r775, %r764;
	add.s32 	%r64, %r774, %r765;
	xor.b32  	%r776, %r64, %r765;
	xor.b32  	%r777, %r776, %r753;
	add.s32 	%r778, %r741, %r777;
	xor.b32  	%r779, %r63, %r764;
	xor.b32  	%r780, %r779, %r752;
	add.s32 	%r781, %r740, %r780;
	add.s32 	%r782, %r781, 681279174;
	add.s32 	%r783, %r778, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r783, 4;
	shr.b32 	%rhs, %r783, 28;
	add.u32 	%r784, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r782, 4;
	shr.b32 	%rhs, %r782, 28;
	add.u32 	%r785, %lhs, %rhs;
	}
	add.s32 	%r65, %r785, %r63;
	add.s32 	%r66, %r784, %r64;
	add.s32 	%r786, %r752, %r59;
	add.s32 	%r787, %r753, %r60;
	xor.b32  	%r788, %r66, %r64;
	xor.b32  	%r789, %r788, %r765;
	add.s32 	%r790, %r787, %r789;
	xor.b32  	%r791, %r65, %r63;
	xor.b32  	%r792, %r791, %r764;
	add.s32 	%r793, %r786, %r792;
	add.s32 	%r794, %r793, -358537222;
	add.s32 	%r795, %r790, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r794, 11;
	shr.b32 	%rhs, %r794, 21;
	add.u32 	%r796, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r795, 11;
	shr.b32 	%rhs, %r795, 21;
	add.u32 	%r797, %lhs, %rhs;
	}
	add.s32 	%r68, %r797, %r66;
	add.s32 	%r67, %r796, %r65;
	add.s32 	%r798, %r765, %r1097;
	add.s32 	%r799, %r764, %r1097;
	xor.b32  	%r800, %r67, %r65;
	xor.b32  	%r801, %r68, %r66;
	xor.b32  	%r802, %r801, %r64;
	xor.b32  	%r803, %r800, %r63;
	add.s32 	%r804, %r799, %r803;
	add.s32 	%r805, %r798, %r802;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r804, 16;
	shr.b32 	%rhs, %r804, 16;
	add.u32 	%r806, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r805, 16;
	shr.b32 	%rhs, %r805, 16;
	add.u32 	%r807, %lhs, %rhs;
	}
	add.s32 	%r70, %r807, %r68;
	add.s32 	%r69, %r806, %r67;
	setp.eq.s32	%p3, %r61, %r69;
	@%p3 bra 	BB4_5;

	setp.ne.s32	%p4, %r62, %r70;
	@%p4 bra 	BB4_16;

BB4_5:
	xor.b32  	%r808, %r70, %r68;
	xor.b32  	%r809, %r808, %r66;
	add.s32 	%r810, %r64, %r809;
	xor.b32  	%r811, %r69, %r67;
	xor.b32  	%r812, %r811, %r65;
	add.s32 	%r813, %r63, %r812;
	add.s32 	%r814, %r813, 76029189;
	add.s32 	%r815, %r810, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r815, 23;
	shr.b32 	%rhs, %r815, 9;
	add.u32 	%r816, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r814, 23;
	shr.b32 	%rhs, %r814, 9;
	add.u32 	%r817, %lhs, %rhs;
	}
	add.s32 	%r71, %r817, %r69;
	add.s32 	%r72, %r816, %r70;
	xor.b32  	%r818, %r72, %r70;
	xor.b32  	%r819, %r71, %r69;
	xor.b32  	%r820, %r819, %r67;
	xor.b32  	%r821, %r818, %r68;
	add.s32 	%r822, %r66, %r821;
	add.s32 	%r823, %r65, %r820;
	add.s32 	%r824, %r823, -640364487;
	add.s32 	%r825, %r822, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r825, 4;
	shr.b32 	%rhs, %r825, 28;
	add.u32 	%r826, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r824, 4;
	shr.b32 	%rhs, %r824, 28;
	add.u32 	%r827, %lhs, %rhs;
	}
	add.s32 	%r73, %r827, %r71;
	add.s32 	%r74, %r826, %r72;
	xor.b32  	%r828, %r74, %r72;
	xor.b32  	%r829, %r73, %r71;
	xor.b32  	%r830, %r829, %r69;
	xor.b32  	%r831, %r828, %r70;
	add.s32 	%r832, %r68, %r831;
	add.s32 	%r833, %r67, %r830;
	add.s32 	%r834, %r833, -421815835;
	add.s32 	%r835, %r832, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r834, 11;
	shr.b32 	%rhs, %r834, 21;
	add.u32 	%r836, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r835, 11;
	shr.b32 	%rhs, %r835, 21;
	add.u32 	%r837, %lhs, %rhs;
	}
	add.s32 	%r76, %r837, %r74;
	add.s32 	%r75, %r836, %r73;
	setp.eq.s32	%p5, %r12, %r75;
	setp.eq.s32	%p6, %r12, %r76;
	or.pred  	%p7, %p5, %p6;
	@!%p7 bra 	BB4_16;
	bra.uni 	BB4_6;

BB4_6:
	add.s32 	%r1102, %r6, 718787259;
	add.s32 	%r1101, %r7, -2054922799;
	add.s32 	%r1100, %r8, -1894986606;
	add.s32 	%r1099, %r10, -1416354905;
	add.s32 	%r1098, %r6, -995338651;
	xor.b32  	%r838, %r76, %r74;
	xor.b32  	%r839, %r838, %r72;
	add.s32 	%r840, %r70, %r839;
	xor.b32  	%r841, %r75, %r73;
	xor.b32  	%r842, %r841, %r71;
	add.s32 	%r843, %r69, %r842;
	add.s32 	%r844, %r843, 530742520;
	add.s32 	%r845, %r840, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r844, 16;
	shr.b32 	%rhs, %r844, 16;
	add.u32 	%r846, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r845, 16;
	shr.b32 	%rhs, %r845, 16;
	add.u32 	%r847, %lhs, %rhs;
	}
	add.s32 	%r848, %r847, %r76;
	add.s32 	%r849, %r846, %r75;
	xor.b32  	%r850, %r849, %r75;
	xor.b32  	%r851, %r848, %r76;
	xor.b32  	%r852, %r851, %r74;
	xor.b32  	%r853, %r850, %r73;
	add.s32 	%r854, %r72, %r1098;
	add.s32 	%r855, %r71, %r1098;
	add.s32 	%r856, %r855, %r853;
	add.s32 	%r857, %r854, %r852;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r857, 23;
	shr.b32 	%rhs, %r857, 9;
	add.u32 	%r858, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r856, 23;
	shr.b32 	%rhs, %r856, 9;
	add.u32 	%r859, %lhs, %rhs;
	}
	add.s32 	%r860, %r859, %r849;
	add.s32 	%r861, %r858, %r848;
	add.s32 	%r862, %r73, %r59;
	add.s32 	%r863, %r74, %r60;
	not.b32 	%r864, %r76;
	or.b32  	%r865, %r861, %r864;
	xor.b32  	%r866, %r848, %r865;
	add.s32 	%r867, %r863, %r866;
	not.b32 	%r868, %r75;
	or.b32  	%r869, %r860, %r868;
	xor.b32  	%r870, %r849, %r869;
	add.s32 	%r871, %r862, %r870;
	add.s32 	%r872, %r871, -198630844;
	add.s32 	%r873, %r867, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r873, 6;
	shr.b32 	%rhs, %r873, 26;
	add.u32 	%r874, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 6;
	shr.b32 	%rhs, %r872, 26;
	add.u32 	%r875, %lhs, %rhs;
	}
	add.s32 	%r876, %r875, %r860;
	add.s32 	%r877, %r874, %r861;
	not.b32 	%r878, %r849;
	not.b32 	%r879, %r848;
	or.b32  	%r880, %r877, %r879;
	or.b32  	%r881, %r876, %r878;
	xor.b32  	%r882, %r860, %r881;
	xor.b32  	%r883, %r861, %r880;
	add.s32 	%r884, %r76, %r883;
	add.s32 	%r885, %r75, %r882;
	add.s32 	%r886, %r885, 1126891415;
	add.s32 	%r887, %r884, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r886, 10;
	shr.b32 	%rhs, %r886, 22;
	add.u32 	%r888, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r887, 10;
	shr.b32 	%rhs, %r887, 22;
	add.u32 	%r889, %lhs, %rhs;
	}
	add.s32 	%r890, %r889, %r877;
	add.s32 	%r891, %r888, %r876;
	add.s32 	%r892, %r848, %r1099;
	add.s32 	%r893, %r849, %r1099;
	not.b32 	%r894, %r861;
	not.b32 	%r895, %r860;
	or.b32  	%r896, %r891, %r895;
	or.b32  	%r897, %r890, %r894;
	xor.b32  	%r898, %r877, %r897;
	xor.b32  	%r899, %r876, %r896;
	add.s32 	%r900, %r893, %r899;
	add.s32 	%r901, %r892, %r898;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r901, 15;
	shr.b32 	%rhs, %r901, 17;
	add.u32 	%r902, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r900, 15;
	shr.b32 	%rhs, %r900, 17;
	add.u32 	%r903, %lhs, %rhs;
	}
	add.s32 	%r904, %r903, %r891;
	add.s32 	%r905, %r902, %r890;
	not.b32 	%r906, %r877;
	or.b32  	%r907, %r905, %r906;
	xor.b32  	%r908, %r890, %r907;
	add.s32 	%r909, %r861, %r908;
	not.b32 	%r910, %r876;
	or.b32  	%r911, %r904, %r910;
	xor.b32  	%r912, %r891, %r911;
	add.s32 	%r913, %r860, %r912;
	add.s32 	%r914, %r913, -57434055;
	add.s32 	%r915, %r909, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r915, 21;
	shr.b32 	%rhs, %r915, 11;
	add.u32 	%r916, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r914, 21;
	shr.b32 	%rhs, %r914, 11;
	add.u32 	%r917, %lhs, %rhs;
	}
	add.s32 	%r918, %r917, %r904;
	add.s32 	%r919, %r916, %r905;
	not.b32 	%r920, %r890;
	or.b32  	%r921, %r919, %r920;
	xor.b32  	%r922, %r905, %r921;
	add.s32 	%r923, %r877, %r922;
	not.b32 	%r924, %r891;
	or.b32  	%r925, %r918, %r924;
	xor.b32  	%r926, %r904, %r925;
	add.s32 	%r927, %r876, %r926;
	add.s32 	%r928, %r927, 1700485571;
	add.s32 	%r929, %r923, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r928, 6;
	shr.b32 	%rhs, %r928, 26;
	add.u32 	%r930, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r929, 6;
	shr.b32 	%rhs, %r929, 26;
	add.u32 	%r931, %lhs, %rhs;
	}
	add.s32 	%r932, %r931, %r919;
	add.s32 	%r933, %r930, %r918;
	add.s32 	%r934, %r890, %r1100;
	add.s32 	%r935, %r891, %r1100;
	not.b32 	%r936, %r905;
	not.b32 	%r937, %r904;
	or.b32  	%r938, %r933, %r937;
	or.b32  	%r939, %r932, %r936;
	xor.b32  	%r940, %r919, %r939;
	xor.b32  	%r941, %r918, %r938;
	add.s32 	%r942, %r935, %r941;
	add.s32 	%r943, %r934, %r940;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r943, 10;
	shr.b32 	%rhs, %r943, 22;
	add.u32 	%r944, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r942, 10;
	shr.b32 	%rhs, %r942, 22;
	add.u32 	%r945, %lhs, %rhs;
	}
	add.s32 	%r946, %r945, %r933;
	add.s32 	%r947, %r944, %r932;
	not.b32 	%r948, %r919;
	or.b32  	%r949, %r947, %r948;
	xor.b32  	%r950, %r932, %r949;
	add.s32 	%r951, %r905, %r950;
	not.b32 	%r952, %r918;
	or.b32  	%r953, %r946, %r952;
	xor.b32  	%r954, %r933, %r953;
	add.s32 	%r955, %r904, %r954;
	add.s32 	%r956, %r955, -1051523;
	add.s32 	%r957, %r951, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r956, 15;
	shr.b32 	%rhs, %r956, 17;
	add.u32 	%r958, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r957, 15;
	shr.b32 	%rhs, %r957, 17;
	add.u32 	%r959, %lhs, %rhs;
	}
	add.s32 	%r960, %r959, %r947;
	add.s32 	%r961, %r958, %r946;
	add.s32 	%r962, %r919, %r1101;
	add.s32 	%r963, %r918, %r1101;
	not.b32 	%r964, %r932;
	not.b32 	%r965, %r933;
	or.b32  	%r966, %r961, %r965;
	or.b32  	%r967, %r960, %r964;
	xor.b32  	%r968, %r947, %r967;
	xor.b32  	%r969, %r946, %r966;
	add.s32 	%r970, %r963, %r969;
	add.s32 	%r971, %r962, %r968;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 21;
	shr.b32 	%rhs, %r971, 11;
	add.u32 	%r972, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r970, 21;
	shr.b32 	%rhs, %r970, 11;
	add.u32 	%r973, %lhs, %rhs;
	}
	add.s32 	%r974, %r973, %r961;
	add.s32 	%r975, %r972, %r960;
	not.b32 	%r976, %r947;
	or.b32  	%r977, %r975, %r976;
	xor.b32  	%r978, %r960, %r977;
	add.s32 	%r979, %r932, %r978;
	not.b32 	%r980, %r946;
	or.b32  	%r981, %r974, %r980;
	xor.b32  	%r982, %r961, %r981;
	add.s32 	%r983, %r933, %r982;
	add.s32 	%r984, %r983, 1873313359;
	add.s32 	%r985, %r979, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r985, 6;
	shr.b32 	%rhs, %r985, 26;
	add.u32 	%r986, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r984, 6;
	shr.b32 	%rhs, %r984, 26;
	add.u32 	%r987, %lhs, %rhs;
	}
	add.s32 	%r988, %r987, %r974;
	add.s32 	%r989, %r986, %r975;
	not.b32 	%r990, %r960;
	or.b32  	%r991, %r989, %r990;
	xor.b32  	%r992, %r975, %r991;
	add.s32 	%r993, %r947, %r992;
	not.b32 	%r994, %r961;
	or.b32  	%r995, %r988, %r994;
	xor.b32  	%r996, %r974, %r995;
	add.s32 	%r997, %r946, %r996;
	add.s32 	%r998, %r997, -30611744;
	add.s32 	%r999, %r993, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r999, 10;
	shr.b32 	%rhs, %r999, 22;
	add.u32 	%r1000, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r998, 10;
	shr.b32 	%rhs, %r998, 22;
	add.u32 	%r1001, %lhs, %rhs;
	}
	add.s32 	%r1002, %r1001, %r988;
	add.s32 	%r1003, %r1000, %r989;
	not.b32 	%r1004, %r975;
	or.b32  	%r1005, %r1003, %r1004;
	xor.b32  	%r1006, %r989, %r1005;
	add.s32 	%r1007, %r960, %r1006;
	not.b32 	%r1008, %r974;
	or.b32  	%r1009, %r1002, %r1008;
	xor.b32  	%r1010, %r988, %r1009;
	add.s32 	%r1011, %r961, %r1010;
	add.s32 	%r1012, %r1011, -1560198380;
	add.s32 	%r1013, %r1007, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1013, 15;
	shr.b32 	%rhs, %r1013, 17;
	add.u32 	%r1014, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1012, 15;
	shr.b32 	%rhs, %r1012, 17;
	add.u32 	%r1015, %lhs, %rhs;
	}
	add.s32 	%r1016, %r1015, %r1002;
	add.s32 	%r1017, %r1014, %r1003;
	not.b32 	%r1018, %r989;
	or.b32  	%r1019, %r1017, %r1018;
	xor.b32  	%r1020, %r1003, %r1019;
	add.s32 	%r1021, %r975, %r1020;
	not.b32 	%r1022, %r988;
	or.b32  	%r1023, %r1016, %r1022;
	xor.b32  	%r1024, %r1002, %r1023;
	add.s32 	%r1025, %r974, %r1024;
	add.s32 	%r1026, %r1025, 1309151649;
	add.s32 	%r1027, %r1021, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1027, 21;
	shr.b32 	%rhs, %r1027, 11;
	add.u32 	%r1028, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1026, 21;
	shr.b32 	%rhs, %r1026, 11;
	add.u32 	%r1029, %lhs, %rhs;
	}
	add.s32 	%r1030, %r1029, %r1016;
	add.s32 	%r1031, %r1028, %r1017;
	not.b32 	%r1032, %r1003;
	or.b32  	%r1033, %r1031, %r1032;
	xor.b32  	%r1034, %r1017, %r1033;
	add.s32 	%r1035, %r989, %r1034;
	not.b32 	%r1036, %r1002;
	or.b32  	%r1037, %r1030, %r1036;
	xor.b32  	%r1038, %r1016, %r1037;
	add.s32 	%r1039, %r988, %r1038;
	add.s32 	%r1040, %r1039, -145523070;
	add.s32 	%r1041, %r1035, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1041, 6;
	shr.b32 	%rhs, %r1041, 26;
	add.u32 	%r1042, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1040, 6;
	shr.b32 	%rhs, %r1040, 26;
	add.u32 	%r1043, %lhs, %rhs;
	}
	add.s32 	%r77, %r1043, %r1030;
	add.s32 	%r78, %r1042, %r1031;
	not.b32 	%r1044, %r1017;
	or.b32  	%r1045, %r78, %r1044;
	xor.b32  	%r1046, %r1031, %r1045;
	add.s32 	%r1047, %r1003, %r1046;
	not.b32 	%r1048, %r1016;
	or.b32  	%r1049, %r77, %r1048;
	xor.b32  	%r1050, %r1030, %r1049;
	add.s32 	%r1051, %r1002, %r1050;
	add.s32 	%r1052, %r1051, -1120210379;
	add.s32 	%r1053, %r1047, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1052, 10;
	shr.b32 	%rhs, %r1052, 22;
	add.u32 	%r1054, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1053, 10;
	shr.b32 	%rhs, %r1053, 22;
	add.u32 	%r1055, %lhs, %rhs;
	}
	add.s32 	%r80, %r1055, %r78;
	add.s32 	%r79, %r1054, %r77;
	add.s32 	%r1056, %r1017, %r1102;
	add.s32 	%r1057, %r1016, %r1102;
	not.b32 	%r1058, %r1031;
	not.b32 	%r1059, %r1030;
	or.b32  	%r1060, %r79, %r1059;
	or.b32  	%r1061, %r80, %r1058;
	xor.b32  	%r1062, %r78, %r1061;
	xor.b32  	%r1063, %r77, %r1060;
	add.s32 	%r1064, %r1057, %r1063;
	add.s32 	%r1065, %r1056, %r1062;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1065, 15;
	shr.b32 	%rhs, %r1065, 17;
	add.u32 	%r1066, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1064, 15;
	shr.b32 	%rhs, %r1064, 17;
	add.u32 	%r1067, %lhs, %rhs;
	}
	add.s32 	%r81, %r1067, %r79;
	add.s32 	%r82, %r1066, %r80;
	not.b32 	%r1068, %r78;
	or.b32  	%r1069, %r82, %r1068;
	xor.b32  	%r1070, %r80, %r1069;
	add.s32 	%r1071, %r1031, %r1070;
	not.b32 	%r1072, %r77;
	or.b32  	%r1073, %r81, %r1072;
	xor.b32  	%r1074, %r79, %r1073;
	add.s32 	%r1075, %r1030, %r1074;
	add.s32 	%r1076, %r1075, -343485551;
	add.s32 	%r1077, %r1071, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1076, 21;
	shr.b32 	%rhs, %r1076, 11;
	add.u32 	%r1078, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1077, 21;
	shr.b32 	%rhs, %r1077, 11;
	add.u32 	%r1079, %lhs, %rhs;
	}
	add.s32 	%r84, %r1079, %r82;
	add.s32 	%r83, %r1078, %r81;
	setp.eq.s32	%p8, %r77, %r4;
	setp.eq.s32	%p9, %r79, %r5;
	and.pred  	%p10, %p8, %p9;
	setp.eq.s32	%p11, %r81, %r3;
	and.pred  	%p12, %p10, %p11;
	setp.eq.s32	%p13, %r83, %r2;
	and.pred  	%p14, %p12, %p13;
	@!%p14 bra 	BB4_11;
	bra.uni 	BB4_7;

BB4_7:
	mul.wide.u32 	%rd13, %r92, 4;
	add.s64 	%rd14, %rd6, %rd13;
	atom.global.add.u32 	%r1080, [%rd14], 1;
	setp.ne.s32	%p15, %r1080, 0;
	@%p15 bra 	BB4_11;

	atom.global.add.u32 	%r85, [%rd7], 1;
	setp.lt.u32	%p16, %r85, %r91;
	@%p16 bra 	BB4_10;
	bra.uni 	BB4_9;

BB4_10:
	mul.wide.u32 	%rd15, %r85, 20;
	add.s64 	%rd16, %rd4, %rd15;
	st.global.u32 	[%rd16], %r89;
	mov.u32 	%r1082, 0;
	st.global.u32 	[%rd16+4], %r1082;
	st.global.u32 	[%rd16+8], %r92;
	st.global.u32 	[%rd16+12], %r1;
	st.global.u32 	[%rd16+16], %r1103;
	bra.uni 	BB4_11;

BB4_9:
	atom.global.add.u32 	%r1081, [%rd7], -1;

BB4_11:
	setp.eq.s32	%p17, %r78, %r4;
	setp.eq.s32	%p18, %r80, %r5;
	and.pred  	%p19, %p17, %p18;
	setp.eq.s32	%p20, %r82, %r3;
	and.pred  	%p21, %p19, %p20;
	setp.eq.s32	%p22, %r84, %r2;
	and.pred  	%p23, %p21, %p22;
	add.s32 	%r86, %r1103, 1;
	setp.lt.u32	%p24, %r86, %r90;
	and.pred  	%p25, %p23, %p24;
	@!%p25 bra 	BB4_16;
	bra.uni 	BB4_12;

BB4_12:
	mul.wide.u32 	%rd17, %r92, 4;
	add.s64 	%rd18, %rd6, %rd17;
	atom.global.add.u32 	%r1083, [%rd18], 1;
	setp.ne.s32	%p26, %r1083, 0;
	@%p26 bra 	BB4_16;

	atom.global.add.u32 	%r87, [%rd7], 1;
	setp.lt.u32	%p27, %r87, %r91;
	@%p27 bra 	BB4_15;
	bra.uni 	BB4_14;

BB4_15:
	mul.wide.u32 	%rd19, %r87, 20;
	add.s64 	%rd20, %rd4, %rd19;
	st.global.u32 	[%rd20], %r89;
	mov.u32 	%r1085, 0;
	st.global.u32 	[%rd20+4], %r1085;
	st.global.u32 	[%rd20+8], %r92;
	st.global.u32 	[%rd20+12], %r1;
	add.s32 	%r1086, %r1103, 1;
	st.global.u32 	[%rd20+16], %r1086;
	bra.uni 	BB4_16;

BB4_14:
	atom.global.add.u32 	%r1084, [%rd7], -1;

BB4_16:
	add.s32 	%r1103, %r1103, 2;
	setp.lt.u32	%p28, %r1103, %r90;
	@%p28 bra 	BB4_3;

BB4_17:
	ret;
}

	// .globl	m00000_s08
.entry m00000_s08(
	.param .u64 .ptr .global .align 4 m00000_s08_param_0,
	.param .u64 .ptr .global .align 4 m00000_s08_param_1,
	.param .u64 .ptr .global .align 4 m00000_s08_param_2,
	.param .u64 .ptr .global .align 8 m00000_s08_param_3,
	.param .u64 .ptr .global .align 1 m00000_s08_param_4,
	.param .u64 .ptr .global .align 1 m00000_s08_param_5,
	.param .u64 .ptr .global .align 4 m00000_s08_param_6,
	.param .u64 .ptr .global .align 4 m00000_s08_param_7,
	.param .u64 .ptr .global .align 4 m00000_s08_param_8,
	.param .u64 .ptr .global .align 4 m00000_s08_param_9,
	.param .u64 .ptr .global .align 4 m00000_s08_param_10,
	.param .u64 .ptr .global .align 4 m00000_s08_param_11,
	.param .u64 .ptr .global .align 4 m00000_s08_param_12,
	.param .u64 .ptr .global .align 4 m00000_s08_param_13,
	.param .u64 .ptr .global .align 4 m00000_s08_param_14,
	.param .u64 .ptr .global .align 4 m00000_s08_param_15,
	.param .u64 .ptr .global .align 4 m00000_s08_param_16,
	.param .u64 .ptr .global .align 4 m00000_s08_param_17,
	.param .u64 .ptr .global .align 1 m00000_s08_param_18,
	.param .u64 .ptr .global .align 4 m00000_s08_param_19,
	.param .u64 .ptr .global .align 4 m00000_s08_param_20,
	.param .u64 .ptr .global .align 4 m00000_s08_param_21,
	.param .u64 .ptr .global .align 4 m00000_s08_param_22,
	.param .u64 .ptr .global .align 4 m00000_s08_param_23,
	.param .u32 m00000_s08_param_24,
	.param .u32 m00000_s08_param_25,
	.param .u32 m00000_s08_param_26,
	.param .u32 m00000_s08_param_27,
	.param .u32 m00000_s08_param_28,
	.param .u32 m00000_s08_param_29,
	.param .u32 m00000_s08_param_30,
	.param .u32 m00000_s08_param_31,
	.param .u32 m00000_s08_param_32,
	.param .u32 m00000_s08_param_33,
	.param .u32 m00000_s08_param_34
)
{
	.reg .pred 	%p<29>;
	.reg .b32 	%r<1160>;
	.reg .b64 	%rd<22>;


	ld.param.u64 	%rd2, [m00000_s08_param_0];
	ld.param.u64 	%rd4, [m00000_s08_param_14];
	ld.param.u64 	%rd5, [m00000_s08_param_15];
	ld.param.u64 	%rd6, [m00000_s08_param_16];
	ld.param.u64 	%rd7, [m00000_s08_param_19];
	ld.param.u32 	%r125, [m00000_s08_param_27];
	ld.param.u32 	%r126, [m00000_s08_param_30];
	ld.param.u32 	%r127, [m00000_s08_param_31];
	ld.param.u32 	%r128, [m00000_s08_param_32];
	ld.param.u32 	%r129, [m00000_s08_param_34];
	mov.b32	%r130, %envreg3;
	mov.u32 	%r131, %ctaid.x;
	mov.u32 	%r132, %ntid.x;
	mad.lo.s32 	%r133, %r131, %r132, %r130;
	mov.u32 	%r134, %tid.x;
	add.s32 	%r1, %r133, %r134;
	setp.ge.u32	%p1, %r1, %r129;
	@%p1 bra 	BB5_17;

	mul.wide.u32 	%rd8, %r1, 80;
	add.s64 	%rd1, %rd2, %rd8;
	mul.wide.u32 	%rd9, %r128, 16;
	add.s64 	%rd10, %rd5, %rd9;
	ldu.global.u32 	%r2, [%rd10+4];
	ldu.global.u32 	%r3, [%rd10+8];
	sub.s32 	%r135, %r2, %r3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r135, 11;
	shr.b32 	%rhs, %r135, 21;
	add.u32 	%r136, %lhs, %rhs;
	}
	ldu.global.u32 	%r4, [%rd10];
	not.b32 	%r137, %r4;
	or.b32  	%r138, %r3, %r137;
	ldu.global.u32 	%r5, [%rd10+12];
	xor.b32  	%r139, %r138, %r5;
	sub.s32 	%r140, %r136, %r139;
	add.s32 	%r141, %r140, 343485551;
	sub.s32 	%r142, %r3, %r5;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r142, 17;
	shr.b32 	%rhs, %r142, 15;
	add.u32 	%r143, %lhs, %rhs;
	}
	mov.u32 	%r144, -343485552;
	sub.s32 	%r145, %r144, %r140;
	or.b32  	%r146, %r145, %r5;
	xor.b32  	%r147, %r146, %r4;
	sub.s32 	%r148, %r143, %r147;
	ld.global.u32 	%r6, [%rd1+8];
	sub.s32 	%r149, %r148, %r6;
	add.s32 	%r150, %r149, -718787259;
	sub.s32 	%r151, %r5, %r4;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r151, 22;
	shr.b32 	%rhs, %r151, 10;
	add.u32 	%r152, %lhs, %rhs;
	}
	mov.u32 	%r153, 718787258;
	sub.s32 	%r154, %r153, %r149;
	or.b32  	%r155, %r154, %r4;
	xor.b32  	%r156, %r155, %r141;
	sub.s32 	%r157, %r152, %r156;
	add.s32 	%r158, %r157, 1120210379;
	sub.s32 	%r159, %r4, %r141;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r159, 26;
	shr.b32 	%rhs, %r159, 6;
	add.u32 	%r160, %lhs, %rhs;
	}
	mov.u32 	%r161, -1120210380;
	sub.s32 	%r162, %r161, %r157;
	or.b32  	%r163, %r162, %r141;
	xor.b32  	%r164, %r163, %r150;
	sub.s32 	%r165, %r160, %r164;
	ld.global.u32 	%r7, [%rd1+16];
	sub.s32 	%r166, %r165, %r7;
	add.s32 	%r167, %r166, 145523070;
	sub.s32 	%r168, %r141, %r150;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r168, 11;
	shr.b32 	%rhs, %r168, 21;
	add.u32 	%r169, %lhs, %rhs;
	}
	mov.u32 	%r170, -145523071;
	sub.s32 	%r171, %r170, %r166;
	or.b32  	%r172, %r171, %r150;
	xor.b32  	%r173, %r172, %r158;
	sub.s32 	%r174, %r169, %r173;
	add.s32 	%r175, %r174, -1309151649;
	sub.s32 	%r176, %r150, %r158;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r176, 17;
	shr.b32 	%rhs, %r176, 15;
	add.u32 	%r177, %lhs, %rhs;
	}
	mov.u32 	%r178, 1309151648;
	sub.s32 	%r179, %r178, %r174;
	or.b32  	%r180, %r179, %r158;
	xor.b32  	%r181, %r180, %r167;
	sub.s32 	%r182, %r177, %r181;
	ld.global.u32 	%r8, [%rd1+24];
	sub.s32 	%r183, %r182, %r8;
	add.s32 	%r184, %r183, 1560198380;
	sub.s32 	%r185, %r158, %r167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r185, 22;
	shr.b32 	%rhs, %r185, 10;
	add.u32 	%r186, %lhs, %rhs;
	}
	mov.u32 	%r187, -1560198381;
	sub.s32 	%r188, %r187, %r183;
	or.b32  	%r189, %r188, %r167;
	xor.b32  	%r190, %r189, %r175;
	sub.s32 	%r191, %r186, %r190;
	add.s32 	%r192, %r191, 30611744;
	sub.s32 	%r193, %r167, %r175;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r193, 26;
	shr.b32 	%rhs, %r193, 6;
	add.u32 	%r194, %lhs, %rhs;
	}
	mov.u32 	%r195, -30611745;
	sub.s32 	%r196, %r195, %r191;
	or.b32  	%r197, %r196, %r175;
	xor.b32  	%r198, %r197, %r184;
	sub.s32 	%r199, %r194, %r198;
	add.s32 	%r200, %r199, -1873313359;
	sub.s32 	%r201, %r175, %r184;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r201, 11;
	shr.b32 	%rhs, %r201, 21;
	add.u32 	%r202, %lhs, %rhs;
	}
	mov.u32 	%r203, 1873313358;
	sub.s32 	%r204, %r203, %r199;
	or.b32  	%r205, %r204, %r184;
	xor.b32  	%r206, %r205, %r192;
	sub.s32 	%r207, %r202, %r206;
	ld.global.u32 	%r9, [%rd1+4];
	sub.s32 	%r208, %r207, %r9;
	add.s32 	%r209, %r208, 2054922799;
	sub.s32 	%r210, %r184, %r192;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r210, 17;
	shr.b32 	%rhs, %r210, 15;
	add.u32 	%r211, %lhs, %rhs;
	}
	mov.u32 	%r212, -2054922800;
	sub.s32 	%r213, %r212, %r208;
	or.b32  	%r214, %r213, %r192;
	xor.b32  	%r215, %r214, %r200;
	sub.s32 	%r216, %r211, %r215;
	add.s32 	%r217, %r216, 1051523;
	sub.s32 	%r218, %r192, %r200;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r218, 22;
	shr.b32 	%rhs, %r218, 10;
	add.u32 	%r219, %lhs, %rhs;
	}
	mov.u32 	%r220, -1051524;
	sub.s32 	%r221, %r220, %r216;
	or.b32  	%r222, %r221, %r200;
	xor.b32  	%r223, %r222, %r209;
	sub.s32 	%r224, %r219, %r223;
	ld.global.u32 	%r10, [%rd1+12];
	sub.s32 	%r225, %r224, %r10;
	add.s32 	%r226, %r225, 1894986606;
	sub.s32 	%r227, %r200, %r209;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r227, 26;
	shr.b32 	%rhs, %r227, 6;
	add.u32 	%r228, %lhs, %rhs;
	}
	mov.u32 	%r229, -1894986607;
	sub.s32 	%r230, %r229, %r225;
	or.b32  	%r231, %r230, %r209;
	xor.b32  	%r232, %r231, %r217;
	sub.s32 	%r233, %r228, %r232;
	add.s32 	%r234, %r233, -1700485571;
	sub.s32 	%r235, %r209, %r217;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r235, 11;
	shr.b32 	%rhs, %r235, 21;
	add.u32 	%r236, %lhs, %rhs;
	}
	mov.u32 	%r237, 1700485570;
	sub.s32 	%r238, %r237, %r233;
	or.b32  	%r239, %r238, %r217;
	xor.b32  	%r240, %r239, %r226;
	sub.s32 	%r241, %r236, %r240;
	ld.global.u32 	%r11, [%rd1+20];
	sub.s32 	%r242, %r241, %r11;
	add.s32 	%r12, %r242, 57434055;
	sub.s32 	%r243, %r217, %r226;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r243, 17;
	shr.b32 	%rhs, %r243, 15;
	add.u32 	%r244, %lhs, %rhs;
	}
	mov.u32 	%r245, -57434056;
	sub.s32 	%r246, %r245, %r242;
	or.b32  	%r247, %r246, %r226;
	xor.b32  	%r248, %r247, %r234;
	sub.s32 	%r249, %r244, %r248;
	ld.global.u32 	%r13, [%rd1+56];
	sub.s32 	%r250, %r249, %r13;
	add.s32 	%r14, %r250, 1416354905;
	sub.s32 	%r251, %r226, %r234;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r251, 22;
	shr.b32 	%rhs, %r251, 10;
	add.u32 	%r252, %lhs, %rhs;
	}
	mov.u32 	%r253, -1416354906;
	sub.s32 	%r254, %r253, %r250;
	or.b32  	%r255, %r254, %r234;
	xor.b32  	%r256, %r255, %r12;
	sub.s32 	%r257, %r252, %r256;
	ld.global.u32 	%r15, [%rd1+28];
	sub.s32 	%r258, %r257, %r15;
	add.s32 	%r16, %r258, -1126891415;
	sub.s32 	%r259, %r234, %r12;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r259, 26;
	shr.b32 	%rhs, %r259, 6;
	add.u32 	%r260, %lhs, %rhs;
	}
	mov.u32 	%r261, 1126891414;
	sub.s32 	%r262, %r261, %r258;
	or.b32  	%r263, %r262, %r12;
	xor.b32  	%r264, %r263, %r14;
	add.s32 	%r265, %r260, 198630844;
	sub.s32 	%r17, %r265, %r264;
	setp.eq.s32	%p2, %r126, 0;
	@%p2 bra 	BB5_17;

	sub.s32 	%r267, %r12, %r14;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r267, 9;
	shr.b32 	%rhs, %r267, 23;
	add.u32 	%r268, %lhs, %rhs;
	}
	mov.u32 	%r269, 995338651;
	sub.s32 	%r270, %r269, %r6;
	sub.s32 	%r271, %r14, %r16;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r271, 16;
	shr.b32 	%rhs, %r271, 16;
	add.u32 	%r272, %lhs, %rhs;
	}
	ld.global.u32 	%r19, [%rd1];
	add.s32 	%r24, %r270, %r268;
	xor.b32  	%r26, %r16, %r14;
	add.s32 	%r28, %r272, -530742520;
	mov.u32 	%r1159, 0;

BB5_3:
	add.s32 	%r1148, %r10, -722521979;
	add.s32 	%r1147, %r15, -155497632;
	add.s32 	%r1146, %r7, 1272893353;
	add.s32 	%r1145, %r9, -1530992060;
	add.s32 	%r1144, %r13, -35309556;
	add.s32 	%r1143, %r11, -378558;
	add.s32 	%r1142, %r15, 1735328473;
	add.s32 	%r1141, %r6, -51403784;
	add.s32 	%r1140, %r10, -187363961;
	add.s32 	%r1139, %r13, -1019803690;
	add.s32 	%r1138, %r7, -405537848;
	add.s32 	%r1137, %r11, -701558691;
	add.s32 	%r1136, %r8, -1069501632;
	add.s32 	%r1135, %r9, -165796510;
	add.s32 	%r1134, %r13, -1502002290;
	add.s32 	%r1133, %r15, -45705983;
	add.s32 	%r1132, %r8, -1473231341;
	add.s32 	%r1131, %r11, 1200080426;
	add.s32 	%r1130, %r7, -176418897;
	add.s32 	%r1129, %r10, -1316259209;
	add.s32 	%r1128, %r6, -1126478375;
	add.s32 	%r1127, %r9, -117830708;
	ld.param.u64 	%rd21, [m00000_s08_param_3];
	shr.u32 	%r273, %r1159, 1;
	mul.wide.u32 	%rd11, %r273, 8;
	add.s64 	%rd12, %rd21, %rd11;
	ld.global.v2.u32 	{%r274, %r275}, [%rd12];
	or.b32  	%r96, %r19, %r275;
	or.b32  	%r95, %r19, %r274;
	sub.s32 	%r278, %r17, %r95;
	sub.s32 	%r279, %r17, %r96;
	xor.b32  	%r280, %r279, %r26;
	xor.b32  	%r281, %r278, %r26;
	sub.s32 	%r282, %r24, %r281;
	sub.s32 	%r283, %r24, %r280;
	xor.b32  	%r284, %r279, %r283;
	xor.b32  	%r285, %r278, %r282;
	xor.b32  	%r286, %r285, %r16;
	xor.b32  	%r287, %r284, %r16;
	sub.s32 	%r98, %r28, %r287;
	sub.s32 	%r97, %r28, %r286;
	add.s32 	%r288, %r95, -680876937;
	add.s32 	%r289, %r96, -680876937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r288, 7;
	shr.b32 	%rhs, %r288, 25;
	add.u32 	%r290, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r289, 7;
	shr.b32 	%rhs, %r289, 25;
	add.u32 	%r291, %lhs, %rhs;
	}
	add.s32 	%r292, %r291, -271733879;
	add.s32 	%r293, %r290, -271733879;
	and.b32  	%r294, %r293, 2004318071;
	and.b32  	%r295, %r292, 2004318071;
	xor.b32  	%r296, %r295, -1732584194;
	xor.b32  	%r297, %r294, -1732584194;
	add.s32 	%r298, %r1127, %r297;
	add.s32 	%r299, %r1127, %r296;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r298, 12;
	shr.b32 	%rhs, %r298, 20;
	add.u32 	%r300, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r299, 12;
	shr.b32 	%rhs, %r299, 20;
	add.u32 	%r301, %lhs, %rhs;
	}
	add.s32 	%r302, %r301, %r292;
	add.s32 	%r303, %r300, %r293;
	xor.b32  	%r304, %r292, -271733879;
	xor.b32  	%r305, %r293, -271733879;
	and.b32  	%r306, %r303, %r305;
	and.b32  	%r307, %r302, %r304;
	xor.b32  	%r308, %r307, -271733879;
	xor.b32  	%r309, %r306, -271733879;
	add.s32 	%r310, %r1128, %r309;
	add.s32 	%r311, %r1128, %r308;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r310, 17;
	shr.b32 	%rhs, %r310, 15;
	add.u32 	%r312, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r311, 17;
	shr.b32 	%rhs, %r311, 15;
	add.u32 	%r313, %lhs, %rhs;
	}
	add.s32 	%r314, %r313, %r302;
	add.s32 	%r315, %r312, %r303;
	xor.b32  	%r316, %r302, %r292;
	xor.b32  	%r317, %r303, %r293;
	and.b32  	%r318, %r315, %r317;
	and.b32  	%r319, %r314, %r316;
	xor.b32  	%r320, %r292, %r319;
	xor.b32  	%r321, %r293, %r318;
	add.s32 	%r322, %r1129, %r321;
	add.s32 	%r323, %r1129, %r320;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r322, 22;
	shr.b32 	%rhs, %r322, 10;
	add.u32 	%r324, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r323, 22;
	shr.b32 	%rhs, %r323, 10;
	add.u32 	%r325, %lhs, %rhs;
	}
	add.s32 	%r326, %r325, %r314;
	add.s32 	%r327, %r324, %r315;
	add.s32 	%r328, %r292, %r1130;
	add.s32 	%r329, %r293, %r1130;
	xor.b32  	%r330, %r314, %r302;
	xor.b32  	%r331, %r315, %r303;
	and.b32  	%r332, %r327, %r331;
	and.b32  	%r333, %r326, %r330;
	xor.b32  	%r334, %r302, %r333;
	xor.b32  	%r335, %r303, %r332;
	add.s32 	%r336, %r329, %r335;
	add.s32 	%r337, %r328, %r334;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r336, 7;
	shr.b32 	%rhs, %r336, 25;
	add.u32 	%r338, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r337, 7;
	shr.b32 	%rhs, %r337, 25;
	add.u32 	%r339, %lhs, %rhs;
	}
	add.s32 	%r340, %r339, %r326;
	add.s32 	%r341, %r338, %r327;
	add.s32 	%r342, %r302, %r1131;
	add.s32 	%r343, %r303, %r1131;
	xor.b32  	%r344, %r326, %r314;
	xor.b32  	%r345, %r327, %r315;
	and.b32  	%r346, %r341, %r345;
	and.b32  	%r347, %r340, %r344;
	xor.b32  	%r348, %r314, %r347;
	xor.b32  	%r349, %r315, %r346;
	add.s32 	%r350, %r343, %r349;
	add.s32 	%r351, %r342, %r348;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r350, 12;
	shr.b32 	%rhs, %r350, 20;
	add.u32 	%r352, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r351, 12;
	shr.b32 	%rhs, %r351, 20;
	add.u32 	%r353, %lhs, %rhs;
	}
	add.s32 	%r354, %r353, %r340;
	add.s32 	%r355, %r352, %r341;
	add.s32 	%r356, %r314, %r1132;
	add.s32 	%r357, %r315, %r1132;
	xor.b32  	%r358, %r340, %r326;
	xor.b32  	%r359, %r341, %r327;
	and.b32  	%r360, %r355, %r359;
	and.b32  	%r361, %r354, %r358;
	xor.b32  	%r362, %r326, %r361;
	xor.b32  	%r363, %r327, %r360;
	add.s32 	%r364, %r357, %r363;
	add.s32 	%r365, %r356, %r362;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r364, 17;
	shr.b32 	%rhs, %r364, 15;
	add.u32 	%r366, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r365, 17;
	shr.b32 	%rhs, %r365, 15;
	add.u32 	%r367, %lhs, %rhs;
	}
	add.s32 	%r368, %r367, %r354;
	add.s32 	%r369, %r366, %r355;
	add.s32 	%r370, %r326, %r1133;
	add.s32 	%r371, %r327, %r1133;
	xor.b32  	%r372, %r354, %r340;
	xor.b32  	%r373, %r355, %r341;
	and.b32  	%r374, %r369, %r373;
	and.b32  	%r375, %r368, %r372;
	xor.b32  	%r376, %r340, %r375;
	xor.b32  	%r377, %r341, %r374;
	add.s32 	%r378, %r371, %r377;
	add.s32 	%r379, %r370, %r376;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r379, 22;
	shr.b32 	%rhs, %r379, 10;
	add.u32 	%r380, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r378, 22;
	shr.b32 	%rhs, %r378, 10;
	add.u32 	%r381, %lhs, %rhs;
	}
	add.s32 	%r382, %r381, %r369;
	add.s32 	%r383, %r380, %r368;
	xor.b32  	%r384, %r368, %r354;
	and.b32  	%r385, %r383, %r384;
	xor.b32  	%r386, %r354, %r385;
	add.s32 	%r387, %r340, %r386;
	xor.b32  	%r388, %r369, %r355;
	and.b32  	%r389, %r382, %r388;
	xor.b32  	%r390, %r355, %r389;
	add.s32 	%r391, %r341, %r390;
	add.s32 	%r392, %r391, 1770035416;
	add.s32 	%r393, %r387, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r393, 7;
	shr.b32 	%rhs, %r393, 25;
	add.u32 	%r394, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r392, 7;
	shr.b32 	%rhs, %r392, 25;
	add.u32 	%r395, %lhs, %rhs;
	}
	add.s32 	%r396, %r395, %r382;
	add.s32 	%r397, %r394, %r383;
	xor.b32  	%r398, %r383, %r368;
	and.b32  	%r399, %r397, %r398;
	xor.b32  	%r400, %r368, %r399;
	add.s32 	%r401, %r354, %r400;
	xor.b32  	%r402, %r382, %r369;
	and.b32  	%r403, %r396, %r402;
	xor.b32  	%r404, %r369, %r403;
	add.s32 	%r405, %r355, %r404;
	add.s32 	%r406, %r405, -1958414417;
	add.s32 	%r407, %r401, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r407, 12;
	shr.b32 	%rhs, %r407, 20;
	add.u32 	%r408, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r406, 12;
	shr.b32 	%rhs, %r406, 20;
	add.u32 	%r409, %lhs, %rhs;
	}
	add.s32 	%r410, %r409, %r396;
	add.s32 	%r411, %r408, %r397;
	xor.b32  	%r412, %r397, %r383;
	and.b32  	%r413, %r411, %r412;
	xor.b32  	%r414, %r383, %r413;
	add.s32 	%r415, %r368, %r414;
	xor.b32  	%r416, %r396, %r382;
	and.b32  	%r417, %r410, %r416;
	xor.b32  	%r418, %r382, %r417;
	add.s32 	%r419, %r369, %r418;
	add.s32 	%r420, %r419, -42063;
	add.s32 	%r421, %r415, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r421, 17;
	shr.b32 	%rhs, %r421, 15;
	add.u32 	%r422, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r420, 17;
	shr.b32 	%rhs, %r420, 15;
	add.u32 	%r423, %lhs, %rhs;
	}
	add.s32 	%r424, %r423, %r410;
	add.s32 	%r425, %r422, %r411;
	xor.b32  	%r426, %r411, %r397;
	and.b32  	%r427, %r425, %r426;
	xor.b32  	%r428, %r397, %r427;
	add.s32 	%r429, %r383, %r428;
	xor.b32  	%r430, %r410, %r396;
	and.b32  	%r431, %r424, %r430;
	xor.b32  	%r432, %r396, %r431;
	add.s32 	%r433, %r382, %r432;
	add.s32 	%r434, %r433, -1990404162;
	add.s32 	%r435, %r429, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r435, 22;
	shr.b32 	%rhs, %r435, 10;
	add.u32 	%r436, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r434, 22;
	shr.b32 	%rhs, %r434, 10;
	add.u32 	%r437, %lhs, %rhs;
	}
	add.s32 	%r438, %r437, %r424;
	add.s32 	%r439, %r436, %r425;
	xor.b32  	%r440, %r425, %r411;
	and.b32  	%r441, %r439, %r440;
	xor.b32  	%r442, %r411, %r441;
	add.s32 	%r443, %r397, %r442;
	xor.b32  	%r444, %r424, %r410;
	and.b32  	%r445, %r438, %r444;
	xor.b32  	%r446, %r410, %r445;
	add.s32 	%r447, %r396, %r446;
	add.s32 	%r448, %r447, 1804603682;
	add.s32 	%r449, %r443, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r449, 7;
	shr.b32 	%rhs, %r449, 25;
	add.u32 	%r450, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r448, 7;
	shr.b32 	%rhs, %r448, 25;
	add.u32 	%r451, %lhs, %rhs;
	}
	add.s32 	%r452, %r451, %r438;
	add.s32 	%r453, %r450, %r439;
	xor.b32  	%r454, %r439, %r425;
	and.b32  	%r455, %r453, %r454;
	xor.b32  	%r456, %r425, %r455;
	add.s32 	%r457, %r411, %r456;
	xor.b32  	%r458, %r438, %r424;
	and.b32  	%r459, %r452, %r458;
	xor.b32  	%r460, %r424, %r459;
	add.s32 	%r461, %r410, %r460;
	add.s32 	%r462, %r461, -40341101;
	add.s32 	%r463, %r457, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r462, 12;
	shr.b32 	%rhs, %r462, 20;
	add.u32 	%r464, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r463, 12;
	shr.b32 	%rhs, %r463, 20;
	add.u32 	%r465, %lhs, %rhs;
	}
	add.s32 	%r466, %r465, %r453;
	add.s32 	%r467, %r464, %r452;
	add.s32 	%r468, %r425, %r1134;
	add.s32 	%r469, %r424, %r1134;
	xor.b32  	%r470, %r453, %r439;
	xor.b32  	%r471, %r452, %r438;
	and.b32  	%r472, %r467, %r471;
	and.b32  	%r473, %r466, %r470;
	xor.b32  	%r474, %r439, %r473;
	xor.b32  	%r475, %r438, %r472;
	add.s32 	%r476, %r469, %r475;
	add.s32 	%r477, %r468, %r474;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r477, 17;
	shr.b32 	%rhs, %r477, 15;
	add.u32 	%r478, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r476, 17;
	shr.b32 	%rhs, %r476, 15;
	add.u32 	%r479, %lhs, %rhs;
	}
	add.s32 	%r480, %r479, %r467;
	add.s32 	%r481, %r478, %r466;
	xor.b32  	%r482, %r466, %r453;
	and.b32  	%r483, %r481, %r482;
	xor.b32  	%r484, %r453, %r483;
	add.s32 	%r485, %r439, %r484;
	xor.b32  	%r486, %r467, %r452;
	and.b32  	%r487, %r480, %r486;
	xor.b32  	%r488, %r452, %r487;
	add.s32 	%r489, %r438, %r488;
	add.s32 	%r490, %r489, 1236535329;
	add.s32 	%r491, %r485, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r491, 22;
	shr.b32 	%rhs, %r491, 10;
	add.u32 	%r492, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r490, 22;
	shr.b32 	%rhs, %r490, 10;
	add.u32 	%r493, %lhs, %rhs;
	}
	add.s32 	%r494, %r493, %r480;
	add.s32 	%r495, %r492, %r481;
	add.s32 	%r496, %r453, %r1135;
	add.s32 	%r497, %r452, %r1135;
	xor.b32  	%r498, %r495, %r481;
	xor.b32  	%r499, %r494, %r480;
	and.b32  	%r500, %r467, %r499;
	and.b32  	%r501, %r466, %r498;
	xor.b32  	%r502, %r481, %r501;
	xor.b32  	%r503, %r480, %r500;
	add.s32 	%r504, %r497, %r503;
	add.s32 	%r505, %r496, %r502;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r505, 5;
	shr.b32 	%rhs, %r505, 27;
	add.u32 	%r506, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r504, 5;
	shr.b32 	%rhs, %r504, 27;
	add.u32 	%r507, %lhs, %rhs;
	}
	add.s32 	%r508, %r507, %r494;
	add.s32 	%r509, %r506, %r495;
	add.s32 	%r510, %r466, %r1136;
	add.s32 	%r511, %r467, %r1136;
	xor.b32  	%r512, %r509, %r495;
	xor.b32  	%r513, %r508, %r494;
	and.b32  	%r514, %r480, %r513;
	and.b32  	%r515, %r481, %r512;
	xor.b32  	%r516, %r495, %r515;
	xor.b32  	%r517, %r494, %r514;
	add.s32 	%r518, %r511, %r517;
	add.s32 	%r519, %r510, %r516;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r519, 9;
	shr.b32 	%rhs, %r519, 23;
	add.u32 	%r520, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r518, 9;
	shr.b32 	%rhs, %r518, 23;
	add.u32 	%r521, %lhs, %rhs;
	}
	add.s32 	%r522, %r521, %r508;
	add.s32 	%r523, %r520, %r509;
	xor.b32  	%r524, %r523, %r509;
	and.b32  	%r525, %r495, %r524;
	xor.b32  	%r526, %r509, %r525;
	add.s32 	%r527, %r481, %r526;
	xor.b32  	%r528, %r522, %r508;
	and.b32  	%r529, %r494, %r528;
	xor.b32  	%r530, %r508, %r529;
	add.s32 	%r531, %r480, %r530;
	add.s32 	%r532, %r531, 643717713;
	add.s32 	%r533, %r527, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 14;
	shr.b32 	%rhs, %r533, 18;
	add.u32 	%r534, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r532, 14;
	shr.b32 	%rhs, %r532, 18;
	add.u32 	%r535, %lhs, %rhs;
	}
	add.s32 	%r536, %r535, %r522;
	add.s32 	%r537, %r534, %r523;
	add.s32 	%r538, %r494, %r95;
	add.s32 	%r539, %r495, %r96;
	xor.b32  	%r540, %r537, %r523;
	and.b32  	%r541, %r509, %r540;
	xor.b32  	%r542, %r523, %r541;
	add.s32 	%r543, %r539, %r542;
	xor.b32  	%r544, %r536, %r522;
	and.b32  	%r545, %r508, %r544;
	xor.b32  	%r546, %r522, %r545;
	add.s32 	%r547, %r538, %r546;
	add.s32 	%r548, %r547, -373897302;
	add.s32 	%r549, %r543, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r549, 20;
	shr.b32 	%rhs, %r549, 12;
	add.u32 	%r550, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r548, 20;
	shr.b32 	%rhs, %r548, 12;
	add.u32 	%r551, %lhs, %rhs;
	}
	add.s32 	%r552, %r551, %r536;
	add.s32 	%r553, %r550, %r537;
	add.s32 	%r554, %r509, %r1137;
	add.s32 	%r555, %r508, %r1137;
	xor.b32  	%r556, %r553, %r537;
	xor.b32  	%r557, %r552, %r536;
	and.b32  	%r558, %r522, %r557;
	and.b32  	%r559, %r523, %r556;
	xor.b32  	%r560, %r537, %r559;
	xor.b32  	%r561, %r536, %r558;
	add.s32 	%r562, %r555, %r561;
	add.s32 	%r563, %r554, %r560;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r563, 5;
	shr.b32 	%rhs, %r563, 27;
	add.u32 	%r564, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r562, 5;
	shr.b32 	%rhs, %r562, 27;
	add.u32 	%r565, %lhs, %rhs;
	}
	add.s32 	%r566, %r565, %r552;
	add.s32 	%r567, %r564, %r553;
	xor.b32  	%r568, %r567, %r553;
	and.b32  	%r569, %r537, %r568;
	xor.b32  	%r570, %r553, %r569;
	add.s32 	%r571, %r523, %r570;
	xor.b32  	%r572, %r566, %r552;
	and.b32  	%r573, %r536, %r572;
	xor.b32  	%r574, %r552, %r573;
	add.s32 	%r575, %r522, %r574;
	add.s32 	%r576, %r575, 38016083;
	add.s32 	%r577, %r571, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r577, 9;
	shr.b32 	%rhs, %r577, 23;
	add.u32 	%r578, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r576, 9;
	shr.b32 	%rhs, %r576, 23;
	add.u32 	%r579, %lhs, %rhs;
	}
	add.s32 	%r580, %r579, %r566;
	add.s32 	%r581, %r578, %r567;
	xor.b32  	%r582, %r581, %r567;
	and.b32  	%r583, %r553, %r582;
	xor.b32  	%r584, %r567, %r583;
	add.s32 	%r585, %r537, %r584;
	xor.b32  	%r586, %r580, %r566;
	and.b32  	%r587, %r552, %r586;
	xor.b32  	%r588, %r566, %r587;
	add.s32 	%r589, %r536, %r588;
	add.s32 	%r590, %r589, -660478335;
	add.s32 	%r591, %r585, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r591, 14;
	shr.b32 	%rhs, %r591, 18;
	add.u32 	%r592, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r590, 14;
	shr.b32 	%rhs, %r590, 18;
	add.u32 	%r593, %lhs, %rhs;
	}
	add.s32 	%r594, %r593, %r580;
	add.s32 	%r595, %r592, %r581;
	add.s32 	%r596, %r553, %r1138;
	add.s32 	%r597, %r552, %r1138;
	xor.b32  	%r598, %r595, %r581;
	xor.b32  	%r599, %r594, %r580;
	and.b32  	%r600, %r566, %r599;
	and.b32  	%r601, %r567, %r598;
	xor.b32  	%r602, %r581, %r601;
	xor.b32  	%r603, %r580, %r600;
	add.s32 	%r604, %r597, %r603;
	add.s32 	%r605, %r596, %r602;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r605, 20;
	shr.b32 	%rhs, %r605, 12;
	add.u32 	%r606, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r604, 20;
	shr.b32 	%rhs, %r604, 12;
	add.u32 	%r607, %lhs, %rhs;
	}
	add.s32 	%r608, %r607, %r594;
	add.s32 	%r609, %r606, %r595;
	xor.b32  	%r610, %r609, %r595;
	and.b32  	%r611, %r581, %r610;
	xor.b32  	%r612, %r595, %r611;
	add.s32 	%r613, %r567, %r612;
	xor.b32  	%r614, %r608, %r594;
	and.b32  	%r615, %r580, %r614;
	xor.b32  	%r616, %r594, %r615;
	add.s32 	%r617, %r566, %r616;
	add.s32 	%r618, %r617, 568446438;
	add.s32 	%r619, %r613, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 5;
	shr.b32 	%rhs, %r619, 27;
	add.u32 	%r620, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 5;
	shr.b32 	%rhs, %r618, 27;
	add.u32 	%r621, %lhs, %rhs;
	}
	add.s32 	%r622, %r621, %r608;
	add.s32 	%r623, %r620, %r609;
	add.s32 	%r624, %r581, %r1139;
	add.s32 	%r625, %r580, %r1139;
	xor.b32  	%r626, %r623, %r609;
	xor.b32  	%r627, %r622, %r608;
	and.b32  	%r628, %r594, %r627;
	and.b32  	%r629, %r595, %r626;
	xor.b32  	%r630, %r609, %r629;
	xor.b32  	%r631, %r608, %r628;
	add.s32 	%r632, %r625, %r631;
	add.s32 	%r633, %r624, %r630;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r633, 9;
	shr.b32 	%rhs, %r633, 23;
	add.u32 	%r634, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r632, 9;
	shr.b32 	%rhs, %r632, 23;
	add.u32 	%r635, %lhs, %rhs;
	}
	add.s32 	%r636, %r635, %r622;
	add.s32 	%r637, %r634, %r623;
	add.s32 	%r638, %r595, %r1140;
	add.s32 	%r639, %r594, %r1140;
	xor.b32  	%r640, %r637, %r623;
	xor.b32  	%r641, %r636, %r622;
	and.b32  	%r642, %r608, %r641;
	and.b32  	%r643, %r609, %r640;
	xor.b32  	%r644, %r623, %r643;
	xor.b32  	%r645, %r622, %r642;
	add.s32 	%r646, %r639, %r645;
	add.s32 	%r647, %r638, %r644;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r647, 14;
	shr.b32 	%rhs, %r647, 18;
	add.u32 	%r648, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r646, 14;
	shr.b32 	%rhs, %r646, 18;
	add.u32 	%r649, %lhs, %rhs;
	}
	add.s32 	%r650, %r649, %r636;
	add.s32 	%r651, %r648, %r637;
	xor.b32  	%r652, %r651, %r637;
	and.b32  	%r653, %r623, %r652;
	xor.b32  	%r654, %r637, %r653;
	add.s32 	%r655, %r609, %r654;
	xor.b32  	%r656, %r650, %r636;
	and.b32  	%r657, %r622, %r656;
	xor.b32  	%r658, %r636, %r657;
	add.s32 	%r659, %r608, %r658;
	add.s32 	%r660, %r659, 1163531501;
	add.s32 	%r661, %r655, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r661, 20;
	shr.b32 	%rhs, %r661, 12;
	add.u32 	%r662, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r660, 20;
	shr.b32 	%rhs, %r660, 12;
	add.u32 	%r663, %lhs, %rhs;
	}
	add.s32 	%r664, %r663, %r650;
	add.s32 	%r665, %r662, %r651;
	xor.b32  	%r666, %r665, %r651;
	and.b32  	%r667, %r637, %r666;
	xor.b32  	%r668, %r651, %r667;
	add.s32 	%r669, %r623, %r668;
	xor.b32  	%r670, %r664, %r650;
	and.b32  	%r671, %r636, %r670;
	xor.b32  	%r672, %r650, %r671;
	add.s32 	%r673, %r622, %r672;
	add.s32 	%r674, %r673, -1444681467;
	add.s32 	%r675, %r669, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r675, 5;
	shr.b32 	%rhs, %r675, 27;
	add.u32 	%r676, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r674, 5;
	shr.b32 	%rhs, %r674, 27;
	add.u32 	%r677, %lhs, %rhs;
	}
	add.s32 	%r678, %r677, %r664;
	add.s32 	%r679, %r676, %r665;
	add.s32 	%r680, %r637, %r1141;
	add.s32 	%r681, %r636, %r1141;
	xor.b32  	%r682, %r679, %r665;
	xor.b32  	%r683, %r678, %r664;
	and.b32  	%r684, %r650, %r683;
	and.b32  	%r685, %r651, %r682;
	xor.b32  	%r686, %r665, %r685;
	xor.b32  	%r687, %r664, %r684;
	add.s32 	%r688, %r681, %r687;
	add.s32 	%r689, %r680, %r686;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r689, 9;
	shr.b32 	%rhs, %r689, 23;
	add.u32 	%r690, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r688, 9;
	shr.b32 	%rhs, %r688, 23;
	add.u32 	%r691, %lhs, %rhs;
	}
	add.s32 	%r692, %r691, %r678;
	add.s32 	%r693, %r690, %r679;
	add.s32 	%r694, %r651, %r1142;
	add.s32 	%r695, %r650, %r1142;
	xor.b32  	%r696, %r693, %r679;
	xor.b32  	%r697, %r692, %r678;
	and.b32  	%r698, %r664, %r697;
	and.b32  	%r699, %r665, %r696;
	xor.b32  	%r700, %r679, %r699;
	xor.b32  	%r701, %r678, %r698;
	add.s32 	%r702, %r695, %r701;
	add.s32 	%r703, %r694, %r700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r703, 14;
	shr.b32 	%rhs, %r703, 18;
	add.u32 	%r704, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r702, 14;
	shr.b32 	%rhs, %r702, 18;
	add.u32 	%r705, %lhs, %rhs;
	}
	add.s32 	%r706, %r705, %r692;
	add.s32 	%r707, %r704, %r693;
	xor.b32  	%r708, %r707, %r693;
	and.b32  	%r709, %r679, %r708;
	xor.b32  	%r710, %r693, %r709;
	add.s32 	%r711, %r665, %r710;
	xor.b32  	%r712, %r706, %r692;
	and.b32  	%r713, %r678, %r712;
	xor.b32  	%r714, %r692, %r713;
	add.s32 	%r715, %r664, %r714;
	add.s32 	%r716, %r715, -1926607734;
	add.s32 	%r717, %r711, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r716, 20;
	shr.b32 	%rhs, %r716, 12;
	add.u32 	%r718, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r717, 20;
	shr.b32 	%rhs, %r717, 12;
	add.u32 	%r719, %lhs, %rhs;
	}
	add.s32 	%r720, %r719, %r707;
	add.s32 	%r721, %r718, %r706;
	add.s32 	%r722, %r679, %r1143;
	add.s32 	%r723, %r678, %r1143;
	xor.b32  	%r724, %r721, %r706;
	xor.b32  	%r725, %r720, %r707;
	xor.b32  	%r726, %r725, %r693;
	xor.b32  	%r727, %r724, %r692;
	add.s32 	%r728, %r723, %r727;
	add.s32 	%r729, %r722, %r726;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r729, 4;
	shr.b32 	%rhs, %r729, 28;
	add.u32 	%r730, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r728, 4;
	shr.b32 	%rhs, %r728, 28;
	add.u32 	%r731, %lhs, %rhs;
	}
	add.s32 	%r732, %r731, %r721;
	add.s32 	%r733, %r730, %r720;
	xor.b32  	%r734, %r733, %r720;
	xor.b32  	%r735, %r734, %r707;
	add.s32 	%r736, %r693, %r735;
	xor.b32  	%r737, %r732, %r721;
	xor.b32  	%r738, %r737, %r706;
	add.s32 	%r739, %r692, %r738;
	add.s32 	%r740, %r739, -2022574463;
	add.s32 	%r741, %r736, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r741, 11;
	shr.b32 	%rhs, %r741, 21;
	add.u32 	%r742, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r740, 11;
	shr.b32 	%rhs, %r740, 21;
	add.u32 	%r743, %lhs, %rhs;
	}
	add.s32 	%r744, %r743, %r732;
	add.s32 	%r745, %r742, %r733;
	xor.b32  	%r746, %r745, %r733;
	xor.b32  	%r747, %r746, %r720;
	add.s32 	%r748, %r707, %r747;
	xor.b32  	%r749, %r744, %r732;
	xor.b32  	%r750, %r749, %r721;
	add.s32 	%r751, %r706, %r750;
	add.s32 	%r752, %r751, 1839030562;
	add.s32 	%r753, %r748, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 16;
	shr.b32 	%rhs, %r752, 16;
	add.u32 	%r754, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r753, 16;
	shr.b32 	%rhs, %r753, 16;
	add.u32 	%r755, %lhs, %rhs;
	}
	add.s32 	%r756, %r755, %r745;
	add.s32 	%r757, %r754, %r744;
	add.s32 	%r758, %r720, %r1144;
	add.s32 	%r759, %r721, %r1144;
	xor.b32  	%r760, %r757, %r744;
	xor.b32  	%r761, %r756, %r745;
	xor.b32  	%r762, %r761, %r733;
	xor.b32  	%r763, %r760, %r732;
	add.s32 	%r764, %r759, %r763;
	add.s32 	%r765, %r758, %r762;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r764, 23;
	shr.b32 	%rhs, %r764, 9;
	add.u32 	%r766, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r765, 23;
	shr.b32 	%rhs, %r765, 9;
	add.u32 	%r767, %lhs, %rhs;
	}
	add.s32 	%r768, %r767, %r756;
	add.s32 	%r769, %r766, %r757;
	add.s32 	%r770, %r733, %r1145;
	add.s32 	%r771, %r732, %r1145;
	xor.b32  	%r772, %r769, %r757;
	xor.b32  	%r773, %r768, %r756;
	xor.b32  	%r774, %r773, %r745;
	xor.b32  	%r775, %r772, %r744;
	add.s32 	%r776, %r771, %r775;
	add.s32 	%r777, %r770, %r774;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r776, 4;
	shr.b32 	%rhs, %r776, 28;
	add.u32 	%r778, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r777, 4;
	shr.b32 	%rhs, %r777, 28;
	add.u32 	%r779, %lhs, %rhs;
	}
	add.s32 	%r780, %r779, %r768;
	add.s32 	%r781, %r778, %r769;
	add.s32 	%r782, %r745, %r1146;
	add.s32 	%r783, %r744, %r1146;
	xor.b32  	%r784, %r781, %r769;
	xor.b32  	%r785, %r780, %r768;
	xor.b32  	%r786, %r785, %r756;
	xor.b32  	%r787, %r784, %r757;
	add.s32 	%r788, %r783, %r787;
	add.s32 	%r789, %r782, %r786;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r788, 11;
	shr.b32 	%rhs, %r788, 21;
	add.u32 	%r790, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r789, 11;
	shr.b32 	%rhs, %r789, 21;
	add.u32 	%r791, %lhs, %rhs;
	}
	add.s32 	%r792, %r791, %r780;
	add.s32 	%r793, %r790, %r781;
	add.s32 	%r794, %r756, %r1147;
	add.s32 	%r795, %r757, %r1147;
	xor.b32  	%r796, %r793, %r781;
	xor.b32  	%r797, %r792, %r780;
	xor.b32  	%r798, %r797, %r768;
	xor.b32  	%r799, %r796, %r769;
	add.s32 	%r800, %r795, %r799;
	add.s32 	%r801, %r794, %r798;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r801, 16;
	shr.b32 	%rhs, %r801, 16;
	add.u32 	%r802, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r800, 16;
	shr.b32 	%rhs, %r800, 16;
	add.u32 	%r803, %lhs, %rhs;
	}
	add.s32 	%r804, %r803, %r793;
	add.s32 	%r805, %r802, %r792;
	xor.b32  	%r806, %r805, %r792;
	xor.b32  	%r807, %r806, %r780;
	add.s32 	%r808, %r768, %r807;
	xor.b32  	%r809, %r804, %r793;
	xor.b32  	%r810, %r809, %r781;
	add.s32 	%r811, %r769, %r810;
	add.s32 	%r812, %r811, -1094730640;
	add.s32 	%r813, %r808, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r813, 23;
	shr.b32 	%rhs, %r813, 9;
	add.u32 	%r814, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r812, 23;
	shr.b32 	%rhs, %r812, 9;
	add.u32 	%r815, %lhs, %rhs;
	}
	add.s32 	%r99, %r815, %r804;
	add.s32 	%r100, %r814, %r805;
	xor.b32  	%r816, %r100, %r805;
	xor.b32  	%r817, %r816, %r792;
	add.s32 	%r818, %r780, %r817;
	xor.b32  	%r819, %r99, %r804;
	xor.b32  	%r820, %r819, %r793;
	add.s32 	%r821, %r781, %r820;
	add.s32 	%r822, %r821, 681279174;
	add.s32 	%r823, %r818, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r823, 4;
	shr.b32 	%rhs, %r823, 28;
	add.u32 	%r824, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r822, 4;
	shr.b32 	%rhs, %r822, 28;
	add.u32 	%r825, %lhs, %rhs;
	}
	add.s32 	%r101, %r825, %r99;
	add.s32 	%r102, %r824, %r100;
	add.s32 	%r826, %r793, %r95;
	add.s32 	%r827, %r792, %r96;
	xor.b32  	%r828, %r102, %r100;
	xor.b32  	%r829, %r828, %r805;
	add.s32 	%r830, %r827, %r829;
	xor.b32  	%r831, %r101, %r99;
	xor.b32  	%r832, %r831, %r804;
	add.s32 	%r833, %r826, %r832;
	add.s32 	%r834, %r833, -358537222;
	add.s32 	%r835, %r830, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r834, 11;
	shr.b32 	%rhs, %r834, 21;
	add.u32 	%r836, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r835, 11;
	shr.b32 	%rhs, %r835, 21;
	add.u32 	%r837, %lhs, %rhs;
	}
	add.s32 	%r104, %r837, %r102;
	add.s32 	%r103, %r836, %r101;
	add.s32 	%r838, %r805, %r1148;
	add.s32 	%r839, %r804, %r1148;
	xor.b32  	%r840, %r103, %r101;
	xor.b32  	%r841, %r104, %r102;
	xor.b32  	%r842, %r841, %r100;
	xor.b32  	%r843, %r840, %r99;
	add.s32 	%r844, %r839, %r843;
	add.s32 	%r845, %r838, %r842;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r844, 16;
	shr.b32 	%rhs, %r844, 16;
	add.u32 	%r846, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r845, 16;
	shr.b32 	%rhs, %r845, 16;
	add.u32 	%r847, %lhs, %rhs;
	}
	add.s32 	%r106, %r847, %r104;
	add.s32 	%r105, %r846, %r103;
	setp.eq.s32	%p3, %r97, %r105;
	@%p3 bra 	BB5_5;

	setp.ne.s32	%p4, %r98, %r106;
	@%p4 bra 	BB5_16;

BB5_5:
	add.s32 	%r1149, %r8, 76029189;
	add.s32 	%r848, %r100, %r1149;
	add.s32 	%r849, %r99, %r1149;
	xor.b32  	%r850, %r105, %r103;
	xor.b32  	%r851, %r106, %r104;
	xor.b32  	%r852, %r851, %r102;
	xor.b32  	%r853, %r850, %r101;
	add.s32 	%r854, %r849, %r853;
	add.s32 	%r855, %r848, %r852;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r855, 23;
	shr.b32 	%rhs, %r855, 9;
	add.u32 	%r856, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r854, 23;
	shr.b32 	%rhs, %r854, 9;
	add.u32 	%r857, %lhs, %rhs;
	}
	add.s32 	%r107, %r857, %r105;
	add.s32 	%r108, %r856, %r106;
	xor.b32  	%r858, %r108, %r106;
	xor.b32  	%r859, %r107, %r105;
	xor.b32  	%r860, %r859, %r103;
	xor.b32  	%r861, %r858, %r104;
	add.s32 	%r862, %r102, %r861;
	add.s32 	%r863, %r101, %r860;
	add.s32 	%r864, %r863, -640364487;
	add.s32 	%r865, %r862, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r865, 4;
	shr.b32 	%rhs, %r865, 28;
	add.u32 	%r866, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r864, 4;
	shr.b32 	%rhs, %r864, 28;
	add.u32 	%r867, %lhs, %rhs;
	}
	add.s32 	%r109, %r867, %r107;
	add.s32 	%r110, %r866, %r108;
	xor.b32  	%r868, %r110, %r108;
	xor.b32  	%r869, %r109, %r107;
	xor.b32  	%r870, %r869, %r105;
	xor.b32  	%r871, %r868, %r106;
	add.s32 	%r872, %r104, %r871;
	add.s32 	%r873, %r103, %r870;
	add.s32 	%r874, %r873, -421815835;
	add.s32 	%r875, %r872, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 11;
	shr.b32 	%rhs, %r874, 21;
	add.u32 	%r876, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r875, 11;
	shr.b32 	%rhs, %r875, 21;
	add.u32 	%r877, %lhs, %rhs;
	}
	add.s32 	%r112, %r877, %r110;
	add.s32 	%r111, %r876, %r109;
	setp.eq.s32	%p5, %r16, %r111;
	setp.eq.s32	%p6, %r16, %r112;
	or.pred  	%p7, %p5, %p6;
	@!%p7 bra 	BB5_16;
	bra.uni 	BB5_6;

BB5_6:
	add.s32 	%r1158, %r6, 718787259;
	add.s32 	%r1157, %r7, -145523070;
	add.s32 	%r1156, %r8, -1560198380;
	add.s32 	%r1155, %r9, -2054922799;
	add.s32 	%r1154, %r10, -1894986606;
	add.s32 	%r1153, %r11, -57434055;
	add.s32 	%r1152, %r13, -1416354905;
	add.s32 	%r1151, %r15, 1126891415;
	add.s32 	%r1150, %r6, -995338651;
	xor.b32  	%r878, %r112, %r110;
	xor.b32  	%r879, %r878, %r108;
	add.s32 	%r880, %r106, %r879;
	xor.b32  	%r881, %r111, %r109;
	xor.b32  	%r882, %r881, %r107;
	add.s32 	%r883, %r105, %r882;
	add.s32 	%r884, %r883, 530742520;
	add.s32 	%r885, %r880, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r884, 16;
	shr.b32 	%rhs, %r884, 16;
	add.u32 	%r886, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r885, 16;
	shr.b32 	%rhs, %r885, 16;
	add.u32 	%r887, %lhs, %rhs;
	}
	add.s32 	%r888, %r887, %r112;
	add.s32 	%r889, %r886, %r111;
	xor.b32  	%r890, %r889, %r111;
	xor.b32  	%r891, %r888, %r112;
	xor.b32  	%r892, %r891, %r110;
	xor.b32  	%r893, %r890, %r109;
	add.s32 	%r894, %r108, %r1150;
	add.s32 	%r895, %r107, %r1150;
	add.s32 	%r896, %r895, %r893;
	add.s32 	%r897, %r894, %r892;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r897, 23;
	shr.b32 	%rhs, %r897, 9;
	add.u32 	%r898, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r896, 23;
	shr.b32 	%rhs, %r896, 9;
	add.u32 	%r899, %lhs, %rhs;
	}
	add.s32 	%r900, %r899, %r889;
	add.s32 	%r901, %r898, %r888;
	add.s32 	%r902, %r109, %r95;
	add.s32 	%r903, %r110, %r96;
	not.b32 	%r904, %r112;
	or.b32  	%r905, %r901, %r904;
	xor.b32  	%r906, %r888, %r905;
	add.s32 	%r907, %r903, %r906;
	not.b32 	%r908, %r111;
	or.b32  	%r909, %r900, %r908;
	xor.b32  	%r910, %r889, %r909;
	add.s32 	%r911, %r902, %r910;
	add.s32 	%r912, %r911, -198630844;
	add.s32 	%r913, %r907, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r912, 6;
	shr.b32 	%rhs, %r912, 26;
	add.u32 	%r914, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r913, 6;
	shr.b32 	%rhs, %r913, 26;
	add.u32 	%r915, %lhs, %rhs;
	}
	add.s32 	%r916, %r915, %r901;
	add.s32 	%r917, %r914, %r900;
	not.b32 	%r918, %r888;
	not.b32 	%r919, %r889;
	or.b32  	%r920, %r917, %r919;
	or.b32  	%r921, %r916, %r918;
	xor.b32  	%r922, %r901, %r921;
	xor.b32  	%r923, %r900, %r920;
	add.s32 	%r924, %r112, %r1151;
	add.s32 	%r925, %r111, %r1151;
	add.s32 	%r926, %r925, %r923;
	add.s32 	%r927, %r924, %r922;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r926, 10;
	shr.b32 	%rhs, %r926, 22;
	add.u32 	%r928, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r927, 10;
	shr.b32 	%rhs, %r927, 22;
	add.u32 	%r929, %lhs, %rhs;
	}
	add.s32 	%r930, %r929, %r916;
	add.s32 	%r931, %r928, %r917;
	add.s32 	%r932, %r888, %r1152;
	add.s32 	%r933, %r889, %r1152;
	not.b32 	%r934, %r901;
	not.b32 	%r935, %r900;
	or.b32  	%r936, %r931, %r935;
	or.b32  	%r937, %r930, %r934;
	xor.b32  	%r938, %r916, %r937;
	xor.b32  	%r939, %r917, %r936;
	add.s32 	%r940, %r933, %r939;
	add.s32 	%r941, %r932, %r938;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r940, 15;
	shr.b32 	%rhs, %r940, 17;
	add.u32 	%r942, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r941, 15;
	shr.b32 	%rhs, %r941, 17;
	add.u32 	%r943, %lhs, %rhs;
	}
	add.s32 	%r944, %r943, %r930;
	add.s32 	%r945, %r942, %r931;
	add.s32 	%r946, %r901, %r1153;
	add.s32 	%r947, %r900, %r1153;
	not.b32 	%r948, %r916;
	not.b32 	%r949, %r917;
	or.b32  	%r950, %r945, %r949;
	or.b32  	%r951, %r944, %r948;
	xor.b32  	%r952, %r930, %r951;
	xor.b32  	%r953, %r931, %r950;
	add.s32 	%r954, %r947, %r953;
	add.s32 	%r955, %r946, %r952;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r955, 21;
	shr.b32 	%rhs, %r955, 11;
	add.u32 	%r956, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r954, 21;
	shr.b32 	%rhs, %r954, 11;
	add.u32 	%r957, %lhs, %rhs;
	}
	add.s32 	%r958, %r957, %r945;
	add.s32 	%r959, %r956, %r944;
	not.b32 	%r960, %r930;
	or.b32  	%r961, %r959, %r960;
	xor.b32  	%r962, %r944, %r961;
	add.s32 	%r963, %r916, %r962;
	not.b32 	%r964, %r931;
	or.b32  	%r965, %r958, %r964;
	xor.b32  	%r966, %r945, %r965;
	add.s32 	%r967, %r917, %r966;
	add.s32 	%r968, %r967, 1700485571;
	add.s32 	%r969, %r963, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r968, 6;
	shr.b32 	%rhs, %r968, 26;
	add.u32 	%r970, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r969, 6;
	shr.b32 	%rhs, %r969, 26;
	add.u32 	%r971, %lhs, %rhs;
	}
	add.s32 	%r972, %r971, %r959;
	add.s32 	%r973, %r970, %r958;
	add.s32 	%r974, %r930, %r1154;
	add.s32 	%r975, %r931, %r1154;
	not.b32 	%r976, %r944;
	not.b32 	%r977, %r945;
	or.b32  	%r978, %r973, %r977;
	or.b32  	%r979, %r972, %r976;
	xor.b32  	%r980, %r959, %r979;
	xor.b32  	%r981, %r958, %r978;
	add.s32 	%r982, %r975, %r981;
	add.s32 	%r983, %r974, %r980;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r983, 10;
	shr.b32 	%rhs, %r983, 22;
	add.u32 	%r984, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r982, 10;
	shr.b32 	%rhs, %r982, 22;
	add.u32 	%r985, %lhs, %rhs;
	}
	add.s32 	%r986, %r985, %r973;
	add.s32 	%r987, %r984, %r972;
	not.b32 	%r988, %r959;
	or.b32  	%r989, %r987, %r988;
	xor.b32  	%r990, %r972, %r989;
	add.s32 	%r991, %r944, %r990;
	not.b32 	%r992, %r958;
	or.b32  	%r993, %r986, %r992;
	xor.b32  	%r994, %r973, %r993;
	add.s32 	%r995, %r945, %r994;
	add.s32 	%r996, %r995, -1051523;
	add.s32 	%r997, %r991, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r996, 15;
	shr.b32 	%rhs, %r996, 17;
	add.u32 	%r998, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r997, 15;
	shr.b32 	%rhs, %r997, 17;
	add.u32 	%r999, %lhs, %rhs;
	}
	add.s32 	%r1000, %r999, %r987;
	add.s32 	%r1001, %r998, %r986;
	add.s32 	%r1002, %r959, %r1155;
	add.s32 	%r1003, %r958, %r1155;
	not.b32 	%r1004, %r972;
	not.b32 	%r1005, %r973;
	or.b32  	%r1006, %r1001, %r1005;
	or.b32  	%r1007, %r1000, %r1004;
	xor.b32  	%r1008, %r987, %r1007;
	xor.b32  	%r1009, %r986, %r1006;
	add.s32 	%r1010, %r1003, %r1009;
	add.s32 	%r1011, %r1002, %r1008;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1011, 21;
	shr.b32 	%rhs, %r1011, 11;
	add.u32 	%r1012, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1010, 21;
	shr.b32 	%rhs, %r1010, 11;
	add.u32 	%r1013, %lhs, %rhs;
	}
	add.s32 	%r1014, %r1013, %r1001;
	add.s32 	%r1015, %r1012, %r1000;
	not.b32 	%r1016, %r987;
	or.b32  	%r1017, %r1015, %r1016;
	xor.b32  	%r1018, %r1000, %r1017;
	add.s32 	%r1019, %r972, %r1018;
	not.b32 	%r1020, %r986;
	or.b32  	%r1021, %r1014, %r1020;
	xor.b32  	%r1022, %r1001, %r1021;
	add.s32 	%r1023, %r973, %r1022;
	add.s32 	%r1024, %r1023, 1873313359;
	add.s32 	%r1025, %r1019, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1025, 6;
	shr.b32 	%rhs, %r1025, 26;
	add.u32 	%r1026, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1024, 6;
	shr.b32 	%rhs, %r1024, 26;
	add.u32 	%r1027, %lhs, %rhs;
	}
	add.s32 	%r1028, %r1027, %r1014;
	add.s32 	%r1029, %r1026, %r1015;
	not.b32 	%r1030, %r1000;
	or.b32  	%r1031, %r1029, %r1030;
	xor.b32  	%r1032, %r1015, %r1031;
	add.s32 	%r1033, %r987, %r1032;
	not.b32 	%r1034, %r1001;
	or.b32  	%r1035, %r1028, %r1034;
	xor.b32  	%r1036, %r1014, %r1035;
	add.s32 	%r1037, %r986, %r1036;
	add.s32 	%r1038, %r1037, -30611744;
	add.s32 	%r1039, %r1033, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1038, 10;
	shr.b32 	%rhs, %r1038, 22;
	add.u32 	%r1040, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1039, 10;
	shr.b32 	%rhs, %r1039, 22;
	add.u32 	%r1041, %lhs, %rhs;
	}
	add.s32 	%r1042, %r1041, %r1029;
	add.s32 	%r1043, %r1040, %r1028;
	add.s32 	%r1044, %r1000, %r1156;
	add.s32 	%r1045, %r1001, %r1156;
	not.b32 	%r1046, %r1015;
	not.b32 	%r1047, %r1014;
	or.b32  	%r1048, %r1043, %r1047;
	or.b32  	%r1049, %r1042, %r1046;
	xor.b32  	%r1050, %r1029, %r1049;
	xor.b32  	%r1051, %r1028, %r1048;
	add.s32 	%r1052, %r1045, %r1051;
	add.s32 	%r1053, %r1044, %r1050;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1053, 15;
	shr.b32 	%rhs, %r1053, 17;
	add.u32 	%r1054, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1052, 15;
	shr.b32 	%rhs, %r1052, 17;
	add.u32 	%r1055, %lhs, %rhs;
	}
	add.s32 	%r1056, %r1055, %r1043;
	add.s32 	%r1057, %r1054, %r1042;
	not.b32 	%r1058, %r1029;
	or.b32  	%r1059, %r1057, %r1058;
	xor.b32  	%r1060, %r1042, %r1059;
	add.s32 	%r1061, %r1015, %r1060;
	not.b32 	%r1062, %r1028;
	or.b32  	%r1063, %r1056, %r1062;
	xor.b32  	%r1064, %r1043, %r1063;
	add.s32 	%r1065, %r1014, %r1064;
	add.s32 	%r1066, %r1065, 1309151649;
	add.s32 	%r1067, %r1061, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1066, 21;
	shr.b32 	%rhs, %r1066, 11;
	add.u32 	%r1068, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1067, 21;
	shr.b32 	%rhs, %r1067, 11;
	add.u32 	%r1069, %lhs, %rhs;
	}
	add.s32 	%r1070, %r1069, %r1057;
	add.s32 	%r1071, %r1068, %r1056;
	add.s32 	%r1072, %r1029, %r1157;
	add.s32 	%r1073, %r1028, %r1157;
	not.b32 	%r1074, %r1042;
	not.b32 	%r1075, %r1043;
	or.b32  	%r1076, %r1071, %r1075;
	or.b32  	%r1077, %r1070, %r1074;
	xor.b32  	%r1078, %r1057, %r1077;
	xor.b32  	%r1079, %r1056, %r1076;
	add.s32 	%r1080, %r1073, %r1079;
	add.s32 	%r1081, %r1072, %r1078;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1081, 6;
	shr.b32 	%rhs, %r1081, 26;
	add.u32 	%r1082, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1080, 6;
	shr.b32 	%rhs, %r1080, 26;
	add.u32 	%r1083, %lhs, %rhs;
	}
	add.s32 	%r113, %r1083, %r1071;
	add.s32 	%r114, %r1082, %r1070;
	not.b32 	%r1084, %r1057;
	or.b32  	%r1085, %r114, %r1084;
	xor.b32  	%r1086, %r1070, %r1085;
	add.s32 	%r1087, %r1042, %r1086;
	not.b32 	%r1088, %r1056;
	or.b32  	%r1089, %r113, %r1088;
	xor.b32  	%r1090, %r1071, %r1089;
	add.s32 	%r1091, %r1043, %r1090;
	add.s32 	%r1092, %r1091, -1120210379;
	add.s32 	%r1093, %r1087, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1092, 10;
	shr.b32 	%rhs, %r1092, 22;
	add.u32 	%r1094, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1093, 10;
	shr.b32 	%rhs, %r1093, 22;
	add.u32 	%r1095, %lhs, %rhs;
	}
	add.s32 	%r116, %r1095, %r114;
	add.s32 	%r115, %r1094, %r113;
	add.s32 	%r1096, %r1057, %r1158;
	add.s32 	%r1097, %r1056, %r1158;
	not.b32 	%r1098, %r1070;
	not.b32 	%r1099, %r1071;
	or.b32  	%r1100, %r115, %r1099;
	or.b32  	%r1101, %r116, %r1098;
	xor.b32  	%r1102, %r114, %r1101;
	xor.b32  	%r1103, %r113, %r1100;
	add.s32 	%r1104, %r1097, %r1103;
	add.s32 	%r1105, %r1096, %r1102;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1105, 15;
	shr.b32 	%rhs, %r1105, 17;
	add.u32 	%r1106, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1104, 15;
	shr.b32 	%rhs, %r1104, 17;
	add.u32 	%r1107, %lhs, %rhs;
	}
	add.s32 	%r117, %r1107, %r115;
	add.s32 	%r118, %r1106, %r116;
	not.b32 	%r1108, %r114;
	or.b32  	%r1109, %r118, %r1108;
	xor.b32  	%r1110, %r116, %r1109;
	add.s32 	%r1111, %r1070, %r1110;
	not.b32 	%r1112, %r113;
	or.b32  	%r1113, %r117, %r1112;
	xor.b32  	%r1114, %r115, %r1113;
	add.s32 	%r1115, %r1071, %r1114;
	add.s32 	%r1116, %r1115, -343485551;
	add.s32 	%r1117, %r1111, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1116, 21;
	shr.b32 	%rhs, %r1116, 11;
	add.u32 	%r1118, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1117, 21;
	shr.b32 	%rhs, %r1117, 11;
	add.u32 	%r1119, %lhs, %rhs;
	}
	add.s32 	%r120, %r1119, %r118;
	add.s32 	%r119, %r1118, %r117;
	setp.eq.s32	%p8, %r113, %r4;
	setp.eq.s32	%p9, %r115, %r5;
	and.pred  	%p10, %p8, %p9;
	setp.eq.s32	%p11, %r117, %r3;
	and.pred  	%p12, %p10, %p11;
	setp.eq.s32	%p13, %r119, %r2;
	and.pred  	%p14, %p12, %p13;
	@!%p14 bra 	BB5_11;
	bra.uni 	BB5_7;

BB5_7:
	mul.wide.u32 	%rd13, %r128, 4;
	add.s64 	%rd14, %rd6, %rd13;
	atom.global.add.u32 	%r1120, [%rd14], 1;
	setp.ne.s32	%p15, %r1120, 0;
	@%p15 bra 	BB5_11;

	atom.global.add.u32 	%r121, [%rd7], 1;
	setp.lt.u32	%p16, %r121, %r127;
	@%p16 bra 	BB5_10;
	bra.uni 	BB5_9;

BB5_10:
	mul.wide.u32 	%rd15, %r121, 20;
	add.s64 	%rd16, %rd4, %rd15;
	st.global.u32 	[%rd16], %r125;
	mov.u32 	%r1122, 0;
	st.global.u32 	[%rd16+4], %r1122;
	st.global.u32 	[%rd16+8], %r128;
	st.global.u32 	[%rd16+12], %r1;
	st.global.u32 	[%rd16+16], %r1159;
	bra.uni 	BB5_11;

BB5_9:
	atom.global.add.u32 	%r1121, [%rd7], -1;

BB5_11:
	setp.eq.s32	%p17, %r114, %r4;
	setp.eq.s32	%p18, %r116, %r5;
	and.pred  	%p19, %p17, %p18;
	setp.eq.s32	%p20, %r118, %r3;
	and.pred  	%p21, %p19, %p20;
	setp.eq.s32	%p22, %r120, %r2;
	and.pred  	%p23, %p21, %p22;
	add.s32 	%r122, %r1159, 1;
	setp.lt.u32	%p24, %r122, %r126;
	and.pred  	%p25, %p23, %p24;
	@!%p25 bra 	BB5_16;
	bra.uni 	BB5_12;

BB5_12:
	mul.wide.u32 	%rd17, %r128, 4;
	add.s64 	%rd18, %rd6, %rd17;
	atom.global.add.u32 	%r1123, [%rd18], 1;
	setp.ne.s32	%p26, %r1123, 0;
	@%p26 bra 	BB5_16;

	atom.global.add.u32 	%r123, [%rd7], 1;
	setp.lt.u32	%p27, %r123, %r127;
	@%p27 bra 	BB5_15;
	bra.uni 	BB5_14;

BB5_15:
	mul.wide.u32 	%rd19, %r123, 20;
	add.s64 	%rd20, %rd4, %rd19;
	st.global.u32 	[%rd20], %r125;
	mov.u32 	%r1125, 0;
	st.global.u32 	[%rd20+4], %r1125;
	st.global.u32 	[%rd20+8], %r128;
	st.global.u32 	[%rd20+12], %r1;
	add.s32 	%r1126, %r1159, 1;
	st.global.u32 	[%rd20+16], %r1126;
	bra.uni 	BB5_16;

BB5_14:
	atom.global.add.u32 	%r1124, [%rd7], -1;

BB5_16:
	add.s32 	%r1159, %r1159, 2;
	setp.lt.u32	%p28, %r1159, %r126;
	@%p28 bra 	BB5_3;

BB5_17:
	ret;
}

	// .globl	m00000_s16
.entry m00000_s16(
	.param .u64 .ptr .global .align 4 m00000_s16_param_0,
	.param .u64 .ptr .global .align 4 m00000_s16_param_1,
	.param .u64 .ptr .global .align 4 m00000_s16_param_2,
	.param .u64 .ptr .global .align 8 m00000_s16_param_3,
	.param .u64 .ptr .global .align 1 m00000_s16_param_4,
	.param .u64 .ptr .global .align 1 m00000_s16_param_5,
	.param .u64 .ptr .global .align 4 m00000_s16_param_6,
	.param .u64 .ptr .global .align 4 m00000_s16_param_7,
	.param .u64 .ptr .global .align 4 m00000_s16_param_8,
	.param .u64 .ptr .global .align 4 m00000_s16_param_9,
	.param .u64 .ptr .global .align 4 m00000_s16_param_10,
	.param .u64 .ptr .global .align 4 m00000_s16_param_11,
	.param .u64 .ptr .global .align 4 m00000_s16_param_12,
	.param .u64 .ptr .global .align 4 m00000_s16_param_13,
	.param .u64 .ptr .global .align 4 m00000_s16_param_14,
	.param .u64 .ptr .global .align 4 m00000_s16_param_15,
	.param .u64 .ptr .global .align 4 m00000_s16_param_16,
	.param .u64 .ptr .global .align 4 m00000_s16_param_17,
	.param .u64 .ptr .global .align 1 m00000_s16_param_18,
	.param .u64 .ptr .global .align 4 m00000_s16_param_19,
	.param .u64 .ptr .global .align 4 m00000_s16_param_20,
	.param .u64 .ptr .global .align 4 m00000_s16_param_21,
	.param .u64 .ptr .global .align 4 m00000_s16_param_22,
	.param .u64 .ptr .global .align 4 m00000_s16_param_23,
	.param .u32 m00000_s16_param_24,
	.param .u32 m00000_s16_param_25,
	.param .u32 m00000_s16_param_26,
	.param .u32 m00000_s16_param_27,
	.param .u32 m00000_s16_param_28,
	.param .u32 m00000_s16_param_29,
	.param .u32 m00000_s16_param_30,
	.param .u32 m00000_s16_param_31,
	.param .u32 m00000_s16_param_32,
	.param .u32 m00000_s16_param_33,
	.param .u32 m00000_s16_param_34
)
{
	.reg .pred 	%p<29>;
	.reg .b32 	%r<1260>;
	.reg .b64 	%rd<22>;


	ld.param.u64 	%rd2, [m00000_s16_param_0];
	ld.param.u64 	%rd4, [m00000_s16_param_14];
	ld.param.u64 	%rd5, [m00000_s16_param_15];
	ld.param.u64 	%rd6, [m00000_s16_param_16];
	ld.param.u64 	%rd7, [m00000_s16_param_19];
	ld.param.u32 	%r188, [m00000_s16_param_27];
	ld.param.u32 	%r189, [m00000_s16_param_30];
	ld.param.u32 	%r190, [m00000_s16_param_31];
	ld.param.u32 	%r191, [m00000_s16_param_32];
	ld.param.u32 	%r192, [m00000_s16_param_34];
	mov.b32	%r193, %envreg3;
	mov.u32 	%r194, %ctaid.x;
	mov.u32 	%r195, %ntid.x;
	mad.lo.s32 	%r196, %r194, %r195, %r193;
	mov.u32 	%r197, %tid.x;
	add.s32 	%r1, %r196, %r197;
	setp.ge.u32	%p1, %r1, %r192;
	@%p1 bra 	BB6_17;

	mul.wide.u32 	%rd8, %r1, 80;
	add.s64 	%rd1, %rd2, %rd8;
	mul.wide.u32 	%rd9, %r191, 16;
	add.s64 	%rd10, %rd5, %rd9;
	ldu.global.u32 	%r2, [%rd10+4];
	ldu.global.u32 	%r3, [%rd10+8];
	sub.s32 	%r198, %r2, %r3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r198, 11;
	shr.b32 	%rhs, %r198, 21;
	add.u32 	%r199, %lhs, %rhs;
	}
	ldu.global.u32 	%r4, [%rd10];
	not.b32 	%r200, %r4;
	or.b32  	%r201, %r3, %r200;
	ldu.global.u32 	%r5, [%rd10+12];
	xor.b32  	%r202, %r201, %r5;
	sub.s32 	%r203, %r199, %r202;
	ld.global.u32 	%r6, [%rd1+36];
	sub.s32 	%r204, %r203, %r6;
	add.s32 	%r205, %r204, 343485551;
	sub.s32 	%r206, %r3, %r5;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r206, 17;
	shr.b32 	%rhs, %r206, 15;
	add.u32 	%r207, %lhs, %rhs;
	}
	mov.u32 	%r208, -343485552;
	sub.s32 	%r209, %r208, %r204;
	or.b32  	%r210, %r209, %r5;
	xor.b32  	%r211, %r210, %r4;
	sub.s32 	%r212, %r207, %r211;
	ld.global.u32 	%r7, [%rd1+8];
	sub.s32 	%r213, %r212, %r7;
	add.s32 	%r214, %r213, -718787259;
	sub.s32 	%r215, %r5, %r4;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r215, 22;
	shr.b32 	%rhs, %r215, 10;
	add.u32 	%r216, %lhs, %rhs;
	}
	mov.u32 	%r217, 718787258;
	sub.s32 	%r218, %r217, %r213;
	or.b32  	%r219, %r218, %r4;
	xor.b32  	%r220, %r219, %r205;
	sub.s32 	%r221, %r216, %r220;
	ld.global.u32 	%r8, [%rd1+44];
	sub.s32 	%r222, %r221, %r8;
	add.s32 	%r223, %r222, 1120210379;
	sub.s32 	%r224, %r4, %r205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r224, 26;
	shr.b32 	%rhs, %r224, 6;
	add.u32 	%r225, %lhs, %rhs;
	}
	mov.u32 	%r226, -1120210380;
	sub.s32 	%r227, %r226, %r222;
	or.b32  	%r228, %r227, %r205;
	xor.b32  	%r229, %r228, %r214;
	sub.s32 	%r230, %r225, %r229;
	ld.global.u32 	%r9, [%rd1+16];
	sub.s32 	%r231, %r230, %r9;
	add.s32 	%r232, %r231, 145523070;
	sub.s32 	%r233, %r205, %r214;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r233, 11;
	shr.b32 	%rhs, %r233, 21;
	add.u32 	%r234, %lhs, %rhs;
	}
	mov.u32 	%r235, -145523071;
	sub.s32 	%r236, %r235, %r231;
	or.b32  	%r237, %r236, %r214;
	xor.b32  	%r238, %r237, %r223;
	sub.s32 	%r239, %r234, %r238;
	ld.global.u32 	%r10, [%rd1+52];
	sub.s32 	%r240, %r239, %r10;
	add.s32 	%r241, %r240, -1309151649;
	sub.s32 	%r242, %r214, %r223;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r242, 17;
	shr.b32 	%rhs, %r242, 15;
	add.u32 	%r243, %lhs, %rhs;
	}
	mov.u32 	%r244, 1309151648;
	sub.s32 	%r245, %r244, %r240;
	or.b32  	%r246, %r245, %r223;
	xor.b32  	%r247, %r246, %r232;
	sub.s32 	%r248, %r243, %r247;
	ld.global.u32 	%r11, [%rd1+24];
	sub.s32 	%r249, %r248, %r11;
	add.s32 	%r250, %r249, 1560198380;
	sub.s32 	%r251, %r223, %r232;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r251, 22;
	shr.b32 	%rhs, %r251, 10;
	add.u32 	%r252, %lhs, %rhs;
	}
	mov.u32 	%r253, -1560198381;
	sub.s32 	%r254, %r253, %r249;
	or.b32  	%r255, %r254, %r232;
	xor.b32  	%r256, %r255, %r241;
	sub.s32 	%r257, %r252, %r256;
	ld.global.u32 	%r12, [%rd1+60];
	sub.s32 	%r258, %r257, %r12;
	add.s32 	%r259, %r258, 30611744;
	sub.s32 	%r260, %r232, %r241;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r260, 26;
	shr.b32 	%rhs, %r260, 6;
	add.u32 	%r261, %lhs, %rhs;
	}
	mov.u32 	%r262, -30611745;
	sub.s32 	%r263, %r262, %r258;
	or.b32  	%r264, %r263, %r241;
	xor.b32  	%r265, %r264, %r250;
	sub.s32 	%r266, %r261, %r265;
	ld.global.u32 	%r13, [%rd1+32];
	sub.s32 	%r267, %r266, %r13;
	add.s32 	%r268, %r267, -1873313359;
	sub.s32 	%r269, %r241, %r250;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r269, 11;
	shr.b32 	%rhs, %r269, 21;
	add.u32 	%r270, %lhs, %rhs;
	}
	mov.u32 	%r271, 1873313358;
	sub.s32 	%r272, %r271, %r267;
	or.b32  	%r273, %r272, %r250;
	xor.b32  	%r274, %r273, %r259;
	sub.s32 	%r275, %r270, %r274;
	ld.global.u32 	%r14, [%rd1+4];
	sub.s32 	%r276, %r275, %r14;
	add.s32 	%r277, %r276, 2054922799;
	sub.s32 	%r278, %r250, %r259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r278, 17;
	shr.b32 	%rhs, %r278, 15;
	add.u32 	%r279, %lhs, %rhs;
	}
	mov.u32 	%r280, -2054922800;
	sub.s32 	%r281, %r280, %r276;
	or.b32  	%r282, %r281, %r259;
	xor.b32  	%r283, %r282, %r268;
	sub.s32 	%r284, %r279, %r283;
	ld.global.u32 	%r15, [%rd1+40];
	sub.s32 	%r285, %r284, %r15;
	add.s32 	%r286, %r285, 1051523;
	sub.s32 	%r287, %r259, %r268;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r287, 22;
	shr.b32 	%rhs, %r287, 10;
	add.u32 	%r288, %lhs, %rhs;
	}
	mov.u32 	%r289, -1051524;
	sub.s32 	%r290, %r289, %r285;
	or.b32  	%r291, %r290, %r268;
	xor.b32  	%r292, %r291, %r277;
	sub.s32 	%r293, %r288, %r292;
	ld.global.u32 	%r16, [%rd1+12];
	sub.s32 	%r294, %r293, %r16;
	add.s32 	%r295, %r294, 1894986606;
	sub.s32 	%r296, %r268, %r277;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r296, 26;
	shr.b32 	%rhs, %r296, 6;
	add.u32 	%r297, %lhs, %rhs;
	}
	mov.u32 	%r298, -1894986607;
	sub.s32 	%r299, %r298, %r294;
	or.b32  	%r300, %r299, %r277;
	xor.b32  	%r301, %r300, %r286;
	sub.s32 	%r302, %r297, %r301;
	ld.global.u32 	%r17, [%rd1+48];
	sub.s32 	%r303, %r302, %r17;
	add.s32 	%r304, %r303, -1700485571;
	sub.s32 	%r305, %r277, %r286;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 11;
	shr.b32 	%rhs, %r305, 21;
	add.u32 	%r306, %lhs, %rhs;
	}
	mov.u32 	%r307, 1700485570;
	sub.s32 	%r308, %r307, %r303;
	or.b32  	%r309, %r308, %r286;
	xor.b32  	%r310, %r309, %r295;
	sub.s32 	%r311, %r306, %r310;
	ld.global.u32 	%r18, [%rd1+20];
	sub.s32 	%r312, %r311, %r18;
	add.s32 	%r19, %r312, 57434055;
	sub.s32 	%r313, %r286, %r295;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r313, 17;
	shr.b32 	%rhs, %r313, 15;
	add.u32 	%r314, %lhs, %rhs;
	}
	mov.u32 	%r315, -57434056;
	sub.s32 	%r316, %r315, %r312;
	or.b32  	%r317, %r316, %r295;
	xor.b32  	%r318, %r317, %r304;
	sub.s32 	%r319, %r314, %r318;
	ld.global.u32 	%r20, [%rd1+56];
	sub.s32 	%r320, %r319, %r20;
	add.s32 	%r21, %r320, 1416354905;
	sub.s32 	%r321, %r295, %r304;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r321, 22;
	shr.b32 	%rhs, %r321, 10;
	add.u32 	%r322, %lhs, %rhs;
	}
	mov.u32 	%r323, -1416354906;
	sub.s32 	%r324, %r323, %r320;
	or.b32  	%r325, %r324, %r304;
	xor.b32  	%r326, %r325, %r19;
	sub.s32 	%r327, %r322, %r326;
	ld.global.u32 	%r22, [%rd1+28];
	sub.s32 	%r328, %r327, %r22;
	add.s32 	%r23, %r328, -1126891415;
	sub.s32 	%r329, %r304, %r19;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r329, 26;
	shr.b32 	%rhs, %r329, 6;
	add.u32 	%r330, %lhs, %rhs;
	}
	mov.u32 	%r331, 1126891414;
	sub.s32 	%r332, %r331, %r328;
	or.b32  	%r333, %r332, %r19;
	xor.b32  	%r334, %r333, %r21;
	add.s32 	%r335, %r330, 198630844;
	sub.s32 	%r24, %r335, %r334;
	setp.eq.s32	%p2, %r189, 0;
	@%p2 bra 	BB6_17;

	sub.s32 	%r337, %r19, %r21;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r337, 9;
	shr.b32 	%rhs, %r337, 23;
	add.u32 	%r338, %lhs, %rhs;
	}
	mov.u32 	%r339, 995338651;
	sub.s32 	%r340, %r339, %r7;
	sub.s32 	%r341, %r21, %r23;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r341, 16;
	shr.b32 	%rhs, %r341, 16;
	add.u32 	%r342, %lhs, %rhs;
	}
	mov.u32 	%r343, -530742520;
	sub.s32 	%r344, %r343, %r12;
	ld.global.u32 	%r26, [%rd1];
	add.s32 	%r31, %r340, %r338;
	xor.b32  	%r33, %r23, %r21;
	add.s32 	%r35, %r344, %r342;
	mov.u32 	%r1259, 0;

BB6_3:
	add.s32 	%r1238, %r16, -722521979;
	add.s32 	%r1237, %r10, 681279174;
	add.s32 	%r1236, %r15, -1094730640;
	add.s32 	%r1235, %r22, -155497632;
	add.s32 	%r1234, %r9, 1272893353;
	add.s32 	%r1233, %r14, -1530992060;
	add.s32 	%r1232, %r20, -35309556;
	add.s32 	%r1231, %r8, 1839030562;
	add.s32 	%r1230, %r13, -2022574463;
	add.s32 	%r1229, %r18, -378558;
	add.s32 	%r1228, %r17, -1926607734;
	add.s32 	%r1227, %r22, 1735328473;
	add.s32 	%r1226, %r7, -51403784;
	add.s32 	%r1225, %r10, -1444681467;
	add.s32 	%r1224, %r13, 1163531501;
	add.s32 	%r1223, %r16, -187363961;
	add.s32 	%r1222, %r20, -1019803690;
	add.s32 	%r1221, %r6, 568446438;
	add.s32 	%r1220, %r9, -405537848;
	add.s32 	%r1219, %r12, -660478335;
	add.s32 	%r1218, %r15, 38016083;
	add.s32 	%r1217, %r18, -701558691;
	add.s32 	%r1216, %r8, 643717713;
	add.s32 	%r1215, %r11, -1069501632;
	add.s32 	%r1214, %r14, -165796510;
	add.s32 	%r1213, %r12, 1236535329;
	add.s32 	%r1212, %r20, -1502002290;
	add.s32 	%r1211, %r10, -40341101;
	add.s32 	%r1210, %r17, 1804603682;
	add.s32 	%r1209, %r8, -1990404162;
	add.s32 	%r1208, %r15, -42063;
	add.s32 	%r1207, %r6, -1958414417;
	add.s32 	%r1206, %r13, 1770035416;
	add.s32 	%r1205, %r22, -45705983;
	add.s32 	%r1204, %r11, -1473231341;
	add.s32 	%r1203, %r18, 1200080426;
	add.s32 	%r1202, %r9, -176418897;
	add.s32 	%r1201, %r16, -1316259209;
	add.s32 	%r1200, %r7, -1126478375;
	add.s32 	%r1199, %r14, -117830708;
	ld.param.u64 	%rd21, [m00000_s16_param_3];
	shr.u32 	%r345, %r1259, 1;
	mul.wide.u32 	%rd11, %r345, 8;
	add.s64 	%rd12, %rd21, %rd11;
	ld.global.v2.u32 	{%r346, %r347}, [%rd12];
	or.b32  	%r159, %r26, %r347;
	or.b32  	%r158, %r26, %r346;
	sub.s32 	%r350, %r24, %r158;
	sub.s32 	%r351, %r24, %r159;
	xor.b32  	%r352, %r351, %r33;
	xor.b32  	%r353, %r350, %r33;
	sub.s32 	%r354, %r31, %r353;
	sub.s32 	%r355, %r31, %r352;
	xor.b32  	%r356, %r351, %r355;
	xor.b32  	%r357, %r350, %r354;
	xor.b32  	%r358, %r357, %r23;
	xor.b32  	%r359, %r356, %r23;
	sub.s32 	%r161, %r35, %r359;
	sub.s32 	%r160, %r35, %r358;
	add.s32 	%r360, %r158, -680876937;
	add.s32 	%r361, %r159, -680876937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r360, 7;
	shr.b32 	%rhs, %r360, 25;
	add.u32 	%r362, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r361, 7;
	shr.b32 	%rhs, %r361, 25;
	add.u32 	%r363, %lhs, %rhs;
	}
	add.s32 	%r364, %r363, -271733879;
	add.s32 	%r365, %r362, -271733879;
	and.b32  	%r366, %r365, 2004318071;
	and.b32  	%r367, %r364, 2004318071;
	xor.b32  	%r368, %r367, -1732584194;
	xor.b32  	%r369, %r366, -1732584194;
	add.s32 	%r370, %r1199, %r369;
	add.s32 	%r371, %r1199, %r368;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r370, 12;
	shr.b32 	%rhs, %r370, 20;
	add.u32 	%r372, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r371, 12;
	shr.b32 	%rhs, %r371, 20;
	add.u32 	%r373, %lhs, %rhs;
	}
	add.s32 	%r374, %r373, %r364;
	add.s32 	%r375, %r372, %r365;
	xor.b32  	%r376, %r364, -271733879;
	xor.b32  	%r377, %r365, -271733879;
	and.b32  	%r378, %r375, %r377;
	and.b32  	%r379, %r374, %r376;
	xor.b32  	%r380, %r379, -271733879;
	xor.b32  	%r381, %r378, -271733879;
	add.s32 	%r382, %r1200, %r381;
	add.s32 	%r383, %r1200, %r380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r382, 17;
	shr.b32 	%rhs, %r382, 15;
	add.u32 	%r384, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r383, 17;
	shr.b32 	%rhs, %r383, 15;
	add.u32 	%r385, %lhs, %rhs;
	}
	add.s32 	%r386, %r385, %r374;
	add.s32 	%r387, %r384, %r375;
	xor.b32  	%r388, %r374, %r364;
	xor.b32  	%r389, %r375, %r365;
	and.b32  	%r390, %r387, %r389;
	and.b32  	%r391, %r386, %r388;
	xor.b32  	%r392, %r364, %r391;
	xor.b32  	%r393, %r365, %r390;
	add.s32 	%r394, %r1201, %r393;
	add.s32 	%r395, %r1201, %r392;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r394, 22;
	shr.b32 	%rhs, %r394, 10;
	add.u32 	%r396, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r395, 22;
	shr.b32 	%rhs, %r395, 10;
	add.u32 	%r397, %lhs, %rhs;
	}
	add.s32 	%r398, %r397, %r386;
	add.s32 	%r399, %r396, %r387;
	add.s32 	%r400, %r364, %r1202;
	add.s32 	%r401, %r365, %r1202;
	xor.b32  	%r402, %r386, %r374;
	xor.b32  	%r403, %r387, %r375;
	and.b32  	%r404, %r399, %r403;
	and.b32  	%r405, %r398, %r402;
	xor.b32  	%r406, %r374, %r405;
	xor.b32  	%r407, %r375, %r404;
	add.s32 	%r408, %r401, %r407;
	add.s32 	%r409, %r400, %r406;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r408, 7;
	shr.b32 	%rhs, %r408, 25;
	add.u32 	%r410, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r409, 7;
	shr.b32 	%rhs, %r409, 25;
	add.u32 	%r411, %lhs, %rhs;
	}
	add.s32 	%r412, %r411, %r398;
	add.s32 	%r413, %r410, %r399;
	add.s32 	%r414, %r374, %r1203;
	add.s32 	%r415, %r375, %r1203;
	xor.b32  	%r416, %r398, %r386;
	xor.b32  	%r417, %r399, %r387;
	and.b32  	%r418, %r413, %r417;
	and.b32  	%r419, %r412, %r416;
	xor.b32  	%r420, %r386, %r419;
	xor.b32  	%r421, %r387, %r418;
	add.s32 	%r422, %r415, %r421;
	add.s32 	%r423, %r414, %r420;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r422, 12;
	shr.b32 	%rhs, %r422, 20;
	add.u32 	%r424, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r423, 12;
	shr.b32 	%rhs, %r423, 20;
	add.u32 	%r425, %lhs, %rhs;
	}
	add.s32 	%r426, %r425, %r412;
	add.s32 	%r427, %r424, %r413;
	add.s32 	%r428, %r386, %r1204;
	add.s32 	%r429, %r387, %r1204;
	xor.b32  	%r430, %r412, %r398;
	xor.b32  	%r431, %r413, %r399;
	and.b32  	%r432, %r427, %r431;
	and.b32  	%r433, %r426, %r430;
	xor.b32  	%r434, %r398, %r433;
	xor.b32  	%r435, %r399, %r432;
	add.s32 	%r436, %r429, %r435;
	add.s32 	%r437, %r428, %r434;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r436, 17;
	shr.b32 	%rhs, %r436, 15;
	add.u32 	%r438, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r437, 17;
	shr.b32 	%rhs, %r437, 15;
	add.u32 	%r439, %lhs, %rhs;
	}
	add.s32 	%r440, %r439, %r426;
	add.s32 	%r441, %r438, %r427;
	add.s32 	%r442, %r398, %r1205;
	add.s32 	%r443, %r399, %r1205;
	xor.b32  	%r444, %r426, %r412;
	xor.b32  	%r445, %r427, %r413;
	and.b32  	%r446, %r441, %r445;
	and.b32  	%r447, %r440, %r444;
	xor.b32  	%r448, %r412, %r447;
	xor.b32  	%r449, %r413, %r446;
	add.s32 	%r450, %r443, %r449;
	add.s32 	%r451, %r442, %r448;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r450, 22;
	shr.b32 	%rhs, %r450, 10;
	add.u32 	%r452, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r451, 22;
	shr.b32 	%rhs, %r451, 10;
	add.u32 	%r453, %lhs, %rhs;
	}
	add.s32 	%r454, %r453, %r440;
	add.s32 	%r455, %r452, %r441;
	add.s32 	%r456, %r412, %r1206;
	add.s32 	%r457, %r413, %r1206;
	xor.b32  	%r458, %r440, %r426;
	xor.b32  	%r459, %r441, %r427;
	and.b32  	%r460, %r455, %r459;
	and.b32  	%r461, %r454, %r458;
	xor.b32  	%r462, %r426, %r461;
	xor.b32  	%r463, %r427, %r460;
	add.s32 	%r464, %r457, %r463;
	add.s32 	%r465, %r456, %r462;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r464, 7;
	shr.b32 	%rhs, %r464, 25;
	add.u32 	%r466, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r465, 7;
	shr.b32 	%rhs, %r465, 25;
	add.u32 	%r467, %lhs, %rhs;
	}
	add.s32 	%r468, %r467, %r454;
	add.s32 	%r469, %r466, %r455;
	add.s32 	%r470, %r426, %r1207;
	add.s32 	%r471, %r427, %r1207;
	xor.b32  	%r472, %r454, %r440;
	xor.b32  	%r473, %r455, %r441;
	and.b32  	%r474, %r469, %r473;
	and.b32  	%r475, %r468, %r472;
	xor.b32  	%r476, %r440, %r475;
	xor.b32  	%r477, %r441, %r474;
	add.s32 	%r478, %r471, %r477;
	add.s32 	%r479, %r470, %r476;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r478, 12;
	shr.b32 	%rhs, %r478, 20;
	add.u32 	%r480, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r479, 12;
	shr.b32 	%rhs, %r479, 20;
	add.u32 	%r481, %lhs, %rhs;
	}
	add.s32 	%r482, %r481, %r468;
	add.s32 	%r483, %r480, %r469;
	add.s32 	%r484, %r440, %r1208;
	add.s32 	%r485, %r441, %r1208;
	xor.b32  	%r486, %r468, %r454;
	xor.b32  	%r487, %r469, %r455;
	and.b32  	%r488, %r483, %r487;
	and.b32  	%r489, %r482, %r486;
	xor.b32  	%r490, %r454, %r489;
	xor.b32  	%r491, %r455, %r488;
	add.s32 	%r492, %r485, %r491;
	add.s32 	%r493, %r484, %r490;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r492, 17;
	shr.b32 	%rhs, %r492, 15;
	add.u32 	%r494, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r493, 17;
	shr.b32 	%rhs, %r493, 15;
	add.u32 	%r495, %lhs, %rhs;
	}
	add.s32 	%r496, %r495, %r482;
	add.s32 	%r497, %r494, %r483;
	add.s32 	%r498, %r454, %r1209;
	add.s32 	%r499, %r455, %r1209;
	xor.b32  	%r500, %r482, %r468;
	xor.b32  	%r501, %r483, %r469;
	and.b32  	%r502, %r497, %r501;
	and.b32  	%r503, %r496, %r500;
	xor.b32  	%r504, %r468, %r503;
	xor.b32  	%r505, %r469, %r502;
	add.s32 	%r506, %r499, %r505;
	add.s32 	%r507, %r498, %r504;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r506, 22;
	shr.b32 	%rhs, %r506, 10;
	add.u32 	%r508, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r507, 22;
	shr.b32 	%rhs, %r507, 10;
	add.u32 	%r509, %lhs, %rhs;
	}
	add.s32 	%r510, %r509, %r496;
	add.s32 	%r511, %r508, %r497;
	add.s32 	%r512, %r468, %r1210;
	add.s32 	%r513, %r469, %r1210;
	xor.b32  	%r514, %r496, %r482;
	xor.b32  	%r515, %r497, %r483;
	and.b32  	%r516, %r511, %r515;
	and.b32  	%r517, %r510, %r514;
	xor.b32  	%r518, %r482, %r517;
	xor.b32  	%r519, %r483, %r516;
	add.s32 	%r520, %r513, %r519;
	add.s32 	%r521, %r512, %r518;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r520, 7;
	shr.b32 	%rhs, %r520, 25;
	add.u32 	%r522, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r521, 7;
	shr.b32 	%rhs, %r521, 25;
	add.u32 	%r523, %lhs, %rhs;
	}
	add.s32 	%r524, %r523, %r510;
	add.s32 	%r525, %r522, %r511;
	add.s32 	%r526, %r482, %r1211;
	add.s32 	%r527, %r483, %r1211;
	xor.b32  	%r528, %r510, %r496;
	xor.b32  	%r529, %r511, %r497;
	and.b32  	%r530, %r525, %r529;
	and.b32  	%r531, %r524, %r528;
	xor.b32  	%r532, %r496, %r531;
	xor.b32  	%r533, %r497, %r530;
	add.s32 	%r534, %r527, %r533;
	add.s32 	%r535, %r526, %r532;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r534, 12;
	shr.b32 	%rhs, %r534, 20;
	add.u32 	%r536, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r535, 12;
	shr.b32 	%rhs, %r535, 20;
	add.u32 	%r537, %lhs, %rhs;
	}
	add.s32 	%r538, %r537, %r524;
	add.s32 	%r539, %r536, %r525;
	add.s32 	%r540, %r496, %r1212;
	add.s32 	%r541, %r497, %r1212;
	xor.b32  	%r542, %r524, %r510;
	xor.b32  	%r543, %r525, %r511;
	and.b32  	%r544, %r539, %r543;
	and.b32  	%r545, %r538, %r542;
	xor.b32  	%r546, %r510, %r545;
	xor.b32  	%r547, %r511, %r544;
	add.s32 	%r548, %r541, %r547;
	add.s32 	%r549, %r540, %r546;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r548, 17;
	shr.b32 	%rhs, %r548, 15;
	add.u32 	%r550, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r549, 17;
	shr.b32 	%rhs, %r549, 15;
	add.u32 	%r551, %lhs, %rhs;
	}
	add.s32 	%r552, %r551, %r538;
	add.s32 	%r553, %r550, %r539;
	add.s32 	%r554, %r510, %r1213;
	add.s32 	%r555, %r511, %r1213;
	xor.b32  	%r556, %r538, %r524;
	xor.b32  	%r557, %r539, %r525;
	and.b32  	%r558, %r553, %r557;
	and.b32  	%r559, %r552, %r556;
	xor.b32  	%r560, %r524, %r559;
	xor.b32  	%r561, %r525, %r558;
	add.s32 	%r562, %r555, %r561;
	add.s32 	%r563, %r554, %r560;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r563, 22;
	shr.b32 	%rhs, %r563, 10;
	add.u32 	%r564, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r562, 22;
	shr.b32 	%rhs, %r562, 10;
	add.u32 	%r565, %lhs, %rhs;
	}
	add.s32 	%r566, %r565, %r553;
	add.s32 	%r567, %r564, %r552;
	add.s32 	%r568, %r524, %r1214;
	add.s32 	%r569, %r525, %r1214;
	xor.b32  	%r570, %r567, %r552;
	xor.b32  	%r571, %r566, %r553;
	and.b32  	%r572, %r539, %r571;
	and.b32  	%r573, %r538, %r570;
	xor.b32  	%r574, %r552, %r573;
	xor.b32  	%r575, %r553, %r572;
	add.s32 	%r576, %r569, %r575;
	add.s32 	%r577, %r568, %r574;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r577, 5;
	shr.b32 	%rhs, %r577, 27;
	add.u32 	%r578, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r576, 5;
	shr.b32 	%rhs, %r576, 27;
	add.u32 	%r579, %lhs, %rhs;
	}
	add.s32 	%r580, %r579, %r566;
	add.s32 	%r581, %r578, %r567;
	add.s32 	%r582, %r538, %r1215;
	add.s32 	%r583, %r539, %r1215;
	xor.b32  	%r584, %r581, %r567;
	xor.b32  	%r585, %r580, %r566;
	and.b32  	%r586, %r553, %r585;
	and.b32  	%r587, %r552, %r584;
	xor.b32  	%r588, %r567, %r587;
	xor.b32  	%r589, %r566, %r586;
	add.s32 	%r590, %r583, %r589;
	add.s32 	%r591, %r582, %r588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r591, 9;
	shr.b32 	%rhs, %r591, 23;
	add.u32 	%r592, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r590, 9;
	shr.b32 	%rhs, %r590, 23;
	add.u32 	%r593, %lhs, %rhs;
	}
	add.s32 	%r594, %r593, %r580;
	add.s32 	%r595, %r592, %r581;
	add.s32 	%r596, %r552, %r1216;
	add.s32 	%r597, %r553, %r1216;
	xor.b32  	%r598, %r595, %r581;
	xor.b32  	%r599, %r594, %r580;
	and.b32  	%r600, %r566, %r599;
	and.b32  	%r601, %r567, %r598;
	xor.b32  	%r602, %r581, %r601;
	xor.b32  	%r603, %r580, %r600;
	add.s32 	%r604, %r597, %r603;
	add.s32 	%r605, %r596, %r602;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r605, 14;
	shr.b32 	%rhs, %r605, 18;
	add.u32 	%r606, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r604, 14;
	shr.b32 	%rhs, %r604, 18;
	add.u32 	%r607, %lhs, %rhs;
	}
	add.s32 	%r608, %r607, %r594;
	add.s32 	%r609, %r606, %r595;
	add.s32 	%r610, %r566, %r158;
	add.s32 	%r611, %r567, %r159;
	xor.b32  	%r612, %r609, %r595;
	and.b32  	%r613, %r581, %r612;
	xor.b32  	%r614, %r595, %r613;
	add.s32 	%r615, %r611, %r614;
	xor.b32  	%r616, %r608, %r594;
	and.b32  	%r617, %r580, %r616;
	xor.b32  	%r618, %r594, %r617;
	add.s32 	%r619, %r610, %r618;
	add.s32 	%r620, %r619, -373897302;
	add.s32 	%r621, %r615, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r621, 20;
	shr.b32 	%rhs, %r621, 12;
	add.u32 	%r622, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 20;
	shr.b32 	%rhs, %r620, 12;
	add.u32 	%r623, %lhs, %rhs;
	}
	add.s32 	%r624, %r623, %r608;
	add.s32 	%r625, %r622, %r609;
	add.s32 	%r626, %r581, %r1217;
	add.s32 	%r627, %r580, %r1217;
	xor.b32  	%r628, %r625, %r609;
	xor.b32  	%r629, %r624, %r608;
	and.b32  	%r630, %r594, %r629;
	and.b32  	%r631, %r595, %r628;
	xor.b32  	%r632, %r609, %r631;
	xor.b32  	%r633, %r608, %r630;
	add.s32 	%r634, %r627, %r633;
	add.s32 	%r635, %r626, %r632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r635, 5;
	shr.b32 	%rhs, %r635, 27;
	add.u32 	%r636, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r634, 5;
	shr.b32 	%rhs, %r634, 27;
	add.u32 	%r637, %lhs, %rhs;
	}
	add.s32 	%r638, %r637, %r624;
	add.s32 	%r639, %r636, %r625;
	add.s32 	%r640, %r595, %r1218;
	add.s32 	%r641, %r594, %r1218;
	xor.b32  	%r642, %r639, %r625;
	xor.b32  	%r643, %r638, %r624;
	and.b32  	%r644, %r608, %r643;
	and.b32  	%r645, %r609, %r642;
	xor.b32  	%r646, %r625, %r645;
	xor.b32  	%r647, %r624, %r644;
	add.s32 	%r648, %r641, %r647;
	add.s32 	%r649, %r640, %r646;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r649, 9;
	shr.b32 	%rhs, %r649, 23;
	add.u32 	%r650, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r648, 9;
	shr.b32 	%rhs, %r648, 23;
	add.u32 	%r651, %lhs, %rhs;
	}
	add.s32 	%r652, %r651, %r638;
	add.s32 	%r653, %r650, %r639;
	add.s32 	%r654, %r609, %r1219;
	add.s32 	%r655, %r608, %r1219;
	xor.b32  	%r656, %r653, %r639;
	xor.b32  	%r657, %r652, %r638;
	and.b32  	%r658, %r624, %r657;
	and.b32  	%r659, %r625, %r656;
	xor.b32  	%r660, %r639, %r659;
	xor.b32  	%r661, %r638, %r658;
	add.s32 	%r662, %r655, %r661;
	add.s32 	%r663, %r654, %r660;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r663, 14;
	shr.b32 	%rhs, %r663, 18;
	add.u32 	%r664, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 14;
	shr.b32 	%rhs, %r662, 18;
	add.u32 	%r665, %lhs, %rhs;
	}
	add.s32 	%r666, %r665, %r652;
	add.s32 	%r667, %r664, %r653;
	add.s32 	%r668, %r625, %r1220;
	add.s32 	%r669, %r624, %r1220;
	xor.b32  	%r670, %r667, %r653;
	xor.b32  	%r671, %r666, %r652;
	and.b32  	%r672, %r638, %r671;
	and.b32  	%r673, %r639, %r670;
	xor.b32  	%r674, %r653, %r673;
	xor.b32  	%r675, %r652, %r672;
	add.s32 	%r676, %r669, %r675;
	add.s32 	%r677, %r668, %r674;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r677, 20;
	shr.b32 	%rhs, %r677, 12;
	add.u32 	%r678, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r676, 20;
	shr.b32 	%rhs, %r676, 12;
	add.u32 	%r679, %lhs, %rhs;
	}
	add.s32 	%r680, %r679, %r666;
	add.s32 	%r681, %r678, %r667;
	add.s32 	%r682, %r639, %r1221;
	add.s32 	%r683, %r638, %r1221;
	xor.b32  	%r684, %r681, %r667;
	xor.b32  	%r685, %r680, %r666;
	and.b32  	%r686, %r652, %r685;
	and.b32  	%r687, %r653, %r684;
	xor.b32  	%r688, %r667, %r687;
	xor.b32  	%r689, %r666, %r686;
	add.s32 	%r690, %r683, %r689;
	add.s32 	%r691, %r682, %r688;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r691, 5;
	shr.b32 	%rhs, %r691, 27;
	add.u32 	%r692, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r690, 5;
	shr.b32 	%rhs, %r690, 27;
	add.u32 	%r693, %lhs, %rhs;
	}
	add.s32 	%r694, %r693, %r680;
	add.s32 	%r695, %r692, %r681;
	add.s32 	%r696, %r653, %r1222;
	add.s32 	%r697, %r652, %r1222;
	xor.b32  	%r698, %r695, %r681;
	xor.b32  	%r699, %r694, %r680;
	and.b32  	%r700, %r666, %r699;
	and.b32  	%r701, %r667, %r698;
	xor.b32  	%r702, %r681, %r701;
	xor.b32  	%r703, %r680, %r700;
	add.s32 	%r704, %r697, %r703;
	add.s32 	%r705, %r696, %r702;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r705, 9;
	shr.b32 	%rhs, %r705, 23;
	add.u32 	%r706, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r704, 9;
	shr.b32 	%rhs, %r704, 23;
	add.u32 	%r707, %lhs, %rhs;
	}
	add.s32 	%r708, %r707, %r694;
	add.s32 	%r709, %r706, %r695;
	add.s32 	%r710, %r667, %r1223;
	add.s32 	%r711, %r666, %r1223;
	xor.b32  	%r712, %r709, %r695;
	xor.b32  	%r713, %r708, %r694;
	and.b32  	%r714, %r680, %r713;
	and.b32  	%r715, %r681, %r712;
	xor.b32  	%r716, %r695, %r715;
	xor.b32  	%r717, %r694, %r714;
	add.s32 	%r718, %r711, %r717;
	add.s32 	%r719, %r710, %r716;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r719, 14;
	shr.b32 	%rhs, %r719, 18;
	add.u32 	%r720, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r718, 14;
	shr.b32 	%rhs, %r718, 18;
	add.u32 	%r721, %lhs, %rhs;
	}
	add.s32 	%r722, %r721, %r708;
	add.s32 	%r723, %r720, %r709;
	add.s32 	%r724, %r681, %r1224;
	add.s32 	%r725, %r680, %r1224;
	xor.b32  	%r726, %r723, %r709;
	xor.b32  	%r727, %r722, %r708;
	and.b32  	%r728, %r694, %r727;
	and.b32  	%r729, %r695, %r726;
	xor.b32  	%r730, %r709, %r729;
	xor.b32  	%r731, %r708, %r728;
	add.s32 	%r732, %r725, %r731;
	add.s32 	%r733, %r724, %r730;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r733, 20;
	shr.b32 	%rhs, %r733, 12;
	add.u32 	%r734, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r732, 20;
	shr.b32 	%rhs, %r732, 12;
	add.u32 	%r735, %lhs, %rhs;
	}
	add.s32 	%r736, %r735, %r722;
	add.s32 	%r737, %r734, %r723;
	add.s32 	%r738, %r695, %r1225;
	add.s32 	%r739, %r694, %r1225;
	xor.b32  	%r740, %r737, %r723;
	xor.b32  	%r741, %r736, %r722;
	and.b32  	%r742, %r708, %r741;
	and.b32  	%r743, %r709, %r740;
	xor.b32  	%r744, %r723, %r743;
	xor.b32  	%r745, %r722, %r742;
	add.s32 	%r746, %r739, %r745;
	add.s32 	%r747, %r738, %r744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r747, 5;
	shr.b32 	%rhs, %r747, 27;
	add.u32 	%r748, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r746, 5;
	shr.b32 	%rhs, %r746, 27;
	add.u32 	%r749, %lhs, %rhs;
	}
	add.s32 	%r750, %r749, %r736;
	add.s32 	%r751, %r748, %r737;
	add.s32 	%r752, %r709, %r1226;
	add.s32 	%r753, %r708, %r1226;
	xor.b32  	%r754, %r751, %r737;
	xor.b32  	%r755, %r750, %r736;
	and.b32  	%r756, %r722, %r755;
	and.b32  	%r757, %r723, %r754;
	xor.b32  	%r758, %r737, %r757;
	xor.b32  	%r759, %r736, %r756;
	add.s32 	%r760, %r753, %r759;
	add.s32 	%r761, %r752, %r758;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r761, 9;
	shr.b32 	%rhs, %r761, 23;
	add.u32 	%r762, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r760, 9;
	shr.b32 	%rhs, %r760, 23;
	add.u32 	%r763, %lhs, %rhs;
	}
	add.s32 	%r764, %r763, %r750;
	add.s32 	%r765, %r762, %r751;
	add.s32 	%r766, %r723, %r1227;
	add.s32 	%r767, %r722, %r1227;
	xor.b32  	%r768, %r765, %r751;
	xor.b32  	%r769, %r764, %r750;
	and.b32  	%r770, %r736, %r769;
	and.b32  	%r771, %r737, %r768;
	xor.b32  	%r772, %r751, %r771;
	xor.b32  	%r773, %r750, %r770;
	add.s32 	%r774, %r767, %r773;
	add.s32 	%r775, %r766, %r772;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r775, 14;
	shr.b32 	%rhs, %r775, 18;
	add.u32 	%r776, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r774, 14;
	shr.b32 	%rhs, %r774, 18;
	add.u32 	%r777, %lhs, %rhs;
	}
	add.s32 	%r778, %r777, %r764;
	add.s32 	%r779, %r776, %r765;
	add.s32 	%r780, %r737, %r1228;
	add.s32 	%r781, %r736, %r1228;
	xor.b32  	%r782, %r779, %r765;
	xor.b32  	%r783, %r778, %r764;
	and.b32  	%r784, %r750, %r783;
	and.b32  	%r785, %r751, %r782;
	xor.b32  	%r786, %r765, %r785;
	xor.b32  	%r787, %r764, %r784;
	add.s32 	%r788, %r781, %r787;
	add.s32 	%r789, %r780, %r786;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r788, 20;
	shr.b32 	%rhs, %r788, 12;
	add.u32 	%r790, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r789, 20;
	shr.b32 	%rhs, %r789, 12;
	add.u32 	%r791, %lhs, %rhs;
	}
	add.s32 	%r792, %r791, %r779;
	add.s32 	%r793, %r790, %r778;
	add.s32 	%r794, %r751, %r1229;
	add.s32 	%r795, %r750, %r1229;
	xor.b32  	%r796, %r793, %r778;
	xor.b32  	%r797, %r792, %r779;
	xor.b32  	%r798, %r797, %r765;
	xor.b32  	%r799, %r796, %r764;
	add.s32 	%r800, %r795, %r799;
	add.s32 	%r801, %r794, %r798;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r800, 4;
	shr.b32 	%rhs, %r800, 28;
	add.u32 	%r802, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r801, 4;
	shr.b32 	%rhs, %r801, 28;
	add.u32 	%r803, %lhs, %rhs;
	}
	add.s32 	%r804, %r803, %r792;
	add.s32 	%r805, %r802, %r793;
	add.s32 	%r806, %r765, %r1230;
	add.s32 	%r807, %r764, %r1230;
	xor.b32  	%r808, %r805, %r793;
	xor.b32  	%r809, %r804, %r792;
	xor.b32  	%r810, %r809, %r779;
	xor.b32  	%r811, %r808, %r778;
	add.s32 	%r812, %r807, %r811;
	add.s32 	%r813, %r806, %r810;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r812, 11;
	shr.b32 	%rhs, %r812, 21;
	add.u32 	%r814, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r813, 11;
	shr.b32 	%rhs, %r813, 21;
	add.u32 	%r815, %lhs, %rhs;
	}
	add.s32 	%r816, %r815, %r804;
	add.s32 	%r817, %r814, %r805;
	add.s32 	%r818, %r779, %r1231;
	add.s32 	%r819, %r778, %r1231;
	xor.b32  	%r820, %r817, %r805;
	xor.b32  	%r821, %r816, %r804;
	xor.b32  	%r822, %r821, %r792;
	xor.b32  	%r823, %r820, %r793;
	add.s32 	%r824, %r819, %r823;
	add.s32 	%r825, %r818, %r822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r824, 16;
	shr.b32 	%rhs, %r824, 16;
	add.u32 	%r826, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r825, 16;
	shr.b32 	%rhs, %r825, 16;
	add.u32 	%r827, %lhs, %rhs;
	}
	add.s32 	%r828, %r827, %r816;
	add.s32 	%r829, %r826, %r817;
	add.s32 	%r830, %r792, %r1232;
	add.s32 	%r831, %r793, %r1232;
	xor.b32  	%r832, %r829, %r817;
	xor.b32  	%r833, %r828, %r816;
	xor.b32  	%r834, %r833, %r804;
	xor.b32  	%r835, %r832, %r805;
	add.s32 	%r836, %r831, %r835;
	add.s32 	%r837, %r830, %r834;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r836, 23;
	shr.b32 	%rhs, %r836, 9;
	add.u32 	%r838, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r837, 23;
	shr.b32 	%rhs, %r837, 9;
	add.u32 	%r839, %lhs, %rhs;
	}
	add.s32 	%r840, %r839, %r828;
	add.s32 	%r841, %r838, %r829;
	add.s32 	%r842, %r804, %r1233;
	add.s32 	%r843, %r805, %r1233;
	xor.b32  	%r844, %r841, %r829;
	xor.b32  	%r845, %r840, %r828;
	xor.b32  	%r846, %r845, %r816;
	xor.b32  	%r847, %r844, %r817;
	add.s32 	%r848, %r843, %r847;
	add.s32 	%r849, %r842, %r846;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r848, 4;
	shr.b32 	%rhs, %r848, 28;
	add.u32 	%r850, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r849, 4;
	shr.b32 	%rhs, %r849, 28;
	add.u32 	%r851, %lhs, %rhs;
	}
	add.s32 	%r852, %r851, %r840;
	add.s32 	%r853, %r850, %r841;
	add.s32 	%r854, %r816, %r1234;
	add.s32 	%r855, %r817, %r1234;
	xor.b32  	%r856, %r853, %r841;
	xor.b32  	%r857, %r852, %r840;
	xor.b32  	%r858, %r857, %r828;
	xor.b32  	%r859, %r856, %r829;
	add.s32 	%r860, %r855, %r859;
	add.s32 	%r861, %r854, %r858;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r860, 11;
	shr.b32 	%rhs, %r860, 21;
	add.u32 	%r862, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r861, 11;
	shr.b32 	%rhs, %r861, 21;
	add.u32 	%r863, %lhs, %rhs;
	}
	add.s32 	%r864, %r863, %r852;
	add.s32 	%r865, %r862, %r853;
	add.s32 	%r866, %r828, %r1235;
	add.s32 	%r867, %r829, %r1235;
	xor.b32  	%r868, %r865, %r853;
	xor.b32  	%r869, %r864, %r852;
	xor.b32  	%r870, %r869, %r840;
	xor.b32  	%r871, %r868, %r841;
	add.s32 	%r872, %r867, %r871;
	add.s32 	%r873, %r866, %r870;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 16;
	shr.b32 	%rhs, %r872, 16;
	add.u32 	%r874, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r873, 16;
	shr.b32 	%rhs, %r873, 16;
	add.u32 	%r875, %lhs, %rhs;
	}
	add.s32 	%r876, %r875, %r864;
	add.s32 	%r877, %r874, %r865;
	add.s32 	%r878, %r840, %r1236;
	add.s32 	%r879, %r841, %r1236;
	xor.b32  	%r880, %r877, %r865;
	xor.b32  	%r881, %r876, %r864;
	xor.b32  	%r882, %r881, %r852;
	xor.b32  	%r883, %r880, %r853;
	add.s32 	%r884, %r879, %r883;
	add.s32 	%r885, %r878, %r882;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r884, 23;
	shr.b32 	%rhs, %r884, 9;
	add.u32 	%r886, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r885, 23;
	shr.b32 	%rhs, %r885, 9;
	add.u32 	%r887, %lhs, %rhs;
	}
	add.s32 	%r163, %r887, %r876;
	add.s32 	%r162, %r886, %r877;
	add.s32 	%r888, %r852, %r1237;
	add.s32 	%r889, %r853, %r1237;
	xor.b32  	%r890, %r162, %r877;
	xor.b32  	%r891, %r163, %r876;
	xor.b32  	%r892, %r891, %r864;
	xor.b32  	%r893, %r890, %r865;
	add.s32 	%r894, %r889, %r893;
	add.s32 	%r895, %r888, %r892;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r895, 4;
	shr.b32 	%rhs, %r895, 28;
	add.u32 	%r896, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r894, 4;
	shr.b32 	%rhs, %r894, 28;
	add.u32 	%r897, %lhs, %rhs;
	}
	add.s32 	%r164, %r897, %r162;
	add.s32 	%r165, %r896, %r163;
	add.s32 	%r898, %r865, %r158;
	add.s32 	%r899, %r864, %r159;
	xor.b32  	%r900, %r165, %r163;
	xor.b32  	%r901, %r900, %r876;
	add.s32 	%r902, %r899, %r901;
	xor.b32  	%r903, %r164, %r162;
	xor.b32  	%r904, %r903, %r877;
	add.s32 	%r905, %r898, %r904;
	add.s32 	%r906, %r905, -358537222;
	add.s32 	%r907, %r902, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r906, 11;
	shr.b32 	%rhs, %r906, 21;
	add.u32 	%r908, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r907, 11;
	shr.b32 	%rhs, %r907, 21;
	add.u32 	%r909, %lhs, %rhs;
	}
	add.s32 	%r167, %r909, %r165;
	add.s32 	%r166, %r908, %r164;
	add.s32 	%r910, %r876, %r1238;
	add.s32 	%r911, %r877, %r1238;
	xor.b32  	%r912, %r166, %r164;
	xor.b32  	%r913, %r167, %r165;
	xor.b32  	%r914, %r913, %r163;
	xor.b32  	%r915, %r912, %r162;
	add.s32 	%r916, %r911, %r915;
	add.s32 	%r917, %r910, %r914;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r916, 16;
	shr.b32 	%rhs, %r916, 16;
	add.u32 	%r918, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r917, 16;
	shr.b32 	%rhs, %r917, 16;
	add.u32 	%r919, %lhs, %rhs;
	}
	add.s32 	%r169, %r919, %r167;
	add.s32 	%r168, %r918, %r166;
	setp.eq.s32	%p3, %r160, %r168;
	@%p3 bra 	BB6_5;

	setp.ne.s32	%p4, %r161, %r169;
	@%p4 bra 	BB6_16;

BB6_5:
	add.s32 	%r1241, %r17, -421815835;
	add.s32 	%r1240, %r6, -640364487;
	add.s32 	%r1239, %r11, 76029189;
	add.s32 	%r920, %r163, %r1239;
	add.s32 	%r921, %r162, %r1239;
	xor.b32  	%r922, %r168, %r166;
	xor.b32  	%r923, %r169, %r167;
	xor.b32  	%r924, %r923, %r165;
	xor.b32  	%r925, %r922, %r164;
	add.s32 	%r926, %r921, %r925;
	add.s32 	%r927, %r920, %r924;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r926, 23;
	shr.b32 	%rhs, %r926, 9;
	add.u32 	%r928, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r927, 23;
	shr.b32 	%rhs, %r927, 9;
	add.u32 	%r929, %lhs, %rhs;
	}
	add.s32 	%r171, %r929, %r169;
	add.s32 	%r170, %r928, %r168;
	xor.b32  	%r930, %r170, %r168;
	xor.b32  	%r931, %r171, %r169;
	xor.b32  	%r932, %r931, %r167;
	xor.b32  	%r933, %r930, %r166;
	add.s32 	%r934, %r165, %r1240;
	add.s32 	%r935, %r164, %r1240;
	add.s32 	%r936, %r935, %r933;
	add.s32 	%r937, %r934, %r932;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r936, 4;
	shr.b32 	%rhs, %r936, 28;
	add.u32 	%r938, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r937, 4;
	shr.b32 	%rhs, %r937, 28;
	add.u32 	%r939, %lhs, %rhs;
	}
	add.s32 	%r173, %r939, %r171;
	add.s32 	%r172, %r938, %r170;
	xor.b32  	%r940, %r172, %r170;
	xor.b32  	%r941, %r173, %r171;
	xor.b32  	%r942, %r941, %r169;
	xor.b32  	%r943, %r940, %r168;
	add.s32 	%r944, %r167, %r1241;
	add.s32 	%r945, %r166, %r1241;
	add.s32 	%r946, %r945, %r943;
	add.s32 	%r947, %r944, %r942;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r946, 11;
	shr.b32 	%rhs, %r946, 21;
	add.u32 	%r948, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r947, 11;
	shr.b32 	%rhs, %r947, 21;
	add.u32 	%r949, %lhs, %rhs;
	}
	add.s32 	%r175, %r949, %r173;
	add.s32 	%r174, %r948, %r172;
	setp.eq.s32	%p5, %r23, %r174;
	setp.eq.s32	%p6, %r23, %r175;
	or.pred  	%p7, %p5, %p6;
	@!%p7 bra 	BB6_16;
	bra.uni 	BB6_6;

BB6_6:
	add.s32 	%r1258, %r6, -343485551;
	add.s32 	%r1257, %r7, 718787259;
	add.s32 	%r1256, %r8, -1120210379;
	add.s32 	%r1255, %r9, -145523070;
	add.s32 	%r1254, %r10, 1309151649;
	add.s32 	%r1253, %r11, -1560198380;
	add.s32 	%r1252, %r12, -30611744;
	add.s32 	%r1251, %r13, 1873313359;
	add.s32 	%r1250, %r14, -2054922799;
	add.s32 	%r1249, %r15, -1051523;
	add.s32 	%r1248, %r16, -1894986606;
	add.s32 	%r1247, %r17, 1700485571;
	add.s32 	%r1246, %r18, -57434055;
	add.s32 	%r1245, %r20, -1416354905;
	add.s32 	%r1244, %r22, 1126891415;
	add.s32 	%r1243, %r7, -995338651;
	add.s32 	%r1242, %r12, 530742520;
	add.s32 	%r950, %r169, %r1242;
	add.s32 	%r951, %r168, %r1242;
	xor.b32  	%r952, %r174, %r172;
	xor.b32  	%r953, %r175, %r173;
	xor.b32  	%r954, %r953, %r171;
	xor.b32  	%r955, %r952, %r170;
	add.s32 	%r956, %r951, %r955;
	add.s32 	%r957, %r950, %r954;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r956, 16;
	shr.b32 	%rhs, %r956, 16;
	add.u32 	%r958, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r957, 16;
	shr.b32 	%rhs, %r957, 16;
	add.u32 	%r959, %lhs, %rhs;
	}
	add.s32 	%r960, %r959, %r175;
	add.s32 	%r961, %r958, %r174;
	xor.b32  	%r962, %r961, %r174;
	xor.b32  	%r963, %r960, %r175;
	xor.b32  	%r964, %r963, %r173;
	xor.b32  	%r965, %r962, %r172;
	add.s32 	%r966, %r171, %r1243;
	add.s32 	%r967, %r170, %r1243;
	add.s32 	%r968, %r967, %r965;
	add.s32 	%r969, %r966, %r964;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r969, 23;
	shr.b32 	%rhs, %r969, 9;
	add.u32 	%r970, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r968, 23;
	shr.b32 	%rhs, %r968, 9;
	add.u32 	%r971, %lhs, %rhs;
	}
	add.s32 	%r972, %r971, %r961;
	add.s32 	%r973, %r970, %r960;
	add.s32 	%r974, %r172, %r158;
	add.s32 	%r975, %r173, %r159;
	not.b32 	%r976, %r175;
	or.b32  	%r977, %r973, %r976;
	xor.b32  	%r978, %r960, %r977;
	add.s32 	%r979, %r975, %r978;
	not.b32 	%r980, %r174;
	or.b32  	%r981, %r972, %r980;
	xor.b32  	%r982, %r961, %r981;
	add.s32 	%r983, %r974, %r982;
	add.s32 	%r984, %r983, -198630844;
	add.s32 	%r985, %r979, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r984, 6;
	shr.b32 	%rhs, %r984, 26;
	add.u32 	%r986, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r985, 6;
	shr.b32 	%rhs, %r985, 26;
	add.u32 	%r987, %lhs, %rhs;
	}
	add.s32 	%r988, %r987, %r973;
	add.s32 	%r989, %r986, %r972;
	not.b32 	%r990, %r960;
	not.b32 	%r991, %r961;
	or.b32  	%r992, %r989, %r991;
	or.b32  	%r993, %r988, %r990;
	xor.b32  	%r994, %r973, %r993;
	xor.b32  	%r995, %r972, %r992;
	add.s32 	%r996, %r175, %r1244;
	add.s32 	%r997, %r174, %r1244;
	add.s32 	%r998, %r997, %r995;
	add.s32 	%r999, %r996, %r994;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r998, 10;
	shr.b32 	%rhs, %r998, 22;
	add.u32 	%r1000, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r999, 10;
	shr.b32 	%rhs, %r999, 22;
	add.u32 	%r1001, %lhs, %rhs;
	}
	add.s32 	%r1002, %r1001, %r988;
	add.s32 	%r1003, %r1000, %r989;
	add.s32 	%r1004, %r960, %r1245;
	add.s32 	%r1005, %r961, %r1245;
	not.b32 	%r1006, %r973;
	not.b32 	%r1007, %r972;
	or.b32  	%r1008, %r1003, %r1007;
	or.b32  	%r1009, %r1002, %r1006;
	xor.b32  	%r1010, %r988, %r1009;
	xor.b32  	%r1011, %r989, %r1008;
	add.s32 	%r1012, %r1005, %r1011;
	add.s32 	%r1013, %r1004, %r1010;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1012, 15;
	shr.b32 	%rhs, %r1012, 17;
	add.u32 	%r1014, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1013, 15;
	shr.b32 	%rhs, %r1013, 17;
	add.u32 	%r1015, %lhs, %rhs;
	}
	add.s32 	%r1016, %r1015, %r1002;
	add.s32 	%r1017, %r1014, %r1003;
	add.s32 	%r1018, %r973, %r1246;
	add.s32 	%r1019, %r972, %r1246;
	not.b32 	%r1020, %r988;
	not.b32 	%r1021, %r989;
	or.b32  	%r1022, %r1017, %r1021;
	or.b32  	%r1023, %r1016, %r1020;
	xor.b32  	%r1024, %r1002, %r1023;
	xor.b32  	%r1025, %r1003, %r1022;
	add.s32 	%r1026, %r1019, %r1025;
	add.s32 	%r1027, %r1018, %r1024;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1026, 21;
	shr.b32 	%rhs, %r1026, 11;
	add.u32 	%r1028, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1027, 21;
	shr.b32 	%rhs, %r1027, 11;
	add.u32 	%r1029, %lhs, %rhs;
	}
	add.s32 	%r1030, %r1029, %r1016;
	add.s32 	%r1031, %r1028, %r1017;
	add.s32 	%r1032, %r988, %r1247;
	add.s32 	%r1033, %r989, %r1247;
	not.b32 	%r1034, %r1002;
	not.b32 	%r1035, %r1003;
	or.b32  	%r1036, %r1031, %r1035;
	or.b32  	%r1037, %r1030, %r1034;
	xor.b32  	%r1038, %r1016, %r1037;
	xor.b32  	%r1039, %r1017, %r1036;
	add.s32 	%r1040, %r1033, %r1039;
	add.s32 	%r1041, %r1032, %r1038;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1040, 6;
	shr.b32 	%rhs, %r1040, 26;
	add.u32 	%r1042, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1041, 6;
	shr.b32 	%rhs, %r1041, 26;
	add.u32 	%r1043, %lhs, %rhs;
	}
	add.s32 	%r1044, %r1043, %r1030;
	add.s32 	%r1045, %r1042, %r1031;
	add.s32 	%r1046, %r1002, %r1248;
	add.s32 	%r1047, %r1003, %r1248;
	not.b32 	%r1048, %r1016;
	not.b32 	%r1049, %r1017;
	or.b32  	%r1050, %r1045, %r1049;
	or.b32  	%r1051, %r1044, %r1048;
	xor.b32  	%r1052, %r1030, %r1051;
	xor.b32  	%r1053, %r1031, %r1050;
	add.s32 	%r1054, %r1047, %r1053;
	add.s32 	%r1055, %r1046, %r1052;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1054, 10;
	shr.b32 	%rhs, %r1054, 22;
	add.u32 	%r1056, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1055, 10;
	shr.b32 	%rhs, %r1055, 22;
	add.u32 	%r1057, %lhs, %rhs;
	}
	add.s32 	%r1058, %r1057, %r1044;
	add.s32 	%r1059, %r1056, %r1045;
	add.s32 	%r1060, %r1016, %r1249;
	add.s32 	%r1061, %r1017, %r1249;
	not.b32 	%r1062, %r1030;
	not.b32 	%r1063, %r1031;
	or.b32  	%r1064, %r1059, %r1063;
	or.b32  	%r1065, %r1058, %r1062;
	xor.b32  	%r1066, %r1044, %r1065;
	xor.b32  	%r1067, %r1045, %r1064;
	add.s32 	%r1068, %r1061, %r1067;
	add.s32 	%r1069, %r1060, %r1066;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1068, 15;
	shr.b32 	%rhs, %r1068, 17;
	add.u32 	%r1070, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1069, 15;
	shr.b32 	%rhs, %r1069, 17;
	add.u32 	%r1071, %lhs, %rhs;
	}
	add.s32 	%r1072, %r1071, %r1058;
	add.s32 	%r1073, %r1070, %r1059;
	add.s32 	%r1074, %r1030, %r1250;
	add.s32 	%r1075, %r1031, %r1250;
	not.b32 	%r1076, %r1044;
	not.b32 	%r1077, %r1045;
	or.b32  	%r1078, %r1073, %r1077;
	or.b32  	%r1079, %r1072, %r1076;
	xor.b32  	%r1080, %r1058, %r1079;
	xor.b32  	%r1081, %r1059, %r1078;
	add.s32 	%r1082, %r1075, %r1081;
	add.s32 	%r1083, %r1074, %r1080;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1082, 21;
	shr.b32 	%rhs, %r1082, 11;
	add.u32 	%r1084, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1083, 21;
	shr.b32 	%rhs, %r1083, 11;
	add.u32 	%r1085, %lhs, %rhs;
	}
	add.s32 	%r1086, %r1085, %r1072;
	add.s32 	%r1087, %r1084, %r1073;
	add.s32 	%r1088, %r1044, %r1251;
	add.s32 	%r1089, %r1045, %r1251;
	not.b32 	%r1090, %r1058;
	not.b32 	%r1091, %r1059;
	or.b32  	%r1092, %r1087, %r1091;
	or.b32  	%r1093, %r1086, %r1090;
	xor.b32  	%r1094, %r1072, %r1093;
	xor.b32  	%r1095, %r1073, %r1092;
	add.s32 	%r1096, %r1089, %r1095;
	add.s32 	%r1097, %r1088, %r1094;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1096, 6;
	shr.b32 	%rhs, %r1096, 26;
	add.u32 	%r1098, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1097, 6;
	shr.b32 	%rhs, %r1097, 26;
	add.u32 	%r1099, %lhs, %rhs;
	}
	add.s32 	%r1100, %r1099, %r1086;
	add.s32 	%r1101, %r1098, %r1087;
	add.s32 	%r1102, %r1058, %r1252;
	add.s32 	%r1103, %r1059, %r1252;
	not.b32 	%r1104, %r1072;
	not.b32 	%r1105, %r1073;
	or.b32  	%r1106, %r1101, %r1105;
	or.b32  	%r1107, %r1100, %r1104;
	xor.b32  	%r1108, %r1086, %r1107;
	xor.b32  	%r1109, %r1087, %r1106;
	add.s32 	%r1110, %r1103, %r1109;
	add.s32 	%r1111, %r1102, %r1108;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1110, 10;
	shr.b32 	%rhs, %r1110, 22;
	add.u32 	%r1112, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1111, 10;
	shr.b32 	%rhs, %r1111, 22;
	add.u32 	%r1113, %lhs, %rhs;
	}
	add.s32 	%r1114, %r1113, %r1100;
	add.s32 	%r1115, %r1112, %r1101;
	add.s32 	%r1116, %r1072, %r1253;
	add.s32 	%r1117, %r1073, %r1253;
	not.b32 	%r1118, %r1086;
	not.b32 	%r1119, %r1087;
	or.b32  	%r1120, %r1115, %r1119;
	or.b32  	%r1121, %r1114, %r1118;
	xor.b32  	%r1122, %r1100, %r1121;
	xor.b32  	%r1123, %r1101, %r1120;
	add.s32 	%r1124, %r1117, %r1123;
	add.s32 	%r1125, %r1116, %r1122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1124, 15;
	shr.b32 	%rhs, %r1124, 17;
	add.u32 	%r1126, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1125, 15;
	shr.b32 	%rhs, %r1125, 17;
	add.u32 	%r1127, %lhs, %rhs;
	}
	add.s32 	%r1128, %r1127, %r1114;
	add.s32 	%r1129, %r1126, %r1115;
	add.s32 	%r1130, %r1086, %r1254;
	add.s32 	%r1131, %r1087, %r1254;
	not.b32 	%r1132, %r1100;
	not.b32 	%r1133, %r1101;
	or.b32  	%r1134, %r1129, %r1133;
	or.b32  	%r1135, %r1128, %r1132;
	xor.b32  	%r1136, %r1114, %r1135;
	xor.b32  	%r1137, %r1115, %r1134;
	add.s32 	%r1138, %r1131, %r1137;
	add.s32 	%r1139, %r1130, %r1136;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1138, 21;
	shr.b32 	%rhs, %r1138, 11;
	add.u32 	%r1140, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1139, 21;
	shr.b32 	%rhs, %r1139, 11;
	add.u32 	%r1141, %lhs, %rhs;
	}
	add.s32 	%r1142, %r1141, %r1128;
	add.s32 	%r1143, %r1140, %r1129;
	add.s32 	%r1144, %r1100, %r1255;
	add.s32 	%r1145, %r1101, %r1255;
	not.b32 	%r1146, %r1114;
	not.b32 	%r1147, %r1115;
	or.b32  	%r1148, %r1143, %r1147;
	or.b32  	%r1149, %r1142, %r1146;
	xor.b32  	%r1150, %r1128, %r1149;
	xor.b32  	%r1151, %r1129, %r1148;
	add.s32 	%r1152, %r1145, %r1151;
	add.s32 	%r1153, %r1144, %r1150;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1152, 6;
	shr.b32 	%rhs, %r1152, 26;
	add.u32 	%r1154, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1153, 6;
	shr.b32 	%rhs, %r1153, 26;
	add.u32 	%r1155, %lhs, %rhs;
	}
	add.s32 	%r177, %r1155, %r1142;
	add.s32 	%r176, %r1154, %r1143;
	add.s32 	%r1156, %r1114, %r1256;
	add.s32 	%r1157, %r1115, %r1256;
	not.b32 	%r1158, %r1128;
	not.b32 	%r1159, %r1129;
	or.b32  	%r1160, %r176, %r1159;
	or.b32  	%r1161, %r177, %r1158;
	xor.b32  	%r1162, %r1142, %r1161;
	xor.b32  	%r1163, %r1143, %r1160;
	add.s32 	%r1164, %r1157, %r1163;
	add.s32 	%r1165, %r1156, %r1162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1164, 10;
	shr.b32 	%rhs, %r1164, 22;
	add.u32 	%r1166, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1165, 10;
	shr.b32 	%rhs, %r1165, 22;
	add.u32 	%r1167, %lhs, %rhs;
	}
	add.s32 	%r179, %r1167, %r177;
	add.s32 	%r178, %r1166, %r176;
	add.s32 	%r1168, %r1128, %r1257;
	add.s32 	%r1169, %r1129, %r1257;
	not.b32 	%r1170, %r1142;
	not.b32 	%r1171, %r1143;
	or.b32  	%r1172, %r178, %r1171;
	or.b32  	%r1173, %r179, %r1170;
	xor.b32  	%r1174, %r177, %r1173;
	xor.b32  	%r1175, %r176, %r1172;
	add.s32 	%r1176, %r1169, %r1175;
	add.s32 	%r1177, %r1168, %r1174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1176, 15;
	shr.b32 	%rhs, %r1176, 17;
	add.u32 	%r1178, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1177, 15;
	shr.b32 	%rhs, %r1177, 17;
	add.u32 	%r1179, %lhs, %rhs;
	}
	add.s32 	%r181, %r1179, %r179;
	add.s32 	%r180, %r1178, %r178;
	add.s32 	%r1180, %r1142, %r1258;
	add.s32 	%r1181, %r1143, %r1258;
	not.b32 	%r1182, %r177;
	not.b32 	%r1183, %r176;
	or.b32  	%r1184, %r180, %r1183;
	or.b32  	%r1185, %r181, %r1182;
	xor.b32  	%r1186, %r179, %r1185;
	xor.b32  	%r1187, %r178, %r1184;
	add.s32 	%r1188, %r1181, %r1187;
	add.s32 	%r1189, %r1180, %r1186;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1188, 21;
	shr.b32 	%rhs, %r1188, 11;
	add.u32 	%r1190, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1189, 21;
	shr.b32 	%rhs, %r1189, 11;
	add.u32 	%r1191, %lhs, %rhs;
	}
	add.s32 	%r183, %r1191, %r181;
	add.s32 	%r182, %r1190, %r180;
	setp.eq.s32	%p8, %r176, %r4;
	setp.eq.s32	%p9, %r178, %r5;
	and.pred  	%p10, %p8, %p9;
	setp.eq.s32	%p11, %r180, %r3;
	and.pred  	%p12, %p10, %p11;
	setp.eq.s32	%p13, %r182, %r2;
	and.pred  	%p14, %p12, %p13;
	@!%p14 bra 	BB6_11;
	bra.uni 	BB6_7;

BB6_7:
	mul.wide.u32 	%rd13, %r191, 4;
	add.s64 	%rd14, %rd6, %rd13;
	atom.global.add.u32 	%r1192, [%rd14], 1;
	setp.ne.s32	%p15, %r1192, 0;
	@%p15 bra 	BB6_11;

	atom.global.add.u32 	%r184, [%rd7], 1;
	setp.lt.u32	%p16, %r184, %r190;
	@%p16 bra 	BB6_10;
	bra.uni 	BB6_9;

BB6_10:
	mul.wide.u32 	%rd15, %r184, 20;
	add.s64 	%rd16, %rd4, %rd15;
	st.global.u32 	[%rd16], %r188;
	mov.u32 	%r1194, 0;
	st.global.u32 	[%rd16+4], %r1194;
	st.global.u32 	[%rd16+8], %r191;
	st.global.u32 	[%rd16+12], %r1;
	st.global.u32 	[%rd16+16], %r1259;
	bra.uni 	BB6_11;

BB6_9:
	atom.global.add.u32 	%r1193, [%rd7], -1;

BB6_11:
	setp.eq.s32	%p17, %r177, %r4;
	setp.eq.s32	%p18, %r179, %r5;
	and.pred  	%p19, %p17, %p18;
	setp.eq.s32	%p20, %r181, %r3;
	and.pred  	%p21, %p19, %p20;
	setp.eq.s32	%p22, %r183, %r2;
	and.pred  	%p23, %p21, %p22;
	add.s32 	%r185, %r1259, 1;
	setp.lt.u32	%p24, %r185, %r189;
	and.pred  	%p25, %p23, %p24;
	@!%p25 bra 	BB6_16;
	bra.uni 	BB6_12;

BB6_12:
	mul.wide.u32 	%rd17, %r191, 4;
	add.s64 	%rd18, %rd6, %rd17;
	atom.global.add.u32 	%r1195, [%rd18], 1;
	setp.ne.s32	%p26, %r1195, 0;
	@%p26 bra 	BB6_16;

	atom.global.add.u32 	%r186, [%rd7], 1;
	setp.lt.u32	%p27, %r186, %r190;
	@%p27 bra 	BB6_15;
	bra.uni 	BB6_14;

BB6_15:
	mul.wide.u32 	%rd19, %r186, 20;
	add.s64 	%rd20, %rd4, %rd19;
	st.global.u32 	[%rd20], %r188;
	mov.u32 	%r1197, 0;
	st.global.u32 	[%rd20+4], %r1197;
	st.global.u32 	[%rd20+8], %r191;
	st.global.u32 	[%rd20+12], %r1;
	add.s32 	%r1198, %r1259, 1;
	st.global.u32 	[%rd20+16], %r1198;
	bra.uni 	BB6_16;

BB6_14:
	atom.global.add.u32 	%r1196, [%rd7], -1;

BB6_16:
	add.s32 	%r1259, %r1259, 2;
	setp.lt.u32	%p28, %r1259, %r189;
	@%p28 bra 	BB6_3;

BB6_17:
	ret;
}


  