project open /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/modelsim/Project
# Loading project Project
vsim work.testbench
# vsim work.testbench 
# Start time: 12:23:05 on Nov 24,2016
# Loading sv_std.std
# Loading work.testbench
# Loading work.decoder
# Loading work.adder
# Loading work.comp
# Loading work.Project__fulladder6
# Loading work.Project__fulladder
# Loading work.Project__inv6_1x
# Loading work.Project__inv_1x
# Loading work.Project__xor2_1x
# Loading work.mux6
# Loading work.inv
# Loading work.mux1
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(21): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(22): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(23): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(24): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(25): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(26): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(27): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(28): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(30): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(31): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(32): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(33): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(35): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(36): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(37): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
run --al
# Unknown option: -al
# ** Error: (vsim-4005) Invalid argument '--al'.
# Usage: run [<timesteps> [<time_units>]] | -all | -continue | -next | -step | -over | -out | -init | -final
run --all
# Unknown option: -all
# ** Error: (vsim-4005) Invalid argument '--all'.
# Usage: run [<timesteps> [<time_units>]] | -all | -continue | -next | -step | -over | -out | -init | -final
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: decoder failed
#    Time: 1 ps  Scope: testbench File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv Line: 45
# ** Note: $stop    : /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(46)
#    Time: 1 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv line 46
add wave -position insertpoint sim:/testbench/dec/*
add wave -position insertpoint sim:/testbench/dec/xcomp_1/*
add wave -position insertpoint sim:/testbench/dec/*
add wave -position insertpoint sim:/testbench/dec/xcomp_2/*
restart
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(21): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(22): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(23): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(24): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(25): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(26): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(27): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(28): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(30): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(31): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(32): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(33): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(35): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(36): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(37): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: decoder failed
#    Time: 1 ps  Scope: testbench File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv Line: 45
# ** Note: $stop    : /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(46)
#    Time: 1 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv line 46
# Compile of testbench.sv was successful.
# Compile of comp6_sch.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.testbench
# Loading work.decoder
# Loading work.adder
# Loading work.comp
# Loading work.Project__fulladder6
# Loading work.Project__fulladder
# Loading work.Project__inv6_1x
# Loading work.Project__inv_1x
# Loading work.Project__xor2_1x
# Loading work.mux6
# Loading work.inv
# Loading work.mux1
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(21): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(22): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(23): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(24): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(25): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(26): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(27): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(28): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(30): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(31): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(32): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(33): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(35): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(36): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(37): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: decoder failed
#    Time: 1 ps  Scope: testbench File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv Line: 45
# ** Note: $stop    : /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(46)
#    Time: 1 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv line 46
run
# ** Error: decoder failed
#    Time: 2 ps  Scope: testbench File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv Line: 45
# ** Note: $stop    : /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(46)
#    Time: 2 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv line 46
run
# ** Error: decoder failed
#    Time: 3 ps  Scope: testbench File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv Line: 45
# ** Note: $stop    : /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(46)
#    Time: 3 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv line 46
run
# ** Error: decoder failed
#    Time: 4 ps  Scope: testbench File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv Line: 45
# ** Note: $stop    : /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(46)
#    Time: 4 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv line 46
run
# ** Error: decoder failed
#    Time: 5 ps  Scope: testbench File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv Line: 45
# ** Note: $stop    : /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(46)
#    Time: 5 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv line 46
run
# ** Error: decoder failed
#    Time: 6 ps  Scope: testbench File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv Line: 45
# ** Note: $stop    : /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(46)
#    Time: 6 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv line 46
run
# ** Error: decoder failed
#    Time: 7 ps  Scope: testbench File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv Line: 45
# ** Note: $stop    : /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(46)
#    Time: 7 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv line 46
run
# ** Error: decoder failed
#    Time: 8 ps  Scope: testbench File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv Line: 45
# ** Note: $stop    : /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(46)
#    Time: 8 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv line 46
run
# ** Error: decoder failed
#    Time: 9 ps  Scope: testbench File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv Line: 45
# ** Note: $stop    : /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(46)
#    Time: 9 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv line 46
run
# ** Error: decoder failed
#    Time: 10 ps  Scope: testbench File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv Line: 45
# ** Note: $stop    : /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(46)
#    Time: 10 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv line 46
run
# ** Error: decoder failed
#    Time: 11 ps  Scope: testbench File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv Line: 45
# ** Note: $stop    : /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(46)
#    Time: 11 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv line 46
# Compile of testbench.sv was successful.
# Compile of comp6_sch.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.testbench
# Loading work.decoder
# Loading work.adder
# Loading work.comp
# Loading work.Project__fulladder6
# Loading work.Project__fulladder
# Loading work.Project__xor2_1x
# Loading work.Project__inv6_1x
# Loading work.Project__inv_1x
# Loading work.mux6
# Loading work.inv
# Loading work.mux1
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(21): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(22): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(23): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(24): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(25): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(26): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(27): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(28): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(30): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(31): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(32): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(33): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(35): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(36): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(37): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench/dec/xcomp_2/net_5'. 
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run -all
# Break key hit
# Break at /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv line 215
run -all
# Simulation stop requested.
restart
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(21): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(22): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(23): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(24): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(25): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(26): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(27): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(28): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(30): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(31): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(32): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(33): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(35): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(36): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(37): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Simulation finished with           0 failures!
# ** Note: $stop    : /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(52)
#    Time: 148767 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv line 52
# Compile of testbench.sv was successful.
# Compile of comp6_sch.v was successful.
# Compile of mux6_sch.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading work.testbench
# Loading work.decoder
# Loading work.adder
# Loading work.comp
# Loading work.Project__fulladder6
# Loading work.Project__fulladder
# Loading work.Project__xor2_1x
# Loading work.Project__inv6_1x
# Loading work.Project__inv_1x
# Loading work.mux6
# Loading work.Project__mux2_c_1x
# Loading work.inv
# Loading work.mux1
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(21): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(22): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(23): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(24): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(25): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(26): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(27): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(28): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(30): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(31): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(32): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(33): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(35): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(36): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(37): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Simulation finished with           0 failures!
# ** Note: $stop    : /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(52)
#    Time: 148767 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv line 52
# Compile of testbench.sv was successful.
# Compile of comp6_sch.v was successful.
# Compile of mux6_sch.v was successful.
# Compile of adder6_ksa_sch.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.testbench
# Loading work.decoder
# Loading work.adder
# Loading work.Project__and3_1x
# Loading work.Project__inv_1x
# Loading work.Project__mux6
# Loading work.Project__mux2_c_1x
# Loading work.Project__six_bit_kogge_stone_adder
# Loading work.Project__bit_prop_gen
# Loading work.Project__and2_1x
# Loading work.Project__xor2_1x
# Loading work.Project__group_gen
# Loading work.Project__a2o1_1x
# Loading work.Project__group_prop_gen
# Loading work.comp
# Loading work.Project__fulladder6
# Loading work.Project__fulladder
# Loading work.Project__inv6_1x
# Loading work.mux6
# Loading work.inv
# Loading work.mux1
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(21): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(22): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(23): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(24): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(25): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(26): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(27): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(28): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(30): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(31): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(32): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(33): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(35): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(36): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(37): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
# ** Warning: (vsim-PLI-3691) /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#ublk#178839128#20 File: /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Break key hit
# Break at /home/harshaurora/Courses/ECSE548/Project/GIT/ECSE548_viterbi_decoder/Verilog/testbench.sv line 201
quit -sim
# End time: 16:11:53 on Nov 24,2016, Elapsed time: 3:48:48
# Errors: 16, Warnings: 119
