{"vcs1":{"timestamp_begin":1726678601.225304406, "rt":1.25, "ut":0.31, "st":0.24}}
{"vcselab":{"timestamp_begin":1726678602.578341373, "rt":1.08, "ut":0.28, "st":0.17}}
{"link":{"timestamp_begin":1726678603.734975091, "rt":0.39, "ut":0.17, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726678600.377252419}
{"VCS_COMP_START_TIME": 1726678600.377252419}
{"VCS_COMP_END_TIME": 1726678605.340608673}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329752}}
{"stitch_vcselab": {"peak_mem": 215160}}
