#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 20 22:48:52 2021
# Process ID: 3520
# Current directory: D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15328 D:\addam\Git\SDUP\zynq_fft_ip_core\module_sim\fft_module\fft_module.xpr
# Log file: D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/vivado.log
# Journal file: D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 714.301 ; gain = 106.918
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:61]
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-323] array element widths (8, 4) don't match [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv:40]
WARNING: [VRFC 10-3283] element index 4 into 'input_real' is out of bounds [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:168]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:169]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:61]
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_butterfly_beh_sv
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.butterfly_beh_default
Compiling module xil_defaultlib.butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/xsim.dir/butterfly_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 20 23:59:00 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 721.312 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_tb_behav -key {Behavioral:sim_1:Functional:butterfly_tb} -tclbatch {butterfly_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source butterfly_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /butterfly_tb/input_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
NUM_OF_WORDS = 5, POWER = 8, NUM_OF_STAGES = 3
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = ff0b0000
x_input[0] = ff0b0000
input_reg[0] = ff0b0000
x_input[1] = 84330000
x_input[1] = bc350000
input_reg[1] = bc350000
x_input[2] = 7c3f0000
x_input[2] = 84330000
input_reg[2] = 84330000
x_input[3] = 0
x_input[3] = 9f580000
input_reg[3] = 9f580000
x_input[4] = bc350000
x_input[4] = 7c3f0000
input_reg[4] = 7c3f0000
x_input[5] = 9f580000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = ff0b0000
x_input[0] = ff0b0000
input_reg[0] = ff0b0000
x_input[1] = 84330000
x_input[1] = bc350000
input_reg[1] = bc350000
x_input[2] = 7c3f0000
x_input[2] = 84330000
input_reg[2] = 84330000
x_input[3] = 0
x_input[3] = 9f580000
input_reg[3] = 9f580000
x_input[4] = bc350000
x_input[4] = 7c3f0000
input_reg[4] = 7c3f0000
x_input[5] = 9f580000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = ff0b0000
x_input[0] = ff0b0000
input_reg[0] = ff0b0000
x_input[1] = 84330000
x_input[1] = bc350000
input_reg[1] = bc350000
x_input[2] = 7c3f0000
x_input[2] = 84330000
input_reg[2] = 84330000
x_input[3] = 0
x_input[3] = 9f580000
input_reg[3] = 9f580000
x_input[4] = bc350000
x_input[4] = 7c3f0000
input_reg[4] = 7c3f0000
x_input[5] = 9f580000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = ff0b0000
x_input[0] = ff0b0000
input_reg[0] = ff0b0000
x_input[1] = 84330000
x_input[1] = bc350000
input_reg[1] = bc350000
x_input[2] = 7c3f0000
x_input[2] = 84330000
input_reg[2] = 84330000
x_input[3] = 0
x_input[3] = 9f580000
input_reg[3] = 9f580000
x_input[4] = bc350000
x_input[4] = 7c3f0000
input_reg[4] = 7c3f0000
x_input[5] = 9f580000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = ff0b0000
x_input[0] = ff0b0000
input_reg[0] = ff0b0000
x_input[1] = 84330000
x_input[1] = bc350000
input_reg[1] = bc350000
x_input[2] = 7c3f0000
x_input[2] = 84330000
input_reg[2] = 84330000
x_input[3] = 0
x_input[3] = 9f580000
input_reg[3] = 9f580000
x_input[4] = bc350000
x_input[4] = 7c3f0000
input_reg[4] = 7c3f0000
x_input[5] = 9f580000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 65 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 752.707 ; gain = 31.395
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:61]
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-323] array element widths (8, 5) don't match [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv:39]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:169]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:61]
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_butterfly_beh_sv
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.butterfly_beh_default
Compiling module xil_defaultlib.butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_tb_behav -key {Behavioral:sim_1:Functional:butterfly_tb} -tclbatch {butterfly_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source butterfly_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /butterfly_tb/input_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
NUM_OF_WORDS = 5, POWER = 8, NUM_OF_STAGES = 3
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = ff0b0000
x_input[0] = ff0b0000
input_reg[0] = ff0b0000
x_input[1] = 84330000
x_input[1] = bc350000
input_reg[1] = bc350000
x_input[2] = 7c3f0000
x_input[2] = 84330000
input_reg[2] = 84330000
x_input[3] = 0
x_input[3] = 9f580000
input_reg[3] = 9f580000
x_input[4] = bc350000
x_input[4] = 7c3f0000
input_reg[4] = 7c3f0000
x_input[5] = 9f580000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = ff0b0000
x_input[0] = ff0b0000
input_reg[0] = ff0b0000
x_input[1] = 84330000
x_input[1] = bc350000
input_reg[1] = bc350000
x_input[2] = 7c3f0000
x_input[2] = 84330000
input_reg[2] = 84330000
x_input[3] = 0
x_input[3] = 9f580000
input_reg[3] = 9f580000
x_input[4] = bc350000
x_input[4] = 7c3f0000
input_reg[4] = 7c3f0000
x_input[5] = 9f580000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = ff0b0000
x_input[0] = ff0b0000
input_reg[0] = ff0b0000
x_input[1] = 84330000
x_input[1] = bc350000
input_reg[1] = bc350000
x_input[2] = 7c3f0000
x_input[2] = 84330000
input_reg[2] = 84330000
x_input[3] = 0
x_input[3] = 9f580000
input_reg[3] = 9f580000
x_input[4] = bc350000
x_input[4] = 7c3f0000
input_reg[4] = 7c3f0000
x_input[5] = 9f580000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = ff0b0000
x_input[0] = ff0b0000
input_reg[0] = ff0b0000
x_input[1] = 84330000
x_input[1] = bc350000
input_reg[1] = bc350000
x_input[2] = 7c3f0000
x_input[2] = 84330000
input_reg[2] = 84330000
x_input[3] = 0
x_input[3] = 9f580000
input_reg[3] = 9f580000
x_input[4] = bc350000
x_input[4] = 7c3f0000
input_reg[4] = 7c3f0000
x_input[5] = 9f580000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = ff0b0000
x_input[0] = ff0b0000
input_reg[0] = ff0b0000
x_input[1] = 84330000
x_input[1] = bc350000
input_reg[1] = bc350000
x_input[2] = 7c3f0000
x_input[2] = 84330000
input_reg[2] = 84330000
x_input[3] = 0
x_input[3] = 9f580000
input_reg[3] = 9f580000
x_input[4] = bc350000
x_input[4] = 7c3f0000
input_reg[4] = 7c3f0000
x_input[5] = 9f580000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 65 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
x_input[0] = ff0b0000
x_input[0] = ff0b0000
input_reg[0] = ff0b0000
x_input[1] = 84330000
x_input[1] = bc350000
input_reg[1] = bc350000
x_input[2] = 7c3f0000
x_input[2] = 84330000
input_reg[2] = 84330000
x_input[3] = 0
x_input[3] = 9f580000
input_reg[3] = 9f580000
x_input[4] = bc350000
x_input[4] = 7c3f0000
input_reg[4] = 7c3f0000
x_input[5] = 9f580000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:61]
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-323] array element widths (8, 5) don't match [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv:39]
ERROR: [VRFC 10-323] array element widths (8, 16) don't match [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:61]
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-323] array element widths (8, 5) don't match [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv:39]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:169]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:61]
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:169]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:61]
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_butterfly_beh_sv
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.butterfly_beh_default
Compiling module xil_defaultlib.butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_tb_behav -key {Behavioral:sim_1:Functional:butterfly_tb} -tclbatch {butterfly_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source butterfly_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /butterfly_tb/input_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
NUM_OF_WORDS = 8, POWER = 8, NUM_OF_STAGES = 3
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = 7b4a0000
x_input[0] = 7b4a0000
input_reg[0] = 7b4a0000
x_input[1] = 16d80000
x_input[1] = 402d0000
input_reg[1] = 402d0000
x_input[2] = bc350000
x_input[2] = 16d80000
input_reg[2] = 16d80000
x_input[3] = 9f580000
x_input[3] = ff0b0000
input_reg[3] = ff0b0000
x_input[4] = 402d0000
x_input[4] = bc350000
input_reg[4] = bc350000
x_input[5] = ff0b0000
x_input[5] = 84330000
input_reg[5] = 84330000
x_input[6] = 84330000
x_input[6] = 9f580000
input_reg[6] = 9f580000
x_input[7] = 7c3f0000
x_input[7] = 7c3f0000
input_reg[7] = 7c3f0000
x_input[0] = 7b4a0000
x_input[0] = 7b4a0000
input_reg[0] = 7b4a0000
x_input[1] = 16d80000
x_input[1] = 402d0000
input_reg[1] = 402d0000
x_input[2] = bc350000
x_input[2] = 16d80000
input_reg[2] = 16d80000
x_input[3] = 9f580000
x_input[3] = ff0b0000
input_reg[3] = ff0b0000
x_input[4] = 402d0000
x_input[4] = bc350000
input_reg[4] = bc350000
x_input[5] = ff0b0000
x_input[5] = 84330000
input_reg[5] = 84330000
x_input[6] = 84330000
x_input[6] = 9f580000
input_reg[6] = 9f580000
x_input[7] = 7c3f0000
x_input[7] = 7c3f0000
input_reg[7] = 7c3f0000
x_input[0] = 7b4a0000
x_input[0] = 7b4a0000
input_reg[0] = 7b4a0000
x_input[1] = 16d80000
x_input[1] = 402d0000
input_reg[1] = 402d0000
x_input[2] = bc350000
x_input[2] = 16d80000
input_reg[2] = 16d80000
x_input[3] = 9f580000
x_input[3] = ff0b0000
input_reg[3] = ff0b0000
x_input[4] = 402d0000
x_input[4] = bc350000
input_reg[4] = bc350000
x_input[5] = ff0b0000
x_input[5] = 84330000
input_reg[5] = 84330000
x_input[6] = 84330000
x_input[6] = 9f580000
input_reg[6] = 9f580000
x_input[7] = 7c3f0000
x_input[7] = 7c3f0000
input_reg[7] = 7c3f0000
x_input[0] = 7b4a0000
x_input[0] = 7b4a0000
input_reg[0] = 7b4a0000
x_input[1] = 16d80000
x_input[1] = 402d0000
input_reg[1] = 402d0000
x_input[2] = bc350000
x_input[2] = 16d80000
input_reg[2] = 16d80000
x_input[3] = 9f580000
x_input[3] = ff0b0000
input_reg[3] = ff0b0000
x_input[4] = 402d0000
x_input[4] = bc350000
input_reg[4] = bc350000
x_input[5] = ff0b0000
x_input[5] = 84330000
input_reg[5] = 84330000
x_input[6] = 84330000
x_input[6] = 9f580000
input_reg[6] = 9f580000
x_input[7] = 7c3f0000
x_input[7] = 7c3f0000
input_reg[7] = 7c3f0000
x_input[0] = 7b4a0000
x_input[0] = 7b4a0000
input_reg[0] = 7b4a0000
x_input[1] = 16d80000
x_input[1] = 402d0000
input_reg[1] = 402d0000
x_input[2] = bc350000
x_input[2] = 16d80000
input_reg[2] = 16d80000
x_input[3] = 9f580000
x_input[3] = ff0b0000
input_reg[3] = ff0b0000
x_input[4] = 402d0000
x_input[4] = bc350000
input_reg[4] = bc350000
x_input[5] = ff0b0000
x_input[5] = 84330000
input_reg[5] = 84330000
x_input[6] = 84330000
x_input[6] = 9f580000
input_reg[6] = 9f580000
x_input[7] = 7c3f0000
x_input[7] = 7c3f0000
input_reg[7] = 7c3f0000
$finish called at time : 65 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
NUM_OF_WORDS = 8, POWER = 8, NUM_OF_STAGES = 3
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = 7b4a0000
x_input[0] = 7b4a0000
input_reg[0] = 7b4a0000
x_input[1] = 16d80000
x_input[1] = 402d0000
input_reg[1] = 402d0000
x_input[2] = bc350000
x_input[2] = 16d80000
input_reg[2] = 16d80000
x_input[3] = 9f580000
x_input[3] = ff0b0000
input_reg[3] = ff0b0000
x_input[4] = 402d0000
x_input[4] = bc350000
input_reg[4] = bc350000
x_input[5] = ff0b0000
x_input[5] = 84330000
input_reg[5] = 84330000
x_input[6] = 84330000
x_input[6] = 9f580000
input_reg[6] = 9f580000
x_input[7] = 7c3f0000
x_input[7] = 7c3f0000
input_reg[7] = 7c3f0000
x_input[0] = 7b4a0000
x_input[0] = 7b4a0000
input_reg[0] = 7b4a0000
x_input[1] = 16d80000
x_input[1] = 402d0000
input_reg[1] = 402d0000
x_input[2] = bc350000
x_input[2] = 16d80000
input_reg[2] = 16d80000
x_input[3] = 9f580000
x_input[3] = ff0b0000
input_reg[3] = ff0b0000
x_input[4] = 402d0000
x_input[4] = bc350000
input_reg[4] = bc350000
x_input[5] = ff0b0000
x_input[5] = 84330000
input_reg[5] = 84330000
x_input[6] = 84330000
x_input[6] = 9f580000
input_reg[6] = 9f580000
x_input[7] = 7c3f0000
x_input[7] = 7c3f0000
input_reg[7] = 7c3f0000
x_input[0] = 7b4a0000
x_input[0] = 7b4a0000
input_reg[0] = 7b4a0000
x_input[1] = 16d80000
x_input[1] = 402d0000
input_reg[1] = 402d0000
x_input[2] = bc350000
x_input[2] = 16d80000
input_reg[2] = 16d80000
x_input[3] = 9f580000
x_input[3] = ff0b0000
input_reg[3] = ff0b0000
x_input[4] = 402d0000
x_input[4] = bc350000
input_reg[4] = bc350000
x_input[5] = ff0b0000
x_input[5] = 84330000
input_reg[5] = 84330000
x_input[6] = 84330000
x_input[6] = 9f580000
input_reg[6] = 9f580000
x_input[7] = 7c3f0000
x_input[7] = 7c3f0000
input_reg[7] = 7c3f0000
x_input[0] = 7b4a0000
x_input[0] = 7b4a0000
input_reg[0] = 7b4a0000
x_input[1] = 16d80000
x_input[1] = 402d0000
input_reg[1] = 402d0000
x_input[2] = bc350000
x_input[2] = 16d80000
input_reg[2] = 16d80000
x_input[3] = 9f580000
x_input[3] = ff0b0000
input_reg[3] = ff0b0000
x_input[4] = 402d0000
x_input[4] = bc350000
input_reg[4] = bc350000
x_input[5] = ff0b0000
x_input[5] = 84330000
input_reg[5] = 84330000
x_input[6] = 84330000
x_input[6] = 9f580000
input_reg[6] = 9f580000
x_input[7] = 7c3f0000
x_input[7] = 7c3f0000
input_reg[7] = 7c3f0000
x_input[0] = 7b4a0000
x_input[0] = 7b4a0000
input_reg[0] = 7b4a0000
x_input[1] = 16d80000
x_input[1] = 402d0000
input_reg[1] = 402d0000
x_input[2] = bc350000
x_input[2] = 16d80000
input_reg[2] = 16d80000
x_input[3] = 9f580000
x_input[3] = ff0b0000
input_reg[3] = ff0b0000
x_input[4] = 402d0000
x_input[4] = bc350000
input_reg[4] = bc350000
x_input[5] = ff0b0000
x_input[5] = 84330000
input_reg[5] = 84330000
x_input[6] = 84330000
x_input[6] = 9f580000
input_reg[6] = 9f580000
x_input[7] = 7c3f0000
x_input[7] = 7c3f0000
input_reg[7] = 7c3f0000
$finish called at time : 65 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 78
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:61]
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_butterfly_beh_sv
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.butterfly_beh_default
Compiling module xil_defaultlib.butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_tb_behav -key {Behavioral:sim_1:Functional:butterfly_tb} -tclbatch {butterfly_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source butterfly_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /butterfly_tb/input_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
NUM_OF_WORDS = 6, POWER = 8, NUM_OF_STAGES = 3
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = 16d80000
x_input[0] = 16d80000
input_reg[0] = 16d80000
x_input[1] = bc350000
x_input[1] = ff0b0000
input_reg[1] = ff0b0000
x_input[2] = 9f580000
x_input[2] = bc350000
input_reg[2] = bc350000
x_input[3] = 0
x_input[3] = 84330000
input_reg[3] = 84330000
x_input[4] = ff0b0000
x_input[4] = 9f580000
input_reg[4] = 9f580000
x_input[5] = 84330000
x_input[5] = 7c3f0000
input_reg[5] = 7c3f0000
x_input[6] = 7c3f0000
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 16d80000
x_input[0] = 16d80000
input_reg[0] = 16d80000
x_input[1] = bc350000
x_input[1] = ff0b0000
input_reg[1] = ff0b0000
x_input[2] = 9f580000
x_input[2] = bc350000
input_reg[2] = bc350000
x_input[3] = 0
x_input[3] = 84330000
input_reg[3] = 84330000
x_input[4] = ff0b0000
x_input[4] = 9f580000
input_reg[4] = 9f580000
x_input[5] = 84330000
x_input[5] = 7c3f0000
input_reg[5] = 7c3f0000
x_input[6] = 7c3f0000
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 16d80000
x_input[0] = 16d80000
input_reg[0] = 16d80000
x_input[1] = bc350000
x_input[1] = ff0b0000
input_reg[1] = ff0b0000
x_input[2] = 9f580000
x_input[2] = bc350000
input_reg[2] = bc350000
x_input[3] = 0
x_input[3] = 84330000
input_reg[3] = 84330000
x_input[4] = ff0b0000
x_input[4] = 9f580000
input_reg[4] = 9f580000
x_input[5] = 84330000
x_input[5] = 7c3f0000
input_reg[5] = 7c3f0000
x_input[6] = 7c3f0000
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 16d80000
x_input[0] = 16d80000
input_reg[0] = 16d80000
x_input[1] = bc350000
x_input[1] = ff0b0000
input_reg[1] = ff0b0000
x_input[2] = 9f580000
x_input[2] = bc350000
input_reg[2] = bc350000
x_input[3] = 0
x_input[3] = 84330000
input_reg[3] = 84330000
x_input[4] = ff0b0000
x_input[4] = 9f580000
input_reg[4] = 9f580000
x_input[5] = 84330000
x_input[5] = 7c3f0000
input_reg[5] = 7c3f0000
x_input[6] = 7c3f0000
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 16d80000
x_input[0] = 16d80000
input_reg[0] = 16d80000
x_input[1] = bc350000
x_input[1] = ff0b0000
input_reg[1] = ff0b0000
x_input[2] = 9f580000
x_input[2] = bc350000
input_reg[2] = bc350000
x_input[3] = 0
x_input[3] = 84330000
input_reg[3] = 84330000
x_input[4] = ff0b0000
x_input[4] = 9f580000
input_reg[4] = 9f580000
x_input[5] = 84330000
x_input[5] = 7c3f0000
input_reg[5] = 7c3f0000
x_input[6] = 7c3f0000
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 65 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:61]
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 8 into 'internal_reg' is out of bounds [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:168]
WARNING: [VRFC 10-3283] element index 8 into 'internal_reg' is out of bounds [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:169]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_butterfly_beh_sv
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.fft_block(STAGE=2)
Compiling module xil_defaultlib.fft_block(STAGE=1)
Compiling module xil_defaultlib.fft_block_default
Compiling module xil_defaultlib.butterfly_beh_default
Compiling module xil_defaultlib.butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_tb_behav -key {Behavioral:sim_1:Functional:butterfly_tb} -tclbatch {butterfly_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source butterfly_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /butterfly_tb/input_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
For n = 0, N = 8 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 8 : temp = -0.785398, Re = 0.707107, Im = -0.707107
For n = 2, N = 8 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 3, N = 8 : temp = -2.356194, Re = -0.707107, Im = -0.707107
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
NUM_OF_WORDS = 6, POWER = 8, NUM_OF_STAGES = 3
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 65 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: butterfly_beh
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 831.938 ; gain = 52.707
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'butterfly_beh' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:108]
	Parameter NUM_OF_WORDS bound to: 6 - type: integer 
	Parameter POWER bound to: 8 - type: integer 
	Parameter NUM_OF_STAGES bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fft_block' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
	Parameter STAGE bound to: 2 - type: integer 
	Parameter INPUT_NUM bound to: 8 - type: integer 
WARNING: [Synth 8-5858] RAM buffer_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM Output_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fft_block' (1#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
INFO: [Synth 8-6157] synthesizing module 'fft_block__parameterized0' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
	Parameter STAGE bound to: 1 - type: integer 
	Parameter INPUT_NUM bound to: 4 - type: integer 
WARNING: [Synth 8-5858] RAM buffer_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM Output_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fft_block__parameterized0' (1#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
INFO: [Synth 8-6157] synthesizing module 'fft_block__parameterized1' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
	Parameter STAGE bound to: 0 - type: integer 
	Parameter INPUT_NUM bound to: 2 - type: integer 
WARNING: [Synth 8-5858] RAM buffer_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM Output_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fft_block__parameterized1' (1#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
ERROR: [Synth 8-659] type mismatch in port association: struct packed {bit [15:0]Re; bit [15:0]Im;} A[0:1] vs. struct packed {bit [15:0]Re; bit [15:0]Im;} B[2:4] [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:168]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:162]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:160]
ERROR: [Synth 8-6156] failed synthesizing module 'butterfly_beh' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:108]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 887.699 ; gain = 108.469
---------------------------------------------------------------------------------
RTL Elaboration failed
7 Infos, 6 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:61]
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 8 into 'internal_reg' is out of bounds [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:168]
WARNING: [VRFC 10-3283] element index 8 into 'internal_reg' is out of bounds [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:169]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_butterfly_beh_sv
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.fft_block(STAGE=2)
Compiling module xil_defaultlib.fft_block(STAGE=1)
Compiling module xil_defaultlib.fft_block_default
Compiling module xil_defaultlib.butterfly_beh_default
Compiling module xil_defaultlib.butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
For n = 0, N = 8 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 8 : temp = -0.785398, Re = 0.707107, Im = -0.707107
For n = 2, N = 8 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 3, N = 8 : temp = -2.356194, Re = -0.707107, Im = -0.707107
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
NUM_OF_WORDS = 6, POWER = 8, NUM_OF_STAGES = 3
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 65 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 78
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 887.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:61]
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 8 into 'internal_reg' is out of bounds [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:168]
WARNING: [VRFC 10-3283] element index 8 into 'internal_reg' is out of bounds [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:169]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_butterfly_beh_sv
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.fft_block(STAGE=2)
Compiling module xil_defaultlib.fft_block(STAGE=1)
Compiling module xil_defaultlib.fft_block_default
Compiling module xil_defaultlib.butterfly_beh_default
Compiling module xil_defaultlib.butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_tb_behav -key {Behavioral:sim_1:Functional:butterfly_tb} -tclbatch {butterfly_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source butterfly_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /butterfly_tb/input_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
For n = 0, N = 8 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 8 : temp = -0.785398, Re = 0.707107, Im = -0.707107
For n = 2, N = 8 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 3, N = 8 : temp = -2.356194, Re = -0.707107, Im = -0.707107
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
NUM_OF_WORDS = 6, POWER = 8, NUM_OF_STAGES = 3
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 125 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 102
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 8 into 'internal_reg' is out of bounds [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:168]
WARNING: [VRFC 10-3283] element index 8 into 'internal_reg' is out of bounds [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:169]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
For n = 0, N = 8 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 8 : temp = -0.785398, Re = 0.707107, Im = -0.707107
For n = 2, N = 8 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 3, N = 8 : temp = -2.356194, Re = -0.707107, Im = -0.707107
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
NUM_OF_WORDS = 6, POWER = 8, NUM_OF_STAGES = 3
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 125 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 102
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:61]
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_butterfly_beh_sv
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.fft_block(STAGE=2)
Compiling module xil_defaultlib.fft_block(STAGE=1)
Compiling module xil_defaultlib.fft_block_default
Compiling module xil_defaultlib.butterfly_beh_default
Compiling module xil_defaultlib.butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_tb_behav -key {Behavioral:sim_1:Functional:butterfly_tb} -tclbatch {butterfly_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source butterfly_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /butterfly_tb/input_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
For n = 0, N = 8 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 8 : temp = -0.785398, Re = 0.707107, Im = -0.707107
For n = 2, N = 8 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 3, N = 8 : temp = -2.356194, Re = -0.707107, Im = -0.707107
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
NUM_OF_WORDS = 6, POWER = 8, NUM_OF_STAGES = 3
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 125 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 102
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/butterfly_tb/uut}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
For n = 0, N = 8 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 8 : temp = -0.785398, Re = 0.707107, Im = -0.707107
For n = 2, N = 8 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 3, N = 8 : temp = -2.356194, Re = -0.707107, Im = -0.707107
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
NUM_OF_WORDS = 6, POWER = 8, NUM_OF_STAGES = 3
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = d0350000
input_reg[0] = d0350000
x_input[1] = xxxxxxxx
x_input[1] = 2fea0000
input_reg[1] = 2fea0000
x_input[2] = xxxxxxxx
x_input[2] = 74db0000
input_reg[2] = 74db0000
x_input[3] = xxxxxxxx
x_input[3] = 575d0000
input_reg[3] = 575d0000
x_input[4] = xxxxxxxx
x_input[4] = 1d960000
input_reg[4] = 1d960000
x_input[5] = xxxxxxxx
x_input[5] = 20d90000
input_reg[5] = 20d90000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 125 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 102
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: butterfly_beh
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 901.051 ; gain = 13.352
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'butterfly_beh' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:108]
	Parameter NUM_OF_WORDS bound to: 6 - type: integer 
	Parameter POWER bound to: 8 - type: integer 
	Parameter NUM_OF_STAGES bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fft_block' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
	Parameter STAGE bound to: 2 - type: integer 
	Parameter INPUT_NUM bound to: 8 - type: integer 
WARNING: [Synth 8-5858] RAM buffer_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM Output_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fft_block' (1#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
INFO: [Synth 8-6157] synthesizing module 'fft_block__parameterized0' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
	Parameter STAGE bound to: 1 - type: integer 
	Parameter INPUT_NUM bound to: 4 - type: integer 
WARNING: [Synth 8-5858] RAM buffer_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM Output_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fft_block__parameterized0' (1#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
INFO: [Synth 8-6157] synthesizing module 'fft_block__parameterized1' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
	Parameter STAGE bound to: 0 - type: integer 
	Parameter INPUT_NUM bound to: 2 - type: integer 
WARNING: [Synth 8-5858] RAM buffer_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM Output_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fft_block__parameterized1' (1#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
WARNING: [Synth 8-5858] RAM input_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-4471] merging register 'input_reg_reg[1][Im][15:0]' into 'input_reg_reg[0][Im][15:0]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:186]
INFO: [Synth 8-4471] merging register 'input_reg_reg[2][Im][15:0]' into 'input_reg_reg[0][Im][15:0]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:186]
INFO: [Synth 8-4471] merging register 'input_reg_reg[3][Im][15:0]' into 'input_reg_reg[0][Im][15:0]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:186]
INFO: [Synth 8-4471] merging register 'input_reg_reg[4][Im][15:0]' into 'input_reg_reg[0][Im][15:0]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:186]
INFO: [Synth 8-4471] merging register 'input_reg_reg[5][Im][15:0]' into 'input_reg_reg[0][Im][15:0]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:186]
INFO: [Synth 8-4471] merging register 'input_reg_reg[6][Im][15:0]' into 'input_reg_reg[0][Im][15:0]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:186]
INFO: [Synth 8-4471] merging register 'input_reg_reg[7][Im][15:0]' into 'input_reg_reg[0][Im][15:0]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:186]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg[1][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:186]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg[2][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:186]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg[3][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:186]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg[4][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:186]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg[5][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:186]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg[6][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:186]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg[7][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:186]
WARNING: [Synth 8-3848] Net output_reg[0][Re] in module/entity butterfly_beh does not have driver. [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:123]
WARNING: [Synth 8-3848] Net output_reg[1][Re] in module/entity butterfly_beh does not have driver. [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:123]
WARNING: [Synth 8-3848] Net output_reg[2][Re] in module/entity butterfly_beh does not have driver. [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:123]
WARNING: [Synth 8-3848] Net output_reg[3][Re] in module/entity butterfly_beh does not have driver. [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:123]
WARNING: [Synth 8-3848] Net output_reg[4][Re] in module/entity butterfly_beh does not have driver. [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:123]
WARNING: [Synth 8-3848] Net output_reg[5][Re] in module/entity butterfly_beh does not have driver. [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:123]
WARNING: [Synth 8-3848] Net output_reg[6][Re] in module/entity butterfly_beh does not have driver. [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:123]
WARNING: [Synth 8-3848] Net output_reg[7][Re] in module/entity butterfly_beh does not have driver. [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:123]
INFO: [Synth 8-6155] done synthesizing module 'butterfly_beh' (2#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:108]
WARNING: [Synth 8-3331] design fft_block__parameterized1 has unconnected port reset
WARNING: [Synth 8-3331] design fft_block__parameterized0 has unconnected port reset
WARNING: [Synth 8-3331] design fft_block has unconnected port reset
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[0][15]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[0][14]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[0][13]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[0][12]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[0][11]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[0][10]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[0][9]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[0][8]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[0][7]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[0][6]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[0][5]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[0][4]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[0][3]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[0][2]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[0][1]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[0][0]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[1][15]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[1][14]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[1][13]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[1][12]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[1][11]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[1][10]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[1][9]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[1][8]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[1][7]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[1][6]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[1][5]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[1][4]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[1][3]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[1][2]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[1][1]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[1][0]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[2][15]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[2][14]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[2][13]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[2][12]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[2][11]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[2][10]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[2][9]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[2][8]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[2][7]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[2][6]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[2][5]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[2][4]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[2][3]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[2][2]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[2][1]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[2][0]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[3][15]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[3][14]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[3][13]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[3][12]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[3][11]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[3][10]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[3][9]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[3][8]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[3][7]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[3][6]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[3][5]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[3][4]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[3][3]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[3][2]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[3][1]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[3][0]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[4][15]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[4][14]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[4][13]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[4][12]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[4][11]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[4][10]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[4][9]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[4][8]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[4][7]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[4][6]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[4][5]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[4][4]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[4][3]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[4][2]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[4][1]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[4][0]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[5][15]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[5][14]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[5][13]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[5][12]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[5][11]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[5][10]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[5][9]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[5][8]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[5][7]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[5][6]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[5][5]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[5][4]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[5][3]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[5][2]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[5][1]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[5][0]
WARNING: [Synth 8-3331] design butterfly_beh has unconnected port Output[6][15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 945.848 ; gain = 58.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 945.848 ; gain = 58.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 945.848 ; gain = 58.148
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1300.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1373.113 ; gain = 485.414
20 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1373.113 ; gain = 485.414
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:61]
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_butterfly_beh_sv
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.fft_block(STAGE=2)
Compiling module xil_defaultlib.fft_block(STAGE=1)
Compiling module xil_defaultlib.fft_block_default
Compiling module xil_defaultlib.butterfly_beh_default
Compiling module xil_defaultlib.butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_tb_behav -key {Behavioral:sim_1:Functional:butterfly_tb} -tclbatch {butterfly_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source butterfly_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /butterfly_tb/input_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
For n = 0, N = 8 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 8 : temp = -0.785398, Re = 0.707107, Im = -0.707107
For n = 2, N = 8 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 3, N = 8 : temp = -2.356194, Re = -0.707107, Im = -0.707107
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
NUM_OF_WORDS = 6, POWER = 8, NUM_OF_STAGES = 3
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 125 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 102
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
For n = 0, N = 8 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 8 : temp = -0.785398, Re = 0.707107, Im = -0.707107
For n = 2, N = 8 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 3, N = 8 : temp = -2.356194, Re = -0.707107, Im = -0.707107
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
NUM_OF_WORDS = 6, POWER = 8, NUM_OF_STAGES = 3
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
x_input[0] = xxxxxxxx
x_input[0] = 57a0000
input_reg[0] = 57a0000
x_input[1] = xxxxxxxx
x_input[1] = 56c50000
input_reg[1] = 56c50000
x_input[2] = xxxxxxxx
x_input[2] = e5470000
input_reg[2] = e5470000
x_input[3] = xxxxxxxx
x_input[3] = 57950000
input_reg[3] = 57950000
x_input[4] = xxxxxxxx
x_input[4] = e2ee0000
input_reg[4] = e2ee0000
x_input[5] = xxxxxxxx
x_input[5] = 18cb0000
input_reg[5] = 18cb0000
x_input[6] = xxxxxxxx
x_input[6] = 0
input_reg[6] = 0
x_input[7] = xxxxxxxx
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 125 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 102
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: butterfly_beh
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1400.457 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'butterfly_beh' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:108]
	Parameter NUM_OF_WORDS bound to: 6 - type: integer 
	Parameter POWER bound to: 8 - type: integer 
	Parameter NUM_OF_STAGES bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fft_block' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
	Parameter STAGE bound to: 2 - type: integer 
	Parameter INPUT_NUM bound to: 8 - type: integer 
WARNING: [Synth 8-5858] RAM buffer_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM Output_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fft_block' (1#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
INFO: [Synth 8-6157] synthesizing module 'fft_block__parameterized0' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
	Parameter STAGE bound to: 1 - type: integer 
	Parameter INPUT_NUM bound to: 4 - type: integer 
WARNING: [Synth 8-5858] RAM buffer_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM Output_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fft_block__parameterized0' (1#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
INFO: [Synth 8-6157] synthesizing module 'fft_block__parameterized1' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
	Parameter STAGE bound to: 0 - type: integer 
	Parameter INPUT_NUM bound to: 2 - type: integer 
WARNING: [Synth 8-5858] RAM buffer_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM Output_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fft_block__parameterized1' (1#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
WARNING: [Synth 8-5858] RAM input_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM output_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element output_reg_reg[0][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:157]
WARNING: [Synth 8-6014] Unused sequential element output_reg_reg[1][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:157]
WARNING: [Synth 8-6014] Unused sequential element output_reg_reg[2][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:157]
WARNING: [Synth 8-6014] Unused sequential element output_reg_reg[3][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:157]
WARNING: [Synth 8-6014] Unused sequential element output_reg_reg[4][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:157]
WARNING: [Synth 8-6014] Unused sequential element output_reg_reg[5][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:157]
WARNING: [Synth 8-6014] Unused sequential element output_reg_reg[6][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:157]
WARNING: [Synth 8-6014] Unused sequential element output_reg_reg[7][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:157]
INFO: [Synth 8-4471] merging register 'input_reg_reg[1][Im][15:0]' into 'input_reg_reg[0][Im][15:0]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:150]
INFO: [Synth 8-4471] merging register 'input_reg_reg[2][Im][15:0]' into 'input_reg_reg[0][Im][15:0]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:150]
INFO: [Synth 8-4471] merging register 'input_reg_reg[3][Im][15:0]' into 'input_reg_reg[0][Im][15:0]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:150]
INFO: [Synth 8-4471] merging register 'input_reg_reg[4][Im][15:0]' into 'input_reg_reg[0][Im][15:0]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:150]
INFO: [Synth 8-4471] merging register 'input_reg_reg[5][Im][15:0]' into 'input_reg_reg[0][Im][15:0]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:150]
INFO: [Synth 8-4471] merging register 'input_reg_reg[6][Im][15:0]' into 'input_reg_reg[0][Im][15:0]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:150]
INFO: [Synth 8-4471] merging register 'input_reg_reg[7][Im][15:0]' into 'input_reg_reg[0][Im][15:0]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:150]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg[1][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:150]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg[2][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:150]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg[3][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:150]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg[4][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:150]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg[5][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:150]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg[6][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:150]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg[7][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:150]
INFO: [Synth 8-6155] done synthesizing module 'butterfly_beh' (2#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:108]
WARNING: [Synth 8-3331] design fft_block__parameterized1 has unconnected port reset
WARNING: [Synth 8-3331] design fft_block__parameterized0 has unconnected port reset
WARNING: [Synth 8-3331] design fft_block has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1400.457 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1400.457 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1400.457 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1431.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1431.258 ; gain = 30.801
18 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1431.258 ; gain = 30.801
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:61]
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_butterfly_beh_sv
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.fft_block(STAGE=2)
Compiling module xil_defaultlib.fft_block(STAGE=1)
Compiling module xil_defaultlib.fft_block_default
Compiling module xil_defaultlib.butterfly_beh_default
Compiling module xil_defaultlib.butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_tb_behav -key {Behavioral:sim_1:Functional:butterfly_tb} -tclbatch {butterfly_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source butterfly_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /butterfly_tb/input_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
For n = 0, N = 8 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 8 : temp = -0.785398, Re = 0.707107, Im = -0.707107
For n = 2, N = 8 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 3, N = 8 : temp = -2.356194, Re = -0.707107, Im = -0.707107
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
NUM_OF_WORDS = 6, POWER = 8, NUM_OF_STAGES = 3
$finish called at time : 125 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 102
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
For n = 0, N = 8 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 8 : temp = -0.785398, Re = 0.707107, Im = -0.707107
For n = 2, N = 8 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 3, N = 8 : temp = -2.356194, Re = -0.707107, Im = -0.707107
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
NUM_OF_WORDS = 6, POWER = 8, NUM_OF_STAGES = 3
$finish called at time : 125 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 102
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: butterfly_beh
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1431.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'butterfly_beh' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:108]
	Parameter NUM_OF_WORDS bound to: 6 - type: integer 
	Parameter POWER bound to: 8 - type: integer 
	Parameter NUM_OF_STAGES bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fft_block' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
	Parameter STAGE bound to: 2 - type: integer 
	Parameter INPUT_NUM bound to: 8 - type: integer 
WARNING: [Synth 8-5858] RAM buffer_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM Output_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fft_block' (1#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
INFO: [Synth 8-6157] synthesizing module 'fft_block__parameterized0' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
	Parameter STAGE bound to: 1 - type: integer 
	Parameter INPUT_NUM bound to: 4 - type: integer 
WARNING: [Synth 8-5858] RAM buffer_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM Output_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fft_block__parameterized0' (1#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
INFO: [Synth 8-6157] synthesizing module 'fft_block__parameterized1' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
	Parameter STAGE bound to: 0 - type: integer 
	Parameter INPUT_NUM bound to: 2 - type: integer 
WARNING: [Synth 8-5858] RAM buffer_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM Output_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fft_block__parameterized1' (1#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:74]
WARNING: [Synth 8-5858] RAM input_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM output_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element output_reg_reg[0][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:161]
WARNING: [Synth 8-6014] Unused sequential element output_reg_reg[1][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:161]
WARNING: [Synth 8-6014] Unused sequential element output_reg_reg[2][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:161]
WARNING: [Synth 8-6014] Unused sequential element output_reg_reg[3][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:161]
WARNING: [Synth 8-6014] Unused sequential element output_reg_reg[4][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:161]
WARNING: [Synth 8-6014] Unused sequential element output_reg_reg[5][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:161]
WARNING: [Synth 8-6014] Unused sequential element output_reg_reg[6][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:161]
WARNING: [Synth 8-6014] Unused sequential element output_reg_reg[7][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:161]
INFO: [Synth 8-4471] merging register 'input_reg_reg[1][Im][15:0]' into 'input_reg_reg[0][Im][15:0]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
INFO: [Synth 8-4471] merging register 'input_reg_reg[2][Im][15:0]' into 'input_reg_reg[0][Im][15:0]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
INFO: [Synth 8-4471] merging register 'input_reg_reg[3][Im][15:0]' into 'input_reg_reg[0][Im][15:0]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
INFO: [Synth 8-4471] merging register 'input_reg_reg[4][Im][15:0]' into 'input_reg_reg[0][Im][15:0]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
INFO: [Synth 8-4471] merging register 'input_reg_reg[5][Im][15:0]' into 'input_reg_reg[0][Im][15:0]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
INFO: [Synth 8-4471] merging register 'input_reg_reg[6][Im][15:0]' into 'input_reg_reg[0][Im][15:0]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
INFO: [Synth 8-4471] merging register 'input_reg_reg[7][Im][15:0]' into 'input_reg_reg[0][Im][15:0]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg[1][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg[2][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg[3][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg[4][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg[5][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg[6][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg[7][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'butterfly_beh' (2#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:108]
WARNING: [Synth 8-3331] design fft_block__parameterized1 has unconnected port reset
WARNING: [Synth 8-3331] design fft_block__parameterized0 has unconnected port reset
WARNING: [Synth 8-3331] design fft_block has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1431.258 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1431.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1431.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1456.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1456.344 ; gain = 25.086
18 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1456.344 ; gain = 25.086
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 21 01:58:06 2021...
