
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1630.453 ; gain = 0.000 ; free physical = 39792 ; free virtual = 51911
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ekin/Downloads/skeleton_project/skeleton_project.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/ekin/Downloads/skeleton_project/skeleton_project.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1790.859 ; gain = 0.000 ; free physical = 39682 ; free virtual = 51801
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1877.672 ; gain = 80.875 ; free physical = 39651 ; free virtual = 51770

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17319438f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2383.531 ; gain = 505.859 ; free physical = 39232 ; free virtual = 51351

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/vivado23/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 14608cd1cb46d9ac.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2715.984 ; gain = 0.000 ; free physical = 38896 ; free virtual = 51031
Phase 1 Generate And Synthesize Debug Cores | Checksum: 219266623

Time (s): cpu = 00:01:27 ; elapsed = 00:01:33 . Memory (MB): peak = 2715.984 ; gain = 45.594 ; free physical = 38896 ; free virtual = 51031

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 21 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 208b8c81c

Time (s): cpu = 00:01:27 ; elapsed = 00:01:33 . Memory (MB): peak = 2715.984 ; gain = 45.594 ; free physical = 38895 ; free virtual = 51031
INFO: [Opt 31-389] Phase Retarget created 126 cells and removed 135 cells
INFO: [Opt 31-1021] In phase Retarget, 71 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 2829833f3

Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 2715.984 ; gain = 45.594 ; free physical = 38896 ; free virtual = 51032
INFO: [Opt 31-389] Phase Constant propagation created 180 cells and removed 1083 cells
INFO: [Opt 31-1021] In phase Constant propagation, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 26b71e582

Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 2715.984 ; gain = 45.594 ; free physical = 38896 ; free virtual = 51032
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 52 cells
INFO: [Opt 31-1021] In phase Sweep, 1183 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 26b71e582

Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 2748.000 ; gain = 77.609 ; free physical = 38896 ; free virtual = 51032
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 15eb3be7b

Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 2748.000 ; gain = 77.609 ; free physical = 38896 ; free virtual = 51032
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 15eb3be7b

Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 2748.000 ; gain = 77.609 ; free physical = 38896 ; free virtual = 51032
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             126  |             135  |                                             71  |
|  Constant propagation         |             180  |            1083  |                                             55  |
|  Sweep                        |               0  |              52  |                                           1183  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             63  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2748.000 ; gain = 0.000 ; free physical = 38895 ; free virtual = 51031
Ending Logic Optimization Task | Checksum: 15eb3be7b

Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 2748.000 ; gain = 77.609 ; free physical = 38895 ; free virtual = 51031

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 1c09b159e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38790 ; free virtual = 50926
Ending Power Optimization Task | Checksum: 1c09b159e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3020.969 ; gain = 272.969 ; free physical = 38790 ; free virtual = 50926

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c09b159e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38791 ; free virtual = 50927

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38790 ; free virtual = 50926
Ending Netlist Obfuscation Task | Checksum: 1a0389ba2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38790 ; free virtual = 50926
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:41 . Memory (MB): peak = 3020.969 ; gain = 1224.172 ; free physical = 38790 ; free virtual = 50926
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ekin/Downloads/skeleton_project/skeleton_project.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38768 ; free virtual = 50905
INFO: [Common 17-1381] The checkpoint '/home/ekin/Downloads/skeleton_project/skeleton_project.runs/impl_1/top_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38732 ; free virtual = 50871
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12448c210

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38732 ; free virtual = 50871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38732 ; free virtual = 50871

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4b78f6fe

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38728 ; free virtual = 50867

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a75ec8cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38727 ; free virtual = 50865

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a75ec8cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38727 ; free virtual = 50865
Phase 1 Placer Initialization | Checksum: a75ec8cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38727 ; free virtual = 50865

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 55983e80

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38790 ; free virtual = 50928

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c17ce3ed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38792 ; free virtual = 50931

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: c17ce3ed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38794 ; free virtual = 50932

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 140bbade4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38788 ; free virtual = 50927

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 228 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 108 nets or LUTs. Breaked 0 LUT, combined 108 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38788 ; free virtual = 50927

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            108  |                   108  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            108  |                   108  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1ee5bdd16

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38788 ; free virtual = 50926
Phase 2.4 Global Placement Core | Checksum: 148912592

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38788 ; free virtual = 50926
Phase 2 Global Placement | Checksum: 148912592

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38788 ; free virtual = 50926

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d749b70f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38788 ; free virtual = 50926

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cf95837c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38787 ; free virtual = 50925

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 163ca31fc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38787 ; free virtual = 50925

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fa2302a5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38787 ; free virtual = 50925

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 197a83161

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38786 ; free virtual = 50924

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16a9c755c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38785 ; free virtual = 50924

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 154df6127

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38785 ; free virtual = 50924
Phase 3 Detail Placement | Checksum: 154df6127

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38785 ; free virtual = 50924

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1aaa9afcc

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.142 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b9e5c980

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38783 ; free virtual = 50922
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1b9e5c980

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38783 ; free virtual = 50922
Phase 4.1.1.1 BUFG Insertion | Checksum: 1aaa9afcc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38783 ; free virtual = 50922

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.699. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 21109ec5b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38784 ; free virtual = 50922

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38784 ; free virtual = 50922
Phase 4.1 Post Commit Optimization | Checksum: 21109ec5b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38784 ; free virtual = 50922

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21109ec5b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38784 ; free virtual = 50922

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 21109ec5b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38784 ; free virtual = 50922
Phase 4.3 Placer Reporting | Checksum: 21109ec5b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38784 ; free virtual = 50922

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38784 ; free virtual = 50922

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38784 ; free virtual = 50922
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 207d69794

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38784 ; free virtual = 50922
Ending Placer Task | Checksum: 18368f8e6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38784 ; free virtual = 50922
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38784 ; free virtual = 50922
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38752 ; free virtual = 50890
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38726 ; free virtual = 50864
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38714 ; free virtual = 50862
INFO: [Common 17-1381] The checkpoint '/home/ekin/Downloads/skeleton_project/skeleton_project.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38682 ; free virtual = 50823
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38663 ; free virtual = 50814
INFO: [Common 17-1381] The checkpoint '/home/ekin/Downloads/skeleton_project/skeleton_project.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 951b0092 ConstDB: 0 ShapeSum: ee4df854 RouteDB: 0
Post Restoration Checksum: NetGraph: cfb0bcbd | NumContArr: 41eea40f | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 12aa9b679

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38581 ; free virtual = 50726

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12aa9b679

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38581 ; free virtual = 50726

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12aa9b679

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3020.969 ; gain = 0.000 ; free physical = 38581 ; free virtual = 50726
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 16cbb5a95

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3031.230 ; gain = 10.262 ; free physical = 38559 ; free virtual = 50704
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.855  | TNS=0.000  | WHS=-0.188 | THS=-139.100|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: c7045117

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3031.230 ; gain = 10.262 ; free physical = 38559 ; free virtual = 50703
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.855  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 104ed279a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3047.230 ; gain = 26.262 ; free physical = 38559 ; free virtual = 50703

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5560
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5559
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a3eda66c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3047.230 ; gain = 26.262 ; free physical = 38559 ; free virtual = 50703

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a3eda66c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3047.230 ; gain = 26.262 ; free physical = 38559 ; free virtual = 50703
Phase 3 Initial Routing | Checksum: 1d8a6ea67

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3047.230 ; gain = 26.262 ; free physical = 38559 ; free virtual = 50704

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 467
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.462  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1725fc3de

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3047.230 ; gain = 26.262 ; free physical = 38561 ; free virtual = 50706

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.462  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 187f70c47

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3047.230 ; gain = 26.262 ; free physical = 38561 ; free virtual = 50706
Phase 4 Rip-up And Reroute | Checksum: 187f70c47

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3047.230 ; gain = 26.262 ; free physical = 38561 ; free virtual = 50706

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2098cede0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3047.230 ; gain = 26.262 ; free physical = 38561 ; free virtual = 50706
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.541  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 18817e77b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3047.230 ; gain = 26.262 ; free physical = 38561 ; free virtual = 50706

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18817e77b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3047.230 ; gain = 26.262 ; free physical = 38561 ; free virtual = 50706
Phase 5 Delay and Skew Optimization | Checksum: 18817e77b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3047.230 ; gain = 26.262 ; free physical = 38561 ; free virtual = 50706

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f31dfe3c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3047.230 ; gain = 26.262 ; free physical = 38561 ; free virtual = 50706
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.541  | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 195206311

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3047.230 ; gain = 26.262 ; free physical = 38561 ; free virtual = 50706
Phase 6 Post Hold Fix | Checksum: 195206311

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3047.230 ; gain = 26.262 ; free physical = 38561 ; free virtual = 50706

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.773513 %
  Global Horizontal Routing Utilization  = 0.80449 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d7713582

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3047.230 ; gain = 26.262 ; free physical = 38561 ; free virtual = 50706

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d7713582

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3047.230 ; gain = 26.262 ; free physical = 38561 ; free virtual = 50706

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 146766afc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3047.230 ; gain = 26.262 ; free physical = 38581 ; free virtual = 50726

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.541  | TNS=0.000  | WHS=0.034  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 146766afc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3047.230 ; gain = 26.262 ; free physical = 38581 ; free virtual = 50726
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: f146f640

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3047.230 ; gain = 26.262 ; free physical = 38581 ; free virtual = 50726

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3047.230 ; gain = 26.262 ; free physical = 38581 ; free virtual = 50726

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 3047.230 ; gain = 26.262 ; free physical = 38582 ; free virtual = 50727
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ekin/Downloads/skeleton_project/skeleton_project.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ekin/Downloads/skeleton_project/skeleton_project.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
121 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3140.086 ; gain = 0.000 ; free physical = 38489 ; free virtual = 50649
INFO: [Common 17-1381] The checkpoint '/home/ekin/Downloads/skeleton_project/skeleton_project.runs/impl_1/top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Dec 13 22:26:45 2025...
