{"schemaVersion":{"patch":0,"minor":3,"major":0},"kind":"symbol","primaryContentSections":[{"declarations":[{"tokens":[{"text":"init","kind":"keyword"},{"text":"(","kind":"text"},{"text":"bit","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"BitLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral","preciseIdentifier":"s:11VHDLParsing10BitLiteralO","kind":"typeIdentifier"},{"text":")","kind":"text"}],"languages":["swift"],"platforms":["Linux"]}],"kind":"declarations"},{"parameters":[{"name":"bit","content":[{"type":"paragraph","inlineContent":[{"text":"The ","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral","type":"reference"},{"text":" to convert to a ","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral","type":"reference"},{"text":".","type":"text"}]}]}],"kind":"parameters"}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/logicliteral\/init(bit:)"]}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral\/init(bit:)","interfaceLanguage":"swift"},"abstract":[{"type":"text","text":"Initialise this logic literal from a "},{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral","isActive":true,"type":"reference"},{"type":"text","text":" value."}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral"]]},"metadata":{"title":"init(bit:)","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"bit"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing10BitLiteralO","kind":"typeIdentifier","text":"BitLiteral"},{"kind":"text","text":")"}],"role":"symbol","symbolKind":"init","roleHeading":"Initializer","externalID":"s:11VHDLParsing12LogicLiteralO3bitAcA03BitC0O_tcfc","modules":[{"name":"VHDLParsing"}]},"sections":[],"references":{"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/BitLiteral":{"url":"\/documentation\/vhdlparsing\/bitliteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"BitLiteral","kind":"identifier"}],"type":"topic","title":"BitLiteral","kind":"symbol","navigatorTitle":[{"text":"BitLiteral","kind":"identifier"}],"abstract":[{"type":"text","text":"Type for expressing single-bit bit values in "},{"inlineContent":[{"text":"VHDL","type":"text"}],"type":"emphasis"},{"text":".","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/LogicLiteral/init(bit:)":{"fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"bit","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"BitLiteral","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10BitLiteralO"},{"text":")","kind":"text"}],"kind":"symbol","type":"topic","title":"init(bit:)","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral\/init(bit:)","abstract":[{"text":"Initialise this logic literal from a ","type":"text"},{"isActive":true,"type":"reference","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral"},{"text":" value.","type":"text"}],"url":"\/documentation\/vhdlparsing\/logicliteral\/init(bit:)"},"doc://VHDLParsing/documentation/VHDLParsing/LogicLiteral":{"title":"LogicLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"LogicLiteral","kind":"identifier"}],"abstract":[{"text":"The possible values for a single bit logic value in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"LogicLiteral","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/logicliteral","type":"topic"}}}