
SIM_A7600C1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001214  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  0800139c  0800139c  0001139c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080014c4  080014c4  000114c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080014c8  080014c8  000114c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000028  20000000  080014cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020028  2**0
                  CONTENTS
  7 .bss          00000240  20000028  20000028  00020028  2**2
                  ALLOC
  8 ._user_heap_stack 00000200  20000268  20000268  00020028  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 10 .debug_info   000068aa  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001485  00000000  00000000  00026902  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000580  00000000  00000000  00027d88  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000004a8  00000000  00000000  00028308  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000265a  00000000  00000000  000287b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001f3c  00000000  00000000  0002ae0a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002cd46  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000144c  00000000  00000000  0002cdc4  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0002e210  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000028 	.word	0x20000028
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001384 	.word	0x08001384

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000002c 	.word	0x2000002c
 80001c4:	08001384 	.word	0x08001384

080001c8 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80001d0:	4a06      	ldr	r2, [pc, #24]	; (80001ec <NVIC_PriorityGroupConfig+0x24>)
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80001d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80001dc:	60d3      	str	r3, [r2, #12]
}
 80001de:	bf00      	nop
 80001e0:	370c      	adds	r7, #12
 80001e2:	46bd      	mov	sp, r7
 80001e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001e8:	4770      	bx	lr
 80001ea:	bf00      	nop
 80001ec:	e000ed00 	.word	0xe000ed00

080001f0 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001f0:	b480      	push	{r7}
 80001f2:	b085      	sub	sp, #20
 80001f4:	af00      	add	r7, sp, #0
 80001f6:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001f8:	2300      	movs	r3, #0
 80001fa:	73fb      	strb	r3, [r7, #15]
 80001fc:	2300      	movs	r3, #0
 80001fe:	73bb      	strb	r3, [r7, #14]
 8000200:	230f      	movs	r3, #15
 8000202:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	78db      	ldrb	r3, [r3, #3]
 8000208:	2b00      	cmp	r3, #0
 800020a:	d039      	beq.n	8000280 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800020c:	4b27      	ldr	r3, [pc, #156]	; (80002ac <NVIC_Init+0xbc>)
 800020e:	68db      	ldr	r3, [r3, #12]
 8000210:	43db      	mvns	r3, r3
 8000212:	0a1b      	lsrs	r3, r3, #8
 8000214:	b2db      	uxtb	r3, r3
 8000216:	f003 0307 	and.w	r3, r3, #7
 800021a:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 800021c:	7bfb      	ldrb	r3, [r7, #15]
 800021e:	f1c3 0304 	rsb	r3, r3, #4
 8000222:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000224:	7b7a      	ldrb	r2, [r7, #13]
 8000226:	7bfb      	ldrb	r3, [r7, #15]
 8000228:	fa42 f303 	asr.w	r3, r2, r3
 800022c:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	785b      	ldrb	r3, [r3, #1]
 8000232:	461a      	mov	r2, r3
 8000234:	7bbb      	ldrb	r3, [r7, #14]
 8000236:	fa02 f303 	lsl.w	r3, r2, r3
 800023a:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	789a      	ldrb	r2, [r3, #2]
 8000240:	7b7b      	ldrb	r3, [r7, #13]
 8000242:	4013      	ands	r3, r2
 8000244:	b2da      	uxtb	r2, r3
 8000246:	7bfb      	ldrb	r3, [r7, #15]
 8000248:	4313      	orrs	r3, r2
 800024a:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 800024c:	7bfb      	ldrb	r3, [r7, #15]
 800024e:	011b      	lsls	r3, r3, #4
 8000250:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000252:	4a17      	ldr	r2, [pc, #92]	; (80002b0 <NVIC_Init+0xc0>)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	781b      	ldrb	r3, [r3, #0]
 8000258:	4413      	add	r3, r2
 800025a:	7bfa      	ldrb	r2, [r7, #15]
 800025c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000260:	4a13      	ldr	r2, [pc, #76]	; (80002b0 <NVIC_Init+0xc0>)
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	781b      	ldrb	r3, [r3, #0]
 8000266:	095b      	lsrs	r3, r3, #5
 8000268:	b2db      	uxtb	r3, r3
 800026a:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	781b      	ldrb	r3, [r3, #0]
 8000270:	f003 031f 	and.w	r3, r3, #31
 8000274:	2101      	movs	r1, #1
 8000276:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800027a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800027e:	e00f      	b.n	80002a0 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000280:	490b      	ldr	r1, [pc, #44]	; (80002b0 <NVIC_Init+0xc0>)
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	781b      	ldrb	r3, [r3, #0]
 8000286:	095b      	lsrs	r3, r3, #5
 8000288:	b2db      	uxtb	r3, r3
 800028a:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	781b      	ldrb	r3, [r3, #0]
 8000290:	f003 031f 	and.w	r3, r3, #31
 8000294:	2201      	movs	r2, #1
 8000296:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000298:	f100 0320 	add.w	r3, r0, #32
 800029c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80002a0:	bf00      	nop
 80002a2:	3714      	adds	r7, #20
 80002a4:	46bd      	mov	sp, r7
 80002a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002aa:	4770      	bx	lr
 80002ac:	e000ed00 	.word	0xe000ed00
 80002b0:	e000e100 	.word	0xe000e100

080002b4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80002b4:	b480      	push	{r7}
 80002b6:	b087      	sub	sp, #28
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
 80002bc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80002be:	2300      	movs	r3, #0
 80002c0:	617b      	str	r3, [r7, #20]
 80002c2:	2300      	movs	r3, #0
 80002c4:	613b      	str	r3, [r7, #16]
 80002c6:	2300      	movs	r3, #0
 80002c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80002ca:	2300      	movs	r3, #0
 80002cc:	617b      	str	r3, [r7, #20]
 80002ce:	e076      	b.n	80003be <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80002d0:	2201      	movs	r2, #1
 80002d2:	697b      	ldr	r3, [r7, #20]
 80002d4:	fa02 f303 	lsl.w	r3, r2, r3
 80002d8:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80002da:	683b      	ldr	r3, [r7, #0]
 80002dc:	681a      	ldr	r2, [r3, #0]
 80002de:	693b      	ldr	r3, [r7, #16]
 80002e0:	4013      	ands	r3, r2
 80002e2:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80002e4:	68fa      	ldr	r2, [r7, #12]
 80002e6:	693b      	ldr	r3, [r7, #16]
 80002e8:	429a      	cmp	r2, r3
 80002ea:	d165      	bne.n	80003b8 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	681a      	ldr	r2, [r3, #0]
 80002f0:	697b      	ldr	r3, [r7, #20]
 80002f2:	005b      	lsls	r3, r3, #1
 80002f4:	2103      	movs	r1, #3
 80002f6:	fa01 f303 	lsl.w	r3, r1, r3
 80002fa:	43db      	mvns	r3, r3
 80002fc:	401a      	ands	r2, r3
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	681a      	ldr	r2, [r3, #0]
 8000306:	683b      	ldr	r3, [r7, #0]
 8000308:	791b      	ldrb	r3, [r3, #4]
 800030a:	4619      	mov	r1, r3
 800030c:	697b      	ldr	r3, [r7, #20]
 800030e:	005b      	lsls	r3, r3, #1
 8000310:	fa01 f303 	lsl.w	r3, r1, r3
 8000314:	431a      	orrs	r2, r3
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800031a:	683b      	ldr	r3, [r7, #0]
 800031c:	791b      	ldrb	r3, [r3, #4]
 800031e:	2b01      	cmp	r3, #1
 8000320:	d003      	beq.n	800032a <GPIO_Init+0x76>
 8000322:	683b      	ldr	r3, [r7, #0]
 8000324:	791b      	ldrb	r3, [r3, #4]
 8000326:	2b02      	cmp	r3, #2
 8000328:	d12e      	bne.n	8000388 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	689a      	ldr	r2, [r3, #8]
 800032e:	697b      	ldr	r3, [r7, #20]
 8000330:	005b      	lsls	r3, r3, #1
 8000332:	2103      	movs	r1, #3
 8000334:	fa01 f303 	lsl.w	r3, r1, r3
 8000338:	43db      	mvns	r3, r3
 800033a:	401a      	ands	r2, r3
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	689a      	ldr	r2, [r3, #8]
 8000344:	683b      	ldr	r3, [r7, #0]
 8000346:	795b      	ldrb	r3, [r3, #5]
 8000348:	4619      	mov	r1, r3
 800034a:	697b      	ldr	r3, [r7, #20]
 800034c:	005b      	lsls	r3, r3, #1
 800034e:	fa01 f303 	lsl.w	r3, r1, r3
 8000352:	431a      	orrs	r2, r3
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	685a      	ldr	r2, [r3, #4]
 800035c:	697b      	ldr	r3, [r7, #20]
 800035e:	b29b      	uxth	r3, r3
 8000360:	4619      	mov	r1, r3
 8000362:	2301      	movs	r3, #1
 8000364:	408b      	lsls	r3, r1
 8000366:	43db      	mvns	r3, r3
 8000368:	401a      	ands	r2, r3
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	685b      	ldr	r3, [r3, #4]
 8000372:	683a      	ldr	r2, [r7, #0]
 8000374:	7992      	ldrb	r2, [r2, #6]
 8000376:	4611      	mov	r1, r2
 8000378:	697a      	ldr	r2, [r7, #20]
 800037a:	b292      	uxth	r2, r2
 800037c:	fa01 f202 	lsl.w	r2, r1, r2
 8000380:	b292      	uxth	r2, r2
 8000382:	431a      	orrs	r2, r3
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	68da      	ldr	r2, [r3, #12]
 800038c:	697b      	ldr	r3, [r7, #20]
 800038e:	b29b      	uxth	r3, r3
 8000390:	005b      	lsls	r3, r3, #1
 8000392:	2103      	movs	r1, #3
 8000394:	fa01 f303 	lsl.w	r3, r1, r3
 8000398:	43db      	mvns	r3, r3
 800039a:	401a      	ands	r2, r3
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	68da      	ldr	r2, [r3, #12]
 80003a4:	683b      	ldr	r3, [r7, #0]
 80003a6:	79db      	ldrb	r3, [r3, #7]
 80003a8:	4619      	mov	r1, r3
 80003aa:	697b      	ldr	r3, [r7, #20]
 80003ac:	005b      	lsls	r3, r3, #1
 80003ae:	fa01 f303 	lsl.w	r3, r1, r3
 80003b2:	431a      	orrs	r2, r3
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80003b8:	697b      	ldr	r3, [r7, #20]
 80003ba:	3301      	adds	r3, #1
 80003bc:	617b      	str	r3, [r7, #20]
 80003be:	697b      	ldr	r3, [r7, #20]
 80003c0:	2b0f      	cmp	r3, #15
 80003c2:	d985      	bls.n	80002d0 <GPIO_Init+0x1c>
    }
  }
}
 80003c4:	bf00      	nop
 80003c6:	371c      	adds	r7, #28
 80003c8:	46bd      	mov	sp, r7
 80003ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ce:	4770      	bx	lr

080003d0 <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 80003d0:	b480      	push	{r7}
 80003d2:	b083      	sub	sp, #12
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80003de:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	2200      	movs	r2, #0
 80003e4:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	2200      	movs	r2, #0
 80003ea:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	2200      	movs	r2, #0
 80003f0:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	2200      	movs	r2, #0
 80003f6:	71da      	strb	r2, [r3, #7]
}
 80003f8:	bf00      	nop
 80003fa:	370c      	adds	r7, #12
 80003fc:	46bd      	mov	sp, r7
 80003fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000402:	4770      	bx	lr

08000404 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000404:	b480      	push	{r7}
 8000406:	b085      	sub	sp, #20
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
 800040c:	460b      	mov	r3, r1
 800040e:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000410:	2300      	movs	r3, #0
 8000412:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	691a      	ldr	r2, [r3, #16]
 8000418:	887b      	ldrh	r3, [r7, #2]
 800041a:	4013      	ands	r3, r2
 800041c:	2b00      	cmp	r3, #0
 800041e:	d002      	beq.n	8000426 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000420:	2301      	movs	r3, #1
 8000422:	73fb      	strb	r3, [r7, #15]
 8000424:	e001      	b.n	800042a <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000426:	2300      	movs	r3, #0
 8000428:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800042a:	7bfb      	ldrb	r3, [r7, #15]
}
 800042c:	4618      	mov	r0, r3
 800042e:	3714      	adds	r7, #20
 8000430:	46bd      	mov	sp, r7
 8000432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000436:	4770      	bx	lr

08000438 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000438:	b480      	push	{r7}
 800043a:	b083      	sub	sp, #12
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
 8000440:	460b      	mov	r3, r1
 8000442:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	887a      	ldrh	r2, [r7, #2]
 8000448:	831a      	strh	r2, [r3, #24]
}
 800044a:	bf00      	nop
 800044c:	370c      	adds	r7, #12
 800044e:	46bd      	mov	sp, r7
 8000450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000454:	4770      	bx	lr

08000456 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000456:	b480      	push	{r7}
 8000458:	b085      	sub	sp, #20
 800045a:	af00      	add	r7, sp, #0
 800045c:	6078      	str	r0, [r7, #4]
 800045e:	460b      	mov	r3, r1
 8000460:	807b      	strh	r3, [r7, #2]
 8000462:	4613      	mov	r3, r2
 8000464:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000466:	2300      	movs	r3, #0
 8000468:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800046a:	2300      	movs	r3, #0
 800046c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800046e:	787a      	ldrb	r2, [r7, #1]
 8000470:	887b      	ldrh	r3, [r7, #2]
 8000472:	f003 0307 	and.w	r3, r3, #7
 8000476:	009b      	lsls	r3, r3, #2
 8000478:	fa02 f303 	lsl.w	r3, r2, r3
 800047c:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800047e:	887b      	ldrh	r3, [r7, #2]
 8000480:	08db      	lsrs	r3, r3, #3
 8000482:	b29b      	uxth	r3, r3
 8000484:	4618      	mov	r0, r3
 8000486:	887b      	ldrh	r3, [r7, #2]
 8000488:	08db      	lsrs	r3, r3, #3
 800048a:	b29b      	uxth	r3, r3
 800048c:	461a      	mov	r2, r3
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	3208      	adds	r2, #8
 8000492:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000496:	887b      	ldrh	r3, [r7, #2]
 8000498:	f003 0307 	and.w	r3, r3, #7
 800049c:	009b      	lsls	r3, r3, #2
 800049e:	210f      	movs	r1, #15
 80004a0:	fa01 f303 	lsl.w	r3, r1, r3
 80004a4:	43db      	mvns	r3, r3
 80004a6:	ea02 0103 	and.w	r1, r2, r3
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	f100 0208 	add.w	r2, r0, #8
 80004b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80004b4:	887b      	ldrh	r3, [r7, #2]
 80004b6:	08db      	lsrs	r3, r3, #3
 80004b8:	b29b      	uxth	r3, r3
 80004ba:	461a      	mov	r2, r3
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	3208      	adds	r2, #8
 80004c0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80004c4:	68fb      	ldr	r3, [r7, #12]
 80004c6:	4313      	orrs	r3, r2
 80004c8:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80004ca:	887b      	ldrh	r3, [r7, #2]
 80004cc:	08db      	lsrs	r3, r3, #3
 80004ce:	b29b      	uxth	r3, r3
 80004d0:	461a      	mov	r2, r3
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	3208      	adds	r2, #8
 80004d6:	68b9      	ldr	r1, [r7, #8]
 80004d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80004dc:	bf00      	nop
 80004de:	3714      	adds	r7, #20
 80004e0:	46bd      	mov	sp, r7
 80004e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e6:	4770      	bx	lr

080004e8 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80004e8:	b480      	push	{r7}
 80004ea:	b089      	sub	sp, #36	; 0x24
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80004f0:	2300      	movs	r3, #0
 80004f2:	61bb      	str	r3, [r7, #24]
 80004f4:	2300      	movs	r3, #0
 80004f6:	617b      	str	r3, [r7, #20]
 80004f8:	2300      	movs	r3, #0
 80004fa:	61fb      	str	r3, [r7, #28]
 80004fc:	2302      	movs	r3, #2
 80004fe:	613b      	str	r3, [r7, #16]
 8000500:	2300      	movs	r3, #0
 8000502:	60fb      	str	r3, [r7, #12]
 8000504:	2302      	movs	r3, #2
 8000506:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000508:	4b47      	ldr	r3, [pc, #284]	; (8000628 <RCC_GetClocksFreq+0x140>)
 800050a:	689b      	ldr	r3, [r3, #8]
 800050c:	f003 030c 	and.w	r3, r3, #12
 8000510:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8000512:	69bb      	ldr	r3, [r7, #24]
 8000514:	2b04      	cmp	r3, #4
 8000516:	d007      	beq.n	8000528 <RCC_GetClocksFreq+0x40>
 8000518:	2b08      	cmp	r3, #8
 800051a:	d009      	beq.n	8000530 <RCC_GetClocksFreq+0x48>
 800051c:	2b00      	cmp	r3, #0
 800051e:	d13d      	bne.n	800059c <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	4a42      	ldr	r2, [pc, #264]	; (800062c <RCC_GetClocksFreq+0x144>)
 8000524:	601a      	str	r2, [r3, #0]
      break;
 8000526:	e03d      	b.n	80005a4 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	4a41      	ldr	r2, [pc, #260]	; (8000630 <RCC_GetClocksFreq+0x148>)
 800052c:	601a      	str	r2, [r3, #0]
      break;
 800052e:	e039      	b.n	80005a4 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000530:	4b3d      	ldr	r3, [pc, #244]	; (8000628 <RCC_GetClocksFreq+0x140>)
 8000532:	685b      	ldr	r3, [r3, #4]
 8000534:	0d9b      	lsrs	r3, r3, #22
 8000536:	f003 0301 	and.w	r3, r3, #1
 800053a:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800053c:	4b3a      	ldr	r3, [pc, #232]	; (8000628 <RCC_GetClocksFreq+0x140>)
 800053e:	685b      	ldr	r3, [r3, #4]
 8000540:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000544:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8000546:	68fb      	ldr	r3, [r7, #12]
 8000548:	2b00      	cmp	r3, #0
 800054a:	d00c      	beq.n	8000566 <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800054c:	4a38      	ldr	r2, [pc, #224]	; (8000630 <RCC_GetClocksFreq+0x148>)
 800054e:	68bb      	ldr	r3, [r7, #8]
 8000550:	fbb2 f3f3 	udiv	r3, r2, r3
 8000554:	4a34      	ldr	r2, [pc, #208]	; (8000628 <RCC_GetClocksFreq+0x140>)
 8000556:	6852      	ldr	r2, [r2, #4]
 8000558:	0992      	lsrs	r2, r2, #6
 800055a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800055e:	fb02 f303 	mul.w	r3, r2, r3
 8000562:	61fb      	str	r3, [r7, #28]
 8000564:	e00b      	b.n	800057e <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000566:	4a31      	ldr	r2, [pc, #196]	; (800062c <RCC_GetClocksFreq+0x144>)
 8000568:	68bb      	ldr	r3, [r7, #8]
 800056a:	fbb2 f3f3 	udiv	r3, r2, r3
 800056e:	4a2e      	ldr	r2, [pc, #184]	; (8000628 <RCC_GetClocksFreq+0x140>)
 8000570:	6852      	ldr	r2, [r2, #4]
 8000572:	0992      	lsrs	r2, r2, #6
 8000574:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000578:	fb02 f303 	mul.w	r3, r2, r3
 800057c:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800057e:	4b2a      	ldr	r3, [pc, #168]	; (8000628 <RCC_GetClocksFreq+0x140>)
 8000580:	685b      	ldr	r3, [r3, #4]
 8000582:	0c1b      	lsrs	r3, r3, #16
 8000584:	f003 0303 	and.w	r3, r3, #3
 8000588:	3301      	adds	r3, #1
 800058a:	005b      	lsls	r3, r3, #1
 800058c:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800058e:	69fa      	ldr	r2, [r7, #28]
 8000590:	693b      	ldr	r3, [r7, #16]
 8000592:	fbb2 f2f3 	udiv	r2, r2, r3
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	601a      	str	r2, [r3, #0]
      break;
 800059a:	e003      	b.n	80005a4 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	4a23      	ldr	r2, [pc, #140]	; (800062c <RCC_GetClocksFreq+0x144>)
 80005a0:	601a      	str	r2, [r3, #0]
      break;
 80005a2:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80005a4:	4b20      	ldr	r3, [pc, #128]	; (8000628 <RCC_GetClocksFreq+0x140>)
 80005a6:	689b      	ldr	r3, [r3, #8]
 80005a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80005ac:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80005ae:	69bb      	ldr	r3, [r7, #24]
 80005b0:	091b      	lsrs	r3, r3, #4
 80005b2:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80005b4:	4a1f      	ldr	r2, [pc, #124]	; (8000634 <RCC_GetClocksFreq+0x14c>)
 80005b6:	69bb      	ldr	r3, [r7, #24]
 80005b8:	4413      	add	r3, r2
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	b2db      	uxtb	r3, r3
 80005be:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	681a      	ldr	r2, [r3, #0]
 80005c4:	697b      	ldr	r3, [r7, #20]
 80005c6:	40da      	lsrs	r2, r3
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80005cc:	4b16      	ldr	r3, [pc, #88]	; (8000628 <RCC_GetClocksFreq+0x140>)
 80005ce:	689b      	ldr	r3, [r3, #8]
 80005d0:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80005d4:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 80005d6:	69bb      	ldr	r3, [r7, #24]
 80005d8:	0a9b      	lsrs	r3, r3, #10
 80005da:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80005dc:	4a15      	ldr	r2, [pc, #84]	; (8000634 <RCC_GetClocksFreq+0x14c>)
 80005de:	69bb      	ldr	r3, [r7, #24]
 80005e0:	4413      	add	r3, r2
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	b2db      	uxtb	r3, r3
 80005e6:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	685a      	ldr	r2, [r3, #4]
 80005ec:	697b      	ldr	r3, [r7, #20]
 80005ee:	40da      	lsrs	r2, r3
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80005f4:	4b0c      	ldr	r3, [pc, #48]	; (8000628 <RCC_GetClocksFreq+0x140>)
 80005f6:	689b      	ldr	r3, [r3, #8]
 80005f8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80005fc:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 80005fe:	69bb      	ldr	r3, [r7, #24]
 8000600:	0b5b      	lsrs	r3, r3, #13
 8000602:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000604:	4a0b      	ldr	r2, [pc, #44]	; (8000634 <RCC_GetClocksFreq+0x14c>)
 8000606:	69bb      	ldr	r3, [r7, #24]
 8000608:	4413      	add	r3, r2
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	b2db      	uxtb	r3, r3
 800060e:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	685a      	ldr	r2, [r3, #4]
 8000614:	697b      	ldr	r3, [r7, #20]
 8000616:	40da      	lsrs	r2, r3
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	60da      	str	r2, [r3, #12]
}
 800061c:	bf00      	nop
 800061e:	3724      	adds	r7, #36	; 0x24
 8000620:	46bd      	mov	sp, r7
 8000622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000626:	4770      	bx	lr
 8000628:	40023800 	.word	0x40023800
 800062c:	00f42400 	.word	0x00f42400
 8000630:	017d7840 	.word	0x017d7840
 8000634:	20000000 	.word	0x20000000

08000638 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
 8000640:	460b      	mov	r3, r1
 8000642:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000644:	78fb      	ldrb	r3, [r7, #3]
 8000646:	2b00      	cmp	r3, #0
 8000648:	d006      	beq.n	8000658 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800064a:	490a      	ldr	r1, [pc, #40]	; (8000674 <RCC_AHB1PeriphClockCmd+0x3c>)
 800064c:	4b09      	ldr	r3, [pc, #36]	; (8000674 <RCC_AHB1PeriphClockCmd+0x3c>)
 800064e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	4313      	orrs	r3, r2
 8000654:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000656:	e006      	b.n	8000666 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000658:	4906      	ldr	r1, [pc, #24]	; (8000674 <RCC_AHB1PeriphClockCmd+0x3c>)
 800065a:	4b06      	ldr	r3, [pc, #24]	; (8000674 <RCC_AHB1PeriphClockCmd+0x3c>)
 800065c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	43db      	mvns	r3, r3
 8000662:	4013      	ands	r3, r2
 8000664:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000666:	bf00      	nop
 8000668:	370c      	adds	r7, #12
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	40023800 	.word	0x40023800

08000678 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000678:	b480      	push	{r7}
 800067a:	b083      	sub	sp, #12
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
 8000680:	460b      	mov	r3, r1
 8000682:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000684:	78fb      	ldrb	r3, [r7, #3]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d006      	beq.n	8000698 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800068a:	490a      	ldr	r1, [pc, #40]	; (80006b4 <RCC_APB1PeriphClockCmd+0x3c>)
 800068c:	4b09      	ldr	r3, [pc, #36]	; (80006b4 <RCC_APB1PeriphClockCmd+0x3c>)
 800068e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	4313      	orrs	r3, r2
 8000694:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000696:	e006      	b.n	80006a6 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000698:	4906      	ldr	r1, [pc, #24]	; (80006b4 <RCC_APB1PeriphClockCmd+0x3c>)
 800069a:	4b06      	ldr	r3, [pc, #24]	; (80006b4 <RCC_APB1PeriphClockCmd+0x3c>)
 800069c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	43db      	mvns	r3, r3
 80006a2:	4013      	ands	r3, r2
 80006a4:	640b      	str	r3, [r1, #64]	; 0x40
}
 80006a6:	bf00      	nop
 80006a8:	370c      	adds	r7, #12
 80006aa:	46bd      	mov	sp, r7
 80006ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop
 80006b4:	40023800 	.word	0x40023800

080006b8 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b083      	sub	sp, #12
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
 80006c0:	460b      	mov	r3, r1
 80006c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80006c4:	78fb      	ldrb	r3, [r7, #3]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d006      	beq.n	80006d8 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80006ca:	490a      	ldr	r1, [pc, #40]	; (80006f4 <RCC_APB2PeriphClockCmd+0x3c>)
 80006cc:	4b09      	ldr	r3, [pc, #36]	; (80006f4 <RCC_APB2PeriphClockCmd+0x3c>)
 80006ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	4313      	orrs	r3, r2
 80006d4:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80006d6:	e006      	b.n	80006e6 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80006d8:	4906      	ldr	r1, [pc, #24]	; (80006f4 <RCC_APB2PeriphClockCmd+0x3c>)
 80006da:	4b06      	ldr	r3, [pc, #24]	; (80006f4 <RCC_APB2PeriphClockCmd+0x3c>)
 80006dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	43db      	mvns	r3, r3
 80006e2:	4013      	ands	r3, r2
 80006e4:	644b      	str	r3, [r1, #68]	; 0x44
}
 80006e6:	bf00      	nop
 80006e8:	370c      	adds	r7, #12
 80006ea:	46bd      	mov	sp, r7
 80006ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	40023800 	.word	0x40023800

080006f8 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b08a      	sub	sp, #40	; 0x28
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
 8000700:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000702:	2300      	movs	r3, #0
 8000704:	627b      	str	r3, [r7, #36]	; 0x24
 8000706:	2300      	movs	r3, #0
 8000708:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 800070a:	2300      	movs	r3, #0
 800070c:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 800070e:	2300      	movs	r3, #0
 8000710:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	8a1b      	ldrh	r3, [r3, #16]
 8000716:	b29b      	uxth	r3, r3
 8000718:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800071a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800071c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000720:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	88db      	ldrh	r3, [r3, #6]
 8000726:	461a      	mov	r2, r3
 8000728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800072a:	4313      	orrs	r3, r2
 800072c:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800072e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000730:	b29a      	uxth	r2, r3
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	899b      	ldrh	r3, [r3, #12]
 800073a:	b29b      	uxth	r3, r3
 800073c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 800073e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000740:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000744:	f023 030c 	bic.w	r3, r3, #12
 8000748:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	889a      	ldrh	r2, [r3, #4]
 800074e:	683b      	ldr	r3, [r7, #0]
 8000750:	891b      	ldrh	r3, [r3, #8]
 8000752:	4313      	orrs	r3, r2
 8000754:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000756:	683b      	ldr	r3, [r7, #0]
 8000758:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800075a:	4313      	orrs	r3, r2
 800075c:	b29b      	uxth	r3, r3
 800075e:	461a      	mov	r2, r3
 8000760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000762:	4313      	orrs	r3, r2
 8000764:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000768:	b29a      	uxth	r2, r3
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	8a9b      	ldrh	r3, [r3, #20]
 8000772:	b29b      	uxth	r3, r3
 8000774:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000778:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800077c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800077e:	683b      	ldr	r3, [r7, #0]
 8000780:	899b      	ldrh	r3, [r3, #12]
 8000782:	461a      	mov	r2, r3
 8000784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000786:	4313      	orrs	r3, r2
 8000788:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800078a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800078c:	b29a      	uxth	r2, r3
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000792:	f107 0308 	add.w	r3, r7, #8
 8000796:	4618      	mov	r0, r3
 8000798:	f7ff fea6 	bl	80004e8 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	4a30      	ldr	r2, [pc, #192]	; (8000860 <USART_Init+0x168>)
 80007a0:	4293      	cmp	r3, r2
 80007a2:	d003      	beq.n	80007ac <USART_Init+0xb4>
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	4a2f      	ldr	r2, [pc, #188]	; (8000864 <USART_Init+0x16c>)
 80007a8:	4293      	cmp	r3, r2
 80007aa:	d102      	bne.n	80007b2 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80007ac:	697b      	ldr	r3, [r7, #20]
 80007ae:	623b      	str	r3, [r7, #32]
 80007b0:	e001      	b.n	80007b6 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80007b2:	693b      	ldr	r3, [r7, #16]
 80007b4:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	899b      	ldrh	r3, [r3, #12]
 80007ba:	b29b      	uxth	r3, r3
 80007bc:	b21b      	sxth	r3, r3
 80007be:	2b00      	cmp	r3, #0
 80007c0:	da0c      	bge.n	80007dc <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80007c2:	6a3a      	ldr	r2, [r7, #32]
 80007c4:	4613      	mov	r3, r2
 80007c6:	009b      	lsls	r3, r3, #2
 80007c8:	4413      	add	r3, r2
 80007ca:	009a      	lsls	r2, r3, #2
 80007cc:	441a      	add	r2, r3
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	005b      	lsls	r3, r3, #1
 80007d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80007d8:	61fb      	str	r3, [r7, #28]
 80007da:	e00b      	b.n	80007f4 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80007dc:	6a3a      	ldr	r2, [r7, #32]
 80007de:	4613      	mov	r3, r2
 80007e0:	009b      	lsls	r3, r3, #2
 80007e2:	4413      	add	r3, r2
 80007e4:	009a      	lsls	r2, r3, #2
 80007e6:	441a      	add	r2, r3
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	009b      	lsls	r3, r3, #2
 80007ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80007f2:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 80007f4:	69fb      	ldr	r3, [r7, #28]
 80007f6:	4a1c      	ldr	r2, [pc, #112]	; (8000868 <USART_Init+0x170>)
 80007f8:	fba2 2303 	umull	r2, r3, r2, r3
 80007fc:	095b      	lsrs	r3, r3, #5
 80007fe:	011b      	lsls	r3, r3, #4
 8000800:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000804:	091b      	lsrs	r3, r3, #4
 8000806:	2264      	movs	r2, #100	; 0x64
 8000808:	fb02 f303 	mul.w	r3, r2, r3
 800080c:	69fa      	ldr	r2, [r7, #28]
 800080e:	1ad3      	subs	r3, r2, r3
 8000810:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	899b      	ldrh	r3, [r3, #12]
 8000816:	b29b      	uxth	r3, r3
 8000818:	b21b      	sxth	r3, r3
 800081a:	2b00      	cmp	r3, #0
 800081c:	da0c      	bge.n	8000838 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800081e:	69bb      	ldr	r3, [r7, #24]
 8000820:	00db      	lsls	r3, r3, #3
 8000822:	3332      	adds	r3, #50	; 0x32
 8000824:	4a10      	ldr	r2, [pc, #64]	; (8000868 <USART_Init+0x170>)
 8000826:	fba2 2303 	umull	r2, r3, r2, r3
 800082a:	095b      	lsrs	r3, r3, #5
 800082c:	f003 0307 	and.w	r3, r3, #7
 8000830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000832:	4313      	orrs	r3, r2
 8000834:	627b      	str	r3, [r7, #36]	; 0x24
 8000836:	e00b      	b.n	8000850 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000838:	69bb      	ldr	r3, [r7, #24]
 800083a:	011b      	lsls	r3, r3, #4
 800083c:	3332      	adds	r3, #50	; 0x32
 800083e:	4a0a      	ldr	r2, [pc, #40]	; (8000868 <USART_Init+0x170>)
 8000840:	fba2 2303 	umull	r2, r3, r2, r3
 8000844:	095b      	lsrs	r3, r3, #5
 8000846:	f003 030f 	and.w	r3, r3, #15
 800084a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800084c:	4313      	orrs	r3, r2
 800084e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000852:	b29a      	uxth	r2, r3
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	811a      	strh	r2, [r3, #8]
}
 8000858:	bf00      	nop
 800085a:	3728      	adds	r7, #40	; 0x28
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	40011000 	.word	0x40011000
 8000864:	40011400 	.word	0x40011400
 8000868:	51eb851f 	.word	0x51eb851f

0800086c <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
 8000874:	460b      	mov	r3, r1
 8000876:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000878:	78fb      	ldrb	r3, [r7, #3]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d008      	beq.n	8000890 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	899b      	ldrh	r3, [r3, #12]
 8000882:	b29b      	uxth	r3, r3
 8000884:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000888:	b29a      	uxth	r2, r3
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 800088e:	e007      	b.n	80008a0 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	899b      	ldrh	r3, [r3, #12]
 8000894:	b29b      	uxth	r3, r3
 8000896:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800089a:	b29a      	uxth	r2, r3
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	819a      	strh	r2, [r3, #12]
}
 80008a0:	bf00      	nop
 80008a2:	370c      	adds	r7, #12
 80008a4:	46bd      	mov	sp, r7
 80008a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008aa:	4770      	bx	lr

080008ac <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
 80008b4:	460b      	mov	r3, r1
 80008b6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 80008b8:	887b      	ldrh	r3, [r7, #2]
 80008ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80008be:	b29a      	uxth	r2, r3
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	809a      	strh	r2, [r3, #4]
}
 80008c4:	bf00      	nop
 80008c6:	370c      	adds	r7, #12
 80008c8:	46bd      	mov	sp, r7
 80008ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ce:	4770      	bx	lr

080008d0 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b083      	sub	sp, #12
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	889b      	ldrh	r3, [r3, #4]
 80008dc:	b29b      	uxth	r3, r3
 80008de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80008e2:	b29b      	uxth	r3, r3
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	370c      	adds	r7, #12
 80008e8:	46bd      	mov	sp, r7
 80008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ee:	4770      	bx	lr

080008f0 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b087      	sub	sp, #28
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	460b      	mov	r3, r1
 80008fa:	807b      	strh	r3, [r7, #2]
 80008fc:	4613      	mov	r3, r2
 80008fe:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000900:	2300      	movs	r3, #0
 8000902:	613b      	str	r3, [r7, #16]
 8000904:	2300      	movs	r3, #0
 8000906:	60fb      	str	r3, [r7, #12]
 8000908:	2300      	movs	r3, #0
 800090a:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 800090c:	2300      	movs	r3, #0
 800090e:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000914:	887b      	ldrh	r3, [r7, #2]
 8000916:	b2db      	uxtb	r3, r3
 8000918:	095b      	lsrs	r3, r3, #5
 800091a:	b2db      	uxtb	r3, r3
 800091c:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 800091e:	887b      	ldrh	r3, [r7, #2]
 8000920:	f003 031f 	and.w	r3, r3, #31
 8000924:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000926:	2201      	movs	r2, #1
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	fa02 f303 	lsl.w	r3, r2, r3
 800092e:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000930:	693b      	ldr	r3, [r7, #16]
 8000932:	2b01      	cmp	r3, #1
 8000934:	d103      	bne.n	800093e <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8000936:	697b      	ldr	r3, [r7, #20]
 8000938:	330c      	adds	r3, #12
 800093a:	617b      	str	r3, [r7, #20]
 800093c:	e009      	b.n	8000952 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800093e:	693b      	ldr	r3, [r7, #16]
 8000940:	2b02      	cmp	r3, #2
 8000942:	d103      	bne.n	800094c <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000944:	697b      	ldr	r3, [r7, #20]
 8000946:	3310      	adds	r3, #16
 8000948:	617b      	str	r3, [r7, #20]
 800094a:	e002      	b.n	8000952 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 800094c:	697b      	ldr	r3, [r7, #20]
 800094e:	3314      	adds	r3, #20
 8000950:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000952:	787b      	ldrb	r3, [r7, #1]
 8000954:	2b00      	cmp	r3, #0
 8000956:	d006      	beq.n	8000966 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000958:	697b      	ldr	r3, [r7, #20]
 800095a:	697a      	ldr	r2, [r7, #20]
 800095c:	6811      	ldr	r1, [r2, #0]
 800095e:	68ba      	ldr	r2, [r7, #8]
 8000960:	430a      	orrs	r2, r1
 8000962:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000964:	e006      	b.n	8000974 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000966:	697b      	ldr	r3, [r7, #20]
 8000968:	697a      	ldr	r2, [r7, #20]
 800096a:	6811      	ldr	r1, [r2, #0]
 800096c:	68ba      	ldr	r2, [r7, #8]
 800096e:	43d2      	mvns	r2, r2
 8000970:	400a      	ands	r2, r1
 8000972:	601a      	str	r2, [r3, #0]
}
 8000974:	bf00      	nop
 8000976:	371c      	adds	r7, #28
 8000978:	46bd      	mov	sp, r7
 800097a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097e:	4770      	bx	lr

08000980 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8000980:	b480      	push	{r7}
 8000982:	b085      	sub	sp, #20
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
 8000988:	460b      	mov	r3, r1
 800098a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800098c:	2300      	movs	r3, #0
 800098e:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	881b      	ldrh	r3, [r3, #0]
 8000994:	b29a      	uxth	r2, r3
 8000996:	887b      	ldrh	r3, [r7, #2]
 8000998:	4013      	ands	r3, r2
 800099a:	b29b      	uxth	r3, r3
 800099c:	2b00      	cmp	r3, #0
 800099e:	d002      	beq.n	80009a6 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 80009a0:	2301      	movs	r3, #1
 80009a2:	73fb      	strb	r3, [r7, #15]
 80009a4:	e001      	b.n	80009aa <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 80009a6:	2300      	movs	r3, #0
 80009a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80009aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80009ac:	4618      	mov	r0, r3
 80009ae:	3714      	adds	r7, #20
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr

080009b8 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b087      	sub	sp, #28
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
 80009c0:	460b      	mov	r3, r1
 80009c2:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 80009c4:	2300      	movs	r3, #0
 80009c6:	60fb      	str	r3, [r7, #12]
 80009c8:	2300      	movs	r3, #0
 80009ca:	617b      	str	r3, [r7, #20]
 80009cc:	2300      	movs	r3, #0
 80009ce:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 80009d0:	2300      	movs	r3, #0
 80009d2:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80009d4:	887b      	ldrh	r3, [r7, #2]
 80009d6:	b2db      	uxtb	r3, r3
 80009d8:	095b      	lsrs	r3, r3, #5
 80009da:	b2db      	uxtb	r3, r3
 80009dc:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 80009de:	887b      	ldrh	r3, [r7, #2]
 80009e0:	f003 031f 	and.w	r3, r3, #31
 80009e4:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 80009e6:	2201      	movs	r2, #1
 80009e8:	697b      	ldr	r3, [r7, #20]
 80009ea:	fa02 f303 	lsl.w	r3, r2, r3
 80009ee:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	2b01      	cmp	r3, #1
 80009f4:	d107      	bne.n	8000a06 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	899b      	ldrh	r3, [r3, #12]
 80009fa:	b29b      	uxth	r3, r3
 80009fc:	461a      	mov	r2, r3
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	4013      	ands	r3, r2
 8000a02:	617b      	str	r3, [r7, #20]
 8000a04:	e011      	b.n	8000a2a <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000a06:	68bb      	ldr	r3, [r7, #8]
 8000a08:	2b02      	cmp	r3, #2
 8000a0a:	d107      	bne.n	8000a1c <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	8a1b      	ldrh	r3, [r3, #16]
 8000a10:	b29b      	uxth	r3, r3
 8000a12:	461a      	mov	r2, r3
 8000a14:	697b      	ldr	r3, [r7, #20]
 8000a16:	4013      	ands	r3, r2
 8000a18:	617b      	str	r3, [r7, #20]
 8000a1a:	e006      	b.n	8000a2a <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	8a9b      	ldrh	r3, [r3, #20]
 8000a20:	b29b      	uxth	r3, r3
 8000a22:	461a      	mov	r2, r3
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	4013      	ands	r3, r2
 8000a28:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8000a2a:	887b      	ldrh	r3, [r7, #2]
 8000a2c:	0a1b      	lsrs	r3, r3, #8
 8000a2e:	b29b      	uxth	r3, r3
 8000a30:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8000a32:	2201      	movs	r2, #1
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	fa02 f303 	lsl.w	r3, r2, r3
 8000a3a:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	881b      	ldrh	r3, [r3, #0]
 8000a40:	b29b      	uxth	r3, r3
 8000a42:	461a      	mov	r2, r3
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	4013      	ands	r3, r2
 8000a48:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000a4a:	697b      	ldr	r3, [r7, #20]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d005      	beq.n	8000a5c <USART_GetITStatus+0xa4>
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d002      	beq.n	8000a5c <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8000a56:	2301      	movs	r3, #1
 8000a58:	74fb      	strb	r3, [r7, #19]
 8000a5a:	e001      	b.n	8000a60 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000a60:	7cfb      	ldrb	r3, [r7, #19]
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	371c      	adds	r7, #28
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
	...

08000a70 <init_button>:
 */

#include "button.h"


void init_button(void){
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef gpio;
	gpio.GPIO_Mode = GPIO_Mode_IN;
 8000a76:	2300      	movs	r3, #0
 8000a78:	713b      	strb	r3, [r7, #4]
	gpio.GPIO_PuPd = GPIO_PuPd_DOWN;
 8000a7a:	2302      	movs	r3, #2
 8000a7c:	71fb      	strb	r3, [r7, #7]
	gpio.GPIO_Pin = BTN_PIN;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	603b      	str	r3, [r7, #0]
	GPIO_Init(BTN_PORT, &gpio);
 8000a82:	463b      	mov	r3, r7
 8000a84:	4619      	mov	r1, r3
 8000a86:	4803      	ldr	r0, [pc, #12]	; (8000a94 <init_button+0x24>)
 8000a88:	f7ff fc14 	bl	80002b4 <GPIO_Init>

}
 8000a8c:	bf00      	nop
 8000a8e:	3708      	adds	r7, #8
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	40020000 	.word	0x40020000

08000a98 <get_btn_status>:

uint8_t get_btn_status(void){
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
	return GPIO_ReadInputDataBit(BTN_PORT, BTN_PIN);
 8000a9c:	2101      	movs	r1, #1
 8000a9e:	4803      	ldr	r0, [pc, #12]	; (8000aac <get_btn_status+0x14>)
 8000aa0:	f7ff fcb0 	bl	8000404 <GPIO_ReadInputDataBit>
 8000aa4:	4603      	mov	r3, r0
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	40020000 	.word	0x40020000

08000ab0 <button_loop>:

button_state button_loop(void){
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
	static uint8_t status = NO_CLICK;
	static uint32_t time_long_click = 0;
	static uint8_t time_click = CLICK;
	static uint32_t time_wait_click = 0;

	if(sys_get_tick_ms() - old_click_ms < time_to_wait){
 8000ab4:	f000 fa4a 	bl	8000f4c <sys_get_tick_ms>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	461a      	mov	r2, r3
 8000abc:	4b66      	ldr	r3, [pc, #408]	; (8000c58 <button_loop+0x1a8>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	1ad2      	subs	r2, r2, r3
 8000ac2:	4b66      	ldr	r3, [pc, #408]	; (8000c5c <button_loop+0x1ac>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	429a      	cmp	r2, r3
 8000ac8:	d201      	bcs.n	8000ace <button_loop+0x1e>
		return 0;
 8000aca:	2300      	movs	r3, #0
 8000acc:	e0c2      	b.n	8000c54 <button_loop+0x1a4>
	}

	old_click_ms = sys_get_tick_ms();
 8000ace:	f000 fa3d 	bl	8000f4c <sys_get_tick_ms>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	461a      	mov	r2, r3
 8000ad6:	4b60      	ldr	r3, [pc, #384]	; (8000c58 <button_loop+0x1a8>)
 8000ad8:	601a      	str	r2, [r3, #0]

	switch (status)
 8000ada:	4b61      	ldr	r3, [pc, #388]	; (8000c60 <button_loop+0x1b0>)
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	2b07      	cmp	r3, #7
 8000ae0:	f200 80af 	bhi.w	8000c42 <button_loop+0x192>
 8000ae4:	a201      	add	r2, pc, #4	; (adr r2, 8000aec <button_loop+0x3c>)
 8000ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aea:	bf00      	nop
 8000aec:	08000b0d 	.word	0x08000b0d
 8000af0:	08000b27 	.word	0x08000b27
 8000af4:	08000b3d 	.word	0x08000b3d
 8000af8:	08000b53 	.word	0x08000b53
 8000afc:	08000b69 	.word	0x08000b69
 8000b00:	08000b79 	.word	0x08000b79
 8000b04:	08000bab 	.word	0x08000bab
 8000b08:	08000bf1 	.word	0x08000bf1
	{
	case NO_CLICK:
		if(get_btn_status() == BTN_ON){
 8000b0c:	f7ff ffc4 	bl	8000a98 <get_btn_status>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	f040 8097 	bne.w	8000c46 <button_loop+0x196>
			status = HOLD_BUTTON;
 8000b18:	4b51      	ldr	r3, [pc, #324]	; (8000c60 <button_loop+0x1b0>)
 8000b1a:	2205      	movs	r2, #5
 8000b1c:	701a      	strb	r2, [r3, #0]
			//old_click_ms = sys_get_tick_ms();
			time_to_wait = 50;
 8000b1e:	4b4f      	ldr	r3, [pc, #316]	; (8000c5c <button_loop+0x1ac>)
 8000b20:	2232      	movs	r2, #50	; 0x32
 8000b22:	601a      	str	r2, [r3, #0]
		}
		break;
 8000b24:	e08f      	b.n	8000c46 <button_loop+0x196>

	case CLICK:
		uart_send_string(UART_PORT, "CLICK\r\n");
 8000b26:	494f      	ldr	r1, [pc, #316]	; (8000c64 <button_loop+0x1b4>)
 8000b28:	484f      	ldr	r0, [pc, #316]	; (8000c68 <button_loop+0x1b8>)
 8000b2a:	f000 fa4d 	bl	8000fc8 <uart_send_string>
		time_click = CLICK;
 8000b2e:	4b4f      	ldr	r3, [pc, #316]	; (8000c6c <button_loop+0x1bc>)
 8000b30:	2201      	movs	r2, #1
 8000b32:	701a      	strb	r2, [r3, #0]
		status = NO_CLICK;
 8000b34:	4b4a      	ldr	r3, [pc, #296]	; (8000c60 <button_loop+0x1b0>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	701a      	strb	r2, [r3, #0]
		
		break;
 8000b3a:	e089      	b.n	8000c50 <button_loop+0x1a0>
	
	case DOUBLE_CLICK:
		uart_send_string(UART_PORT, "DOUBLE CLICK\r\n");
 8000b3c:	494c      	ldr	r1, [pc, #304]	; (8000c70 <button_loop+0x1c0>)
 8000b3e:	484a      	ldr	r0, [pc, #296]	; (8000c68 <button_loop+0x1b8>)
 8000b40:	f000 fa42 	bl	8000fc8 <uart_send_string>
		time_click = CLICK;
 8000b44:	4b49      	ldr	r3, [pc, #292]	; (8000c6c <button_loop+0x1bc>)
 8000b46:	2201      	movs	r2, #1
 8000b48:	701a      	strb	r2, [r3, #0]
		status = NO_CLICK;
 8000b4a:	4b45      	ldr	r3, [pc, #276]	; (8000c60 <button_loop+0x1b0>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	701a      	strb	r2, [r3, #0]

		break;
 8000b50:	e07e      	b.n	8000c50 <button_loop+0x1a0>

	case TRIBLE_CLICK:
		uart_send_string(UART_PORT, "TRIBLE CLICK\r\n");
 8000b52:	4948      	ldr	r1, [pc, #288]	; (8000c74 <button_loop+0x1c4>)
 8000b54:	4844      	ldr	r0, [pc, #272]	; (8000c68 <button_loop+0x1b8>)
 8000b56:	f000 fa37 	bl	8000fc8 <uart_send_string>
		time_click = CLICK;
 8000b5a:	4b44      	ldr	r3, [pc, #272]	; (8000c6c <button_loop+0x1bc>)
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	701a      	strb	r2, [r3, #0]
		status = NO_CLICK;
 8000b60:	4b3f      	ldr	r3, [pc, #252]	; (8000c60 <button_loop+0x1b0>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	701a      	strb	r2, [r3, #0]

		break;
 8000b66:	e073      	b.n	8000c50 <button_loop+0x1a0>
	
	case LONG_CLICK:
		uart_send_string(UART_PORT, "LONG CLICK\r\n");
 8000b68:	4943      	ldr	r1, [pc, #268]	; (8000c78 <button_loop+0x1c8>)
 8000b6a:	483f      	ldr	r0, [pc, #252]	; (8000c68 <button_loop+0x1b8>)
 8000b6c:	f000 fa2c 	bl	8000fc8 <uart_send_string>
		status = NO_CLICK;
 8000b70:	4b3b      	ldr	r3, [pc, #236]	; (8000c60 <button_loop+0x1b0>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	701a      	strb	r2, [r3, #0]
		break;
 8000b76:	e06b      	b.n	8000c50 <button_loop+0x1a0>

	case HOLD_BUTTON:
		if(get_btn_status() == BTN_ON){
 8000b78:	f7ff ff8e 	bl	8000a98 <get_btn_status>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d109      	bne.n	8000b96 <button_loop+0xe6>
			status = HOLD_BUTTON_LONG;
 8000b82:	4b37      	ldr	r3, [pc, #220]	; (8000c60 <button_loop+0x1b0>)
 8000b84:	2206      	movs	r2, #6
 8000b86:	701a      	strb	r2, [r3, #0]
			time_long_click = sys_get_tick_ms();
 8000b88:	f000 f9e0 	bl	8000f4c <sys_get_tick_ms>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	461a      	mov	r2, r3
 8000b90:	4b3a      	ldr	r3, [pc, #232]	; (8000c7c <button_loop+0x1cc>)
 8000b92:	601a      	str	r2, [r3, #0]
		}else{
			//if(sys_get_tick_ms()-)
			status = WAIT_CLICK;
			time_wait_click = sys_get_tick_ms();
		}
		break;
 8000b94:	e05c      	b.n	8000c50 <button_loop+0x1a0>
			status = WAIT_CLICK;
 8000b96:	4b32      	ldr	r3, [pc, #200]	; (8000c60 <button_loop+0x1b0>)
 8000b98:	2207      	movs	r2, #7
 8000b9a:	701a      	strb	r2, [r3, #0]
			time_wait_click = sys_get_tick_ms();
 8000b9c:	f000 f9d6 	bl	8000f4c <sys_get_tick_ms>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	461a      	mov	r2, r3
 8000ba4:	4b36      	ldr	r3, [pc, #216]	; (8000c80 <button_loop+0x1d0>)
 8000ba6:	601a      	str	r2, [r3, #0]
		break;
 8000ba8:	e052      	b.n	8000c50 <button_loop+0x1a0>

	case HOLD_BUTTON_LONG:
		if(get_btn_status() == BTN_OFF){
 8000baa:	f7ff ff75 	bl	8000a98 <get_btn_status>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b01      	cmp	r3, #1
 8000bb2:	d14a      	bne.n	8000c4a <button_loop+0x19a>
			if(sys_get_tick_ms() - time_long_click >= 4000){
 8000bb4:	f000 f9ca 	bl	8000f4c <sys_get_tick_ms>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	461a      	mov	r2, r3
 8000bbc:	4b2f      	ldr	r3, [pc, #188]	; (8000c7c <button_loop+0x1cc>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	1ad3      	subs	r3, r2, r3
 8000bc2:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8000bc6:	d306      	bcc.n	8000bd6 <button_loop+0x126>
				status = LONG_CLICK;
 8000bc8:	4b25      	ldr	r3, [pc, #148]	; (8000c60 <button_loop+0x1b0>)
 8000bca:	2204      	movs	r2, #4
 8000bcc:	701a      	strb	r2, [r3, #0]
				time_long_click = 0;
 8000bce:	4b2b      	ldr	r3, [pc, #172]	; (8000c7c <button_loop+0x1cc>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	601a      	str	r2, [r3, #0]
				status = WAIT_CLICK;
				time_wait_click = sys_get_tick_ms();
				time_long_click = 0;
			}
		}
		break;
 8000bd4:	e039      	b.n	8000c4a <button_loop+0x19a>
				status = WAIT_CLICK;
 8000bd6:	4b22      	ldr	r3, [pc, #136]	; (8000c60 <button_loop+0x1b0>)
 8000bd8:	2207      	movs	r2, #7
 8000bda:	701a      	strb	r2, [r3, #0]
				time_wait_click = sys_get_tick_ms();
 8000bdc:	f000 f9b6 	bl	8000f4c <sys_get_tick_ms>
 8000be0:	4603      	mov	r3, r0
 8000be2:	461a      	mov	r2, r3
 8000be4:	4b26      	ldr	r3, [pc, #152]	; (8000c80 <button_loop+0x1d0>)
 8000be6:	601a      	str	r2, [r3, #0]
				time_long_click = 0;
 8000be8:	4b24      	ldr	r3, [pc, #144]	; (8000c7c <button_loop+0x1cc>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	601a      	str	r2, [r3, #0]
		break;
 8000bee:	e02c      	b.n	8000c4a <button_loop+0x19a>

	case WAIT_CLICK:
		if(sys_get_tick_ms() - time_wait_click < 500){
 8000bf0:	f000 f9ac 	bl	8000f4c <sys_get_tick_ms>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	4b21      	ldr	r3, [pc, #132]	; (8000c80 <button_loop+0x1d0>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	1ad3      	subs	r3, r2, r3
 8000bfe:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000c02:	d20e      	bcs.n	8000c22 <button_loop+0x172>
			if(get_btn_status() == BTN_ON){
 8000c04:	f7ff ff48 	bl	8000a98 <get_btn_status>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d11f      	bne.n	8000c4e <button_loop+0x19e>
				time_click ++;
 8000c0e:	4b17      	ldr	r3, [pc, #92]	; (8000c6c <button_loop+0x1bc>)
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	3301      	adds	r3, #1
 8000c14:	b2da      	uxtb	r2, r3
 8000c16:	4b15      	ldr	r3, [pc, #84]	; (8000c6c <button_loop+0x1bc>)
 8000c18:	701a      	strb	r2, [r3, #0]
				status = HOLD_BUTTON;
 8000c1a:	4b11      	ldr	r3, [pc, #68]	; (8000c60 <button_loop+0x1b0>)
 8000c1c:	2205      	movs	r2, #5
 8000c1e:	701a      	strb	r2, [r3, #0]
				break;
			}
			status = time_click;
		}
		
		break;
 8000c20:	e015      	b.n	8000c4e <button_loop+0x19e>
			if(time_click > 3){
 8000c22:	4b12      	ldr	r3, [pc, #72]	; (8000c6c <button_loop+0x1bc>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	2b03      	cmp	r3, #3
 8000c28:	d906      	bls.n	8000c38 <button_loop+0x188>
				time_click = CLICK; 
 8000c2a:	4b10      	ldr	r3, [pc, #64]	; (8000c6c <button_loop+0x1bc>)
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	701a      	strb	r2, [r3, #0]
				status = NO_CLICK;
 8000c30:	4b0b      	ldr	r3, [pc, #44]	; (8000c60 <button_loop+0x1b0>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	701a      	strb	r2, [r3, #0]
				break;
 8000c36:	e00b      	b.n	8000c50 <button_loop+0x1a0>
			status = time_click;
 8000c38:	4b0c      	ldr	r3, [pc, #48]	; (8000c6c <button_loop+0x1bc>)
 8000c3a:	781a      	ldrb	r2, [r3, #0]
 8000c3c:	4b08      	ldr	r3, [pc, #32]	; (8000c60 <button_loop+0x1b0>)
 8000c3e:	701a      	strb	r2, [r3, #0]
		break;
 8000c40:	e005      	b.n	8000c4e <button_loop+0x19e>
	
	default:
		break;
 8000c42:	bf00      	nop
 8000c44:	e004      	b.n	8000c50 <button_loop+0x1a0>
		break;
 8000c46:	bf00      	nop
 8000c48:	e002      	b.n	8000c50 <button_loop+0x1a0>
		break;
 8000c4a:	bf00      	nop
 8000c4c:	e000      	b.n	8000c50 <button_loop+0x1a0>
		break;
 8000c4e:	bf00      	nop
	}

	return status;
 8000c50:	4b03      	ldr	r3, [pc, #12]	; (8000c60 <button_loop+0x1b0>)
 8000c52:	781b      	ldrb	r3, [r3, #0]
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	20000044 	.word	0x20000044
 8000c5c:	20000048 	.word	0x20000048
 8000c60:	2000004c 	.word	0x2000004c
 8000c64:	0800139c 	.word	0x0800139c
 8000c68:	40004400 	.word	0x40004400
 8000c6c:	20000010 	.word	0x20000010
 8000c70:	080013a4 	.word	0x080013a4
 8000c74:	080013b4 	.word	0x080013b4
 8000c78:	080013c4 	.word	0x080013c4
 8000c7c:	20000050 	.word	0x20000050
 8000c80:	20000054 	.word	0x20000054

08000c84 <USART1_IRQHandler>:

char data_received[data_received_size];
uint32_t data_len;

/*Ngat USART1*/
void USART1_IRQHandler(void){
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
    //uart_send_string(UART_PORT, "VAO NGAT");
    if(USART_GetITStatus(SIM_USART_PORT, USART_IT_RXNE) != RESET){
 8000c8a:	f240 5125 	movw	r1, #1317	; 0x525
 8000c8e:	4810      	ldr	r0, [pc, #64]	; (8000cd0 <USART1_IRQHandler+0x4c>)
 8000c90:	f7ff fe92 	bl	80009b8 <USART_GetITStatus>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d016      	beq.n	8000cc8 <USART1_IRQHandler+0x44>
        //uart_send_string(UART_PORT, "VAO NGAT");
        char data = USART_ReceiveData(SIM_USART_PORT);
 8000c9a:	480d      	ldr	r0, [pc, #52]	; (8000cd0 <USART1_IRQHandler+0x4c>)
 8000c9c:	f7ff fe18 	bl	80008d0 <USART_ReceiveData>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	71fb      	strb	r3, [r7, #7]

        // if(data_len < data_received_size - 1){
        //     data_received[data_len++] = data;
        // }

		data_received[data_len] = data;
 8000ca4:	4b0b      	ldr	r3, [pc, #44]	; (8000cd4 <USART1_IRQHandler+0x50>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	490b      	ldr	r1, [pc, #44]	; (8000cd8 <USART1_IRQHandler+0x54>)
 8000caa:	79fa      	ldrb	r2, [r7, #7]
 8000cac:	54ca      	strb	r2, [r1, r3]
		data_len++;
 8000cae:	4b09      	ldr	r3, [pc, #36]	; (8000cd4 <USART1_IRQHandler+0x50>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	3301      	adds	r3, #1
 8000cb4:	4a07      	ldr	r2, [pc, #28]	; (8000cd4 <USART1_IRQHandler+0x50>)
 8000cb6:	6013      	str	r3, [r2, #0]

        old_ms_received = sys_get_tick_ms();
 8000cb8:	f000 f948 	bl	8000f4c <sys_get_tick_ms>
 8000cbc:	4602      	mov	r2, r0
 8000cbe:	4b07      	ldr	r3, [pc, #28]	; (8000cdc <USART1_IRQHandler+0x58>)
 8000cc0:	601a      	str	r2, [r3, #0]
        have_new_data = 1;
 8000cc2:	4b07      	ldr	r3, [pc, #28]	; (8000ce0 <USART1_IRQHandler+0x5c>)
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	601a      	str	r2, [r3, #0]
        //uart_send_string(UART_PORT, data_received);
		//uart_send_byte(UART_PORT, data);

        //USART_ClearITPendingBit(SIM_USART_PORT, USART_IT_RXNE);
    }
}
 8000cc8:	bf00      	nop
 8000cca:	3708      	adds	r7, #8
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	40011000 	.word	0x40011000
 8000cd4:	20000064 	.word	0x20000064
 8000cd8:	20000068 	.word	0x20000068
 8000cdc:	20000058 	.word	0x20000058
 8000ce0:	2000005c 	.word	0x2000005c

08000ce4 <init_gsm_sim>:


void init_gsm_sim(void){
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b088      	sub	sp, #32
 8000ce8:	af00      	add	r7, sp, #0

    // Lien ket PA9 PA10 voi TX, RX cua UART1
	GPIO_PinAFConfig(SIM_USART_GPIO, GPIO_PinSource9, GPIO_AF_USART1);
 8000cea:	2207      	movs	r2, #7
 8000cec:	2109      	movs	r1, #9
 8000cee:	4827      	ldr	r0, [pc, #156]	; (8000d8c <init_gsm_sim+0xa8>)
 8000cf0:	f7ff fbb1 	bl	8000456 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(SIM_USART_GPIO, GPIO_PinSource10, GPIO_AF_USART1);
 8000cf4:	2207      	movs	r2, #7
 8000cf6:	210a      	movs	r1, #10
 8000cf8:	4824      	ldr	r0, [pc, #144]	; (8000d8c <init_gsm_sim+0xa8>)
 8000cfa:	f7ff fbac 	bl	8000456 <GPIO_PinAFConfig>

	/*GPIO config*/
	GPIO_InitTypeDef gpio_sim;
	gpio_sim.GPIO_Mode = GPIO_Mode_AF;
 8000cfe:	2302      	movs	r3, #2
 8000d00:	773b      	strb	r3, [r7, #28]
	gpio_sim.GPIO_Pin = SIM_USART_Tx_Pin | SIM_USART_Rx_Pin;
 8000d02:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000d06:	61bb      	str	r3, [r7, #24]
	gpio_sim.GPIO_Speed = GPIO_Speed_50MHz;
 8000d08:	2302      	movs	r3, #2
 8000d0a:	777b      	strb	r3, [r7, #29]
	GPIO_Init(SIM_USART_GPIO, &gpio_sim);
 8000d0c:	f107 0318 	add.w	r3, r7, #24
 8000d10:	4619      	mov	r1, r3
 8000d12:	481e      	ldr	r0, [pc, #120]	; (8000d8c <init_gsm_sim+0xa8>)
 8000d14:	f7ff face 	bl	80002b4 <GPIO_Init>

	/*uart config*/
	USART_InitTypeDef usart1;
	usart1.USART_BaudRate = 115200;
 8000d18:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000d1c:	60bb      	str	r3, [r7, #8]
	usart1.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000d1e:	230c      	movs	r3, #12
 8000d20:	827b      	strh	r3, [r7, #18]
	usart1.USART_WordLength = USART_WordLength_8b;
 8000d22:	2300      	movs	r3, #0
 8000d24:	81bb      	strh	r3, [r7, #12]
	usart1.USART_StopBits = USART_StopBits_1;
 8000d26:	2300      	movs	r3, #0
 8000d28:	81fb      	strh	r3, [r7, #14]
    usart1.USART_Parity = USART_Parity_No;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	823b      	strh	r3, [r7, #16]
	usart1.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	82bb      	strh	r3, [r7, #20]
	USART_Init(SIM_USART_PORT, &usart1);
 8000d32:	f107 0308 	add.w	r3, r7, #8
 8000d36:	4619      	mov	r1, r3
 8000d38:	4815      	ldr	r0, [pc, #84]	; (8000d90 <init_gsm_sim+0xac>)
 8000d3a:	f7ff fcdd 	bl	80006f8 <USART_Init>

	USART_ITConfig(SIM_USART_PORT, USART_IT_RXNE, ENABLE);
 8000d3e:	2201      	movs	r2, #1
 8000d40:	f240 5125 	movw	r1, #1317	; 0x525
 8000d44:	4812      	ldr	r0, [pc, #72]	; (8000d90 <init_gsm_sim+0xac>)
 8000d46:	f7ff fdd3 	bl	80008f0 <USART_ITConfig>
	USART_Cmd(SIM_USART_PORT, ENABLE);
 8000d4a:	2101      	movs	r1, #1
 8000d4c:	4810      	ldr	r0, [pc, #64]	; (8000d90 <init_gsm_sim+0xac>)
 8000d4e:	f7ff fd8d 	bl	800086c <USART_Cmd>

	/*nvic config*/
	NVIC_InitTypeDef nvic;
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8000d52:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8000d56:	f7ff fa37 	bl	80001c8 <NVIC_PriorityGroupConfig>
	nvic.NVIC_IRQChannel = USART1_IRQn;
 8000d5a:	2325      	movs	r3, #37	; 0x25
 8000d5c:	713b      	strb	r3, [r7, #4]
	nvic.NVIC_IRQChannelPreemptionPriority = 0;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	717b      	strb	r3, [r7, #5]
	nvic.NVIC_IRQChannelSubPriority = 0;
 8000d62:	2300      	movs	r3, #0
 8000d64:	71bb      	strb	r3, [r7, #6]
	nvic.NVIC_IRQChannelCmd = ENABLE;
 8000d66:	2301      	movs	r3, #1
 8000d68:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&nvic);
 8000d6a:	1d3b      	adds	r3, r7, #4
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff fa3f 	bl	80001f0 <NVIC_Init>

	memset(data_received, 0, sizeof(data_received));
 8000d72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d76:	2100      	movs	r1, #0
 8000d78:	4806      	ldr	r0, [pc, #24]	; (8000d94 <init_gsm_sim+0xb0>)
 8000d7a:	f000 fafb 	bl	8001374 <memset>
	data_len = 0;
 8000d7e:	4b06      	ldr	r3, [pc, #24]	; (8000d98 <init_gsm_sim+0xb4>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
}
 8000d84:	bf00      	nop
 8000d86:	3720      	adds	r7, #32
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	40020000 	.word	0x40020000
 8000d90:	40011000 	.word	0x40011000
 8000d94:	20000068 	.word	0x20000068
 8000d98:	20000064 	.word	0x20000064

08000d9c <init_gsm_power_pin>:

void init_gsm_power_pin(void){
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b084      	sub	sp, #16
 8000da0:	af00      	add	r7, sp, #0
    /* status */
    GPIO_InitTypeDef gpio5;
    //GPIO_StructInit(&gpio5);
    gpio5.GPIO_Pin = SIM_STATUS_Pin;
 8000da2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000da6:	60bb      	str	r3, [r7, #8]
    gpio5.GPIO_Mode = GPIO_Mode_IN;
 8000da8:	2300      	movs	r3, #0
 8000daa:	733b      	strb	r3, [r7, #12]
    GPIO_Init(SIM_STATUS_GPIO, &gpio5);
 8000dac:	f107 0308 	add.w	r3, r7, #8
 8000db0:	4619      	mov	r1, r3
 8000db2:	4808      	ldr	r0, [pc, #32]	; (8000dd4 <init_gsm_power_pin+0x38>)
 8000db4:	f7ff fa7e 	bl	80002b4 <GPIO_Init>

    /* pwkey */
    GPIO_InitTypeDef gpio6;
    //GPIO_StructInit(&gpio6);
    gpio6.GPIO_Pin = SIM_PWKEY_Pin;
 8000db8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000dbc:	603b      	str	r3, [r7, #0]
    gpio6.GPIO_Mode = GPIO_Mode_OUT;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	713b      	strb	r3, [r7, #4]
    GPIO_Init(SIM_PWKEY_GPIO, &gpio6);
 8000dc2:	463b      	mov	r3, r7
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4803      	ldr	r0, [pc, #12]	; (8000dd4 <init_gsm_power_pin+0x38>)
 8000dc8:	f7ff fa74 	bl	80002b4 <GPIO_Init>
}
 8000dcc:	bf00      	nop
 8000dce:	3710      	adds	r7, #16
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	40020000 	.word	0x40020000

08000dd8 <enable_clock>:
 *      Author: MinhAnh
 */

#include "init.h"

void enable_clock(void){
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8000ddc:	2101      	movs	r1, #1
 8000dde:	2002      	movs	r0, #2
 8000de0:	f7ff fc2a 	bl	8000638 <RCC_AHB1PeriphClockCmd>
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8000de4:	2101      	movs	r1, #1
 8000de6:	2001      	movs	r0, #1
 8000de8:	f7ff fc26 	bl	8000638 <RCC_AHB1PeriphClockCmd>
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 8000dec:	2101      	movs	r1, #1
 8000dee:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000df2:	f7ff fc41 	bl	8000678 <RCC_APB1PeriphClockCmd>
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 8000df6:	2101      	movs	r1, #1
 8000df8:	2010      	movs	r0, #16
 8000dfa:	f7ff fc5d 	bl	80006b8 <RCC_APB2PeriphClockCmd>
}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}

08000e02 <init>:

void init(void){
 8000e02:	b580      	push	{r7, lr}
 8000e04:	af00      	add	r7, sp, #0
    enable_clock();
 8000e06:	f7ff ffe7 	bl	8000dd8 <enable_clock>
    init_led();
 8000e0a:	f000 f80d 	bl	8000e28 <init_led>
    init_systick();
 8000e0e:	f000 f87b 	bl	8000f08 <init_systick>
    init_uart();
 8000e12:	f000 f8a7 	bl	8000f64 <init_uart>
    init_gsm_sim();
 8000e16:	f7ff ff65 	bl	8000ce4 <init_gsm_sim>
    init_gsm_power_pin();
 8000e1a:	f7ff ffbf 	bl	8000d9c <init_gsm_power_pin>
    init_button();
 8000e1e:	f7ff fe27 	bl	8000a70 <init_button>
}
 8000e22:	bf00      	nop
 8000e24:	bd80      	pop	{r7, pc}
	...

08000e28 <init_led>:
#include "led.h"

void init_led(){
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio;
    GPIO_StructInit(&gpio);
 8000e2e:	463b      	mov	r3, r7
 8000e30:	4618      	mov	r0, r3
 8000e32:	f7ff facd 	bl	80003d0 <GPIO_StructInit>
    gpio.GPIO_Pin = LED_PIN;
 8000e36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e3a:	603b      	str	r3, [r7, #0]
    gpio.GPIO_Mode = GPIO_Mode_OUT;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	713b      	strb	r3, [r7, #4]
    GPIO_Init(LED_PORT, &gpio);
 8000e40:	463b      	mov	r3, r7
 8000e42:	4619      	mov	r1, r3
 8000e44:	4803      	ldr	r0, [pc, #12]	; (8000e54 <init_led+0x2c>)
 8000e46:	f7ff fa35 	bl	80002b4 <GPIO_Init>
}
 8000e4a:	bf00      	nop
 8000e4c:	3708      	adds	r7, #8
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	40020400 	.word	0x40020400

08000e58 <led_on>:

void led_on(){
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
    GPIO_SetBits(LED_PORT, LED_PIN);
 8000e5c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e60:	4802      	ldr	r0, [pc, #8]	; (8000e6c <led_on+0x14>)
 8000e62:	f7ff fae9 	bl	8000438 <GPIO_SetBits>
}
 8000e66:	bf00      	nop
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	40020400 	.word	0x40020400

08000e70 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b083      	sub	sp, #12
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	4603      	mov	r3, r0
 8000e78:	6039      	str	r1, [r7, #0]
 8000e7a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8000e7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	da0b      	bge.n	8000e9c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000e84:	490d      	ldr	r1, [pc, #52]	; (8000ebc <NVIC_SetPriority+0x4c>)
 8000e86:	79fb      	ldrb	r3, [r7, #7]
 8000e88:	f003 030f 	and.w	r3, r3, #15
 8000e8c:	3b04      	subs	r3, #4
 8000e8e:	683a      	ldr	r2, [r7, #0]
 8000e90:	b2d2      	uxtb	r2, r2
 8000e92:	0112      	lsls	r2, r2, #4
 8000e94:	b2d2      	uxtb	r2, r2
 8000e96:	440b      	add	r3, r1
 8000e98:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8000e9a:	e009      	b.n	8000eb0 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000e9c:	4908      	ldr	r1, [pc, #32]	; (8000ec0 <NVIC_SetPriority+0x50>)
 8000e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea2:	683a      	ldr	r2, [r7, #0]
 8000ea4:	b2d2      	uxtb	r2, r2
 8000ea6:	0112      	lsls	r2, r2, #4
 8000ea8:	b2d2      	uxtb	r2, r2
 8000eaa:	440b      	add	r3, r1
 8000eac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000eb0:	bf00      	nop
 8000eb2:	370c      	adds	r7, #12
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr
 8000ebc:	e000ed00 	.word	0xe000ed00
 8000ec0:	e000e100 	.word	0xe000e100

08000ec4 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ed2:	d301      	bcc.n	8000ed8 <SysTick_Config+0x14>
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	e011      	b.n	8000efc <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000ed8:	4a0a      	ldr	r2, [pc, #40]	; (8000f04 <SysTick_Config+0x40>)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000ee0:	3b01      	subs	r3, #1
 8000ee2:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8000ee4:	210f      	movs	r1, #15
 8000ee6:	f04f 30ff 	mov.w	r0, #4294967295
 8000eea:	f7ff ffc1 	bl	8000e70 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000eee:	4b05      	ldr	r3, [pc, #20]	; (8000f04 <SysTick_Config+0x40>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ef4:	4b03      	ldr	r3, [pc, #12]	; (8000f04 <SysTick_Config+0x40>)
 8000ef6:	2207      	movs	r2, #7
 8000ef8:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8000efa:	2300      	movs	r3, #0
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	3708      	adds	r7, #8
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	e000e010 	.word	0xe000e010

08000f08 <init_systick>:
#include "systick.h"

static uint32_t msTick;

void init_systick(){
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
    //RCC_DeInit();
    SystemCoreClockUpdate();
 8000f0c:	f000 f916 	bl	800113c <SystemCoreClockUpdate>
    SysTick_Config(SystemCoreClock/1000);
 8000f10:	4b05      	ldr	r3, [pc, #20]	; (8000f28 <init_systick+0x20>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a05      	ldr	r2, [pc, #20]	; (8000f2c <init_systick+0x24>)
 8000f16:	fba2 2303 	umull	r2, r3, r2, r3
 8000f1a:	099b      	lsrs	r3, r3, #6
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f7ff ffd1 	bl	8000ec4 <SysTick_Config>
}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	20000014 	.word	0x20000014
 8000f2c:	10624dd3 	.word	0x10624dd3

08000f30 <SysTick_Handler>:

void SysTick_Handler(void){
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
    msTick ++;
 8000f34:	4b04      	ldr	r3, [pc, #16]	; (8000f48 <SysTick_Handler+0x18>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	3301      	adds	r3, #1
 8000f3a:	4a03      	ldr	r2, [pc, #12]	; (8000f48 <SysTick_Handler+0x18>)
 8000f3c:	6013      	str	r3, [r2, #0]
}
 8000f3e:	bf00      	nop
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr
 8000f48:	20000060 	.word	0x20000060

08000f4c <sys_get_tick_ms>:

uint32_t sys_get_tick_ms(){
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
    return msTick;
 8000f50:	4b03      	ldr	r3, [pc, #12]	; (8000f60 <sys_get_tick_ms+0x14>)
 8000f52:	681b      	ldr	r3, [r3, #0]
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	20000060 	.word	0x20000060

08000f64 <init_uart>:
#include "uart.h"

void init_uart(void){
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b086      	sub	sp, #24
 8000f68:	af00      	add	r7, sp, #0

    //
	GPIO_PinAFConfig(UART_GPIO, GPIO_PinSource2, GPIO_AF_USART2);
 8000f6a:	2207      	movs	r2, #7
 8000f6c:	2102      	movs	r1, #2
 8000f6e:	4814      	ldr	r0, [pc, #80]	; (8000fc0 <init_uart+0x5c>)
 8000f70:	f7ff fa71 	bl	8000456 <GPIO_PinAFConfig>

	GPIO_InitTypeDef gpio_uart;
	gpio_uart.GPIO_Mode = GPIO_Mode_AF;
 8000f74:	2302      	movs	r3, #2
 8000f76:	753b      	strb	r3, [r7, #20]
	gpio_uart.GPIO_Pin = UART_TX_GPIO_PIN;
 8000f78:	2304      	movs	r3, #4
 8000f7a:	613b      	str	r3, [r7, #16]
	gpio_uart.GPIO_Speed = GPIO_Speed_50MHz;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	757b      	strb	r3, [r7, #21]

	GPIO_Init(UART_GPIO, &gpio_uart);
 8000f80:	f107 0310 	add.w	r3, r7, #16
 8000f84:	4619      	mov	r1, r3
 8000f86:	480e      	ldr	r0, [pc, #56]	; (8000fc0 <init_uart+0x5c>)
 8000f88:	f7ff f994 	bl	80002b4 <GPIO_Init>

	USART_InitTypeDef usart2;
	usart2.USART_BaudRate = 115200;
 8000f8c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000f90:	603b      	str	r3, [r7, #0]
	usart2.USART_Mode = USART_Mode_Tx;
 8000f92:	2308      	movs	r3, #8
 8000f94:	817b      	strh	r3, [r7, #10]
	usart2.USART_WordLength = USART_WordLength_8b;
 8000f96:	2300      	movs	r3, #0
 8000f98:	80bb      	strh	r3, [r7, #4]
	usart2.USART_StopBits = USART_StopBits_1;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	80fb      	strh	r3, [r7, #6]
	usart2.USART_Parity = USART_Parity_No;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	813b      	strh	r3, [r7, #8]
	usart2.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	81bb      	strh	r3, [r7, #12]
	USART_Init(UART_PORT, &usart2);
 8000fa6:	463b      	mov	r3, r7
 8000fa8:	4619      	mov	r1, r3
 8000faa:	4806      	ldr	r0, [pc, #24]	; (8000fc4 <init_uart+0x60>)
 8000fac:	f7ff fba4 	bl	80006f8 <USART_Init>

	USART_Cmd(UART_PORT, ENABLE);
 8000fb0:	2101      	movs	r1, #1
 8000fb2:	4804      	ldr	r0, [pc, #16]	; (8000fc4 <init_uart+0x60>)
 8000fb4:	f7ff fc5a 	bl	800086c <USART_Cmd>
}
 8000fb8:	bf00      	nop
 8000fba:	3718      	adds	r7, #24
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	40020000 	.word	0x40020000
 8000fc4:	40004400 	.word	0x40004400

08000fc8 <uart_send_string>:

void uart_send_string(USART_TypeDef *USARTx, const char *str){
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	6039      	str	r1, [r7, #0]
    while (*str){
 8000fd2:	e010      	b.n	8000ff6 <uart_send_string+0x2e>
        while (USART_GetFlagStatus(USARTx, USART_FLAG_TXE) == RESET);
 8000fd4:	bf00      	nop
 8000fd6:	2180      	movs	r1, #128	; 0x80
 8000fd8:	6878      	ldr	r0, [r7, #4]
 8000fda:	f7ff fcd1 	bl	8000980 <USART_GetFlagStatus>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d0f8      	beq.n	8000fd6 <uart_send_string+0xe>
        USART_SendData(USARTx, *str++);
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	1c5a      	adds	r2, r3, #1
 8000fe8:	603a      	str	r2, [r7, #0]
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	b29b      	uxth	r3, r3
 8000fee:	4619      	mov	r1, r3
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f7ff fc5b 	bl	80008ac <USART_SendData>
    while (*str){
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d1ea      	bne.n	8000fd4 <uart_send_string+0xc>
    }
}
 8000ffe:	bf00      	nop
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
	...

08001008 <main>:

/* Includes */
#include "../middle/init.h"

int main(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  init();
 800100c:	f7ff fef9 	bl	8000e02 <init>
  //led_on();

  uart_send_string(UART_PORT, "Test log\r\n");
 8001010:	4904      	ldr	r1, [pc, #16]	; (8001024 <main+0x1c>)
 8001012:	4805      	ldr	r0, [pc, #20]	; (8001028 <main+0x20>)
 8001014:	f7ff ffd8 	bl	8000fc8 <uart_send_string>

  while (1)
  {
	  led_on();
 8001018:	f7ff ff1e 	bl	8000e58 <led_on>
	  //gsm_data_receive();
	  //loop();
	  button_loop();
 800101c:	f7ff fd48 	bl	8000ab0 <button_loop>
	  led_on();
 8001020:	e7fa      	b.n	8001018 <main+0x10>
 8001022:	bf00      	nop
 8001024:	080014b8 	.word	0x080014b8
 8001028:	40004400 	.word	0x40004400

0800102c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800102c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001064 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001030:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001032:	e003      	b.n	800103c <LoopCopyDataInit>

08001034 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001034:	4b0c      	ldr	r3, [pc, #48]	; (8001068 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001036:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001038:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800103a:	3104      	adds	r1, #4

0800103c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800103c:	480b      	ldr	r0, [pc, #44]	; (800106c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800103e:	4b0c      	ldr	r3, [pc, #48]	; (8001070 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001040:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001042:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001044:	d3f6      	bcc.n	8001034 <CopyDataInit>
  ldr  r2, =_sbss
 8001046:	4a0b      	ldr	r2, [pc, #44]	; (8001074 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001048:	e002      	b.n	8001050 <LoopFillZerobss>

0800104a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800104a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800104c:	f842 3b04 	str.w	r3, [r2], #4

08001050 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001050:	4b09      	ldr	r3, [pc, #36]	; (8001078 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001052:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001054:	d3f9      	bcc.n	800104a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001056:	f000 f83b 	bl	80010d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800105a:	f000 f967 	bl	800132c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800105e:	f7ff ffd3 	bl	8001008 <main>
  bx  lr    
 8001062:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001064:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 8001068:	080014cc 	.word	0x080014cc
  ldr  r0, =_sdata
 800106c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001070:	20000028 	.word	0x20000028
  ldr  r2, =_sbss
 8001074:	20000028 	.word	0x20000028
  ldr  r3, = _ebss
 8001078:	20000268 	.word	0x20000268

0800107c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800107c:	e7fe      	b.n	800107c <ADC_IRQHandler>

0800107e <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800107e:	b480      	push	{r7}
 8001080:	af00      	add	r7, sp, #0
}
 8001082:	bf00      	nop
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr

0800108c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001090:	e7fe      	b.n	8001090 <HardFault_Handler+0x4>

08001092 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001092:	b480      	push	{r7}
 8001094:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001096:	e7fe      	b.n	8001096 <MemManage_Handler+0x4>

08001098 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800109c:	e7fe      	b.n	800109c <BusFault_Handler+0x4>

0800109e <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800109e:	b480      	push	{r7}
 80010a0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80010a2:	e7fe      	b.n	80010a2 <UsageFault_Handler+0x4>

080010a4 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
}
 80010a8:	bf00      	nop
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr

080010b2 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80010b2:	b480      	push	{r7}
 80010b4:	af00      	add	r7, sp, #0
}
 80010b6:	bf00      	nop
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr

080010c0 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
}
 80010c4:	bf00      	nop
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
	...

080010d0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010d4:	4a16      	ldr	r2, [pc, #88]	; (8001130 <SystemInit+0x60>)
 80010d6:	4b16      	ldr	r3, [pc, #88]	; (8001130 <SystemInit+0x60>)
 80010d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80010e4:	4a13      	ldr	r2, [pc, #76]	; (8001134 <SystemInit+0x64>)
 80010e6:	4b13      	ldr	r3, [pc, #76]	; (8001134 <SystemInit+0x64>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f043 0301 	orr.w	r3, r3, #1
 80010ee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80010f0:	4b10      	ldr	r3, [pc, #64]	; (8001134 <SystemInit+0x64>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80010f6:	4a0f      	ldr	r2, [pc, #60]	; (8001134 <SystemInit+0x64>)
 80010f8:	4b0e      	ldr	r3, [pc, #56]	; (8001134 <SystemInit+0x64>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001100:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001104:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001106:	4b0b      	ldr	r3, [pc, #44]	; (8001134 <SystemInit+0x64>)
 8001108:	4a0b      	ldr	r2, [pc, #44]	; (8001138 <SystemInit+0x68>)
 800110a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800110c:	4a09      	ldr	r2, [pc, #36]	; (8001134 <SystemInit+0x64>)
 800110e:	4b09      	ldr	r3, [pc, #36]	; (8001134 <SystemInit+0x64>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001116:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001118:	4b06      	ldr	r3, [pc, #24]	; (8001134 <SystemInit+0x64>)
 800111a:	2200      	movs	r2, #0
 800111c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800111e:	f000 f889 	bl	8001234 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001122:	4b03      	ldr	r3, [pc, #12]	; (8001130 <SystemInit+0x60>)
 8001124:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001128:	609a      	str	r2, [r3, #8]
#endif
}
 800112a:	bf00      	nop
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	e000ed00 	.word	0xe000ed00
 8001134:	40023800 	.word	0x40023800
 8001138:	24003010 	.word	0x24003010

0800113c <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 800113c:	b480      	push	{r7}
 800113e:	b087      	sub	sp, #28
 8001140:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8001142:	2300      	movs	r3, #0
 8001144:	613b      	str	r3, [r7, #16]
 8001146:	2300      	movs	r3, #0
 8001148:	617b      	str	r3, [r7, #20]
 800114a:	2302      	movs	r3, #2
 800114c:	60fb      	str	r3, [r7, #12]
 800114e:	2300      	movs	r3, #0
 8001150:	60bb      	str	r3, [r7, #8]
 8001152:	2302      	movs	r3, #2
 8001154:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001156:	4b32      	ldr	r3, [pc, #200]	; (8001220 <SystemCoreClockUpdate+0xe4>)
 8001158:	689b      	ldr	r3, [r3, #8]
 800115a:	f003 030c 	and.w	r3, r3, #12
 800115e:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8001160:	693b      	ldr	r3, [r7, #16]
 8001162:	2b04      	cmp	r3, #4
 8001164:	d007      	beq.n	8001176 <SystemCoreClockUpdate+0x3a>
 8001166:	2b08      	cmp	r3, #8
 8001168:	d009      	beq.n	800117e <SystemCoreClockUpdate+0x42>
 800116a:	2b00      	cmp	r3, #0
 800116c:	d13d      	bne.n	80011ea <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800116e:	4b2d      	ldr	r3, [pc, #180]	; (8001224 <SystemCoreClockUpdate+0xe8>)
 8001170:	4a2d      	ldr	r2, [pc, #180]	; (8001228 <SystemCoreClockUpdate+0xec>)
 8001172:	601a      	str	r2, [r3, #0]
      break;
 8001174:	e03d      	b.n	80011f2 <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8001176:	4b2b      	ldr	r3, [pc, #172]	; (8001224 <SystemCoreClockUpdate+0xe8>)
 8001178:	4a2c      	ldr	r2, [pc, #176]	; (800122c <SystemCoreClockUpdate+0xf0>)
 800117a:	601a      	str	r2, [r3, #0]
      break;
 800117c:	e039      	b.n	80011f2 <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800117e:	4b28      	ldr	r3, [pc, #160]	; (8001220 <SystemCoreClockUpdate+0xe4>)
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	0d9b      	lsrs	r3, r3, #22
 8001184:	f003 0301 	and.w	r3, r3, #1
 8001188:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800118a:	4b25      	ldr	r3, [pc, #148]	; (8001220 <SystemCoreClockUpdate+0xe4>)
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001192:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d00c      	beq.n	80011b4 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800119a:	4a24      	ldr	r2, [pc, #144]	; (800122c <SystemCoreClockUpdate+0xf0>)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	fbb2 f3f3 	udiv	r3, r2, r3
 80011a2:	4a1f      	ldr	r2, [pc, #124]	; (8001220 <SystemCoreClockUpdate+0xe4>)
 80011a4:	6852      	ldr	r2, [r2, #4]
 80011a6:	0992      	lsrs	r2, r2, #6
 80011a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80011ac:	fb02 f303 	mul.w	r3, r2, r3
 80011b0:	617b      	str	r3, [r7, #20]
 80011b2:	e00b      	b.n	80011cc <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80011b4:	4a1c      	ldr	r2, [pc, #112]	; (8001228 <SystemCoreClockUpdate+0xec>)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80011bc:	4a18      	ldr	r2, [pc, #96]	; (8001220 <SystemCoreClockUpdate+0xe4>)
 80011be:	6852      	ldr	r2, [r2, #4]
 80011c0:	0992      	lsrs	r2, r2, #6
 80011c2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80011c6:	fb02 f303 	mul.w	r3, r2, r3
 80011ca:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80011cc:	4b14      	ldr	r3, [pc, #80]	; (8001220 <SystemCoreClockUpdate+0xe4>)
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	0c1b      	lsrs	r3, r3, #16
 80011d2:	f003 0303 	and.w	r3, r3, #3
 80011d6:	3301      	adds	r3, #1
 80011d8:	005b      	lsls	r3, r3, #1
 80011da:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80011dc:	697a      	ldr	r2, [r7, #20]
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80011e4:	4a0f      	ldr	r2, [pc, #60]	; (8001224 <SystemCoreClockUpdate+0xe8>)
 80011e6:	6013      	str	r3, [r2, #0]
      break;
 80011e8:	e003      	b.n	80011f2 <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 80011ea:	4b0e      	ldr	r3, [pc, #56]	; (8001224 <SystemCoreClockUpdate+0xe8>)
 80011ec:	4a0e      	ldr	r2, [pc, #56]	; (8001228 <SystemCoreClockUpdate+0xec>)
 80011ee:	601a      	str	r2, [r3, #0]
      break;
 80011f0:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80011f2:	4b0b      	ldr	r3, [pc, #44]	; (8001220 <SystemCoreClockUpdate+0xe4>)
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	091b      	lsrs	r3, r3, #4
 80011f8:	f003 030f 	and.w	r3, r3, #15
 80011fc:	4a0c      	ldr	r2, [pc, #48]	; (8001230 <SystemCoreClockUpdate+0xf4>)
 80011fe:	5cd3      	ldrb	r3, [r2, r3]
 8001200:	b2db      	uxtb	r3, r3
 8001202:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8001204:	4b07      	ldr	r3, [pc, #28]	; (8001224 <SystemCoreClockUpdate+0xe8>)
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	fa22 f303 	lsr.w	r3, r2, r3
 800120e:	4a05      	ldr	r2, [pc, #20]	; (8001224 <SystemCoreClockUpdate+0xe8>)
 8001210:	6013      	str	r3, [r2, #0]
}
 8001212:	bf00      	nop
 8001214:	371c      	adds	r7, #28
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	40023800 	.word	0x40023800
 8001224:	20000014 	.word	0x20000014
 8001228:	00f42400 	.word	0x00f42400
 800122c:	017d7840 	.word	0x017d7840
 8001230:	20000018 	.word	0x20000018

08001234 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800123a:	2300      	movs	r3, #0
 800123c:	607b      	str	r3, [r7, #4]
 800123e:	2300      	movs	r3, #0
 8001240:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001242:	4a36      	ldr	r2, [pc, #216]	; (800131c <SetSysClock+0xe8>)
 8001244:	4b35      	ldr	r3, [pc, #212]	; (800131c <SetSysClock+0xe8>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800124c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800124e:	4b33      	ldr	r3, [pc, #204]	; (800131c <SetSysClock+0xe8>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001256:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	3301      	adds	r3, #1
 800125c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d103      	bne.n	800126c <SetSysClock+0x38>
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800126a:	d1f0      	bne.n	800124e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800126c:	4b2b      	ldr	r3, [pc, #172]	; (800131c <SetSysClock+0xe8>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001274:	2b00      	cmp	r3, #0
 8001276:	d002      	beq.n	800127e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001278:	2301      	movs	r3, #1
 800127a:	603b      	str	r3, [r7, #0]
 800127c:	e001      	b.n	8001282 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800127e:	2300      	movs	r3, #0
 8001280:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	2b01      	cmp	r3, #1
 8001286:	d142      	bne.n	800130e <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001288:	4a24      	ldr	r2, [pc, #144]	; (800131c <SetSysClock+0xe8>)
 800128a:	4b24      	ldr	r3, [pc, #144]	; (800131c <SetSysClock+0xe8>)
 800128c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800128e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001292:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8001294:	4a22      	ldr	r2, [pc, #136]	; (8001320 <SetSysClock+0xec>)
 8001296:	4b22      	ldr	r3, [pc, #136]	; (8001320 <SetSysClock+0xec>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800129e:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80012a0:	4a1e      	ldr	r2, [pc, #120]	; (800131c <SetSysClock+0xe8>)
 80012a2:	4b1e      	ldr	r3, [pc, #120]	; (800131c <SetSysClock+0xe8>)
 80012a4:	689b      	ldr	r3, [r3, #8]
 80012a6:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80012a8:	4a1c      	ldr	r2, [pc, #112]	; (800131c <SetSysClock+0xe8>)
 80012aa:	4b1c      	ldr	r3, [pc, #112]	; (800131c <SetSysClock+0xe8>)
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80012b2:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80012b4:	4a19      	ldr	r2, [pc, #100]	; (800131c <SetSysClock+0xe8>)
 80012b6:	4b19      	ldr	r3, [pc, #100]	; (800131c <SetSysClock+0xe8>)
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80012be:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80012c0:	4b16      	ldr	r3, [pc, #88]	; (800131c <SetSysClock+0xe8>)
 80012c2:	4a18      	ldr	r2, [pc, #96]	; (8001324 <SetSysClock+0xf0>)
 80012c4:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80012c6:	4a15      	ldr	r2, [pc, #84]	; (800131c <SetSysClock+0xe8>)
 80012c8:	4b14      	ldr	r3, [pc, #80]	; (800131c <SetSysClock+0xe8>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80012d0:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80012d2:	bf00      	nop
 80012d4:	4b11      	ldr	r3, [pc, #68]	; (800131c <SetSysClock+0xe8>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d0f9      	beq.n	80012d4 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80012e0:	4b11      	ldr	r3, [pc, #68]	; (8001328 <SetSysClock+0xf4>)
 80012e2:	f240 7205 	movw	r2, #1797	; 0x705
 80012e6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80012e8:	4a0c      	ldr	r2, [pc, #48]	; (800131c <SetSysClock+0xe8>)
 80012ea:	4b0c      	ldr	r3, [pc, #48]	; (800131c <SetSysClock+0xe8>)
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	f023 0303 	bic.w	r3, r3, #3
 80012f2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80012f4:	4a09      	ldr	r2, [pc, #36]	; (800131c <SetSysClock+0xe8>)
 80012f6:	4b09      	ldr	r3, [pc, #36]	; (800131c <SetSysClock+0xe8>)
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	f043 0302 	orr.w	r3, r3, #2
 80012fe:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL)//;
 8001300:	bf00      	nop
 8001302:	4b06      	ldr	r3, [pc, #24]	; (800131c <SetSysClock+0xe8>)
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	f003 030c 	and.w	r3, r3, #12
 800130a:	2b08      	cmp	r3, #8
 800130c:	d1f9      	bne.n	8001302 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800130e:	bf00      	nop
 8001310:	370c      	adds	r7, #12
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	40023800 	.word	0x40023800
 8001320:	40007000 	.word	0x40007000
 8001324:	07405419 	.word	0x07405419
 8001328:	40023c00 	.word	0x40023c00

0800132c <__libc_init_array>:
 800132c:	b570      	push	{r4, r5, r6, lr}
 800132e:	4e0d      	ldr	r6, [pc, #52]	; (8001364 <__libc_init_array+0x38>)
 8001330:	4c0d      	ldr	r4, [pc, #52]	; (8001368 <__libc_init_array+0x3c>)
 8001332:	1ba4      	subs	r4, r4, r6
 8001334:	10a4      	asrs	r4, r4, #2
 8001336:	2500      	movs	r5, #0
 8001338:	42a5      	cmp	r5, r4
 800133a:	d109      	bne.n	8001350 <__libc_init_array+0x24>
 800133c:	4e0b      	ldr	r6, [pc, #44]	; (800136c <__libc_init_array+0x40>)
 800133e:	4c0c      	ldr	r4, [pc, #48]	; (8001370 <__libc_init_array+0x44>)
 8001340:	f000 f820 	bl	8001384 <_init>
 8001344:	1ba4      	subs	r4, r4, r6
 8001346:	10a4      	asrs	r4, r4, #2
 8001348:	2500      	movs	r5, #0
 800134a:	42a5      	cmp	r5, r4
 800134c:	d105      	bne.n	800135a <__libc_init_array+0x2e>
 800134e:	bd70      	pop	{r4, r5, r6, pc}
 8001350:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001354:	4798      	blx	r3
 8001356:	3501      	adds	r5, #1
 8001358:	e7ee      	b.n	8001338 <__libc_init_array+0xc>
 800135a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800135e:	4798      	blx	r3
 8001360:	3501      	adds	r5, #1
 8001362:	e7f2      	b.n	800134a <__libc_init_array+0x1e>
 8001364:	080014c4 	.word	0x080014c4
 8001368:	080014c4 	.word	0x080014c4
 800136c:	080014c4 	.word	0x080014c4
 8001370:	080014c8 	.word	0x080014c8

08001374 <memset>:
 8001374:	4402      	add	r2, r0
 8001376:	4603      	mov	r3, r0
 8001378:	4293      	cmp	r3, r2
 800137a:	d100      	bne.n	800137e <memset+0xa>
 800137c:	4770      	bx	lr
 800137e:	f803 1b01 	strb.w	r1, [r3], #1
 8001382:	e7f9      	b.n	8001378 <memset+0x4>

08001384 <_init>:
 8001384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001386:	bf00      	nop
 8001388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800138a:	bc08      	pop	{r3}
 800138c:	469e      	mov	lr, r3
 800138e:	4770      	bx	lr

08001390 <_fini>:
 8001390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001392:	bf00      	nop
 8001394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001396:	bc08      	pop	{r3}
 8001398:	469e      	mov	lr, r3
 800139a:	4770      	bx	lr
