// Seed: 3465448747
module module_0 (
    input tri id_0
    , id_14,
    input supply0 id_1,
    input supply0 id_2,
    input tri id_3,
    input tri1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    output tri1 id_9,
    input supply0 id_10,
    output supply1 id_11,
    input wor id_12
);
  assign id_9 = id_12#(
      .id_1(1),
      .id_7((1 - 1)),
      .id_8(-1)
  );
  wire id_15 = -1;
endmodule
module module_1 #(
    parameter id_14 = 32'd38,
    parameter id_9  = 32'd88
) (
    input wor id_0,
    input tri id_1,
    input wand id_2,
    input supply1 id_3,
    input wor id_4
    , id_18,
    input supply1 id_5,
    output wor id_6,
    input uwire id_7
    , id_19,
    output supply1 id_8,
    input tri _id_9,
    output wand id_10,
    input supply0 id_11,
    input wor id_12,
    output tri id_13,
    output wire _id_14,
    output tri id_15,
    input tri1 id_16
);
  wire id_20;
  logic [1 : ""] id_21;
  ;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_5,
      id_4,
      id_1,
      id_5,
      id_3,
      id_11,
      id_16,
      id_13,
      id_2,
      id_13,
      id_2
  );
  assign modCall_1.id_12 = 0;
  int [id_14 : (  id_9  )] id_22;
  assign id_21 = -1;
endmodule
