<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1058" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1058{left:555px;bottom:68px;letter-spacing:0.1px;}
#t2_1058{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1058{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1058{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1058{left:69px;bottom:710px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t6_1058{left:69px;bottom:694px;letter-spacing:-0.16px;word-spacing:-1.29px;}
#t7_1058{left:69px;bottom:677px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_1058{left:69px;bottom:652px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#t9_1058{left:69px;bottom:635px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ta_1058{left:69px;bottom:619px;letter-spacing:-0.13px;}
#tb_1058{left:69px;bottom:594px;letter-spacing:-0.22px;word-spacing:-0.37px;}
#tc_1058{left:402px;bottom:1039px;letter-spacing:-0.14px;}
#td_1058{left:809px;bottom:1039px;letter-spacing:-0.18px;}
#te_1058{left:402px;bottom:1014px;letter-spacing:-0.14px;}
#tf_1058{left:809px;bottom:1014px;letter-spacing:-0.18px;}
#tg_1058{left:402px;bottom:990px;letter-spacing:-0.14px;}
#th_1058{left:809px;bottom:990px;letter-spacing:-0.18px;}
#ti_1058{left:402px;bottom:965px;letter-spacing:-0.14px;}
#tj_1058{left:809px;bottom:965px;letter-spacing:-0.18px;}
#tk_1058{left:402px;bottom:941px;letter-spacing:-0.14px;}
#tl_1058{left:809px;bottom:941px;letter-spacing:-0.18px;}
#tm_1058{left:402px;bottom:917px;letter-spacing:-0.14px;}
#tn_1058{left:809px;bottom:917px;letter-spacing:-0.18px;}
#to_1058{left:402px;bottom:892px;letter-spacing:-0.14px;}
#tp_1058{left:809px;bottom:892px;letter-spacing:-0.18px;}
#tq_1058{left:402px;bottom:868px;letter-spacing:-0.14px;}
#tr_1058{left:809px;bottom:868px;letter-spacing:-0.18px;}
#ts_1058{left:402px;bottom:843px;letter-spacing:-0.14px;}
#tt_1058{left:809px;bottom:843px;letter-spacing:-0.18px;}
#tu_1058{left:402px;bottom:819px;letter-spacing:-0.14px;}
#tv_1058{left:809px;bottom:819px;letter-spacing:-0.18px;}
#tw_1058{left:403px;bottom:794px;letter-spacing:-0.13px;}
#tx_1058{left:809px;bottom:794px;letter-spacing:-0.18px;}
#ty_1058{left:403px;bottom:770px;letter-spacing:-0.13px;}
#tz_1058{left:809px;bottom:770px;letter-spacing:-0.18px;}
#t10_1058{left:403px;bottom:745px;letter-spacing:-0.13px;}
#t11_1058{left:809px;bottom:745px;letter-spacing:-0.18px;}
#t12_1058{left:358px;bottom:550px;letter-spacing:0.12px;word-spacing:0.02px;}
#t13_1058{left:443px;bottom:550px;letter-spacing:0.1px;word-spacing:0.03px;}
#t14_1058{left:79px;bottom:522px;letter-spacing:-0.12px;}
#t15_1058{left:249px;bottom:522px;letter-spacing:-0.13px;}
#t16_1058{left:79px;bottom:501px;letter-spacing:-0.18px;}
#t17_1058{left:249px;bottom:501px;letter-spacing:-0.11px;}
#t18_1058{left:588px;bottom:508px;}
#t19_1058{left:603px;bottom:501px;letter-spacing:-0.11px;}
#t1a_1058{left:249px;bottom:484px;letter-spacing:-0.12px;}
#t1b_1058{left:79px;bottom:463px;letter-spacing:-0.17px;}
#t1c_1058{left:249px;bottom:463px;letter-spacing:-0.11px;}
#t1d_1058{left:584px;bottom:470px;}
#t1e_1058{left:599px;bottom:463px;letter-spacing:-0.12px;}
#t1f_1058{left:249px;bottom:446px;letter-spacing:-0.12px;}
#t1g_1058{left:79px;bottom:425px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1h_1058{left:249px;bottom:425px;letter-spacing:-0.11px;}
#t1i_1058{left:249px;bottom:408px;letter-spacing:-0.12px;}
#t1j_1058{left:79px;bottom:386px;letter-spacing:-0.16px;}
#t1k_1058{left:249px;bottom:386px;letter-spacing:-0.11px;word-spacing:-0.42px;}
#t1l_1058{left:249px;bottom:370px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1m_1058{left:401px;bottom:376px;}
#t1n_1058{left:415px;bottom:370px;letter-spacing:-0.12px;}
#t1o_1058{left:249px;bottom:353px;letter-spacing:-0.11px;}
#t1p_1058{left:79px;bottom:331px;letter-spacing:-0.15px;}
#t1q_1058{left:249px;bottom:331px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#t1r_1058{left:249px;bottom:315px;letter-spacing:-0.11px;}
#t1s_1058{left:249px;bottom:298px;letter-spacing:-0.13px;}
#t1t_1058{left:249px;bottom:276px;letter-spacing:-0.11px;}
#t1u_1058{left:249px;bottom:255px;letter-spacing:-0.11px;}
#t1v_1058{left:249px;bottom:234px;letter-spacing:-0.12px;}
#t1w_1058{left:249px;bottom:212px;letter-spacing:-0.12px;}
#t1x_1058{left:249px;bottom:191px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1y_1058{left:710px;bottom:198px;}
#t1z_1058{left:724px;bottom:191px;letter-spacing:-0.11px;}
#t20_1058{left:249px;bottom:174px;letter-spacing:-0.11px;}
#t21_1058{left:249px;bottom:157px;letter-spacing:-0.11px;}
#t22_1058{left:79px;bottom:136px;letter-spacing:-0.14px;}
#t23_1058{left:249px;bottom:136px;letter-spacing:-0.11px;}
#t24_1058{left:249px;bottom:119px;letter-spacing:-0.11px;}
#t25_1058{left:160px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t26_1058{left:246px;bottom:1086px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t27_1058{left:87px;bottom:1063px;letter-spacing:-0.18px;}
#t28_1058{left:125px;bottom:1063px;letter-spacing:-0.18px;}
#t29_1058{left:176px;bottom:1063px;letter-spacing:-0.18px;}
#t2a_1058{left:214px;bottom:1063px;letter-spacing:-0.18px;}
#t2b_1058{left:268px;bottom:1063px;letter-spacing:-0.18px;}
#t2c_1058{left:299px;bottom:1063px;letter-spacing:-0.18px;}
#t2d_1058{left:360px;bottom:1063px;}
#t2e_1058{left:393px;bottom:1063px;}
#t2f_1058{left:447px;bottom:1063px;}
#t2g_1058{left:483px;bottom:1063px;}
#t2h_1058{left:532px;bottom:1063px;}
#t2i_1058{left:582px;bottom:1063px;}
#t2j_1058{left:635px;bottom:1063px;}
#t2k_1058{left:674px;bottom:1063px;}
#t2l_1058{left:729px;bottom:1063px;}
#t2m_1058{left:758px;bottom:1063px;}

.s1_1058{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1058{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1058{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_1058{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_1058{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_1058{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_1058{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1058{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1058" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1058Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1058" style="-webkit-user-select: none;"><object width="935" height="1210" data="1058/1058.svg" type="image/svg+xml" id="pdf1058" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1058" class="t s1_1058">FXSAVE—Save x87 FPU, MMX Technology, and SSE State </span>
<span id="t2_1058" class="t s2_1058">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_1058" class="t s1_1058">3-462 </span><span id="t4_1058" class="t s1_1058">Vol. 2A </span>
<span id="t5_1058" class="t s3_1058">The destination operand contains the first byte of the memory image, and it must be aligned on a 16-byte </span>
<span id="t6_1058" class="t s3_1058">boundary. A misaligned destination operand will result in a general-protection (#GP) exception being generated (or </span>
<span id="t7_1058" class="t s3_1058">in some cases, an alignment check exception [#AC]). </span>
<span id="t8_1058" class="t s3_1058">The FXSAVE instruction is used when an operating system needs to perform a context switch or when an exception </span>
<span id="t9_1058" class="t s3_1058">handler needs to save and examine the current state of the x87 FPU, MMX technology, and/or XMM and MXCSR </span>
<span id="ta_1058" class="t s3_1058">registers. </span>
<span id="tb_1058" class="t s3_1058">The fields in Table 3-43 are defined in Table 3-44. </span>
<span id="tc_1058" class="t s4_1058">Reserved </span><span id="td_1058" class="t s5_1058">304 </span>
<span id="te_1058" class="t s4_1058">Reserved </span><span id="tf_1058" class="t s5_1058">320 </span>
<span id="tg_1058" class="t s4_1058">Reserved </span><span id="th_1058" class="t s5_1058">336 </span>
<span id="ti_1058" class="t s4_1058">Reserved </span><span id="tj_1058" class="t s5_1058">352 </span>
<span id="tk_1058" class="t s4_1058">Reserved </span><span id="tl_1058" class="t s5_1058">368 </span>
<span id="tm_1058" class="t s4_1058">Reserved </span><span id="tn_1058" class="t s5_1058">384 </span>
<span id="to_1058" class="t s4_1058">Reserved </span><span id="tp_1058" class="t s5_1058">400 </span>
<span id="tq_1058" class="t s4_1058">Reserved </span><span id="tr_1058" class="t s5_1058">416 </span>
<span id="ts_1058" class="t s4_1058">Reserved </span><span id="tt_1058" class="t s5_1058">432 </span>
<span id="tu_1058" class="t s4_1058">Reserved </span><span id="tv_1058" class="t s5_1058">448 </span>
<span id="tw_1058" class="t s4_1058">Available </span><span id="tx_1058" class="t s5_1058">464 </span>
<span id="ty_1058" class="t s4_1058">Available </span><span id="tz_1058" class="t s5_1058">480 </span>
<span id="t10_1058" class="t s4_1058">Available </span><span id="t11_1058" class="t s5_1058">496 </span>
<span id="t12_1058" class="t s6_1058">Table 3-44. </span><span id="t13_1058" class="t s6_1058">Field Definitions </span>
<span id="t14_1058" class="t s5_1058">Field </span><span id="t15_1058" class="t s5_1058">Definition </span>
<span id="t16_1058" class="t s7_1058">FCW </span><span id="t17_1058" class="t s7_1058">x87 FPU Control Word (16 bits). See Figure 8-6 in the Intel </span>
<span id="t18_1058" class="t s8_1058">® </span>
<span id="t19_1058" class="t s7_1058">64 and IA-32 Architectures Software </span>
<span id="t1a_1058" class="t s7_1058">Developer’s Manual, Volume 1, for the layout of the x87 FPU control word. </span>
<span id="t1b_1058" class="t s7_1058">FSW </span><span id="t1c_1058" class="t s7_1058">x87 FPU Status Word (16 bits). See Figure 8-4 in the Intel </span>
<span id="t1d_1058" class="t s8_1058">® </span>
<span id="t1e_1058" class="t s7_1058">64 and IA-32 Architectures Software </span>
<span id="t1f_1058" class="t s7_1058">Developer’s Manual, Volume 1, for the layout of the x87 FPU status word. </span>
<span id="t1g_1058" class="t s7_1058">Abridged FTW </span><span id="t1h_1058" class="t s7_1058">x87 FPU Tag Word (8 bits). The tag information saved here is abridged, as described in the following </span>
<span id="t1i_1058" class="t s7_1058">paragraphs. </span>
<span id="t1j_1058" class="t s7_1058">FOP </span><span id="t1k_1058" class="t s7_1058">x87 FPU Opcode (16 bits). The lower 11 bits of this field contain the opcode, upper 5 bits are reserved. </span>
<span id="t1l_1058" class="t s7_1058">See Figure 8-8 in the Intel </span>
<span id="t1m_1058" class="t s8_1058">® </span>
<span id="t1n_1058" class="t s7_1058">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for </span>
<span id="t1o_1058" class="t s7_1058">the layout of the x87 FPU opcode field. </span>
<span id="t1p_1058" class="t s7_1058">FIP </span><span id="t1q_1058" class="t s7_1058">x87 FPU Instruction Pointer Offset (64 bits). The contents of this field differ depending on the current </span>
<span id="t1r_1058" class="t s7_1058">addressing mode (32-bit, 16-bit, or 64-bit) of the processor when the FXSAVE instruction was </span>
<span id="t1s_1058" class="t s7_1058">executed: </span>
<span id="t1t_1058" class="t s7_1058">32-bit mode — 32-bit IP offset. </span>
<span id="t1u_1058" class="t s7_1058">16-bit mode — low 16 bits are IP offset; high 16 bits are reserved. </span>
<span id="t1v_1058" class="t s7_1058">64-bit mode with REX.W — 64-bit IP offset. </span>
<span id="t1w_1058" class="t s7_1058">64-bit mode without REX.W — 32-bit IP offset. </span>
<span id="t1x_1058" class="t s7_1058">See “x87 FPU Instruction and Operand (Data) Pointers” in Chapter 8 of the Intel </span>
<span id="t1y_1058" class="t s8_1058">® </span>
<span id="t1z_1058" class="t s7_1058">64 and IA-32 </span>
<span id="t20_1058" class="t s7_1058">Architectures Software Developer’s Manual, Volume 1, for a description of the x87 FPU instruction </span>
<span id="t21_1058" class="t s7_1058">pointer. </span>
<span id="t22_1058" class="t s7_1058">FCS </span><span id="t23_1058" class="t s7_1058">x87 FPU Instruction Pointer Selector (16 bits). If CPUID.(EAX=07H,ECX=0H):EBX[bit 13] = 1, the </span>
<span id="t24_1058" class="t s7_1058">processor deprecates FCS and FDS, and this field is saved as 0000H. </span>
<span id="t25_1058" class="t s6_1058">Table 3-43. </span><span id="t26_1058" class="t s6_1058">Non-64-Bit-Mode Layout of FXSAVE and FXRSTOR Memory Region (Contd.) </span>
<span id="t27_1058" class="t s5_1058">15 </span><span id="t28_1058" class="t s5_1058">14 </span><span id="t29_1058" class="t s5_1058">13 </span><span id="t2a_1058" class="t s5_1058">12 </span><span id="t2b_1058" class="t s5_1058">11 </span><span id="t2c_1058" class="t s5_1058">10 </span><span id="t2d_1058" class="t s5_1058">9 </span><span id="t2e_1058" class="t s5_1058">8 </span><span id="t2f_1058" class="t s5_1058">7 </span><span id="t2g_1058" class="t s5_1058">6 </span><span id="t2h_1058" class="t s5_1058">5 </span><span id="t2i_1058" class="t s5_1058">4 </span><span id="t2j_1058" class="t s5_1058">3 </span><span id="t2k_1058" class="t s5_1058">2 </span><span id="t2l_1058" class="t s5_1058">1 </span><span id="t2m_1058" class="t s5_1058">0 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
