<profile>

<section name = "Vitis HLS Report for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'" level="0">
<item name = "Date">Tue Jul 25 02:51:40 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">top_graph_top_rfi_C</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.244 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2050, 2050, 20.500 us, 20.500 us, 2050, 2050, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_72_1">2048, 2048, 1, 1, 1, 2048, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 24, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 27, -</column>
<column name="Register">-, -, 14, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_13_fu_94_p2">+, 0, 0, 12, 12, 1</column>
<column name="icmp_ln1072_fu_88_p2">icmp, 0, 0, 12, 12, 13</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_V_12">9, 2, 12, 24</column>
<column name="i_V_fu_36">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_V_fu_36">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, STDCpt&lt;2048, 3, ap_int&lt;16&gt; &gt;_Pipeline_VITIS_LOOP_72_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, STDCpt&lt;2048, 3, ap_int&lt;16&gt; &gt;_Pipeline_VITIS_LOOP_72_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, STDCpt&lt;2048, 3, ap_int&lt;16&gt; &gt;_Pipeline_VITIS_LOOP_72_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, STDCpt&lt;2048, 3, ap_int&lt;16&gt; &gt;_Pipeline_VITIS_LOOP_72_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, STDCpt&lt;2048, 3, ap_int&lt;16&gt; &gt;_Pipeline_VITIS_LOOP_72_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, STDCpt&lt;2048, 3, ap_int&lt;16&gt; &gt;_Pipeline_VITIS_LOOP_72_1, return value</column>
<column name="RRo_V_address0">out, 11, ap_memory, RRo_V, array</column>
<column name="RRo_V_ce0">out, 1, ap_memory, RRo_V, array</column>
<column name="RRo_V_we0">out, 1, ap_memory, RRo_V, array</column>
<column name="RRo_V_d0">out, 16, ap_memory, RRo_V, array</column>
<column name="mul_i_i54_i">in, 16, ap_none, mul_i_i54_i, scalar</column>
<column name="RIo_V_address0">out, 11, ap_memory, RIo_V, array</column>
<column name="RIo_V_ce0">out, 1, ap_memory, RIo_V, array</column>
<column name="RIo_V_we0">out, 1, ap_memory, RIo_V, array</column>
<column name="RIo_V_d0">out, 16, ap_memory, RIo_V, array</column>
<column name="mul_i_i_i">in, 16, ap_none, mul_i_i_i, scalar</column>
</table>
</item>
</section>
</profile>
