
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : programCounter
Synopsys HDL compiler and linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
10       C:\Users\Duncan\git\ForthCPU\pc_test_harness.v (2023-09-12 18:21:54, 2023-09-12 18:23:13)

*******************************************************************
Modules that may have changed as a result of file changes: 2
MID:  lib.cell.view
0        work.program_counter.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\pc_test_harness.v (2023-09-12 18:21:54, 2023-09-12 18:23:13) <-- (may instantiate this module)
1        work.program_counter_testbench.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\pc_test_harness.v (2023-09-12 18:21:54, 2023-09-12 18:23:13) <-- (module definition)

*******************************************************************
Unmodified files: 12
FID:  path (timestamp)
0        C:/Users/Duncan/git/ForthCPU/constants.v (2023-09-10 13:53:16)
1        C:\Users\Duncan\git\ForthCPU\constants.v (2023-09-10 13:53:16)
11       C:\Users\Duncan\git\ForthCPU\pll.v (2023-09-12 18:06:20)
12       C:\Users\Duncan\git\ForthCPU\prescaler.v (2023-09-12 18:20:57)
2        C:\Users\Duncan\git\ForthCPU\program_counter.v (2023-09-10 13:58:54)
3        C:\Users\Duncan\git\ForthCPU\program_counter_testbench.v (2023-09-10 14:08:55)
4        C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v (2021-08-10 09:11:08)
5        C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v (2021-08-10 09:11:08)
6        C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v (2021-08-10 09:07:02)
7        C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v (2021-08-10 09:07:02)
8        C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh (2021-08-10 09:07:02)
9        C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v (2021-08-10 09:07:02)

*******************************************************************
Unchanged modules: 3
MID:  lib.cell.view
2        work.pc_test_harness.verilog
3        work.pll.verilog
4        work.prescaler.verilog
