# Compile of introvhdl.vhd failed with 1 errors.
# Compile of tintro.vhd was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of introvhdl.vhd was successful.
vsim -voptargs=+acc work.testintro
# vsim -voptargs="+acc" work.testintro 
# Start time: 15:51:32 on Apr 09,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testintro(only)#1
# Loading work.intro(behavior)#1
add wave -position insertpoint sim:/testintro/*
run
run
run
run
run
run -all
run
# End time: 17:37:22 on Apr 09,2022, Elapsed time: 1:45:50
# Errors: 0, Warnings: 7
