Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Jun 25 15:02:51 2025
| Host         : nisitha-laptop running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  668         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (668)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2075)
5. checking no_input_delay (1)
6. checking no_output_delay (65)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (668)
--------------------------
 There are 668 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2075)
---------------------------------------------------
 There are 2075 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (65)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2140          inf        0.000                      0                 2140           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2140 Endpoints
Min Delay          2140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rv/datapath_01/u_id_iex/rs2e_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rv/datapath_01/u_id_iex/rd2e_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.411ns  (logic 2.915ns (13.007%)  route 19.496ns (86.993%))
  Logic Levels:           14  (FDCE=1 LUT3=2 LUT4=3 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE                         0.000     0.000 r  rv/datapath_01/u_id_iex/rs2e_reg[4]/C
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  rv/datapath_01/u_id_iex/rs2e_reg[4]/Q
                         net (fo=5, routed)           1.029     1.448    rv/datapath_01/u_id_iex/rs2e[4]
    SLICE_X39Y17         LUT5 (Prop_lut5_I0_O)        0.296     1.744 r  rv/datapath_01/u_id_iex/writedatm[31]_i_6/O
                         net (fo=8, routed)           1.317     3.061    rv/datapath_01/u_id_iex/writedatm[31]_i_6_n_0
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124     3.185 r  rv/datapath_01/u_id_iex/writedatm[31]_i_3/O
                         net (fo=49, routed)          1.558     4.743    rv/datapath_01/u_id_iex/writedatm[31]_i_3_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.867 f  rv/datapath_01/u_id_iex/writedatm[3]_i_1/O
                         net (fo=3, routed)           0.641     5.508    rv/datapath_01/u_id_iex/writedatae[3]
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.632 f  rv/datapath_01/u_id_iex/sum_carry_i_13/O
                         net (fo=117, routed)         4.477    10.109    rv/datapath_01/u_id_iex/sum_carry_i_13_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.150    10.259 r  rv/datapath_01/u_id_iex/aluresulm[27]_i_11/O
                         net (fo=3, routed)           0.741    11.000    rv/datapath_01/u_id_iex/aluresulm[27]_i_11_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I2_O)        0.350    11.350 r  rv/datapath_01/u_id_iex/aluresulm[25]_i_7/O
                         net (fo=2, routed)           1.006    12.355    rv/datapath_01/u_id_iex/aluresulm[25]_i_7_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.328    12.683 f  rv/datapath_01/u_id_iex/aluresulm[24]_i_5/O
                         net (fo=1, routed)           0.873    13.557    rv/datapath_01/u_id_iex/aluresulm[24]_i_5_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.681 r  rv/datapath_01/u_id_iex/aluresulm[24]_i_1/O
                         net (fo=4, routed)           1.059    14.740    rv/datapath_01/u_id_iex/aluresult[22]
    SLICE_X31Y22         LUT4 (Prop_lut4_I1_O)        0.124    14.864 r  rv/datapath_01/u_id_iex/instrd[31]_i_17/O
                         net (fo=1, routed)           0.949    15.812    rv/datapath_01/u_id_iex/instrd[31]_i_17_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.936 r  rv/datapath_01/u_id_iex/instrd[31]_i_10/O
                         net (fo=1, routed)           0.819    16.755    rv/datapath_01/u_id_iex/instrd[31]_i_10_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.879 f  rv/datapath_01/u_id_iex/instrd[31]_i_6/O
                         net (fo=129, routed)         1.444    18.323    rv/datapath_01/u_id_iex/jumpe_reg
    SLICE_X36Y14         LUT4 (Prop_lut4_I3_O)        0.152    18.475 f  rv/datapath_01/u_id_iex/jumpe_i_2/O
                         net (fo=173, routed)         3.584    22.059    rv/datapath_01/u_rf/flushe
    SLICE_X39Y30         LUT3 (Prop_lut3_I2_O)        0.352    22.411 r  rv/datapath_01/u_rf/rd2e[25]_i_1/O
                         net (fo=1, routed)           0.000    22.411    rv/datapath_01/u_id_iex/rd2e_reg[31]_0[25]
    SLICE_X39Y30         FDCE                                         r  rv/datapath_01/u_id_iex/rd2e_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv/datapath_01/u_id_iex/rs2e_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rv/datapath_01/u_id_iex/rd2e_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.385ns  (logic 2.889ns (12.906%)  route 19.496ns (87.094%))
  Logic Levels:           14  (FDCE=1 LUT3=2 LUT4=3 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE                         0.000     0.000 r  rv/datapath_01/u_id_iex/rs2e_reg[4]/C
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  rv/datapath_01/u_id_iex/rs2e_reg[4]/Q
                         net (fo=5, routed)           1.029     1.448    rv/datapath_01/u_id_iex/rs2e[4]
    SLICE_X39Y17         LUT5 (Prop_lut5_I0_O)        0.296     1.744 r  rv/datapath_01/u_id_iex/writedatm[31]_i_6/O
                         net (fo=8, routed)           1.317     3.061    rv/datapath_01/u_id_iex/writedatm[31]_i_6_n_0
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124     3.185 r  rv/datapath_01/u_id_iex/writedatm[31]_i_3/O
                         net (fo=49, routed)          1.558     4.743    rv/datapath_01/u_id_iex/writedatm[31]_i_3_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.867 f  rv/datapath_01/u_id_iex/writedatm[3]_i_1/O
                         net (fo=3, routed)           0.641     5.508    rv/datapath_01/u_id_iex/writedatae[3]
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.632 f  rv/datapath_01/u_id_iex/sum_carry_i_13/O
                         net (fo=117, routed)         4.477    10.109    rv/datapath_01/u_id_iex/sum_carry_i_13_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.150    10.259 r  rv/datapath_01/u_id_iex/aluresulm[27]_i_11/O
                         net (fo=3, routed)           0.741    11.000    rv/datapath_01/u_id_iex/aluresulm[27]_i_11_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I2_O)        0.350    11.350 r  rv/datapath_01/u_id_iex/aluresulm[25]_i_7/O
                         net (fo=2, routed)           1.006    12.355    rv/datapath_01/u_id_iex/aluresulm[25]_i_7_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.328    12.683 f  rv/datapath_01/u_id_iex/aluresulm[24]_i_5/O
                         net (fo=1, routed)           0.873    13.557    rv/datapath_01/u_id_iex/aluresulm[24]_i_5_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.681 r  rv/datapath_01/u_id_iex/aluresulm[24]_i_1/O
                         net (fo=4, routed)           1.059    14.740    rv/datapath_01/u_id_iex/aluresult[22]
    SLICE_X31Y22         LUT4 (Prop_lut4_I1_O)        0.124    14.864 r  rv/datapath_01/u_id_iex/instrd[31]_i_17/O
                         net (fo=1, routed)           0.949    15.812    rv/datapath_01/u_id_iex/instrd[31]_i_17_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.936 r  rv/datapath_01/u_id_iex/instrd[31]_i_10/O
                         net (fo=1, routed)           0.819    16.755    rv/datapath_01/u_id_iex/instrd[31]_i_10_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.879 f  rv/datapath_01/u_id_iex/instrd[31]_i_6/O
                         net (fo=129, routed)         1.444    18.323    rv/datapath_01/u_id_iex/jumpe_reg
    SLICE_X36Y14         LUT4 (Prop_lut4_I3_O)        0.152    18.475 f  rv/datapath_01/u_id_iex/jumpe_i_2/O
                         net (fo=173, routed)         3.584    22.059    rv/datapath_01/u_rf/flushe
    SLICE_X39Y30         LUT3 (Prop_lut3_I2_O)        0.326    22.385 r  rv/datapath_01/u_rf/rd2e[24]_i_1/O
                         net (fo=1, routed)           0.000    22.385    rv/datapath_01/u_id_iex/rd2e_reg[31]_0[24]
    SLICE_X39Y30         FDCE                                         r  rv/datapath_01/u_id_iex/rd2e_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv/datapath_01/u_id_iex/rs2e_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rv/datapath_01/u_id_iex/pcplus4e_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.208ns  (logic 2.913ns (13.117%)  route 19.295ns (86.883%))
  Logic Levels:           14  (FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE                         0.000     0.000 r  rv/datapath_01/u_id_iex/rs2e_reg[4]/C
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  rv/datapath_01/u_id_iex/rs2e_reg[4]/Q
                         net (fo=5, routed)           1.029     1.448    rv/datapath_01/u_id_iex/rs2e[4]
    SLICE_X39Y17         LUT5 (Prop_lut5_I0_O)        0.296     1.744 r  rv/datapath_01/u_id_iex/writedatm[31]_i_6/O
                         net (fo=8, routed)           1.317     3.061    rv/datapath_01/u_id_iex/writedatm[31]_i_6_n_0
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124     3.185 r  rv/datapath_01/u_id_iex/writedatm[31]_i_3/O
                         net (fo=49, routed)          1.558     4.743    rv/datapath_01/u_id_iex/writedatm[31]_i_3_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.867 f  rv/datapath_01/u_id_iex/writedatm[3]_i_1/O
                         net (fo=3, routed)           0.641     5.508    rv/datapath_01/u_id_iex/writedatae[3]
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.632 f  rv/datapath_01/u_id_iex/sum_carry_i_13/O
                         net (fo=117, routed)         4.477    10.109    rv/datapath_01/u_id_iex/sum_carry_i_13_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.150    10.259 r  rv/datapath_01/u_id_iex/aluresulm[27]_i_11/O
                         net (fo=3, routed)           0.741    11.000    rv/datapath_01/u_id_iex/aluresulm[27]_i_11_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I2_O)        0.350    11.350 r  rv/datapath_01/u_id_iex/aluresulm[25]_i_7/O
                         net (fo=2, routed)           1.006    12.355    rv/datapath_01/u_id_iex/aluresulm[25]_i_7_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.328    12.683 f  rv/datapath_01/u_id_iex/aluresulm[24]_i_5/O
                         net (fo=1, routed)           0.873    13.557    rv/datapath_01/u_id_iex/aluresulm[24]_i_5_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.681 r  rv/datapath_01/u_id_iex/aluresulm[24]_i_1/O
                         net (fo=4, routed)           1.059    14.740    rv/datapath_01/u_id_iex/aluresult[22]
    SLICE_X31Y22         LUT4 (Prop_lut4_I1_O)        0.124    14.864 r  rv/datapath_01/u_id_iex/instrd[31]_i_17/O
                         net (fo=1, routed)           0.949    15.812    rv/datapath_01/u_id_iex/instrd[31]_i_17_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.936 r  rv/datapath_01/u_id_iex/instrd[31]_i_10/O
                         net (fo=1, routed)           0.819    16.755    rv/datapath_01/u_id_iex/instrd[31]_i_10_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.879 f  rv/datapath_01/u_id_iex/instrd[31]_i_6/O
                         net (fo=129, routed)         1.444    18.323    rv/datapath_01/u_id_iex/jumpe_reg
    SLICE_X36Y14         LUT4 (Prop_lut4_I3_O)        0.152    18.475 f  rv/datapath_01/u_id_iex/jumpe_i_2/O
                         net (fo=173, routed)         3.383    21.858    rv/datapath_01/u_if_id/flushe
    SLICE_X38Y31         LUT2 (Prop_lut2_I1_O)        0.350    22.208 r  rv/datapath_01/u_if_id/pcplus4e[27]_i_1/O
                         net (fo=1, routed)           0.000    22.208    rv/datapath_01/u_id_iex/pcplus4e_reg[31]_0[26]
    SLICE_X38Y31         FDCE                                         r  rv/datapath_01/u_id_iex/pcplus4e_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv/datapath_01/u_id_iex/rs2e_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rv/datapath_01/u_id_iex/pcplus4e_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.184ns  (logic 2.889ns (13.023%)  route 19.295ns (86.977%))
  Logic Levels:           14  (FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE                         0.000     0.000 r  rv/datapath_01/u_id_iex/rs2e_reg[4]/C
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  rv/datapath_01/u_id_iex/rs2e_reg[4]/Q
                         net (fo=5, routed)           1.029     1.448    rv/datapath_01/u_id_iex/rs2e[4]
    SLICE_X39Y17         LUT5 (Prop_lut5_I0_O)        0.296     1.744 r  rv/datapath_01/u_id_iex/writedatm[31]_i_6/O
                         net (fo=8, routed)           1.317     3.061    rv/datapath_01/u_id_iex/writedatm[31]_i_6_n_0
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124     3.185 r  rv/datapath_01/u_id_iex/writedatm[31]_i_3/O
                         net (fo=49, routed)          1.558     4.743    rv/datapath_01/u_id_iex/writedatm[31]_i_3_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.867 f  rv/datapath_01/u_id_iex/writedatm[3]_i_1/O
                         net (fo=3, routed)           0.641     5.508    rv/datapath_01/u_id_iex/writedatae[3]
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.632 f  rv/datapath_01/u_id_iex/sum_carry_i_13/O
                         net (fo=117, routed)         4.477    10.109    rv/datapath_01/u_id_iex/sum_carry_i_13_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.150    10.259 r  rv/datapath_01/u_id_iex/aluresulm[27]_i_11/O
                         net (fo=3, routed)           0.741    11.000    rv/datapath_01/u_id_iex/aluresulm[27]_i_11_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I2_O)        0.350    11.350 r  rv/datapath_01/u_id_iex/aluresulm[25]_i_7/O
                         net (fo=2, routed)           1.006    12.355    rv/datapath_01/u_id_iex/aluresulm[25]_i_7_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.328    12.683 f  rv/datapath_01/u_id_iex/aluresulm[24]_i_5/O
                         net (fo=1, routed)           0.873    13.557    rv/datapath_01/u_id_iex/aluresulm[24]_i_5_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.681 r  rv/datapath_01/u_id_iex/aluresulm[24]_i_1/O
                         net (fo=4, routed)           1.059    14.740    rv/datapath_01/u_id_iex/aluresult[22]
    SLICE_X31Y22         LUT4 (Prop_lut4_I1_O)        0.124    14.864 r  rv/datapath_01/u_id_iex/instrd[31]_i_17/O
                         net (fo=1, routed)           0.949    15.812    rv/datapath_01/u_id_iex/instrd[31]_i_17_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.936 r  rv/datapath_01/u_id_iex/instrd[31]_i_10/O
                         net (fo=1, routed)           0.819    16.755    rv/datapath_01/u_id_iex/instrd[31]_i_10_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.879 f  rv/datapath_01/u_id_iex/instrd[31]_i_6/O
                         net (fo=129, routed)         1.444    18.323    rv/datapath_01/u_id_iex/jumpe_reg
    SLICE_X36Y14         LUT4 (Prop_lut4_I3_O)        0.152    18.475 f  rv/datapath_01/u_id_iex/jumpe_i_2/O
                         net (fo=173, routed)         3.383    21.858    rv/datapath_01/u_if_id/flushe
    SLICE_X38Y31         LUT2 (Prop_lut2_I1_O)        0.326    22.184 r  rv/datapath_01/u_if_id/pcplus4e[26]_i_1/O
                         net (fo=1, routed)           0.000    22.184    rv/datapath_01/u_id_iex/pcplus4e_reg[31]_0[25]
    SLICE_X38Y31         FDCE                                         r  rv/datapath_01/u_id_iex/pcplus4e_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv/datapath_01/u_id_iex/rs2e_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rv/datapath_01/u_id_iex/pce_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.162ns  (logic 2.915ns (13.153%)  route 19.247ns (86.847%))
  Logic Levels:           14  (FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE                         0.000     0.000 r  rv/datapath_01/u_id_iex/rs2e_reg[4]/C
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  rv/datapath_01/u_id_iex/rs2e_reg[4]/Q
                         net (fo=5, routed)           1.029     1.448    rv/datapath_01/u_id_iex/rs2e[4]
    SLICE_X39Y17         LUT5 (Prop_lut5_I0_O)        0.296     1.744 r  rv/datapath_01/u_id_iex/writedatm[31]_i_6/O
                         net (fo=8, routed)           1.317     3.061    rv/datapath_01/u_id_iex/writedatm[31]_i_6_n_0
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124     3.185 r  rv/datapath_01/u_id_iex/writedatm[31]_i_3/O
                         net (fo=49, routed)          1.558     4.743    rv/datapath_01/u_id_iex/writedatm[31]_i_3_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.867 f  rv/datapath_01/u_id_iex/writedatm[3]_i_1/O
                         net (fo=3, routed)           0.641     5.508    rv/datapath_01/u_id_iex/writedatae[3]
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.632 f  rv/datapath_01/u_id_iex/sum_carry_i_13/O
                         net (fo=117, routed)         4.477    10.109    rv/datapath_01/u_id_iex/sum_carry_i_13_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.150    10.259 r  rv/datapath_01/u_id_iex/aluresulm[27]_i_11/O
                         net (fo=3, routed)           0.741    11.000    rv/datapath_01/u_id_iex/aluresulm[27]_i_11_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I2_O)        0.350    11.350 r  rv/datapath_01/u_id_iex/aluresulm[25]_i_7/O
                         net (fo=2, routed)           1.006    12.355    rv/datapath_01/u_id_iex/aluresulm[25]_i_7_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.328    12.683 f  rv/datapath_01/u_id_iex/aluresulm[24]_i_5/O
                         net (fo=1, routed)           0.873    13.557    rv/datapath_01/u_id_iex/aluresulm[24]_i_5_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.681 r  rv/datapath_01/u_id_iex/aluresulm[24]_i_1/O
                         net (fo=4, routed)           1.059    14.740    rv/datapath_01/u_id_iex/aluresult[22]
    SLICE_X31Y22         LUT4 (Prop_lut4_I1_O)        0.124    14.864 r  rv/datapath_01/u_id_iex/instrd[31]_i_17/O
                         net (fo=1, routed)           0.949    15.812    rv/datapath_01/u_id_iex/instrd[31]_i_17_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.936 r  rv/datapath_01/u_id_iex/instrd[31]_i_10/O
                         net (fo=1, routed)           0.819    16.755    rv/datapath_01/u_id_iex/instrd[31]_i_10_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.879 f  rv/datapath_01/u_id_iex/instrd[31]_i_6/O
                         net (fo=129, routed)         1.444    18.323    rv/datapath_01/u_id_iex/jumpe_reg
    SLICE_X36Y14         LUT4 (Prop_lut4_I3_O)        0.152    18.475 f  rv/datapath_01/u_id_iex/jumpe_i_2/O
                         net (fo=173, routed)         3.336    21.810    rv/datapath_01/u_if_id/flushe
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.352    22.162 r  rv/datapath_01/u_if_id/pce[18]_i_1/O
                         net (fo=1, routed)           0.000    22.162    rv/datapath_01/u_id_iex/pce_reg[31]_0[17]
    SLICE_X34Y24         FDCE                                         r  rv/datapath_01/u_id_iex/pce_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv/datapath_01/u_id_iex/rs2e_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rv/datapath_01/u_id_iex/pce_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.136ns  (logic 2.889ns (13.051%)  route 19.247ns (86.949%))
  Logic Levels:           14  (FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE                         0.000     0.000 r  rv/datapath_01/u_id_iex/rs2e_reg[4]/C
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  rv/datapath_01/u_id_iex/rs2e_reg[4]/Q
                         net (fo=5, routed)           1.029     1.448    rv/datapath_01/u_id_iex/rs2e[4]
    SLICE_X39Y17         LUT5 (Prop_lut5_I0_O)        0.296     1.744 r  rv/datapath_01/u_id_iex/writedatm[31]_i_6/O
                         net (fo=8, routed)           1.317     3.061    rv/datapath_01/u_id_iex/writedatm[31]_i_6_n_0
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124     3.185 r  rv/datapath_01/u_id_iex/writedatm[31]_i_3/O
                         net (fo=49, routed)          1.558     4.743    rv/datapath_01/u_id_iex/writedatm[31]_i_3_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.867 f  rv/datapath_01/u_id_iex/writedatm[3]_i_1/O
                         net (fo=3, routed)           0.641     5.508    rv/datapath_01/u_id_iex/writedatae[3]
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.632 f  rv/datapath_01/u_id_iex/sum_carry_i_13/O
                         net (fo=117, routed)         4.477    10.109    rv/datapath_01/u_id_iex/sum_carry_i_13_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.150    10.259 r  rv/datapath_01/u_id_iex/aluresulm[27]_i_11/O
                         net (fo=3, routed)           0.741    11.000    rv/datapath_01/u_id_iex/aluresulm[27]_i_11_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I2_O)        0.350    11.350 r  rv/datapath_01/u_id_iex/aluresulm[25]_i_7/O
                         net (fo=2, routed)           1.006    12.355    rv/datapath_01/u_id_iex/aluresulm[25]_i_7_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.328    12.683 f  rv/datapath_01/u_id_iex/aluresulm[24]_i_5/O
                         net (fo=1, routed)           0.873    13.557    rv/datapath_01/u_id_iex/aluresulm[24]_i_5_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.681 r  rv/datapath_01/u_id_iex/aluresulm[24]_i_1/O
                         net (fo=4, routed)           1.059    14.740    rv/datapath_01/u_id_iex/aluresult[22]
    SLICE_X31Y22         LUT4 (Prop_lut4_I1_O)        0.124    14.864 r  rv/datapath_01/u_id_iex/instrd[31]_i_17/O
                         net (fo=1, routed)           0.949    15.812    rv/datapath_01/u_id_iex/instrd[31]_i_17_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.936 r  rv/datapath_01/u_id_iex/instrd[31]_i_10/O
                         net (fo=1, routed)           0.819    16.755    rv/datapath_01/u_id_iex/instrd[31]_i_10_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.879 f  rv/datapath_01/u_id_iex/instrd[31]_i_6/O
                         net (fo=129, routed)         1.444    18.323    rv/datapath_01/u_id_iex/jumpe_reg
    SLICE_X36Y14         LUT4 (Prop_lut4_I3_O)        0.152    18.475 f  rv/datapath_01/u_id_iex/jumpe_i_2/O
                         net (fo=173, routed)         3.336    21.810    rv/datapath_01/u_if_id/flushe
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.326    22.136 r  rv/datapath_01/u_if_id/pce[17]_i_1/O
                         net (fo=1, routed)           0.000    22.136    rv/datapath_01/u_id_iex/pce_reg[31]_0[16]
    SLICE_X34Y24         FDCE                                         r  rv/datapath_01/u_id_iex/pce_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv/datapath_01/u_id_iex/rs2e_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rv/datapath_01/u_id_iex/rd2e_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.074ns  (logic 2.889ns (13.088%)  route 19.185ns (86.912%))
  Logic Levels:           14  (FDCE=1 LUT3=2 LUT4=3 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE                         0.000     0.000 r  rv/datapath_01/u_id_iex/rs2e_reg[4]/C
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  rv/datapath_01/u_id_iex/rs2e_reg[4]/Q
                         net (fo=5, routed)           1.029     1.448    rv/datapath_01/u_id_iex/rs2e[4]
    SLICE_X39Y17         LUT5 (Prop_lut5_I0_O)        0.296     1.744 r  rv/datapath_01/u_id_iex/writedatm[31]_i_6/O
                         net (fo=8, routed)           1.317     3.061    rv/datapath_01/u_id_iex/writedatm[31]_i_6_n_0
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124     3.185 r  rv/datapath_01/u_id_iex/writedatm[31]_i_3/O
                         net (fo=49, routed)          1.558     4.743    rv/datapath_01/u_id_iex/writedatm[31]_i_3_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.867 f  rv/datapath_01/u_id_iex/writedatm[3]_i_1/O
                         net (fo=3, routed)           0.641     5.508    rv/datapath_01/u_id_iex/writedatae[3]
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.632 f  rv/datapath_01/u_id_iex/sum_carry_i_13/O
                         net (fo=117, routed)         4.477    10.109    rv/datapath_01/u_id_iex/sum_carry_i_13_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.150    10.259 r  rv/datapath_01/u_id_iex/aluresulm[27]_i_11/O
                         net (fo=3, routed)           0.741    11.000    rv/datapath_01/u_id_iex/aluresulm[27]_i_11_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I2_O)        0.350    11.350 r  rv/datapath_01/u_id_iex/aluresulm[25]_i_7/O
                         net (fo=2, routed)           1.006    12.355    rv/datapath_01/u_id_iex/aluresulm[25]_i_7_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.328    12.683 f  rv/datapath_01/u_id_iex/aluresulm[24]_i_5/O
                         net (fo=1, routed)           0.873    13.557    rv/datapath_01/u_id_iex/aluresulm[24]_i_5_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.681 r  rv/datapath_01/u_id_iex/aluresulm[24]_i_1/O
                         net (fo=4, routed)           1.059    14.740    rv/datapath_01/u_id_iex/aluresult[22]
    SLICE_X31Y22         LUT4 (Prop_lut4_I1_O)        0.124    14.864 r  rv/datapath_01/u_id_iex/instrd[31]_i_17/O
                         net (fo=1, routed)           0.949    15.812    rv/datapath_01/u_id_iex/instrd[31]_i_17_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.936 r  rv/datapath_01/u_id_iex/instrd[31]_i_10/O
                         net (fo=1, routed)           0.819    16.755    rv/datapath_01/u_id_iex/instrd[31]_i_10_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.879 f  rv/datapath_01/u_id_iex/instrd[31]_i_6/O
                         net (fo=129, routed)         1.444    18.323    rv/datapath_01/u_id_iex/jumpe_reg
    SLICE_X36Y14         LUT4 (Prop_lut4_I3_O)        0.152    18.475 f  rv/datapath_01/u_id_iex/jumpe_i_2/O
                         net (fo=173, routed)         3.273    21.748    rv/datapath_01/u_rf/flushe
    SLICE_X39Y30         LUT3 (Prop_lut3_I2_O)        0.326    22.074 r  rv/datapath_01/u_rf/rd2e[26]_i_1/O
                         net (fo=1, routed)           0.000    22.074    rv/datapath_01/u_id_iex/rd2e_reg[31]_0[26]
    SLICE_X39Y30         FDCE                                         r  rv/datapath_01/u_id_iex/rd2e_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv/datapath_01/u_id_iex/rs2e_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rv/datapath_01/u_id_iex/rd2e_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.070ns  (logic 2.885ns (13.072%)  route 19.185ns (86.928%))
  Logic Levels:           14  (FDCE=1 LUT3=2 LUT4=3 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE                         0.000     0.000 r  rv/datapath_01/u_id_iex/rs2e_reg[4]/C
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  rv/datapath_01/u_id_iex/rs2e_reg[4]/Q
                         net (fo=5, routed)           1.029     1.448    rv/datapath_01/u_id_iex/rs2e[4]
    SLICE_X39Y17         LUT5 (Prop_lut5_I0_O)        0.296     1.744 r  rv/datapath_01/u_id_iex/writedatm[31]_i_6/O
                         net (fo=8, routed)           1.317     3.061    rv/datapath_01/u_id_iex/writedatm[31]_i_6_n_0
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124     3.185 r  rv/datapath_01/u_id_iex/writedatm[31]_i_3/O
                         net (fo=49, routed)          1.558     4.743    rv/datapath_01/u_id_iex/writedatm[31]_i_3_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.867 f  rv/datapath_01/u_id_iex/writedatm[3]_i_1/O
                         net (fo=3, routed)           0.641     5.508    rv/datapath_01/u_id_iex/writedatae[3]
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.632 f  rv/datapath_01/u_id_iex/sum_carry_i_13/O
                         net (fo=117, routed)         4.477    10.109    rv/datapath_01/u_id_iex/sum_carry_i_13_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.150    10.259 r  rv/datapath_01/u_id_iex/aluresulm[27]_i_11/O
                         net (fo=3, routed)           0.741    11.000    rv/datapath_01/u_id_iex/aluresulm[27]_i_11_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I2_O)        0.350    11.350 r  rv/datapath_01/u_id_iex/aluresulm[25]_i_7/O
                         net (fo=2, routed)           1.006    12.355    rv/datapath_01/u_id_iex/aluresulm[25]_i_7_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.328    12.683 f  rv/datapath_01/u_id_iex/aluresulm[24]_i_5/O
                         net (fo=1, routed)           0.873    13.557    rv/datapath_01/u_id_iex/aluresulm[24]_i_5_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.681 r  rv/datapath_01/u_id_iex/aluresulm[24]_i_1/O
                         net (fo=4, routed)           1.059    14.740    rv/datapath_01/u_id_iex/aluresult[22]
    SLICE_X31Y22         LUT4 (Prop_lut4_I1_O)        0.124    14.864 r  rv/datapath_01/u_id_iex/instrd[31]_i_17/O
                         net (fo=1, routed)           0.949    15.812    rv/datapath_01/u_id_iex/instrd[31]_i_17_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.936 r  rv/datapath_01/u_id_iex/instrd[31]_i_10/O
                         net (fo=1, routed)           0.819    16.755    rv/datapath_01/u_id_iex/instrd[31]_i_10_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.879 f  rv/datapath_01/u_id_iex/instrd[31]_i_6/O
                         net (fo=129, routed)         1.444    18.323    rv/datapath_01/u_id_iex/jumpe_reg
    SLICE_X36Y14         LUT4 (Prop_lut4_I3_O)        0.152    18.475 f  rv/datapath_01/u_id_iex/jumpe_i_2/O
                         net (fo=173, routed)         3.273    21.748    rv/datapath_01/u_rf/flushe
    SLICE_X39Y30         LUT3 (Prop_lut3_I2_O)        0.322    22.070 r  rv/datapath_01/u_rf/rd2e[27]_i_1/O
                         net (fo=1, routed)           0.000    22.070    rv/datapath_01/u_id_iex/rd2e_reg[31]_0[27]
    SLICE_X39Y30         FDCE                                         r  rv/datapath_01/u_id_iex/rd2e_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv/datapath_01/u_id_iex/rs2e_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rv/datapath_01/u_id_iex/pcplus4e_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.015ns  (logic 2.915ns (13.241%)  route 19.100ns (86.759%))
  Logic Levels:           14  (FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE                         0.000     0.000 r  rv/datapath_01/u_id_iex/rs2e_reg[4]/C
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  rv/datapath_01/u_id_iex/rs2e_reg[4]/Q
                         net (fo=5, routed)           1.029     1.448    rv/datapath_01/u_id_iex/rs2e[4]
    SLICE_X39Y17         LUT5 (Prop_lut5_I0_O)        0.296     1.744 r  rv/datapath_01/u_id_iex/writedatm[31]_i_6/O
                         net (fo=8, routed)           1.317     3.061    rv/datapath_01/u_id_iex/writedatm[31]_i_6_n_0
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124     3.185 r  rv/datapath_01/u_id_iex/writedatm[31]_i_3/O
                         net (fo=49, routed)          1.558     4.743    rv/datapath_01/u_id_iex/writedatm[31]_i_3_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.867 f  rv/datapath_01/u_id_iex/writedatm[3]_i_1/O
                         net (fo=3, routed)           0.641     5.508    rv/datapath_01/u_id_iex/writedatae[3]
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.632 f  rv/datapath_01/u_id_iex/sum_carry_i_13/O
                         net (fo=117, routed)         4.477    10.109    rv/datapath_01/u_id_iex/sum_carry_i_13_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.150    10.259 r  rv/datapath_01/u_id_iex/aluresulm[27]_i_11/O
                         net (fo=3, routed)           0.741    11.000    rv/datapath_01/u_id_iex/aluresulm[27]_i_11_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I2_O)        0.350    11.350 r  rv/datapath_01/u_id_iex/aluresulm[25]_i_7/O
                         net (fo=2, routed)           1.006    12.355    rv/datapath_01/u_id_iex/aluresulm[25]_i_7_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.328    12.683 f  rv/datapath_01/u_id_iex/aluresulm[24]_i_5/O
                         net (fo=1, routed)           0.873    13.557    rv/datapath_01/u_id_iex/aluresulm[24]_i_5_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.681 r  rv/datapath_01/u_id_iex/aluresulm[24]_i_1/O
                         net (fo=4, routed)           1.059    14.740    rv/datapath_01/u_id_iex/aluresult[22]
    SLICE_X31Y22         LUT4 (Prop_lut4_I1_O)        0.124    14.864 r  rv/datapath_01/u_id_iex/instrd[31]_i_17/O
                         net (fo=1, routed)           0.949    15.812    rv/datapath_01/u_id_iex/instrd[31]_i_17_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.936 r  rv/datapath_01/u_id_iex/instrd[31]_i_10/O
                         net (fo=1, routed)           0.819    16.755    rv/datapath_01/u_id_iex/instrd[31]_i_10_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.879 f  rv/datapath_01/u_id_iex/instrd[31]_i_6/O
                         net (fo=129, routed)         1.444    18.323    rv/datapath_01/u_id_iex/jumpe_reg
    SLICE_X36Y14         LUT4 (Prop_lut4_I3_O)        0.152    18.475 f  rv/datapath_01/u_id_iex/jumpe_i_2/O
                         net (fo=173, routed)         3.188    21.663    rv/datapath_01/u_if_id/flushe
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.352    22.015 r  rv/datapath_01/u_if_id/pcplus4e[21]_i_1/O
                         net (fo=1, routed)           0.000    22.015    rv/datapath_01/u_id_iex/pcplus4e_reg[31]_0[20]
    SLICE_X41Y30         FDCE                                         r  rv/datapath_01/u_id_iex/pcplus4e_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv/datapath_01/u_id_iex/rs2e_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rv/datapath_01/u_id_iex/rd1e_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.007ns  (logic 2.915ns (13.246%)  route 19.092ns (86.754%))
  Logic Levels:           14  (FDCE=1 LUT3=2 LUT4=3 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE                         0.000     0.000 r  rv/datapath_01/u_id_iex/rs2e_reg[4]/C
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  rv/datapath_01/u_id_iex/rs2e_reg[4]/Q
                         net (fo=5, routed)           1.029     1.448    rv/datapath_01/u_id_iex/rs2e[4]
    SLICE_X39Y17         LUT5 (Prop_lut5_I0_O)        0.296     1.744 r  rv/datapath_01/u_id_iex/writedatm[31]_i_6/O
                         net (fo=8, routed)           1.317     3.061    rv/datapath_01/u_id_iex/writedatm[31]_i_6_n_0
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124     3.185 r  rv/datapath_01/u_id_iex/writedatm[31]_i_3/O
                         net (fo=49, routed)          1.558     4.743    rv/datapath_01/u_id_iex/writedatm[31]_i_3_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.867 f  rv/datapath_01/u_id_iex/writedatm[3]_i_1/O
                         net (fo=3, routed)           0.641     5.508    rv/datapath_01/u_id_iex/writedatae[3]
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.632 f  rv/datapath_01/u_id_iex/sum_carry_i_13/O
                         net (fo=117, routed)         4.477    10.109    rv/datapath_01/u_id_iex/sum_carry_i_13_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.150    10.259 r  rv/datapath_01/u_id_iex/aluresulm[27]_i_11/O
                         net (fo=3, routed)           0.741    11.000    rv/datapath_01/u_id_iex/aluresulm[27]_i_11_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I2_O)        0.350    11.350 r  rv/datapath_01/u_id_iex/aluresulm[25]_i_7/O
                         net (fo=2, routed)           1.006    12.355    rv/datapath_01/u_id_iex/aluresulm[25]_i_7_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.328    12.683 f  rv/datapath_01/u_id_iex/aluresulm[24]_i_5/O
                         net (fo=1, routed)           0.873    13.557    rv/datapath_01/u_id_iex/aluresulm[24]_i_5_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.681 r  rv/datapath_01/u_id_iex/aluresulm[24]_i_1/O
                         net (fo=4, routed)           1.059    14.740    rv/datapath_01/u_id_iex/aluresult[22]
    SLICE_X31Y22         LUT4 (Prop_lut4_I1_O)        0.124    14.864 r  rv/datapath_01/u_id_iex/instrd[31]_i_17/O
                         net (fo=1, routed)           0.949    15.812    rv/datapath_01/u_id_iex/instrd[31]_i_17_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.936 r  rv/datapath_01/u_id_iex/instrd[31]_i_10/O
                         net (fo=1, routed)           0.819    16.755    rv/datapath_01/u_id_iex/instrd[31]_i_10_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.879 f  rv/datapath_01/u_id_iex/instrd[31]_i_6/O
                         net (fo=129, routed)         1.444    18.323    rv/datapath_01/u_id_iex/jumpe_reg
    SLICE_X36Y14         LUT4 (Prop_lut4_I3_O)        0.152    18.475 f  rv/datapath_01/u_id_iex/jumpe_i_2/O
                         net (fo=173, routed)         3.180    21.655    rv/datapath_01/u_rf/flushe
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.352    22.007 r  rv/datapath_01/u_rf/rd1e[31]_i_1/O
                         net (fo=1, routed)           0.000    22.007    rv/datapath_01/u_id_iex/rd1e_reg[31]_2[31]
    SLICE_X39Y28         FDCE                                         r  rv/datapath_01/u_id_iex/rd1e_reg[31]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rv/datapath_01/u_iex_imem/writedatm_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem_inst/ram_reg_0_63_3_3/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE                         0.000     0.000 r  rv/datapath_01/u_iex_imem/writedatm_reg[3]/C
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rv/datapath_01/u_iex_imem/writedatm_reg[3]/Q
                         net (fo=1, routed)           0.056     0.197    dmem_inst/ram_reg_0_63_3_3/D
    SLICE_X42Y21         RAMS64E                                      r  dmem_inst/ram_reg_0_63_3_3/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv/datapath_01/u_iex_imem/pcplus4m_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rv/datapath_01/u_imem_iw/pcplus4w_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE                         0.000     0.000 r  rv/datapath_01/u_iex_imem/pcplus4m_reg[14]/C
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rv/datapath_01/u_iex_imem/pcplus4m_reg[14]/Q
                         net (fo=1, routed)           0.056     0.197    rv/datapath_01/u_imem_iw/D[14]
    SLICE_X43Y23         FDCE                                         r  rv/datapath_01/u_imem_iw/pcplus4w_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv/datapath_01/u_iex_imem/pcplus4m_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rv/datapath_01/u_imem_iw/pcplus4w_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE                         0.000     0.000 r  rv/datapath_01/u_iex_imem/pcplus4m_reg[17]/C
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rv/datapath_01/u_iex_imem/pcplus4m_reg[17]/Q
                         net (fo=1, routed)           0.056     0.197    rv/datapath_01/u_imem_iw/D[17]
    SLICE_X43Y24         FDCE                                         r  rv/datapath_01/u_imem_iw/pcplus4w_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv/datapath_01/u_iex_imem/pcplus4m_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rv/datapath_01/u_imem_iw/pcplus4w_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE                         0.000     0.000 r  rv/datapath_01/u_iex_imem/pcplus4m_reg[23]/C
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rv/datapath_01/u_iex_imem/pcplus4m_reg[23]/Q
                         net (fo=1, routed)           0.056     0.197    rv/datapath_01/u_imem_iw/D[23]
    SLICE_X39Y31         FDCE                                         r  rv/datapath_01/u_imem_iw/pcplus4w_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv/datapath_01/u_iex_imem/pcplus4m_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rv/datapath_01/u_imem_iw/pcplus4w_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE                         0.000     0.000 r  rv/datapath_01/u_iex_imem/pcplus4m_reg[24]/C
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rv/datapath_01/u_iex_imem/pcplus4m_reg[24]/Q
                         net (fo=1, routed)           0.056     0.197    rv/datapath_01/u_imem_iw/D[24]
    SLICE_X39Y31         FDCE                                         r  rv/datapath_01/u_imem_iw/pcplus4w_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv/datapath_01/u_iex_imem/pcplus4m_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rv/datapath_01/u_imem_iw/pcplus4w_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE                         0.000     0.000 r  rv/datapath_01/u_iex_imem/pcplus4m_reg[29]/C
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rv/datapath_01/u_iex_imem/pcplus4m_reg[29]/Q
                         net (fo=1, routed)           0.056     0.197    rv/datapath_01/u_imem_iw/D[29]
    SLICE_X39Y31         FDCE                                         r  rv/datapath_01/u_imem_iw/pcplus4w_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv/datapath_01/u_id_iex/pcplus4e_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rv/datapath_01/u_iex_imem/pcplus4m_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDCE                         0.000     0.000 r  rv/datapath_01/u_id_iex/pcplus4e_reg[1]/C
    SLICE_X42Y14         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  rv/datapath_01/u_id_iex/pcplus4e_reg[1]/Q
                         net (fo=1, routed)           0.056     0.220    rv/datapath_01/u_iex_imem/pcplus4m_reg[31]_1[1]
    SLICE_X42Y14         FDCE                                         r  rv/datapath_01/u_iex_imem/pcplus4m_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv/datapath_01/u_id_iex/pcplus4e_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rv/datapath_01/u_iex_imem/pcplus4m_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.993%)  route 0.105ns (45.007%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE                         0.000     0.000 r  rv/datapath_01/u_id_iex/pcplus4e_reg[21]/C
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  rv/datapath_01/u_id_iex/pcplus4e_reg[21]/Q
                         net (fo=1, routed)           0.105     0.233    rv/datapath_01/u_iex_imem/pcplus4m_reg[31]_1[21]
    SLICE_X43Y30         FDCE                                         r  rv/datapath_01/u_iex_imem/pcplus4m_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv/datapath_01/u_id_iex/pcplus4e_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rv/datapath_01/u_iex_imem/pcplus4m_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDCE                         0.000     0.000 r  rv/datapath_01/u_id_iex/pcplus4e_reg[6]/C
    SLICE_X41Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rv/datapath_01/u_id_iex/pcplus4e_reg[6]/Q
                         net (fo=1, routed)           0.104     0.245    rv/datapath_01/u_iex_imem/pcplus4m_reg[31]_1[6]
    SLICE_X41Y15         FDCE                                         r  rv/datapath_01/u_iex_imem/pcplus4m_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv/datapath_01/u_imem_iw/rdw_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rv/datapath_01/u_rf/rf_reg_r1_0_31_6_11/RAMA/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE                         0.000     0.000 r  rv/datapath_01/u_imem_iw/rdw_reg[4]/C
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rv/datapath_01/u_imem_iw/rdw_reg[4]/Q
                         net (fo=95, routed)          0.104     0.245    rv/datapath_01/u_rf/rf_reg_r1_0_31_6_11/ADDRD4
    SLICE_X38Y17         RAMD32                                       r  rv/datapath_01/u_rf/rf_reg_r1_0_31_6_11/RAMA/WADR4
  -------------------------------------------------------------------    -------------------





