{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703089561023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703089561023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 18:26:00 2023 " "Processing started: Wed Dec 20 18:26:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703089561023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703089561023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiments -c experiments " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiments -c experiments" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703089561023 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1703089561139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sizing.vhd 2 0 " "Found 2 design units, including 0 entities, in source file sizing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sizing " "Found design unit 1: sizing" {  } { { "sizing.vhd" "" { Text "/home/atom/Projects/FPGA/dev_board/sizing.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703089566074 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sizing-body " "Found design unit 2: sizing-body" {  } { { "sizing.vhd" "" { Text "/home/atom/Projects/FPGA/dev_board/sizing.vhd" 194 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703089566074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703089566074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file experiments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 experiments-rtl " "Found design unit 1: experiments-rtl" {  } { { "experiments.vhd" "" { Text "/home/atom/Projects/FPGA/dev_board/experiments.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703089566075 ""} { "Info" "ISGN_ENTITY_NAME" "1 experiments " "Found entity 1: experiments" {  } { { "experiments.vhd" "" { Text "/home/atom/Projects/FPGA/dev_board/experiments.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703089566075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703089566075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7seg-converter " "Found design unit 1: bcd_to_7seg-converter" {  } { { "bcd_to_7seg.vhd" "" { Text "/home/atom/Projects/FPGA/dev_board/bcd_to_7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703089566076 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Found entity 1: bcd_to_7seg" {  } { { "bcd_to_7seg.vhd" "" { Text "/home/atom/Projects/FPGA/dev_board/bcd_to_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703089566076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703089566076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_tools.vhd 2 0 " "Found 2 design units, including 0 entities, in source file bcd_tools.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_TOOLS " "Found design unit 1: BCD_TOOLS" {  } { { "bcd_tools.vhd" "" { Text "/home/atom/Projects/FPGA/dev_board/bcd_tools.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703089566076 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 BCD_TOOLS-body " "Found design unit 2: BCD_TOOLS-body" {  } { { "bcd_tools.vhd" "" { Text "/home/atom/Projects/FPGA/dev_board/bcd_tools.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703089566076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703089566076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pulse_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/pulse_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_generator-generator " "Found design unit 1: pulse_generator-generator" {  } { { "output_files/pulse_generator.vhd" "" { Text "/home/atom/Projects/FPGA/dev_board/output_files/pulse_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703089566076 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_generator " "Found entity 1: pulse_generator" {  } { { "output_files/pulse_generator.vhd" "" { Text "/home/atom/Projects/FPGA/dev_board/output_files/pulse_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703089566076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703089566076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiments " "Elaborating entity \"experiments\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703089566110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_generator pulse_generator:slow_clock " "Elaborating entity \"pulse_generator\" for hierarchy \"pulse_generator:slow_clock\"" {  } { { "experiments.vhd" "slow_clock" { Text "/home/atom/Projects/FPGA/dev_board/experiments.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703089566118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_generator pulse_generator:display_clock " "Elaborating entity \"pulse_generator\" for hierarchy \"pulse_generator:display_clock\"" {  } { { "experiments.vhd" "display_clock" { Text "/home/atom/Projects/FPGA/dev_board/experiments.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703089566120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7seg bcd_to_7seg:bcd_coverter " "Elaborating entity \"bcd_to_7seg\" for hierarchy \"bcd_to_7seg:bcd_coverter\"" {  } { { "experiments.vhd" "bcd_coverter" { Text "/home/atom/Projects/FPGA/dev_board/experiments.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703089566121 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_segments\[7\] VCC " "Pin \"o_segments\[7\]\" is stuck at VCC" {  } { { "experiments.vhd" "" { Text "/home/atom/Projects/FPGA/dev_board/experiments.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703089567671 "|experiments|o_segments[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1703089567671 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703089567749 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703089568249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703089568249 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switch_1 " "No output dependent on input pin \"i_switch_1\"" {  } { { "experiments.vhd" "" { Text "/home/atom/Projects/FPGA/dev_board/experiments.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703089568271 "|experiments|i_switch_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switch_2 " "No output dependent on input pin \"i_switch_2\"" {  } { { "experiments.vhd" "" { Text "/home/atom/Projects/FPGA/dev_board/experiments.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703089568271 "|experiments|i_switch_2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1703089568271 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703089568271 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703089568271 ""} { "Info" "ICUT_CUT_TM_LCELLS" "159 " "Implemented 159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703089568271 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703089568271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703089568275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 18:26:08 2023 " "Processing ended: Wed Dec 20 18:26:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703089568275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703089568275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703089568275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703089568275 ""}
