// Seed: 2657687330
module module_0 #(
    parameter id_6 = 32'd49,
    parameter id_7 = 32'd64
);
  logic [7:0] id_1;
  assign id_1 = id_1[1];
  wire id_2;
  tri0 id_3;
  wire id_4, id_5;
  always #(1 < 1) id_3 = 1;
  if (id_1)
    if (id_1) begin : LABEL_0
      defparam id_6.id_7 = 1;
    end
  wire id_8;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input wor id_2,
    input tri1 id_3,
    input uwire id_4
);
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
