// Seed: 1787610156
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    output supply0 id_2,
    output supply1 id_3,
    input wand id_4,
    output supply1 id_5,
    output supply0 id_6,
    output wire id_7,
    input uwire id_8,
    output uwire id_9,
    output wor id_10,
    input wor id_11
    , id_26, id_27,
    output uwire id_12,
    input uwire id_13,
    output wor id_14,
    input uwire id_15,
    input supply0 id_16,
    output supply1 id_17,
    output tri id_18,
    input wor id_19,
    input tri1 id_20,
    input tri id_21,
    input wand id_22,
    output supply1 id_23,
    output wand id_24
);
  assign id_18 = id_1;
  wire id_28 = 1'b0 || 1;
  module_0 modCall_1 (
      id_28,
      id_26,
      id_26,
      id_26,
      id_26,
      id_28,
      id_28,
      id_26
  );
  int id_29;
endmodule
