# ğŸ” **Digital Safe Lock System â€“ RTL Design**

## ğŸ“– Project Description  
This project implements a **digital electronic safe lock system**, designed using **RTL (Register Transfer Level)** methodology and described in **VHDL**. The system includes the following features:  

- âœ… **9-digit password input (36 bits)**
- âœ… Configurable **operation modes (4 bits)**
- âœ… **Temporary lock** after three failed attempts  
- âœ… **LED and 7-segment display** status indicators  
- âœ… **Locking motor control**  

---

## ğŸ“œ System Architecture  

ğŸ“Œ **High-Level FSM** â€“ Models the system's behavior.  
ğŸ“Œ **Data Path Diagram** â€“ Defines the interconnections between components.  
ğŸ“Œ **Controller Diagram** â€“ Details the FSM states and transitions.  
ğŸ“Œ **VHDL Implementation** â€“ RTL code for synthesis and simulation.

---
# ğŸ” **Digital Safe Lock System â€“ RTL Design**

## ğŸ“– Project Description  
This project implements a **digital electronic safe lock system**, designed using **RTL (Register Transfer Level)** methodology and described in **VHDL**. The system includes the following features:  

- âœ… **9-digit password input (36 bits)**
- âœ… Configurable **operation modes (4 bits)**
- âœ… **Temporary lock** after three failed attempts  
- âœ… **LED and 7-segment display** status indicators  
- âœ… **Locking motor control**  

---

## ğŸ“œ System Architecture  

ğŸ“Œ **High-Level FSM** â€“ Models the system's behavior.  
ğŸ“Œ **Data Path Diagram** â€“ Defines the interconnections between components.  
ğŸ“Œ **Controller Diagram** â€“ Details the FSM states and transitions.  
ğŸ“Œ **VHDL Implementation** â€“ RTL code for synthesis and simulation.

---

## ğŸ¯ Requirements  

âœ” **Quartus II** for synthesis and testing  
âœ” **FPGA board** for hardware implementation  
âœ” Knowledge of **VHDL** and **FSMs**

---

## ğŸ“‚ Repository Structure  

```plaintext
/Digital_Safe_Lock  
â”‚â”€â”€ /docs               # Documentation and diagrams  
â”‚â”€â”€ /src                # VHDL source code  
â”‚â”€â”€ /simulation         # Test and simulation files  

