# 21-Days-of-RTL
This repository is a structured learning and practice plan to master Register-Transfer Level (RTL) design in 21 days. It includes daily challenges, tutorials, and examples focusing on key concepts like combinational and sequential logic design, state machines, timing analysis, and optimization techniques
