TimeQuest Timing Analyzer report for Processador
Mon Nov 06 19:32:46 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; Processador                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.7%      ;
;     Processor 3            ;   0.7%      ;
;     Processor 4            ;   0.7%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 137.51 MHz ; 137.51 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -6.272 ; -544.019        ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.383 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -297.948                      ;
+----------+--------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.272 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[13]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 7.255      ;
; -6.236 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[13]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.016      ; 7.250      ;
; -6.215 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[12]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.016      ; 7.229      ;
; -6.164 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[14]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.045      ; 7.207      ;
; -6.138 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[12]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 7.121      ;
; -6.087 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[14]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 7.099      ;
; -6.037 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[15]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 7.049      ;
; -5.989 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[15]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.045      ; 7.032      ;
; -5.978 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[6]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.016      ; 6.992      ;
; -5.922 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[11]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 6.934      ;
; -5.915 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[4]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.016      ; 6.929      ;
; -5.901 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[6]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 6.884      ;
; -5.900 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[5]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 6.883      ;
; -5.895 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[3]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 6.901      ;
; -5.888 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[11]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.045      ; 6.931      ;
; -5.846 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[5]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.016      ; 6.860      ;
; -5.838 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[4]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 6.821      ;
; -5.791 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[9]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 6.803      ;
; -5.757 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[9]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.045      ; 6.800      ;
; -5.753 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 6.759      ;
; -5.752 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[10]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.045      ; 6.795      ;
; -5.731 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.039      ; 6.768      ;
; -5.675 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[10]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 6.687      ;
; -5.674 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 6.592      ;
; -5.621 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[8]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.045      ; 6.664      ;
; -5.620 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 6.626      ;
; -5.613 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.562      ;
; -5.566 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.039      ; 6.603      ;
; -5.558 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[3]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.039      ; 6.595      ;
; -5.544 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[8]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 6.556      ;
; -5.512 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[7]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 6.524      ;
; -5.465 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[7]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.045      ; 6.508      ;
; -5.414 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.966      ;
; -5.333 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 5.916      ;
; -5.301 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.853      ;
; -5.288 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 6.262      ;
; -5.281 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.833      ;
; -5.240 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.792      ;
; -5.207 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 6.212      ;
; -5.202 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.754      ;
; -5.180 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; imm[2]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.441     ; 5.737      ;
; -5.180 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; imm[0]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.441     ; 5.737      ;
; -5.151 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegC[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.703      ;
; -5.151 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegC[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.703      ;
; -5.151 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegC[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.703      ;
; -5.151 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegC[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.703      ;
; -5.137 ; ALU:alu|resultado[3]                                                                                                 ; conversor7segmentos:conversor0|z[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.576     ; 5.444      ;
; -5.135 ; ALU:alu|resultado[2]                                                                                                 ; conversor7segmentos:conversor0|z[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.576     ; 5.442      ;
; -5.122 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 6.080      ;
; -5.101 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 5.684      ;
; -5.096 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.648      ;
; -5.082 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 5.665      ;
; -5.076 ; ALU:alu|resultado[3]                                                                                                 ; conversor7segmentos:conversor0|z[2]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.575     ; 5.384      ;
; -5.062 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 5.645      ;
; -5.042 ; ALU:alu|resultado[2]                                                                                                 ; conversor7segmentos:conversor0|z[2]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.575     ; 5.350      ;
; -5.030 ; ALU:alu|resultado[1]                                                                                                 ; conversor7segmentos:conversor0|z[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.576     ; 5.337      ;
; -5.021 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 5.604      ;
; -5.007 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; imm[3]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.559      ;
; -5.007 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; imm[1]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.559      ;
; -4.997 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; imm[2]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.410     ; 5.585      ;
; -4.997 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; imm[0]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.410     ; 5.585      ;
; -4.966 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegC[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 5.549      ;
; -4.966 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegC[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 5.549      ;
; -4.966 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegC[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 5.549      ;
; -4.966 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegC[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 5.549      ;
; -4.917 ; ALU:alu|resultado[1]                                                                                                 ; conversor7segmentos:conversor0|z[2]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.575     ; 5.225      ;
; -4.903 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 5.892      ;
; -4.877 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 5.460      ;
; -4.871 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.423      ;
; -4.867 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.419      ;
; -4.857 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegB[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.409      ;
; -4.803 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; imm[3]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 5.386      ;
; -4.803 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; imm[1]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 5.386      ;
; -4.770 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 5.353      ;
; -4.766 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 5.349      ;
; -4.762 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a6~porta_address_reg0  ; Banco_registradores:banco|registradores_rtl_0_bypass[8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.314      ;
; -4.684 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegA[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.236      ;
; -4.638 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegB[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 5.221      ;
; -4.635 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a6~porta_address_reg0  ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.609      ;
; -4.623 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a2~porta_address_reg0  ; Banco_registradores:banco|registradores_rtl_1_bypass[8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.453     ; 5.168      ;
; -4.603 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegA[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 5.186      ;
; -4.591 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a4~porta_address_reg0  ; Banco_registradores:banco|registradores_rtl_0_bypass[4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.448     ; 5.141      ;
; -4.574 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a2~porta_address_reg0  ; Banco_registradores:banco|registradores_rtl_1_bypass[6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.453     ; 5.119      ;
; -4.548 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegB[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.100      ;
; -4.547 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegB[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.099      ;
; -4.545 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegB[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.097      ;
; -4.493 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a0~porta_address_reg0  ; Banco_registradores:banco|registradores_rtl_1_bypass[4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.422     ; 5.069      ;
; -4.486 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegA[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.038      ;
; -4.484 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegA[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.036      ;
; -4.483 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegA[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.035      ;
; -4.479 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Controle:controle|EscReg                                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 5.062      ;
; -4.471 ; ALU:alu|resultado[0]                                                                                                 ; conversor7segmentos:conversor0|z[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.484     ; 4.870      ;
; -4.464 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a4~porta_address_reg0  ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 5.436      ;
; -4.392 ; ALU:alu|resultado[3]                                                                                                 ; conversor7segmentos:conversor0|z[1]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.567     ; 4.708      ;
; -4.386 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegA[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 4.969      ;
; -4.384 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegA[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 4.967      ;
; -4.383 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegA[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 4.966      ;
; -4.370 ; ALU:alu|resultado[3]                                                                                                 ; conversor7segmentos:conversor0|z[5]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.596     ; 4.659      ;
; -4.365 ; ALU:alu|resultado[3]                                                                                                 ; conversor7segmentos:conversor0|z[6]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.593     ; 4.657      ;
; -4.350 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a2~porta_address_reg0  ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 5.301      ;
+--------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; dadoBanco[14]                                            ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.045      ;
; 0.383 ; endRegC[1]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.046      ;
; 0.391 ; endRegC[2]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.054      ;
; 0.400 ; dadoBanco[15]                                            ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.062      ;
; 0.403 ; endRegA[0]                                               ; endRegA[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; endRegA[1]                                               ; endRegA[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; endRegA[2]                                               ; endRegA[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; endRegB[2]                                               ; endRegB[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; endRegB[3]                                               ; endRegB[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; endRegB[1]                                               ; endRegB[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; endRegB[0]                                               ; endRegB[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; endRegA[3]                                               ; endRegA[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Controle:controle|EscReg                                 ; Controle:controle|EscReg                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; dadoBanco[12]                                            ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.069      ;
; 0.420 ; Banco_registradores:banco|registradores_rtl_1_bypass[24] ; Banco_registradores:banco|regsaidaB[7]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.686      ;
; 0.420 ; Banco_registradores:banco|registradores_rtl_1_bypass[12] ; Banco_registradores:banco|regsaidaB[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.686      ;
; 0.421 ; Banco_registradores:banco|registradores_rtl_1_bypass[40] ; Banco_registradores:banco|regsaidaB[15]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.687      ;
; 0.421 ; Banco_registradores:banco|registradores_rtl_1_bypass[38] ; Banco_registradores:banco|regsaidaB[14]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.687      ;
; 0.421 ; Banco_registradores:banco|registradores_rtl_1_bypass[32] ; Banco_registradores:banco|regsaidaB[11]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.687      ;
; 0.421 ; Banco_registradores:banco|registradores_rtl_1_bypass[18] ; Banco_registradores:banco|regsaidaB[4]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.687      ;
; 0.421 ; Banco_registradores:banco|registradores_rtl_1_bypass[16] ; Banco_registradores:banco|regsaidaB[3]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.687      ;
; 0.423 ; Banco_registradores:banco|registradores_rtl_1_bypass[20] ; Banco_registradores:banco|regsaidaB[5]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.689      ;
; 0.451 ; dadoBanco[15]                                            ; Banco_registradores:banco|registradores_rtl_1_bypass[39]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.717      ;
; 0.553 ; Banco_registradores:banco|registradores_rtl_1_bypass[29] ; Banco_registradores:banco|regsaidaB[10]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; Banco_registradores:banco|registradores_rtl_1_bypass[37] ; Banco_registradores:banco|regsaidaB[14]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; Banco_registradores:banco|registradores_rtl_1_bypass[15] ; Banco_registradores:banco|regsaidaB[3]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; Banco_registradores:banco|registradores_rtl_1_bypass[9]  ; Banco_registradores:banco|regsaidaB[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; Banco_registradores:banco|registradores_rtl_1_bypass[39] ; Banco_registradores:banco|regsaidaB[15]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.820      ;
; 0.555 ; Banco_registradores:banco|registradores_rtl_0_bypass[19] ; Banco_registradores:banco|regsaidaA[5]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.822      ;
; 0.555 ; Banco_registradores:banco|registradores_rtl_1_bypass[33] ; Banco_registradores:banco|regsaidaB[12]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; Banco_registradores:banco|registradores_rtl_1_bypass[13] ; Banco_registradores:banco|regsaidaB[2]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; Banco_registradores:banco|registradores_rtl_1_bypass[11] ; Banco_registradores:banco|regsaidaB[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.821      ;
; 0.605 ; PC[5]                                                    ; Banco_registradores:banco|registradores_rtl_1_bypass[19]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.888      ;
; 0.606 ; PC[4]                                                    ; Banco_registradores:banco|registradores_rtl_1_bypass[17]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.889      ;
; 0.606 ; PC[6]                                                    ; Banco_registradores:banco|registradores_rtl_1_bypass[21]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.889      ;
; 0.610 ; Controle:controle|EscReg                                 ; Banco_registradores:banco|registradores_rtl_1_bypass[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.875      ;
; 0.623 ; dadoBanco[13]                                            ; Banco_registradores:banco|registradores_rtl_1_bypass[35]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.889      ;
; 0.624 ; dadoBanco[12]                                            ; Banco_registradores:banco|registradores_rtl_1_bypass[33]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.890      ;
; 0.625 ; dadoBanco[14]                                            ; Banco_registradores:banco|registradores_rtl_1_bypass[37]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.891      ;
; 0.628 ; Controle:controle|EscReg                                 ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.291      ;
; 0.631 ; endRegC[0]                                               ; Banco_registradores:banco|registradores_rtl_1_bypass[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.896      ;
; 0.631 ; endRegC[3]                                               ; Banco_registradores:banco|registradores_rtl_0_bypass[7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.896      ;
; 0.631 ; endRegC[3]                                               ; Banco_registradores:banco|registradores_rtl_1_bypass[7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.896      ;
; 0.632 ; endRegC[0]                                               ; Banco_registradores:banco|registradores_rtl_0_bypass[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.897      ;
; 0.638 ; Banco_registradores:banco|registradores_rtl_1_bypass[31] ; Banco_registradores:banco|regsaidaB[11]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.904      ;
; 0.639 ; ALU:alu|resultado[6]                                     ; PC[6]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 0.890      ;
; 0.639 ; ALU:alu|resultado[8]                                     ; PC[8]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 0.889      ;
; 0.640 ; Banco_registradores:banco|registradores_rtl_0_bypass[15] ; Banco_registradores:banco|regsaidaA[3]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; Banco_registradores:banco|registradores_rtl_0_bypass[13] ; Banco_registradores:banco|regsaidaA[2]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; Banco_registradores:banco|registradores_rtl_0_bypass[9]  ; Banco_registradores:banco|regsaidaA[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; ALU:alu|resultado[5]                                     ; PC[5]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 0.891      ;
; 0.640 ; ALU:alu|resultado[9]                                     ; PC[9]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 0.890      ;
; 0.641 ; Banco_registradores:banco|registradores_rtl_0_bypass[11] ; Banco_registradores:banco|regsaidaA[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.907      ;
; 0.641 ; Banco_registradores:banco|regsaidaB[13]                  ; ALU:alu|resultado[13]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.521      ; 1.348      ;
; 0.642 ; ALU:alu|resultado[7]                                     ; PC[7]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 0.892      ;
; 0.650 ; endRegB[0]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.314      ;
; 0.655 ; Banco_registradores:banco|registradores_rtl_0_bypass[21] ; Banco_registradores:banco|regsaidaA[6]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; Banco_registradores:banco|registradores_rtl_0_bypass[17] ; Banco_registradores:banco|regsaidaA[4]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Banco_registradores:banco|registradores_rtl_0_bypass[23] ; Banco_registradores:banco|regsaidaA[7]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Banco_registradores:banco|registradores_rtl_1_bypass[10] ; Banco_registradores:banco|regsaidaB[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; Banco_registradores:banco|regsaidaB[14]                  ; ALU:alu|resultado[14]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.551      ; 1.394      ;
; 0.657 ; Banco_registradores:banco|registradores_rtl_1_bypass[36] ; Banco_registradores:banco|regsaidaB[13]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; Banco_registradores:banco|registradores_rtl_1_bypass[34] ; Banco_registradores:banco|regsaidaB[12]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; endRegB[3]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.322      ;
; 0.658 ; endRegC[2]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.338      ;
; 0.661 ; Banco_registradores:banco|regsaidaB[15]                  ; ALU:alu|resultado[15]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.551      ; 1.398      ;
; 0.663 ; Banco_registradores:banco|regsaidaB[5]                   ; ALU:alu|resultado[5]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.521      ; 1.370      ;
; 0.669 ; Banco_registradores:banco|registradores_rtl_1_bypass[22] ; Banco_registradores:banco|regsaidaB[6]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.935      ;
; 0.672 ; endRegC[1]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.352      ;
; 0.682 ; endRegB[1]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.346      ;
; 0.689 ; endRegB[2]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.353      ;
; 0.690 ; dadoBanco[13]                                            ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.352      ;
; 0.693 ; endRegC[0]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.373      ;
; 0.696 ; Banco_registradores:banco|registradores_rtl_1_bypass[30] ; Banco_registradores:banco|regsaidaB[10]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.962      ;
; 0.697 ; Banco_registradores:banco|registradores_rtl_1_bypass[14] ; Banco_registradores:banco|regsaidaB[2]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.963      ;
; 0.702 ; Banco_registradores:banco|regsaidaB[10]                  ; ALU:alu|resultado[10]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.553      ; 1.441      ;
; 0.726 ; endRegC[3]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.406      ;
; 0.728 ; Banco_registradores:banco|regsaidaB[12]                  ; ALU:alu|resultado[12]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.521      ; 1.435      ;
; 0.763 ; PC[5]                                                    ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.033      ;
; 0.764 ; endRegA[2]                                               ; Banco_registradores:banco|registradores_rtl_0_bypass[6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.030      ;
; 0.764 ; endRegB[0]                                               ; Banco_registradores:banco|registradores_rtl_1_bypass[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.030      ;
; 0.766 ; endRegA[0]                                               ; Banco_registradores:banco|registradores_rtl_0_bypass[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.032      ;
; 0.772 ; PC[0]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.050      ;
; 0.774 ; PC[9]                                                    ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.017      ;
; 0.779 ; PC[6]                                                    ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.049      ;
; 0.779 ; PC[1]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.022      ;
; 0.785 ; PC[11]                                                   ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.028      ;
; 0.793 ; PC[6]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a6~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.062      ;
; 0.793 ; PC[4]                                                    ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.063      ;
; 0.797 ; PC[1]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a8~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 1.032      ;
; 0.797 ; PC[2]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.040      ;
; 0.797 ; PC[4]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.066      ;
; 0.801 ; PC[7]                                                    ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.044      ;
; 0.804 ; PC[8]                                                    ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.047      ;
; 0.807 ; ALU:alu|resultado[10]                                    ; PC[10]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.057      ;
; 0.809 ; PC[4]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a6~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.078      ;
; 0.814 ; PC[7]                                                    ; Banco_registradores:banco|registradores_rtl_1_bypass[23]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.098      ;
; 0.816 ; PC[3]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.059      ;
; 0.818 ; PC[6]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a4~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.089      ;
; 0.821 ; PC[4]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a4~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.092      ;
+-------+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 151.31 MHz ; 151.31 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -5.609 ; -479.747       ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.355 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -297.244                     ;
+----------+--------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.609 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[13]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 6.607      ;
; -5.559 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[13]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 6.588      ;
; -5.524 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[12]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 6.553      ;
; -5.446 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[14]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.056      ; 6.501      ;
; -5.423 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[12]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 6.421      ;
; -5.373 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[15]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.025      ; 6.397      ;
; -5.363 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[14]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.025      ; 6.387      ;
; -5.330 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[6]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 6.359      ;
; -5.323 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[15]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.056      ; 6.378      ;
; -5.291 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[5]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 6.289      ;
; -5.279 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[3]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.021      ; 6.299      ;
; -5.275 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[4]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 6.304      ;
; -5.261 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[11]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.025      ; 6.285      ;
; -5.241 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[5]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 6.270      ;
; -5.229 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[6]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 6.227      ;
; -5.211 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[11]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.056      ; 6.266      ;
; -5.174 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[4]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 6.172      ;
; -5.145 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[9]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.025      ; 6.169      ;
; -5.142 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.021      ; 6.162      ;
; -5.110 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 6.043      ;
; -5.096 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[10]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.056      ; 6.151      ;
; -5.095 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[9]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.056      ; 6.150      ;
; -5.086 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.052      ; 6.137      ;
; -5.045 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 6.009      ;
; -5.017 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.021      ; 6.037      ;
; -4.995 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[10]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.025      ; 6.019      ;
; -4.981 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[8]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.056      ; 6.036      ;
; -4.966 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[3]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.052      ; 6.017      ;
; -4.957 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.052      ; 6.008      ;
; -4.913 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[7]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.025      ; 5.937      ;
; -4.889 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.399     ; 5.489      ;
; -4.880 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[8]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.025      ; 5.904      ;
; -4.863 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[7]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.056      ; 5.918      ;
; -4.820 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.368     ; 5.451      ;
; -4.806 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 5.776      ;
; -4.764 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.399     ; 5.364      ;
; -4.747 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.399     ; 5.347      ;
; -4.737 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 5.738      ;
; -4.689 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.398     ; 5.290      ;
; -4.660 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.398     ; 5.261      ;
; -4.633 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; imm[2]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.393     ; 5.239      ;
; -4.633 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; imm[0]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.393     ; 5.239      ;
; -4.618 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 5.571      ;
; -4.612 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegC[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.399     ; 5.212      ;
; -4.612 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegC[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.399     ; 5.212      ;
; -4.612 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegC[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.399     ; 5.212      ;
; -4.612 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegC[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.399     ; 5.212      ;
; -4.591 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 5.223      ;
; -4.588 ; ALU:alu|resultado[3]                                                                                                 ; conversor7segmentos:conversor0|z[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.533     ; 4.942      ;
; -4.561 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.398     ; 5.162      ;
; -4.550 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.368     ; 5.181      ;
; -4.548 ; ALU:alu|resultado[2]                                                                                                 ; conversor7segmentos:conversor0|z[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.533     ; 4.902      ;
; -4.533 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.368     ; 5.164      ;
; -4.487 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; imm[3]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.398     ; 5.088      ;
; -4.487 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; imm[1]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.398     ; 5.088      ;
; -4.484 ; ALU:alu|resultado[3]                                                                                                 ; conversor7segmentos:conversor0|z[2]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.531     ; 4.840      ;
; -4.475 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 5.107      ;
; -4.457 ; ALU:alu|resultado[1]                                                                                                 ; conversor7segmentos:conversor0|z[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.533     ; 4.811      ;
; -4.453 ; ALU:alu|resultado[2]                                                                                                 ; conversor7segmentos:conversor0|z[2]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.531     ; 4.809      ;
; -4.440 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; imm[2]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.362     ; 5.077      ;
; -4.440 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; imm[0]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.362     ; 5.077      ;
; -4.412 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegC[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.368     ; 5.043      ;
; -4.412 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegC[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.368     ; 5.043      ;
; -4.412 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegC[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.368     ; 5.043      ;
; -4.412 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegC[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.368     ; 5.043      ;
; -4.404 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 5.388      ;
; -4.351 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.398     ; 4.952      ;
; -4.349 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.398     ; 4.950      ;
; -4.347 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 4.979      ;
; -4.345 ; ALU:alu|resultado[1]                                                                                                 ; conversor7segmentos:conversor0|z[2]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.531     ; 4.701      ;
; -4.335 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegB[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.398     ; 4.936      ;
; -4.282 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 4.914      ;
; -4.280 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 4.912      ;
; -4.278 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; imm[3]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 4.910      ;
; -4.278 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; imm[1]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 4.910      ;
; -4.276 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a6~porta_address_reg0  ; Banco_registradores:banco|registradores_rtl_0_bypass[8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.399     ; 4.876      ;
; -4.209 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegA[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.399     ; 4.809      ;
; -4.193 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a6~porta_address_reg0  ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 5.163      ;
; -4.140 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegA[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.368     ; 4.771      ;
; -4.138 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a2~porta_address_reg0  ; Banco_registradores:banco|registradores_rtl_1_bypass[8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.407     ; 4.730      ;
; -4.121 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegB[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 4.753      ;
; -4.109 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a4~porta_address_reg0  ; Banco_registradores:banco|registradores_rtl_0_bypass[4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.403     ; 4.705      ;
; -4.105 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a2~porta_address_reg0  ; Banco_registradores:banco|registradores_rtl_1_bypass[6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.408     ; 4.696      ;
; -4.061 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegB[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.398     ; 4.662      ;
; -4.060 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegB[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.398     ; 4.661      ;
; -4.058 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegB[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.398     ; 4.659      ;
; -4.025 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a4~porta_address_reg0  ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.990      ;
; -4.007 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a0~porta_address_reg0  ; Banco_registradores:banco|registradores_rtl_1_bypass[4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.375     ; 4.631      ;
; -3.995 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegA[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.398     ; 4.596      ;
; -3.994 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegA[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.398     ; 4.595      ;
; -3.992 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegA[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.398     ; 4.593      ;
; -3.963 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Controle:controle|EscReg                                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.368     ; 4.594      ;
; -3.943 ; ALU:alu|resultado[0]                                                                                                 ; conversor7segmentos:conversor0|z[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.441     ; 4.389      ;
; -3.928 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a2~porta_address_reg0  ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 4.872      ;
; -3.926 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegA[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 4.558      ;
; -3.925 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegA[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 4.557      ;
; -3.923 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegA[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 4.555      ;
; -3.894 ; ALU:alu|resultado[3]                                                                                                 ; conversor7segmentos:conversor0|z[5]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.545     ; 4.238      ;
; -3.894 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Controle:controle|EscReg                                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.399     ; 4.494      ;
; -3.892 ; ALU:alu|resultado[3]                                                                                                 ; conversor7segmentos:conversor0|z[6]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.542     ; 4.239      ;
+--------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.355 ; endRegA[0]                                               ; endRegA[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; endRegA[1]                                               ; endRegA[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; endRegA[2]                                               ; endRegA[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; endRegA[3]                                               ; endRegA[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Controle:controle|EscReg                                 ; Controle:controle|EscReg                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; endRegB[2]                                               ; endRegB[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; endRegB[3]                                               ; endRegB[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; endRegB[1]                                               ; endRegB[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; endRegB[0]                                               ; endRegB[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.376 ; dadoBanco[14]                                            ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.969      ;
; 0.379 ; Banco_registradores:banco|registradores_rtl_1_bypass[24] ; Banco_registradores:banco|regsaidaB[7]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.622      ;
; 0.380 ; Banco_registradores:banco|registradores_rtl_1_bypass[38] ; Banco_registradores:banco|regsaidaB[14]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.623      ;
; 0.381 ; Banco_registradores:banco|registradores_rtl_1_bypass[40] ; Banco_registradores:banco|regsaidaB[15]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.624      ;
; 0.381 ; Banco_registradores:banco|registradores_rtl_1_bypass[18] ; Banco_registradores:banco|regsaidaB[4]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.623      ;
; 0.381 ; Banco_registradores:banco|registradores_rtl_1_bypass[12] ; Banco_registradores:banco|regsaidaB[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.622      ;
; 0.382 ; Banco_registradores:banco|registradores_rtl_1_bypass[16] ; Banco_registradores:banco|regsaidaB[3]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.623      ;
; 0.382 ; endRegC[1]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.977      ;
; 0.383 ; Banco_registradores:banco|registradores_rtl_1_bypass[32] ; Banco_registradores:banco|regsaidaB[11]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.624      ;
; 0.384 ; Banco_registradores:banco|registradores_rtl_1_bypass[20] ; Banco_registradores:banco|regsaidaB[5]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.626      ;
; 0.388 ; endRegC[2]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.983      ;
; 0.400 ; dadoBanco[12]                                            ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 0.992      ;
; 0.404 ; dadoBanco[15]                                            ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.997      ;
; 0.415 ; dadoBanco[15]                                            ; Banco_registradores:banco|registradores_rtl_1_bypass[39]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.658      ;
; 0.507 ; Banco_registradores:banco|registradores_rtl_1_bypass[37] ; Banco_registradores:banco|regsaidaB[14]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; Banco_registradores:banco|registradores_rtl_1_bypass[29] ; Banco_registradores:banco|regsaidaB[10]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; Banco_registradores:banco|registradores_rtl_1_bypass[39] ; Banco_registradores:banco|regsaidaB[15]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; Banco_registradores:banco|registradores_rtl_0_bypass[19] ; Banco_registradores:banco|regsaidaA[5]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; Banco_registradores:banco|registradores_rtl_1_bypass[33] ; Banco_registradores:banco|regsaidaB[12]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.751      ;
; 0.509 ; Banco_registradores:banco|registradores_rtl_1_bypass[15] ; Banco_registradores:banco|regsaidaB[3]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.750      ;
; 0.510 ; Banco_registradores:banco|registradores_rtl_1_bypass[9]  ; Banco_registradores:banco|regsaidaB[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.751      ;
; 0.510 ; Banco_registradores:banco|registradores_rtl_1_bypass[11] ; Banco_registradores:banco|regsaidaB[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.751      ;
; 0.511 ; Banco_registradores:banco|registradores_rtl_1_bypass[13] ; Banco_registradores:banco|regsaidaB[2]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.752      ;
; 0.553 ; PC[5]                                                    ; Banco_registradores:banco|registradores_rtl_1_bypass[19]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.810      ;
; 0.554 ; PC[4]                                                    ; Banco_registradores:banco|registradores_rtl_1_bypass[17]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.811      ;
; 0.555 ; PC[6]                                                    ; Banco_registradores:banco|registradores_rtl_1_bypass[21]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.812      ;
; 0.569 ; dadoBanco[13]                                            ; Banco_registradores:banco|registradores_rtl_1_bypass[35]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.812      ;
; 0.571 ; dadoBanco[14]                                            ; Banco_registradores:banco|registradores_rtl_1_bypass[37]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.814      ;
; 0.571 ; dadoBanco[12]                                            ; Banco_registradores:banco|registradores_rtl_1_bypass[33]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.813      ;
; 0.572 ; Controle:controle|EscReg                                 ; Banco_registradores:banco|registradores_rtl_1_bypass[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.814      ;
; 0.576 ; endRegC[0]                                               ; Banco_registradores:banco|registradores_rtl_1_bypass[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.818      ;
; 0.576 ; endRegC[3]                                               ; Banco_registradores:banco|registradores_rtl_0_bypass[7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.818      ;
; 0.576 ; endRegC[3]                                               ; Banco_registradores:banco|registradores_rtl_1_bypass[7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.818      ;
; 0.577 ; Banco_registradores:banco|regsaidaB[13]                  ; ALU:alu|resultado[13]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.225      ;
; 0.577 ; endRegC[0]                                               ; Banco_registradores:banco|registradores_rtl_0_bypass[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.819      ;
; 0.580 ; Controle:controle|EscReg                                 ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 1.175      ;
; 0.584 ; Banco_registradores:banco|registradores_rtl_1_bypass[31] ; Banco_registradores:banco|regsaidaB[11]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.825      ;
; 0.585 ; Banco_registradores:banco|registradores_rtl_0_bypass[15] ; Banco_registradores:banco|regsaidaA[3]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; Banco_registradores:banco|registradores_rtl_0_bypass[13] ; Banco_registradores:banco|regsaidaA[2]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; Banco_registradores:banco|registradores_rtl_0_bypass[9]  ; Banco_registradores:banco|regsaidaA[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; Banco_registradores:banco|registradores_rtl_0_bypass[11] ; Banco_registradores:banco|regsaidaA[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; ALU:alu|resultado[8]                                     ; PC[8]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.812      ;
; 0.587 ; ALU:alu|resultado[9]                                     ; PC[9]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.812      ;
; 0.588 ; ALU:alu|resultado[6]                                     ; PC[6]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.813      ;
; 0.589 ; ALU:alu|resultado[5]                                     ; PC[5]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.814      ;
; 0.590 ; Banco_registradores:banco|regsaidaB[5]                   ; ALU:alu|resultado[5]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.238      ;
; 0.590 ; ALU:alu|resultado[7]                                     ; PC[7]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.815      ;
; 0.592 ; Banco_registradores:banco|regsaidaB[14]                  ; ALU:alu|resultado[14]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 1.269      ;
; 0.599 ; endRegB[0]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.193      ;
; 0.601 ; Banco_registradores:banco|regsaidaB[15]                  ; ALU:alu|resultado[15]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 1.278      ;
; 0.602 ; Banco_registradores:banco|registradores_rtl_0_bypass[21] ; Banco_registradores:banco|regsaidaA[6]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; Banco_registradores:banco|registradores_rtl_1_bypass[10] ; Banco_registradores:banco|regsaidaB[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.844      ;
; 0.604 ; Banco_registradores:banco|registradores_rtl_0_bypass[17] ; Banco_registradores:banco|regsaidaA[4]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; Banco_registradores:banco|registradores_rtl_0_bypass[23] ; Banco_registradores:banco|regsaidaA[7]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; Banco_registradores:banco|registradores_rtl_1_bypass[36] ; Banco_registradores:banco|regsaidaB[13]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; Banco_registradores:banco|registradores_rtl_1_bypass[34] ; Banco_registradores:banco|regsaidaB[12]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.607 ; endRegB[3]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.201      ;
; 0.609 ; Banco_registradores:banco|registradores_rtl_1_bypass[22] ; Banco_registradores:banco|regsaidaB[6]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.851      ;
; 0.626 ; endRegB[1]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.220      ;
; 0.632 ; endRegC[2]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.412      ; 1.245      ;
; 0.634 ; Banco_registradores:banco|regsaidaB[10]                  ; ALU:alu|resultado[10]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.507      ; 1.312      ;
; 0.634 ; endRegB[2]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 1.228      ;
; 0.635 ; Banco_registradores:banco|registradores_rtl_1_bypass[30] ; Banco_registradores:banco|regsaidaB[10]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.877      ;
; 0.638 ; Banco_registradores:banco|registradores_rtl_1_bypass[14] ; Banco_registradores:banco|regsaidaB[2]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.879      ;
; 0.643 ; endRegC[1]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.412      ; 1.256      ;
; 0.659 ; dadoBanco[13]                                            ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 1.252      ;
; 0.665 ; endRegC[0]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.412      ; 1.278      ;
; 0.668 ; Banco_registradores:banco|regsaidaB[12]                  ; ALU:alu|resultado[12]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.316      ;
; 0.680 ; endRegA[2]                                               ; Banco_registradores:banco|registradores_rtl_0_bypass[6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.922      ;
; 0.680 ; endRegB[0]                                               ; Banco_registradores:banco|registradores_rtl_1_bypass[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.922      ;
; 0.682 ; endRegA[0]                                               ; Banco_registradores:banco|registradores_rtl_0_bypass[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.924      ;
; 0.694 ; endRegC[3]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.412      ; 1.307      ;
; 0.736 ; PC[5]                                                    ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.970      ;
; 0.743 ; PC[0]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.985      ;
; 0.749 ; PC[6]                                                    ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.983      ;
; 0.749 ; PC[9]                                                    ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 0.958      ;
; 0.750 ; PC[11]                                                   ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 0.959      ;
; 0.751 ; PC[6]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a6~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.985      ;
; 0.752 ; ALU:alu|resultado[10]                                    ; PC[10]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.977      ;
; 0.753 ; PC[1]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 0.961      ;
; 0.755 ; endRegC[2]                                               ; Banco_registradores:banco|registradores_rtl_1_bypass[5]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.996      ;
; 0.755 ; PC[7]                                                    ; Banco_registradores:banco|registradores_rtl_1_bypass[23]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.013      ;
; 0.756 ; PC[4]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.990      ;
; 0.757 ; endRegC[2]                                               ; Banco_registradores:banco|registradores_rtl_0_bypass[5]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.998      ;
; 0.760 ; Banco_registradores:banco|registradores_rtl_1_bypass[28] ; Banco_registradores:banco|regsaidaB[9]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.305     ; 0.626      ;
; 0.763 ; PC[4]                                                    ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.997      ;
; 0.767 ; PC[4]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a6~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.001      ;
; 0.767 ; PC[2]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 0.975      ;
; 0.768 ; PC[1]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a8~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.969      ;
; 0.771 ; PC[7]                                                    ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 0.980      ;
; 0.771 ; PC[8]                                                    ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 0.980      ;
+-------+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -2.394 ; -178.206       ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.157 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -278.449                     ;
+----------+--------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.394 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[13]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 3.384      ;
; -2.371 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[12]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 3.361      ;
; -2.361 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[13]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 3.324      ;
; -2.347 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[14]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 3.347      ;
; -2.338 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[12]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 3.301      ;
; -2.314 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[14]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 3.287      ;
; -2.276 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[15]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 3.276      ;
; -2.255 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[6]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 3.245      ;
; -2.255 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[3]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 3.224      ;
; -2.254 ; ALU:alu|resultado[3]                                                                                                 ; conversor7segmentos:conversor0|z[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.268     ; 2.925      ;
; -2.253 ; ALU:alu|resultado[2]                                                                                                 ; conversor7segmentos:conversor0|z[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.268     ; 2.924      ;
; -2.243 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[15]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 3.216      ;
; -2.222 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[4]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 3.212      ;
; -2.222 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[6]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 3.185      ;
; -2.215 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[11]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 3.215      ;
; -2.208 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[5]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 3.198      ;
; -2.204 ; ALU:alu|resultado[1]                                                                                                 ; conversor7segmentos:conversor0|z[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.268     ; 2.875      ;
; -2.203 ; ALU:alu|resultado[3]                                                                                                 ; conversor7segmentos:conversor0|z[2]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.267     ; 2.875      ;
; -2.189 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[4]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 3.152      ;
; -2.182 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[11]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 3.155      ;
; -2.182 ; ALU:alu|resultado[2]                                                                                                 ; conversor7segmentos:conversor0|z[2]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.267     ; 2.854      ;
; -2.179 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 3.148      ;
; -2.175 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[5]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 3.138      ;
; -2.148 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[9]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 3.148      ;
; -2.139 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[10]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 3.139      ;
; -2.124 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.044      ;
; -2.122 ; ALU:alu|resultado[1]                                                                                                 ; conversor7segmentos:conversor0|z[2]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.267     ; 2.794      ;
; -2.115 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[9]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 3.088      ;
; -2.113 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 3.109      ;
; -2.106 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[10]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 3.079      ;
; -2.101 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 3.070      ;
; -2.093 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 3.040      ;
; -2.072 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[8]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 3.072      ;
; -2.047 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[3]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 3.043      ;
; -2.039 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[8]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 3.012      ;
; -2.015 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 3.011      ;
; -2.009 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; ALU:alu|resultado[7]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 3.009      ;
; -1.976 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; ALU:alu|resultado[7]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 2.949      ;
; -1.949 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.926      ;
; -1.948 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 2.703      ;
; -1.899 ; ALU:alu|resultado[0]                                                                                                 ; conversor7segmentos:conversor0|z[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.218     ; 2.620      ;
; -1.887 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.891      ;
; -1.886 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.205     ; 2.668      ;
; -1.853 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 2.608      ;
; -1.846 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 2.601      ;
; -1.839 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 2.595      ;
; -1.829 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 2.585      ;
; -1.823 ; ALU:alu|resultado[3]                                                                                                 ; conversor7segmentos:conversor0|z[1]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.262     ; 2.500      ;
; -1.810 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 2.771      ;
; -1.806 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; imm[2]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.226     ; 2.567      ;
; -1.806 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; imm[0]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.226     ; 2.567      ;
; -1.801 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegC[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 2.556      ;
; -1.801 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegC[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 2.556      ;
; -1.801 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegC[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 2.556      ;
; -1.801 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegC[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 2.556      ;
; -1.788 ; ALU:alu|resultado[3]                                                                                                 ; conversor7segmentos:conversor0|z[5]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.275     ; 2.453      ;
; -1.772 ; ALU:alu|resultado[3]                                                                                                 ; conversor7segmentos:conversor0|z[6]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.272     ; 2.440      ;
; -1.767 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.204     ; 2.550      ;
; -1.763 ; ALU:alu|resultado[0]                                                                                                 ; conversor7segmentos:conversor0|z[2]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 2.485      ;
; -1.756 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.205     ; 2.538      ;
; -1.753 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 2.509      ;
; -1.751 ; ALU:alu|resultado[1]                                                                                                 ; conversor7segmentos:conversor0|z[1]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.262     ; 2.428      ;
; -1.749 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.205     ; 2.531      ;
; -1.742 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.204     ; 2.525      ;
; -1.732 ; ALU:alu|resultado[1]                                                                                                 ; conversor7segmentos:conversor0|z[5]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.275     ; 2.397      ;
; -1.732 ; ALU:alu|resultado[1]                                                                                                 ; conversor7segmentos:conversor0|z[6]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.272     ; 2.400      ;
; -1.730 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; imm[3]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 2.486      ;
; -1.730 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; imm[1]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 2.486      ;
; -1.715 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; imm[2]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.199     ; 2.503      ;
; -1.715 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; imm[0]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.199     ; 2.503      ;
; -1.713 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.021     ; 2.701      ;
; -1.704 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegC[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.205     ; 2.486      ;
; -1.704 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegC[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.205     ; 2.486      ;
; -1.704 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegC[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.205     ; 2.486      ;
; -1.704 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegC[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.205     ; 2.486      ;
; -1.691 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 2.447      ;
; -1.686 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 2.442      ;
; -1.669 ; ALU:alu|resultado[2]                                                                                                 ; conversor7segmentos:conversor0|z[1]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.262     ; 2.346      ;
; -1.656 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegB[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 2.412      ;
; -1.656 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_1_bypass[8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.204     ; 2.439      ;
; -1.651 ; ALU:alu|resultado[2]                                                                                                 ; conversor7segmentos:conversor0|z[5]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.275     ; 2.316      ;
; -1.650 ; ALU:alu|resultado[2]                                                                                                 ; conversor7segmentos:conversor0|z[6]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.272     ; 2.318      ;
; -1.639 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; imm[3]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.204     ; 2.422      ;
; -1.639 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; imm[1]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.204     ; 2.422      ;
; -1.637 ; ALU:alu|resultado[0]                                                                                                 ; conversor7segmentos:conversor0|z[1]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.212     ; 2.364      ;
; -1.629 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.204     ; 2.412      ;
; -1.627 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a6~porta_address_reg0  ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.601      ;
; -1.626 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a6~porta_address_reg0  ; Banco_registradores:banco|registradores_rtl_0_bypass[8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 2.378      ;
; -1.624 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; Banco_registradores:banco|registradores_rtl_0_bypass[6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.204     ; 2.407      ;
; -1.618 ; ALU:alu|resultado[0]                                                                                                 ; conversor7segmentos:conversor0|z[5]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.225     ; 2.333      ;
; -1.613 ; ALU:alu|resultado[1]                                                                                                 ; conversor7segmentos:conversor0|z[4]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.325     ; 2.228      ;
; -1.610 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0 ; endRegA[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 2.365      ;
; -1.603 ; PC[1]                                                                                                                ; ALU:alu|resultado[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.530      ;
; -1.584 ; ALU:alu|resultado[0]                                                                                                 ; conversor7segmentos:conversor0|z[6]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.222     ; 2.302      ;
; -1.559 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegB[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.204     ; 2.342      ;
; -1.555 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a2~porta_address_reg0  ; Banco_registradores:banco|registradores_rtl_1_bypass[8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 2.298      ;
; -1.553 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a4~porta_address_reg0  ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.521      ;
; -1.548 ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0 ; endRegA[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.205     ; 2.330      ;
; -1.545 ; PC[2]                                                                                                                ; ALU:alu|resultado[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.472      ;
; -1.540 ; ALU:alu|resultado[2]                                                                                                 ; conversor7segmentos:conversor0|z[4]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.325     ; 2.155      ;
+--------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.157 ; endRegC[1]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.491      ;
; 0.159 ; dadoBanco[14]                                            ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.487      ;
; 0.161 ; endRegC[2]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.495      ;
; 0.167 ; dadoBanco[15]                                            ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.495      ;
; 0.170 ; dadoBanco[12]                                            ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.498      ;
; 0.182 ; endRegA[0]                                               ; endRegA[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; endRegA[1]                                               ; endRegA[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; endRegA[2]                                               ; endRegA[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; endRegA[3]                                               ; endRegA[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Controle:controle|EscReg                                 ; Controle:controle|EscReg                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; endRegB[2]                                               ; endRegB[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; endRegB[3]                                               ; endRegB[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; endRegB[1]                                               ; endRegB[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; endRegB[0]                                               ; endRegB[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; Banco_registradores:banco|registradores_rtl_1_bypass[24] ; Banco_registradores:banco|regsaidaB[7]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; Banco_registradores:banco|registradores_rtl_1_bypass[18] ; Banco_registradores:banco|regsaidaB[4]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Banco_registradores:banco|registradores_rtl_1_bypass[12] ; Banco_registradores:banco|regsaidaB[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; Banco_registradores:banco|registradores_rtl_1_bypass[40] ; Banco_registradores:banco|regsaidaB[15]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Banco_registradores:banco|registradores_rtl_1_bypass[38] ; Banco_registradores:banco|regsaidaB[14]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Banco_registradores:banco|registradores_rtl_1_bypass[32] ; Banco_registradores:banco|regsaidaB[11]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Banco_registradores:banco|registradores_rtl_1_bypass[16] ; Banco_registradores:banco|regsaidaB[3]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.192 ; Banco_registradores:banco|registradores_rtl_1_bypass[20] ; Banco_registradores:banco|regsaidaB[5]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.317      ;
; 0.201 ; dadoBanco[15]                                            ; Banco_registradores:banco|registradores_rtl_1_bypass[39]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.325      ;
; 0.249 ; Banco_registradores:banco|registradores_rtl_1_bypass[33] ; Banco_registradores:banco|regsaidaB[12]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; Banco_registradores:banco|registradores_rtl_1_bypass[29] ; Banco_registradores:banco|regsaidaB[10]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.373      ;
; 0.250 ; Banco_registradores:banco|registradores_rtl_0_bypass[19] ; Banco_registradores:banco|regsaidaA[5]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; Banco_registradores:banco|registradores_rtl_1_bypass[9]  ; Banco_registradores:banco|regsaidaB[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; Banco_registradores:banco|registradores_rtl_1_bypass[39] ; Banco_registradores:banco|regsaidaB[15]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; Banco_registradores:banco|registradores_rtl_1_bypass[37] ; Banco_registradores:banco|regsaidaB[14]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; Banco_registradores:banco|registradores_rtl_1_bypass[15] ; Banco_registradores:banco|regsaidaB[3]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.374      ;
; 0.251 ; Banco_registradores:banco|registradores_rtl_1_bypass[13] ; Banco_registradores:banco|regsaidaB[2]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.375      ;
; 0.251 ; Banco_registradores:banco|registradores_rtl_1_bypass[11] ; Banco_registradores:banco|regsaidaB[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.375      ;
; 0.265 ; PC[4]                                                    ; Banco_registradores:banco|registradores_rtl_1_bypass[17]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.398      ;
; 0.265 ; PC[5]                                                    ; Banco_registradores:banco|registradores_rtl_1_bypass[19]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.398      ;
; 0.266 ; Controle:controle|EscReg                                 ; Banco_registradores:banco|registradores_rtl_1_bypass[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; PC[6]                                                    ; Banco_registradores:banco|registradores_rtl_1_bypass[21]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.400      ;
; 0.275 ; dadoBanco[13]                                            ; Banco_registradores:banco|registradores_rtl_1_bypass[35]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.399      ;
; 0.276 ; dadoBanco[12]                                            ; Banco_registradores:banco|registradores_rtl_1_bypass[33]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.401      ;
; 0.277 ; dadoBanco[14]                                            ; Banco_registradores:banco|registradores_rtl_1_bypass[37]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.401      ;
; 0.277 ; endRegC[0]                                               ; Banco_registradores:banco|registradores_rtl_1_bypass[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.402      ;
; 0.278 ; endRegC[3]                                               ; Banco_registradores:banco|registradores_rtl_0_bypass[7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.403      ;
; 0.278 ; endRegC[3]                                               ; Banco_registradores:banco|registradores_rtl_1_bypass[7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.403      ;
; 0.279 ; endRegC[0]                                               ; Banco_registradores:banco|registradores_rtl_0_bypass[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.404      ;
; 0.281 ; ALU:alu|resultado[6]                                     ; PC[6]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.400      ;
; 0.281 ; ALU:alu|resultado[8]                                     ; PC[8]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.400      ;
; 0.281 ; ALU:alu|resultado[9]                                     ; PC[9]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.400      ;
; 0.282 ; ALU:alu|resultado[5]                                     ; PC[5]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.401      ;
; 0.283 ; Banco_registradores:banco|regsaidaB[13]                  ; ALU:alu|resultado[13]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.249      ; 0.616      ;
; 0.283 ; ALU:alu|resultado[7]                                     ; PC[7]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.402      ;
; 0.286 ; Banco_registradores:banco|regsaidaB[5]                   ; ALU:alu|resultado[5]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.249      ; 0.619      ;
; 0.286 ; endRegB[0]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.621      ;
; 0.289 ; Banco_registradores:banco|regsaidaB[15]                  ; ALU:alu|resultado[15]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 0.633      ;
; 0.290 ; Banco_registradores:banco|registradores_rtl_1_bypass[31] ; Banco_registradores:banco|regsaidaB[11]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.414      ;
; 0.291 ; Banco_registradores:banco|registradores_rtl_0_bypass[15] ; Banco_registradores:banco|regsaidaA[3]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; Banco_registradores:banco|registradores_rtl_0_bypass[13] ; Banco_registradores:banco|regsaidaA[2]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; Banco_registradores:banco|registradores_rtl_0_bypass[9]  ; Banco_registradores:banco|regsaidaA[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; endRegB[3]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.626      ;
; 0.292 ; Banco_registradores:banco|regsaidaB[14]                  ; ALU:alu|resultado[14]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 0.636      ;
; 0.292 ; endRegC[2]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.644      ;
; 0.293 ; Banco_registradores:banco|registradores_rtl_0_bypass[11] ; Banco_registradores:banco|regsaidaA[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.296 ; Banco_registradores:banco|registradores_rtl_0_bypass[21] ; Banco_registradores:banco|regsaidaA[6]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.421      ;
; 0.296 ; Banco_registradores:banco|registradores_rtl_1_bypass[36] ; Banco_registradores:banco|regsaidaB[13]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.421      ;
; 0.296 ; endRegC[1]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.648      ;
; 0.297 ; Banco_registradores:banco|registradores_rtl_0_bypass[17] ; Banco_registradores:banco|regsaidaA[4]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.422      ;
; 0.297 ; Banco_registradores:banco|registradores_rtl_0_bypass[23] ; Banco_registradores:banco|regsaidaA[7]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.422      ;
; 0.297 ; endRegB[1]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.632      ;
; 0.297 ; Banco_registradores:banco|registradores_rtl_1_bypass[34] ; Banco_registradores:banco|regsaidaB[12]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.422      ;
; 0.297 ; Banco_registradores:banco|registradores_rtl_1_bypass[10] ; Banco_registradores:banco|regsaidaB[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.421      ;
; 0.303 ; dadoBanco[13]                                            ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.631      ;
; 0.303 ; Banco_registradores:banco|registradores_rtl_1_bypass[22] ; Banco_registradores:banco|regsaidaB[6]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.305 ; endRegC[0]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.657      ;
; 0.307 ; endRegB[2]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.642      ;
; 0.308 ; Controle:controle|EscReg                                 ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.642      ;
; 0.318 ; Banco_registradores:banco|regsaidaB[10]                  ; ALU:alu|resultado[10]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 0.667      ;
; 0.318 ; endRegC[3]                                               ; Banco_registradores:banco|altsyncram:registradores_rtl_0|altsyncram_f8n1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.670      ;
; 0.320 ; Banco_registradores:banco|registradores_rtl_1_bypass[14] ; Banco_registradores:banco|regsaidaB[2]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.444      ;
; 0.321 ; Banco_registradores:banco|registradores_rtl_1_bypass[30] ; Banco_registradores:banco|regsaidaB[10]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.445      ;
; 0.326 ; Banco_registradores:banco|regsaidaB[12]                  ; ALU:alu|resultado[12]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.249      ; 0.659      ;
; 0.342 ; PC[5]                                                    ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.484      ;
; 0.345 ; PC[9]                                                    ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.477      ;
; 0.346 ; endRegA[2]                                               ; Banco_registradores:banco|registradores_rtl_0_bypass[6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.471      ;
; 0.346 ; endRegB[0]                                               ; Banco_registradores:banco|registradores_rtl_1_bypass[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.471      ;
; 0.347 ; PC[0]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.495      ;
; 0.348 ; endRegA[0]                                               ; Banco_registradores:banco|registradores_rtl_0_bypass[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.473      ;
; 0.348 ; PC[11]                                                   ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.480      ;
; 0.350 ; PC[1]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.482      ;
; 0.350 ; ALU:alu|resultado[10]                                    ; PC[10]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.469      ;
; 0.352 ; PC[6]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a6~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.497      ;
; 0.353 ; PC[7]                                                    ; Banco_registradores:banco|registradores_rtl_1_bypass[23]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.486      ;
; 0.354 ; PC[4]                                                    ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.496      ;
; 0.354 ; PC[6]                                                    ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.496      ;
; 0.355 ; PC[8]                                                    ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.487      ;
; 0.355 ; PC[4]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a12~porta_address_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.497      ;
; 0.358 ; PC[4]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a6~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.503      ;
; 0.358 ; PC[7]                                                    ; Banco_registradores:banco|altsyncram:registradores_rtl_1|altsyncram_f8n1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.490      ;
; 0.360 ; PC[2]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.492      ;
; 0.363 ; PC[1]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a8~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 0.488      ;
; 0.365 ; PC[4]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a4~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.516      ;
; 0.365 ; PC[6]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a4~porta_address_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.516      ;
; 0.370 ; PC[3]                                                    ; memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_ms91:auto_generated|ram_block1a13~porta_address_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.502      ;
+-------+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.272   ; 0.157 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -6.272   ; 0.157 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -544.019 ; 0.0   ; 0.0      ; 0.0     ; -297.948            ;
;  CLOCK_50        ; -544.019 ; 0.000 ; N/A      ; N/A     ; -297.948            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1981     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1981     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 56    ; 56   ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Nov 06 19:32:40 2017
Info: Command: quartus_sta Processador -c Processador
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.272
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.272            -544.019 CLOCK_50 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -297.948 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.609
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.609            -479.747 CLOCK_50 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.355               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -297.244 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.394            -178.206 CLOCK_50 
Info (332146): Worst-case hold slack is 0.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.157               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -278.449 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 741 megabytes
    Info: Processing ended: Mon Nov 06 19:32:46 2017
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:02


