/*
 * SPDX-FileCopyrightText: 2019-2025 SiFli Technologies(Nanjing) Co., Ltd
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef __BF0_HAL_PTC_H
#define __BF0_HAL_PTC_H

#ifdef __cplusplus
extern "C" {
#endif

/* Includes ------------------------------------------------------------------*/
#include "bf0_hal_def.h"
/** @addtogroup BF0_HAL_Driver
  * @{
  */

/** @defgroup PTC Peripheral Task controller
  * @{
  */

/**
  * @addtogroup  PTC_exported_constants
  * @{
*/
#define PTC_OP_WRITE    0
#define PTC_OP_XOR      4
#define PTC_OP_OR       5
#define PTC_OP_AND      6
#define PTC_OP_ADD      7

typedef enum
{
    HAL_PTC_STATE_RESET             = 0x00U,   /*!< Peripheral is not yet Initialized         */
    HAL_PTC_STATE_READY             = 0x01U,   /*!< Peripheral Initialized and ready for use  */
    HAL_PTC_STATE_RUNNING           = 0x02U    /*!< Peripheral in use                         */
} PTC_StateTypeDef;

#define HAL_PTC_MAXCHN   8
#define HAL_PTC_CHN_UNASSIGN 0xFF

typedef struct
{
    __IO uint32_t TCR;
    __IO uint32_t TAR;
    __IO uint32_t TDR;
#ifndef SF32LB55X
    __IO uint32_t RCR;
#endif // SOC_SF32LB58X
} PTC_ChnTypeDef;

#ifdef SF32LB55X
/** PTC 1 trigger functions */
enum
{
    PTC_HCPU_RSVD_0, // 0
    PTC_HCPU_RSVD_1, // 1
    PTC_HCPU_GPTIM1_UPDATE, // 2
    PTC_HCPU_GPTIM1_TRIG, // 3
    PTC_HCPU_GPTIM1_CH1, // 4
    PTC_HCPU_GPTIM1_CH2, // 5
    PTC_HCPU_GPTIM1_CH3, // 6
    PTC_HCPU_GPTIM1_CH4, // 7
    PTC_HCPU_GPTIM2_UPDATE, // 8
    PTC_HCPU_GPTIM2_TRIG, // 9
    PTC_HCPU_GPTIM2_CH1, // 10
    PTC_HCPU_GPTIM2_CH2, // 11
    PTC_HCPU_GPTIM2_CH3, // 12
    PTC_HCPU_GPTIM2_CH4, // 13
    PTC_HCPU_BTIM1_UPDATE, // 14
    PTC_HCPU_BTIM2_UPDATE, // 15
    PTC_HCPU_SDMMC1_CMDDONE, // 16
    PTC_HCPU_SDMMC1_DATDONE, // 17
    PTC_HCPU_SDMMC1_IRQ, // 18
    PTC_HCPU_SDMMC1_ERR, // 19
    PTC_HCPU_SDMMC2_CMDDONE, // 20
    PTC_HCPU_SDMMC2_DATDONE, // 21
    PTC_HCPU_SDMMC2_IRQ, // 22
    PTC_HCPU_SDMMC2_ERR, // 23
    PTC_HCPU_DMAC1_HALF1, // 24
    PTC_HCPU_DMAC1_DONE1, // 25
    PTC_HCPU_DMAC1_HALF2, // 26
    PTC_HCPU_DMAC1_DONE2, // 27
    PTC_HCPU_DMAC1_HALF3, // 28
    PTC_HCPU_DMAC1_DONE3, // 29
    PTC_HCPU_DMAC1_HALF4, // 30
    PTC_HCPU_DMAC1_DONE4, // 31
    PTC_HCPU_DMAC1_HALF5, // 32
    PTC_HCPU_DMAC1_DONE5, // 33
    PTC_HCPU_DMAC1_HALF6, // 34
    PTC_HCPU_DMAC1_DONE6, // 35
    PTC_HCPU_DMAC1_HALF7, // 36
    PTC_HCPU_DMAC1_DONE7, // 37
    PTC_HCPU_DMAC1_HALF8, // 38
    PTC_HCPU_DMAC1_DONE8, // 39
    PTC_HCPU_BUSMON1_OF1, // 40
    PTC_HCPU_BUSMON1_OF2, // 41
    PTC_HCPU_BUSMON1_OF3, // 42
    PTC_HCPU_BUSMON1_OF4, // 43
    PTC_HCPU_BUSMON1_OF5, // 44
    PTC_HCPU_BUSMON1_OF6, // 45
    PTC_HCPU_BUSMON1_OF7, // 46
    PTC_HCPU_BUSMON1_OF8, // 47
    PTC_HCPU_MAILBOX1_IRQ0, // 48
    PTC_HCPU_MAILBOX1_IRQ1, // 49
    PTC_HCPU_MAILBOX1_IRQ2, // 50
    PTC_HCPU_MAILBOX1_IRQ3, // 51
    PTC_HCPU_MAILBOX1_IRQ4, // 52
    PTC_HCPU_MAILBOX1_IRQ5, // 53
    PTC_HCPU_MAILBOX1_IRQ6, // 54
    PTC_HCPU_MAILBOX1_IRQ7, // 55
    PTC_HCPU_PA31_0_A, // 56
    PTC_HCPU_PA31_0_B, // 57
    PTC_HCPU_PA31_0_C, // 58
    PTC_HCPU_PA31_0_D, // 59
    PTC_HCPU_PA63_32_A, // 60
    PTC_HCPU_PA63_32_B, // 61
    PTC_HCPU_PA63_32_C, // 62
    PTC_HCPU_PA63_32_D, // 63
    PTC_HCPU_PA95_64_A, // 64
    PTC_HCPU_PA95_64_B, // 65
    PTC_HCPU_PA95_64_C, // 66
    PTC_HCPU_PA95_64_D, // 67
    PTC_HCPU_I2C1_IRQ, // 68
    PTC_HCPU_I2C1_DMADONE, // 69
    PTC_HCPU_I2C1_TXEMPTY, // 70
    PTC_HCPU_I2C1_RXFULL, // 71
    PTC_HCPU_I2C2_IRQ, // 72
    PTC_HCPU_I2C2_DMADONE, // 73
    PTC_HCPU_I2C2_TXEMPTY, // 74
    PTC_HCPU_I2C2_RXFULL, // 75
    PTC_HCPU_I2C3_IRQ, // 76
    PTC_HCPU_I2C3_DMADONE, // 77
    PTC_HCPU_I2C3_TXEMPTY, // 78
    PTC_HCPU_I2C3_RXFULL, // 79
    PTC_HCPU_SPI1_DONE, // 80
    PTC_HCPU_SPI1_START, // 81
    PTC_HCPU_SPI2_DONE, // 82
    PTC_HCPU_SPI2_START, // 83
    PTC_HCPU_RSVD_2, // 84
    PTC_HCPU_RSVD_3, // 85
    PTC_HCPU_RSVD_4, // 86
    PTC_HCPU_RSVD_5, // 87
    PTC_HCPU_USART1_RXBYTE, // 88
    PTC_HCPU_USART1_TXBYTE, // 89
    PTC_HCPU_USART2_RXBYTE, // 90
    PTC_HCPU_USART2_TXBYTE, // 91
    PTC_HCPU_USB_IRQ, // 92
    PTC_HCPU_USB_TX, // 93
    PTC_HCPU_USB_RX, // 94
    PTC_HCPU_RSVD_6, // 95
    PTC_HCPU_EXTDMA_DONE, // 96
    PTC_HCPU_EXTDMA_HALF, // 97
    PTC_HCPU_EXTDMA_ERR, // 98
    PTC_HCPU_EXTDMA_OF, // 99
    PTC_HCPU_EZIP_DONE, // 100
    PTC_HCPU_EZIP_ROW, // 101
    PTC_HCPU_NNACC_DONE, // 102
    PTC_HCPU_RSVD_7, // 103
    PTC_HCPU_LCDC1_DONE, // 104
    PTC_HCPU_LCDC1_FMARK, // 105
    PTC_HCPU_LCDC1_OF, // 106
    PTC_HCPU_LCDC1_LINEHIT, // 107
    PTC_HCPU_LCDC1_UDR, // 108
    PTC_HCPU_RSVD_8, // 109
    PTC_HCPU_EPIC_DONE, // 110
    PTC_HCPU_EPIC_LINEHIT, // 111
    PTC_HCPU_TRNG_LOCKUP, // 112
    PTC_HCPU_TRNG_SEEDGEN, // 113
    PTC_HCPU_TRNG_RANDGEN, // 114
    PTC_HCPU_I2S1_OF, // 115
    PTC_HCPU_I2S2_UF, // 116
    PTC_HCPU_I2S2_OF, // 117
    PTC_HCPU_AES_BUSERR, // 118
    PTC_HCPU_AES_DONE, // 119
    PTC_HCPU_PTC1_DONE1, // 120
    PTC_HCPU_PTC1_DONE2, // 121
    PTC_HCPU_PTC1_DONE3, // 122
    PTC_HCPU_PTC1_DONE4, // 123
    PTC_HCPU_PTC1_DONE5, // 124
    PTC_HCPU_PTC1_DONE6, // 125
    PTC_HCPU_PTC1_DONE7, // 126
    PTC_HCPU_PTC1_DONE8, // 127
};
/** PTC 2 trigger functions */
enum
{
    PTC_LCPU_RSVD_0, // 0
    PTC_LCPU_RSVD_1, // 1
    PTC_LCPU_GPTIM3_UPDATE, // 2
    PTC_LCPU_GPTIM3_TRIG, // 3
    PTC_LCPU_GPTIM3_CH1, // 4
    PTC_LCPU_GPTIM3_CH2, // 5
    PTC_LCPU_GPTIM3_CH3, // 6
    PTC_LCPU_GPTIM3_CH4, // 7
    PTC_LCPU_GPTIM4_UPDATE, // 8
    PTC_LCPU_GPTIM4_TRIG, // 9
    PTC_LCPU_GPTIM4_CH1, // 10
    PTC_LCPU_GPTIM4_CH2, // 11
    PTC_LCPU_GPTIM4_CH3, // 12
    PTC_LCPU_GPTIM4_CH4, // 13
    PTC_LCPU_BTIM3_UPDATE, // 14
    PTC_LCPU_BTIM4_UPDATE, // 15
    PTC_LCPU_GPTIM5_UPDATE, // 16
    PTC_LCPU_GPTIM5_TRIG, // 17
    PTC_LCPU_GPTIM5_CH1, // 18
    PTC_LCPU_GPTIM5_CH2, // 19
    PTC_LCPU_GPTIM5_CH3, // 20
    PTC_LCPU_GPTIM5_CH4, // 21
    PTC_LCPU_RSVD_2, // 22
    PTC_LCPU_RSVD_3, // 23
    PTC_LCPU_DMAC2_HALF1, // 24
    PTC_LCPU_DMAC2_DONE1, // 25
    PTC_LCPU_DMAC2_HALF2, // 26
    PTC_LCPU_DMAC2_DONE2, // 27
    PTC_LCPU_DMAC2_HALF3, // 28
    PTC_LCPU_DMAC2_DONE3, // 29
    PTC_LCPU_DMAC2_HALF4, // 30
    PTC_LCPU_DMAC2_DONE4, // 31
    PTC_LCPU_DMAC2_HALF5, // 32
    PTC_LCPU_DMAC2_DONE5, // 33
    PTC_LCPU_DMAC2_HALF6, // 34
    PTC_LCPU_DMAC2_DONE6, // 35
    PTC_LCPU_DMAC2_HALF7, // 36
    PTC_LCPU_DMAC2_DONE7, // 37
    PTC_LCPU_DMAC2_HALF8, // 38
    PTC_LCPU_DMAC2_DONE8, // 39
    PTC_LCPU_BUSMON2_OF1, // 40
    PTC_LCPU_BUSMON2_OF2, // 41
    PTC_LCPU_BUSMON2_OF3, // 42
    PTC_LCPU_BUSMON2_OF4, // 43
    PTC_LCPU_BUSMON2_OF5, // 44
    PTC_LCPU_BUSMON2_OF6, // 45
    PTC_LCPU_BUSMON2_OF7, // 46
    PTC_LCPU_BUSMON2_OF8, // 47
    PTC_LCPU_MAILBOX2_IRQ0, // 48
    PTC_LCPU_MAILBOX2_IRQ1, // 49
    PTC_LCPU_MAILBOX2_IRQ2, // 50
    PTC_LCPU_MAILBOX2_IRQ3, // 51
    PTC_LCPU_MAILBOX2_IRQ4, // 52
    PTC_LCPU_MAILBOX2_IRQ5, // 53
    PTC_LCPU_MAILBOX2_IRQ6, // 54
    PTC_LCPU_MAILBOX2_IRQ7, // 55
    PTC_LCPU_PB31_0_A, // 56
    PTC_LCPU_PB31_0_B, // 57
    PTC_LCPU_PB31_0_C, // 58
    PTC_LCPU_PB31_0_D, // 59
    PTC_LCPU_PB63_32_A, // 60
    PTC_LCPU_PB63_32_B, // 61
    PTC_LCPU_PB63_32_C, // 62
    PTC_LCPU_PB63_32_D, // 63
    PTC_LCPU_RSVD_4, // 64
    PTC_LCPU_RSVD_5, // 65
    PTC_LCPU_RSVD_6, // 66
    PTC_LCPU_RSVD_7, // 67
    PTC_LCPU_I2C4_IRQ, // 68
    PTC_LCPU_I2C4_DMADONE, // 69
    PTC_LCPU_I2C4_TXEMPTY, // 70
    PTC_LCPU_I2C4_RXFULL, // 71
    PTC_LCPU_I2C2_IRQ, // 72
    PTC_LCPU_I2C5_DMADONE, // 73
    PTC_LCPU_I2C5_TXEMPTY, // 74
    PTC_LCPU_I2C5_RXFULL, // 75
    PTC_LCPU_I2C6_IRQ, // 76
    PTC_LCPU_I2C6_DMADONE, // 77
    PTC_LCPU_I2C6_TXEMPTY, // 78
    PTC_LCPU_I2C6_RXFULL, // 79
    PTC_LCPU_SPI3_DONE, // 80
    PTC_LCPU_SPI3_START, // 81
    PTC_LCPU_SPI4_DONE, // 82
    PTC_LCPU_SPI4_START, // 83
    PTC_LCPU_RSVD_8, // 84
    PTC_LCPU_RSVD_9, // 85
    PTC_LCPU_RSVD_10, // 86
    PTC_LCPU_RSVD_11, // 87
    PTC_LCPU_USART3_RXBYTE, // 88
    PTC_LCPU_USART3_TXBYTE, // 89
    PTC_LCPU_USART4_RXBYTE, // 90
    PTC_LCPU_USART4_TXBYTE, // 91
    PTC_LCPU_USART5_RXBYTE, // 92
    PTC_LCPU_USART5_TXBYTE, // 93
    PTC_LCPU_LCDC2_DONE, // 94
    PTC_LCPU_LCDC2_FMARK, // 95
    PTC_LCPU_BLE_EVTSTART, // 96
    PTC_LCPU_BLE_EVTDONE, // 97
    PTC_LCPU_BLE_RFTXSTART, // 98
    PTC_LCPU_BLE_PHYTXSTART, // 99
    PTC_LCPU_BLE_TXDONE, // 100
    PTC_LCPU_BLE_RFRXSTART, // 101
    PTC_LCPU_BLE_PHYRXSTART, // 102
    PTC_LCPU_BLE_RXDONE, // 103
    PTC_LCPU_BLE_CRCERR, // 104
    PTC_LCPU_BLE_PKTDET, // 105
    PTC_LCPU_RSVD_12, // 106
    PTC_LCPU_RSVD_13, // 107
    PTC_LCPU_BLE_SLPSTART, // 108
    PTC_LCPU_BLE_SLPDONE, // 109
    PTC_LCPU_BLE_RCCALDONE, // 110
    PTC_LCPU_RSVD_14, // 111
    PTC_LCPU_RF_PKTDET, // 112
    PTC_LCPU_RF_UNLOCK, // 113
    PTC_LCPU_RSVD_15, // 114
    PTC_LCPU_RSVD_16, // 115
    PTC_LCPU_TSEN_DONE, // 116
    PTC_LCPU_SDADC_DSAMPLE, // 117
    PTC_LCPU_LPCOMP1_SENS, // 118
    PTC_LCPU_LPCOMP2_SENS, // 119
    PTC_LCPU_PTC2_DONE1, // 120
    PTC_LCPU_PTC2_DONE2, // 121
    PTC_LCPU_PTC2_DONE3, // 122
    PTC_LCPU_PTC2_DONE4, // 123
    PTC_LCPU_PTC2_DONE5, // 124
    PTC_LCPU_PTC2_DONE6, // 125
    PTC_LCPU_PTC2_DONE7, // 126
    PTC_LCPU_PTC2_DONE8, // 127
};
#elif defined SF32LB58X
/** PTC 1 trigger functions */
enum
{
    PTC_HCPU_RSVD_0, // 0
    PTC_HCPU_HCPU_SLEEPING, // 1
    PTC_HCPU_GPTIM1_UPDATE, // 2
    PTC_HCPU_GPTIM1_TRIG, // 3
    PTC_HCPU_GPTIM1_CH1, // 4
    PTC_HCPU_GPTIM1_CH2, // 5
    PTC_HCPU_GPTIM1_CH3, // 6
    PTC_HCPU_GPTIM1_CH4, // 7

    PTC_HCPU_GPTIM2_UPDATE, // 8
    PTC_HCPU_GPTIM2_TRIG, // 9
    PTC_HCPU_GPTIM2_CH1, // 10
    PTC_HCPU_GPTIM2_CH2, // 11
    PTC_HCPU_GPTIM2_CH3, // 12
    PTC_HCPU_GPTIM2_CH4, // 13
    PTC_HCPU_BTIM1_UPDATE, // 14
    PTC_HCPU_BTIM2_UPDATE, // 15

    PTC_HCPU_ATIM1_UPDATE, // 16
    PTC_HCPU_ATIM1_TRIG, // 17
    PTC_HCPU_ATIM1_CH1, // 18
    PTC_HCPU_ATIM1_CH2, // 19
    PTC_HCPU_ATIM1_CH3, // 20
    PTC_HCPU_ATIM1_CH4, // 21
    PTC_HCPU_ATIM1_COM, // 22
    PTC_HCPU_ATIM2_UPDATE, // 23

    PTC_HCPU_DMAC1_DONE1, // 24
    PTC_HCPU_DMAC1_DONE3, // 25
    PTC_HCPU_DMAC1_DONE5, // 26
    PTC_HCPU_DMAC1_DONE7, // 27
    PTC_HCPU_DMAC1_HALF1, // 28
    PTC_HCPU_DMAC1_HALF3, // 29
    PTC_HCPU_DMAC1_HALF5, // 30
    PTC_HCPU_DMAC1_HALF7, // 31

    PTC_HCPU_DMAC2_DONE1, // 32
    PTC_HCPU_DMAC2_DONE3, // 33
    PTC_HCPU_DMAC2_DONE5, // 34
    PTC_HCPU_DMAC2_DONE7, // 35
    PTC_HCPU_DMAC2_HALF1, // 36
    PTC_HCPU_DMAC2_HALF3, // 37
    PTC_HCPU_DMAC2_HALF5, // 38
    PTC_HCPU_DMAC2_HALF7, // 39

    PTC_HCPU_BUSMON1_OF1, // 40
    PTC_HCPU_BUSMON1_OF2, // 41
    PTC_HCPU_BUSMON1_OF3, // 42
    PTC_HCPU_BUSMON1_OF4, // 43
    PTC_HCPU_BUSMON1_OF5, // 44
    PTC_HCPU_BUSMON1_OF6, // 45
    PTC_HCPU_BUSMON1_OF7, // 46
    PTC_HCPU_BUSMON1_OF8, // 47

    PTC_HCPU_BUSMON2_OF1, // 48
    PTC_HCPU_BUSMON2_OF2, // 49
    PTC_HCPU_BUSMON2_OF3, // 50
    PTC_HCPU_BUSMON2_OF4, // 51
    PTC_HCPU_MAILBOX1_C1IRQ7, // 52
    PTC_HCPU_MAILBOX1_C2IRQ7, // 53
    PTC_HCPU_MAILBOX1_C3IRQ7, // 54
    PTC_HCPU_MAILBOX1_C4IRQ7, // 55

    PTC_HCPU_PA31_0_A, // 56
    PTC_HCPU_PA31_0_B, // 57
    PTC_HCPU_PA31_0_C, // 58
    PTC_HCPU_PA31_0_D, // 59
    PTC_HCPU_PA63_32_A, // 60
    PTC_HCPU_PA63_32_B, // 61
    PTC_HCPU_PA63_32_C, // 62
    PTC_HCPU_PA63_32_D, // 63

    PTC_HCPU_PA95_64_A, // 64
    PTC_HCPU_PA95_64_B, // 65
    PTC_HCPU_PA95_64_C, // 66
    PTC_HCPU_PA95_64_D, // 67
    PTC_HCPU_FFT1_DONE, // 68
    PTC_HCPU_I2C1_DMADONE, // 69
    PTC_HCPU_I2C1_TXEMPTY, // 70
    PTC_HCPU_I2C1_RXFULL, // 71

    PTC_HCPU_AES_DONE,  //72
    PTC_HCPU_I2C2_DMADONE, // 73
    PTC_HCPU_I2C2_TXEMPTY, // 74
    PTC_HCPU_I2C2_RXFULL, // 75
    PTC_HCPU_FACC1_DONE,    // 76
    PTC_HCPU_I2C3_DMADONE, // 77
    PTC_HCPU_I2C3_TXEMPTY, // 78
    PTC_HCPU_I2C3_RXFULL, // 79

    PTC_HCPU_SPI1_DONE, // 80
    PTC_HCPU_SPI1_START, // 81
    PTC_HCPU_SPI2_DONE, // 82
    PTC_HCPU_SPI2_START, // 83
    PTC_HCPU_SDMMC1_CMDDONE, // 84
    PTC_HCPU_SDMMC1_DATDONE, // 85
    PTC_HCPU_SDMMC2_CMDDONE, // 86
    PTC_HCPU_SDMMC2_DATDONE, // 87

    PTC_HCPU_USART1_RXBYTE, // 88
    PTC_HCPU_USART1_TXBYTE, // 89
    PTC_HCPU_USART2_RXBYTE, // 90
    PTC_HCPU_USART2_TXBYTE, // 91
    PTC_HCPU_ATIM2_CH1, // 92
    PTC_HCPU_ATIM2_CH2, // 93
    PTC_HCPU_ATIM2_CH3, // 94
    PTC_HCPU_ATIM2_CH4, // 95

    PTC_HCPU_EXTDMA_DONE, // 96
    PTC_HCPU_EXTDMA_HALF, // 97
    PTC_HCPU_USART3_RXBYTE, // 98
    PTC_HCPU_USART3_TXBYTE, // 99
    PTC_HCPU_EZIP1_DONE, // 100
    PTC_HCPU_EZIP1_ROW, // 101
    PTC_HCPU_RSVD_1, // 102
    PTC_HCPU_LCDC1_BUSY, // 103

    PTC_HCPU_LCDC1_DONE, // 104
    PTC_HCPU_LCDC1_FMARK, // 105
    PTC_HCPU_LCDC1_LINEHIT, // 106
    PTC_HCPU_LCDC1_LINE, // 107
    PTC_HCPU_LCDC1_ERR, // 108
    PTC_HCPU_NNACC1_DONE, // 109
    PTC_HCPU_EPIC_DONE, // 110
    PTC_HCPU_EPIC_LINEHIT, // 111

    PTC_HCPU_HCPU_SLEEPDEEP, // 112
    PTC_HCPU_TRNG_SEEDGEN, // 113
    PTC_HCPU_TRNG_RANDGEN, // 114
    PTC_HCPU_I2S1_OF, // 115
    PTC_HCPU_I2S2_UF, // 116
    PTC_HCPU_I2S2_OF, // 117
    PTC_HCPU_USB_TX, // 118
    PTC_HCPU_USB_RX, // 119

    PTC_HCPU_PTC1_DONE1, // 120
    PTC_HCPU_PTC1_DONE2, // 121
    PTC_HCPU_PTC1_DONE3, // 122
    PTC_HCPU_PTC1_DONE4, // 123
    PTC_HCPU_PTC1_DONE5, // 124
    PTC_HCPU_PTC1_DONE6, // 125
    PTC_HCPU_PTC1_DONE7, // 126
    PTC_HCPU_PTC1_DONE8, // 127
};
/** PTC 2 trigger functions */
enum
{
    PTC_LCPU_RSVD_0, // 0
    PTC_LCPU_RSVD_1, // 1
    PTC_LCPU_GPTIM3_UPDATE, // 2
    PTC_LCPU_GPTIM3_TRIG, // 3
    PTC_LCPU_GPTIM3_CH1, // 4
    PTC_LCPU_GPTIM3_CH2, // 5
    PTC_LCPU_GPTIM3_CH3, // 6
    PTC_LCPU_GPTIM3_CH4, // 7

    PTC_LCPU_GPTIM4_UPDATE, // 8
    PTC_LCPU_GPTIM4_TRIG, // 9
    PTC_LCPU_GPTIM4_CH1, // 10
    PTC_LCPU_GPTIM4_CH2, // 11
    PTC_LCPU_GPTIM4_CH3, // 12
    PTC_LCPU_GPTIM4_CH4, // 13
    PTC_LCPU_BTIM3_UPDATE, // 14
    PTC_LCPU_BTIM4_UPDATE, // 15

    PTC_LCPU_GPTIM5_UPDATE, // 16
    PTC_LCPU_GPTIM5_TRIG, // 17
    PTC_LCPU_GPTIM5_CH1, // 18
    PTC_LCPU_GPTIM5_CH2, // 19
    PTC_LCPU_GPTIM5_CH3, // 20
    PTC_LCPU_GPTIM5_CH4, // 21
    PTC_LCPU_SLEEPING, // 22
    PTC_LCPU_SLEEPDEEP, // 23

    PTC_LCPU_DMAC3_HALF1, // 24
    PTC_LCPU_DMAC3_HALF2, // 25
    PTC_LCPU_DMAC3_HALF3, // 26
    PTC_LCPU_DMAC3_HALF4, // 27
    PTC_LCPU_DMAC3_HALF5, // 28
    PTC_LCPU_DMAC3_HALF6, // 29
    PTC_LCPU_DMAC3_HALF7, // 30
    PTC_LCPU_DMAC3_HALF8, // 31

    PTC_LCPU_DMAC3_DONE1, // 32
    PTC_LCPU_DMAC3_DONE2, // 33
    PTC_LCPU_DMAC3_DONE3, // 34
    PTC_LCPU_DMAC3_DONE4, // 35
    PTC_LCPU_DMAC3_DONE5, // 36
    PTC_LCPU_DMAC3_DONE6, // 37
    PTC_LCPU_DMAC3_DONE7, // 38
    PTC_LCPU_DMAC3_DONE8, // 39

    PTC_LCPU_BUSMON2_OF1, // 40
    PTC_LCPU_BUSMON2_OF2, // 41
    PTC_LCPU_BUSMON2_OF3, // 42
    PTC_LCPU_BUSMON2_OF4, // 43
    PTC_LCPU_BT_EDRLASTBIT, // 44
    PTC_LCPU_BT_BRLASTBIT, // 45
    PTC_LCPU_BT_EDR2, // 46
    PTC_LCPU_BT_EDR3, // 47

    PTC_LCPU_MAILBOX2_C1IRQ4, // 48
    PTC_LCPU_MAILBOX2_C1IRQ5, // 49
    PTC_LCPU_MAILBOX2_C1IRQ6, // 50
    PTC_LCPU_MAILBOX2_C1IRQ7, // 51
    PTC_LCPU_MAILBOX2_C2IRQ4, // 52
    PTC_LCPU_MAILBOX2_C2IRQ5, // 53
    PTC_LCPU_MAILBOX2_C2IRQ6, // 54
    PTC_LCPU_MAILBOX2_C2IRQ7, // 55

    PTC_LCPU_PB31_0_A, // 56
    PTC_LCPU_PB31_0_B, // 57
    PTC_LCPU_PB31_0_C, // 58
    PTC_LCPU_PB31_0_D, // 59
    PTC_LCPU_PB63_32_A, // 60
    PTC_LCPU_PB63_32_B, // 61
    PTC_LCPU_PB63_32_C, // 62
    PTC_LCPU_PB63_32_D, // 63

    PTC_LCPU_RSVD_2, // 64
    PTC_LCPU_RSVD_3, // 65
    PTC_LCPU_RSVD_4, // 66
    PTC_LCPU_RSVD_5, // 67
    PTC_LCPU_FFT2_IRQ, // 68
    PTC_LCPU_I2C5_DMADONE, // 69
    PTC_LCPU_I2C5_TXEMPTY, // 70
    PTC_LCPU_I2C5_RXFULL, // 71

    PTC_LCPU_RSVD_6, // 72
    PTC_LCPU_I2C6_DMADONE, // 73
    PTC_LCPU_I2C6_TXEMPTY, // 74
    PTC_LCPU_I2C6_RXFULL, // 75
    PTC_LCPU_FACC2_DONE, // 76
    PTC_LCPU_I2C7_DMADONE, // 77
    PTC_LCPU_I2C7_TXEMPTY, // 78
    PTC_LCPU_I2C7_RXFULL, // 79

    PTC_LCPU_SPI3_DONE, // 80
    PTC_LCPU_SPI3_START, // 81
    PTC_LCPU_SPI4_DONE, // 82
    PTC_LCPU_SPI4_START, // 83
    PTC_LCPU_BT_ACTIVE, // 84
    PTC_LCPU_BT_PRIORITY, // 85
    PTC_LCPU_BT_COLLISION, // 86
    PTC_LCPU_BT_MODE, // 87

    PTC_LCPU_USART4_RXBYTE, // 88
    PTC_LCPU_USART4_TXBYTE, // 89
    PTC_LCPU_USART5_RXBYTE, // 90
    PTC_LCPU_USART5_TXBYTE, // 91
    PTC_LCPU_USART6_RXBYTE, // 92
    PTC_LCPU_USART6_TXBYTE, // 93
    PTC_LCPU_LCDC2_DONE, // 94
    PTC_LCPU_LCDC2_FMARK, // 95

    PTC_LCPU_BT_INPROGRESS, // 96
    PTC_LCPU_BT_KICKOFF, // 97
    PTC_LCPU_BT_RFTX, // 98
    PTC_LCPU_BT_PHYTX, // 99
    PTC_LCPU_BT_TXDONE, // 100
    PTC_LCPU_BT_RFRX, // 101
    PTC_LCPU_BT_PHYRX, // 102
    PTC_LCPU_BT_RXDONE, // 103

    PTC_LCPU_BT_CRCERR, // 104
    PTC_LCPU_BT_PKTDET, // 105
    PTC_LCPU_BLE_EVENT, // 106
    PTC_LCPU_BT_FRAME, // 107
    PTC_LCPU_BT_SLPSTART, // 108
    PTC_LCPU_BT_ISOSYNC, // 109
    PTC_LCPU_BT_RCCALDONE, // 110
    PTC_LCPU_BT_EDRSYNC, // 111

    PTC_LCPU_RF_PKTDET, // 112
    PTC_LCPU_RF_UNLOCK, // 113
    PTC_LCPU_I2S3_UF, // 114
    PTC_LCPU_I2S3_OF, // 115
    PTC_LCPU_TSEN_DONE, // 116
    PTC_LCPU_SDADC_DSAMPLE, // 117
    PTC_LCPU_LPCOMP1_SENS, // 118
    PTC_LCPU_LPCOMP2_SENS, // 119

    PTC_LCPU_PTC2_DONE1, // 120
    PTC_LCPU_PTC2_DONE2, // 121
    PTC_LCPU_PTC2_DONE3, // 122
    PTC_LCPU_PTC2_DONE4, // 123
    PTC_LCPU_PTC2_DONE5, // 124
    PTC_LCPU_PTC2_DONE6, // 125
    PTC_LCPU_PTC2_DONE7, // 126
    PTC_LCPU_PTC2_DONE8, // 127
};
#elif defined(SF32LB56X)
/** PTC 1 trigger functions */
enum
{
    PTC_HCPU_RSVD_0, // 0
    PTC_HCPU_HCPU_SLEEPING, // 1
    PTC_HCPU_GPTIM1_UPDATE, // 2
    PTC_HCPU_GPTIM1_TRIG, // 3
    PTC_HCPU_GPTIM1_CH1, // 4
    PTC_HCPU_GPTIM1_CH2, // 5
    PTC_HCPU_GPTIM1_CH3, // 6
    PTC_HCPU_GPTIM1_CH4, // 7

    PTC_HCPU_GPTIM2_UPDATE, // 8
    PTC_HCPU_GPTIM2_TRIG, // 9
    PTC_HCPU_GPTIM2_CH1, // 10
    PTC_HCPU_GPTIM2_CH2, // 11
    PTC_HCPU_GPTIM2_CH3, // 12
    PTC_HCPU_GPTIM2_CH4, // 13
    PTC_HCPU_BTIM1_UPDATE, // 14
    PTC_HCPU_BTIM2_UPDATE, // 15

    PTC_HCPU_ATIM1_UPDATE, // 16
    PTC_HCPU_ATIM1_TRIG, // 17
    PTC_HCPU_ATIM1_CH1, // 18
    PTC_HCPU_ATIM1_CH2, // 19
    PTC_HCPU_ATIM1_CH3, // 20
    PTC_HCPU_ATIM1_CH4, // 21
    PTC_HCPU_ATIM1_COM, // 22
    PTC_HCPU_ATIM2_UPDATE, // 23

    PTC_HCPU_DMAC1_DONE1, // 24
    PTC_HCPU_DMAC1_DONE2, // 25
    PTC_HCPU_DMAC1_DONE3, // 26
    PTC_HCPU_DMAC1_DONE4, // 27
    PTC_HCPU_DMAC1_DONE5, // 28
    PTC_HCPU_DMAC1_DONE6, // 29
    PTC_HCPU_DMAC1_DONE7, // 30
    PTC_HCPU_DMAC1_DONE8, // 31

    PTC_HCPU_DMAC2_HALF1, // 32
    PTC_HCPU_DMAC2_HALF2, // 33
    PTC_HCPU_DMAC2_HALF3, // 34
    PTC_HCPU_DMAC2_HALF4, // 35
    PTC_HCPU_DMAC2_HALF5, // 36
    PTC_HCPU_DMAC2_HALF6, // 37
    PTC_HCPU_DMAC2_HALF7, // 38
    PTC_HCPU_DMAC2_HALF8, // 39

    PTC_HCPU_BUSMON1_OF1, // 40
    PTC_HCPU_BUSMON1_OF2, // 41
    PTC_HCPU_BUSMON1_OF3, // 42
    PTC_HCPU_BUSMON1_OF4, // 43
    PTC_HCPU_BUSMON1_OF5, // 44
    PTC_HCPU_BUSMON1_OF6, // 45
    PTC_HCPU_BUSMON1_OF7, // 46
    PTC_HCPU_BUSMON1_OF8, // 47

    PTC_HCPU_RSVD_1,            // 48
    PTC_HCPU_RSVD_2,            // 49
    PTC_HCPU_RSVD_3,            // 50
    PTC_HCPU_RSVD_4,            // 51
    PTC_HCPU_MAILBOX1_C1IRQ7,   // 52
    PTC_HCPU_MAILBOX1_C2IRQ7,   // 53
    PTC_HCPU_MAILBOX1_C3IRQ7,   // 54
    PTC_HCPU_MAILBOX1_C4IRQ7,   // 55

    PTC_HCPU_PA31_0_A, // 56
    PTC_HCPU_PA31_0_B, // 57
    PTC_HCPU_PA31_0_C, // 58
    PTC_HCPU_PA31_0_D, // 59
    PTC_HCPU_PA63_32_A, // 60
    PTC_HCPU_PA63_32_B, // 61
    PTC_HCPU_PA63_32_C, // 62
    PTC_HCPU_PA63_32_D, // 63

    PTC_HCPU_PA95_64_A, // 64
    PTC_HCPU_PA95_64_B, // 65
    PTC_HCPU_PA95_64_C, // 66
    PTC_HCPU_PA95_64_D, // 67
    PTC_HCPU_FFT1_DONE, // 68
    PTC_HCPU_I2C1_DMADONE, // 69
    PTC_HCPU_I2C1_TXEMPTY, // 70
    PTC_HCPU_I2C1_RXFULL, // 71

    PTC_HCPU_AES_DONE,  //72
    PTC_HCPU_I2C2_DMADONE, // 73
    PTC_HCPU_I2C2_TXEMPTY, // 74
    PTC_HCPU_I2C2_RXFULL, // 75
    PTC_HCPU_FACC1_DONE,    // 76
    PTC_HCPU_I2C3_DMADONE, // 77
    PTC_HCPU_I2C3_TXEMPTY, // 78
    PTC_HCPU_I2C3_RXFULL, // 79

    PTC_HCPU_SPI1_DONE, // 80
    PTC_HCPU_SPI1_START, // 81
    PTC_HCPU_SPI2_DONE, // 82
    PTC_HCPU_SPI2_START, // 83
    PTC_HCPU_SDMMC1_CMDDONE, // 84
    PTC_HCPU_SDMMC1_DATDONE, // 85
    PTC_HCPU_SDMMC2_CMDDONE, // 86
    PTC_HCPU_SDMMC2_DATDONE, // 87

    PTC_HCPU_USART1_RXBYTE, // 88
    PTC_HCPU_USART1_TXBYTE, // 89
    PTC_HCPU_USART2_RXBYTE, // 90
    PTC_HCPU_USART2_TXBYTE, // 91
    PTC_HCPU_RSVD_5,        // 92
    PTC_HCPU_RSVD_6,        // 93
    PTC_HCPU_RSVD_7,        // 94
    PTC_HCPU_RSVD_8,        // 95

    PTC_HCPU_EXTDMA_DONE, // 96
    PTC_HCPU_EXTDMA_HALF, // 97
    PTC_HCPU_USART3_RXBYTE, // 98
    PTC_HCPU_USART3_TXBYTE, // 99
    PTC_HCPU_EZIP1_DONE, // 100
    PTC_HCPU_EZIP1_ROW, // 101
    PTC_HCPU_RSVD_9, // 102
    PTC_HCPU_LCDC1_BUSY, // 103

    PTC_HCPU_LCDC1_DONE, // 104
    PTC_HCPU_LCDC1_FMARK, // 105
    PTC_HCPU_LCDC1_LINEHIT, // 106
    PTC_HCPU_LCDC1_LINE, // 107
    PTC_HCPU_LCDC1_ERR, // 108
    PTC_HCPU_NNACC1_DONE, // 109
    PTC_HCPU_EPIC_DONE, // 110
    PTC_HCPU_EPIC_LINEHIT, // 111

    PTC_HCPU_HCPU_SLEEPDEEP, // 112
    PTC_HCPU_TRNG_SEEDGEN, // 113
    PTC_HCPU_TRNG_RANDGEN, // 114
    PTC_HCPU_I2S1_OF, // 115
    PTC_HCPU_I2S2_UF, // 116
    PTC_HCPU_I2S2_OF, // 117
    PTC_HCPU_USB_TX, // 118
    PTC_HCPU_USB_RX, // 119

    PTC_HCPU_PTC1_DONE1, // 120
    PTC_HCPU_PTC1_DONE2, // 121
    PTC_HCPU_PTC1_DONE3, // 122
    PTC_HCPU_PTC1_DONE4, // 123
    PTC_HCPU_PTC1_DONE5, // 124
    PTC_HCPU_PTC1_DONE6, // 125
    PTC_HCPU_PTC1_DONE7, // 126
    PTC_HCPU_PTC1_DONE8, // 127
};
/** PTC 2 trigger functions */
enum
{
    PTC_LCPU_RSVD_0, // 0
    PTC_LCPU_RSVD_1, // 1
    PTC_LCPU_GPTIM3_UPDATE, // 2
    PTC_LCPU_GPTIM3_TRIG, // 3
    PTC_LCPU_GPTIM3_CH1, // 4
    PTC_LCPU_GPTIM3_CH2, // 5
    PTC_LCPU_GPTIM3_CH3, // 6
    PTC_LCPU_GPTIM3_CH4, // 7

    PTC_LCPU_GPTIM4_UPDATE, // 8
    PTC_LCPU_GPTIM4_TRIG, // 9
    PTC_LCPU_GPTIM4_CH1, // 10
    PTC_LCPU_GPTIM4_CH2, // 11
    PTC_LCPU_GPTIM4_CH3, // 12
    PTC_LCPU_GPTIM4_CH4, // 13
    PTC_LCPU_BTIM3_UPDATE, // 14
    PTC_LCPU_BTIM4_UPDATE, // 15

    PTC_LCPU_GPTIM5_UPDATE, // 16
    PTC_LCPU_GPTIM5_TRIG, // 17
    PTC_LCPU_GPTIM5_CH1, // 18
    PTC_LCPU_GPTIM5_CH2, // 19
    PTC_LCPU_GPTIM5_CH3, // 20
    PTC_LCPU_GPTIM5_CH4, // 21
    PTC_LCPU_SLEEPING, // 22
    PTC_LCPU_SLEEPDEEP, // 23

    PTC_LCPU_DMAC2_DONE1, // 24
    PTC_LCPU_DMAC2_DONE2, // 25
    PTC_LCPU_DMAC2_DONE3, // 26
    PTC_LCPU_DMAC2_DONE4, // 27
    PTC_LCPU_DMAC2_DONE5, // 28
    PTC_LCPU_DMAC2_DONE6, // 29
    PTC_LCPU_DMAC2_DONE7, // 30
    PTC_LCPU_DMAC2_DONE8, // 31

    PTC_LCPU_DMAC2_HALF1, // 32
    PTC_LCPU_DMAC2_HALF2, // 33
    PTC_LCPU_DMAC2_HALF3, // 34
    PTC_LCPU_DMAC2_HALF4, // 35
    PTC_LCPU_DMAC2_HALF5, // 36
    PTC_LCPU_DMAC2_HALF6, // 37
    PTC_LCPU_DMAC2_HALF7, // 38
    PTC_LCPU_DMAC2_HALF8, // 39


    PTC_LCPU_BUSMON2_OF1, // 40
    PTC_LCPU_BUSMON2_OF2, // 41
    PTC_LCPU_BUSMON2_OF3, // 42
    PTC_LCPU_BUSMON2_OF4, // 43
    PTC_LCPU_BT_EDRLASTBIT, // 44
    PTC_LCPU_BT_BRLASTBIT, // 45
    PTC_LCPU_BT_EDR2, // 46
    PTC_LCPU_BT_EDR3, // 47

    PTC_LCPU_MAILBOX2_C1IRQ4, // 48
    PTC_LCPU_MAILBOX2_C1IRQ5, // 49
    PTC_LCPU_MAILBOX2_C1IRQ6, // 50
    PTC_LCPU_MAILBOX2_C1IRQ7, // 51
    PTC_LCPU_MAILBOX2_C2IRQ4, // 52
    PTC_LCPU_MAILBOX2_C2IRQ5, // 53
    PTC_LCPU_MAILBOX2_C2IRQ6, // 54
    PTC_LCPU_MAILBOX2_C2IRQ7, // 55

    PTC_LCPU_PB31_0_A, // 56
    PTC_LCPU_PB31_0_B, // 57
    PTC_LCPU_PB31_0_C, // 58
    PTC_LCPU_PB31_0_D, // 59
    PTC_LCPU_PB63_32_A, // 60
    PTC_LCPU_PB63_32_B, // 61
    PTC_LCPU_PB63_32_C, // 62
    PTC_LCPU_PB63_32_D, // 63

    PTC_LCPU_RSVD_2, // 64
    PTC_LCPU_RSVD_3, // 65
    PTC_LCPU_RSVD_4, // 66
    PTC_LCPU_RSVD_5, // 67
    PTC_LCPU_RSVD_6, // 68
    PTC_LCPU_I2C5_DMADONE, // 69
    PTC_LCPU_I2C5_TXEMPTY, // 70
    PTC_LCPU_I2C5_RXFULL, // 71

    PTC_LCPU_RSVD_7, // 72
    PTC_LCPU_I2C6_DMADONE, // 73
    PTC_LCPU_I2C6_TXEMPTY, // 74
    PTC_LCPU_I2C6_RXFULL, // 75
    PTC_LCPU_RSVD_8, // 76
    PTC_LCPU_I2C7_DMADONE, // 77
    PTC_LCPU_I2C7_TXEMPTY, // 78
    PTC_LCPU_I2C7_RXFULL, // 79

    PTC_LCPU_SPI3_DONE, // 80
    PTC_LCPU_SPI3_START, // 81
    PTC_LCPU_SPI4_DONE, // 82
    PTC_LCPU_SPI4_START, // 83
    PTC_LCPU_BT_ACTIVE, // 84
    PTC_LCPU_BT_PRIORITY, // 85
    PTC_LCPU_BT_COLLISION, // 86
    PTC_LCPU_BT_MODE, // 87

    PTC_LCPU_USART4_RXBYTE, // 88
    PTC_LCPU_USART4_TXBYTE, // 89
    PTC_LCPU_USART5_RXBYTE, // 90
    PTC_LCPU_USART5_TXBYTE, // 91
    PTC_LCPU_USART6_RXBYTE, // 92
    PTC_LCPU_USART6_TXBYTE, // 93
    PTC_LCPU_RSVD_9, // 94
    PTC_LCPU_RSVD_10, // 95

    PTC_LCPU_BT_INPROGRESS, // 96
    PTC_LCPU_BT_KICKOFF, // 97
    PTC_LCPU_BT_RFTX, // 98
    PTC_LCPU_BT_PHYTX, // 99
    PTC_LCPU_BT_TXDONE, // 100
    PTC_LCPU_BT_RFRX, // 101
    PTC_LCPU_BT_PHYRX, // 102
    PTC_LCPU_BT_RXDONE, // 103

    PTC_LCPU_BT_CRCERR, // 104
    PTC_LCPU_BT_PKTDET, // 105
    PTC_LCPU_BLE_EVENT, // 106
    PTC_LCPU_BT_FRAME, // 107
    PTC_LCPU_BT_SLPSTART, // 108
    PTC_LCPU_BT_ISOSYNC, // 109
    PTC_LCPU_BT_RCCALDONE, // 110
    PTC_LCPU_BT_EDRSYNC, // 111

    PTC_LCPU_RF_PKTDET, // 112
    PTC_LCPU_RF_UNLOCK, // 113
    PTC_LCPU_RSVD_11, // 114
    PTC_LCPU_RSVD_12, // 115
    PTC_LCPU_TSEN_DONE, // 116
    PTC_LCPU_RSVD_13, // 117
    PTC_LCPU_LPCOMP1_SENS, // 118
    PTC_LCPU_LPCOMP2_SENS, // 119

    PTC_LCPU_PTC2_DONE1, // 120
    PTC_LCPU_PTC2_DONE2, // 121
    PTC_LCPU_PTC2_DONE3, // 122
    PTC_LCPU_PTC2_DONE4, // 123
    PTC_LCPU_PTC2_DONE5, // 124
    PTC_LCPU_PTC2_DONE6, // 125
    PTC_LCPU_PTC2_DONE7, // 126
    PTC_LCPU_PTC2_DONE8, // 127
};
#elif defined(SF32LB52X)
/** PTC 1 trigger functions */
enum
{
    PTC_HCPU_RSVD_0, // 0
    PTC_HCPU_HCPU_SLEEPING, // 1
    PTC_HCPU_GPTIM1_UPDATE, // 2
    PTC_HCPU_GPTIM1_TRIG, // 3
    PTC_HCPU_GPTIM1_CH1, // 4
    PTC_HCPU_GPTIM1_CH2, // 5
    PTC_HCPU_GPTIM1_CH3, // 6
    PTC_HCPU_GPTIM1_CH4, // 7

    PTC_HCPU_GPTIM2_UPDATE, // 8
    PTC_HCPU_GPTIM2_TRIG, // 9
    PTC_HCPU_GPTIM2_CH1, // 10
    PTC_HCPU_RSVD_11, // 11
    PTC_HCPU_RSVD_12, // 12
    PTC_HCPU_RSVD_13, // 13
    PTC_HCPU_BTIM1_UPDATE, // 14
    PTC_HCPU_BTIM2_UPDATE, // 15

    PTC_HCPU_ATIM1_UPDATE, // 16
    PTC_HCPU_ATIM1_TRIG, // 17
    PTC_HCPU_ATIM1_CH1, // 18
    PTC_HCPU_ATIM1_CH2, // 19
    PTC_HCPU_ATIM1_CH3, // 20
    PTC_HCPU_ATIM1_CH4, // 21
    PTC_HCPU_ATIM1_COM, // 22
    PTC_HCPU_RSVD_23, // 23

    PTC_HCPU_DMAC1_DONE1, // 24
    PTC_HCPU_DMAC1_DONE2, // 25
    PTC_HCPU_DMAC1_DONE3, // 26
    PTC_HCPU_DMAC1_DONE4, // 27
    PTC_HCPU_DMAC1_DONE5, // 28
    PTC_HCPU_DMAC1_DONE6, // 29
    PTC_HCPU_DMAC1_DONE7, // 30
    PTC_HCPU_DMAC1_DONE8, // 31

    PTC_HCPU_DMAC2_HALF1, // 32
    PTC_HCPU_DMAC2_HALF2, // 33
    PTC_HCPU_DMAC2_HALF3, // 34
    PTC_HCPU_DMAC2_HALF4, // 35
    PTC_HCPU_DMAC2_HALF5, // 36
    PTC_HCPU_DMAC2_HALF6, // 37
    PTC_HCPU_DMAC2_HALF7, // 38
    PTC_HCPU_DMAC2_HALF8, // 39

    PTC_HCPU_RSVD_40, // 40
    PTC_HCPU_RSVD_41, // 41
    PTC_HCPU_RSVD_42, // 42
    PTC_HCPU_RSVD_43, // 43
    PTC_HCPU_RSVD_44, // 44
    PTC_HCPU_RSVD_45, // 45
    PTC_HCPU_RSVD_46, // 46
    PTC_HCPU_RSVD_47, // 47

    PTC_HCPU_RSVD_48,            // 48
    PTC_HCPU_RSVD_49,            // 49
    PTC_HCPU_RSVD_50,            // 50
    PTC_HCPU_RSVD_51,            // 51
    PTC_HCPU_MAILBOX1_C1IRQ7,   // 52
    PTC_HCPU_MAILBOX1_C2IRQ7,   // 53
    PTC_HCPU_MAILBOX1_C3IRQ7,   // 54
    PTC_HCPU_MAILBOX1_C4IRQ7,   // 55

    PTC_HCPU_PA31_0_A, // 56
    PTC_HCPU_PA31_0_B, // 57
    PTC_HCPU_PA31_0_C, // 58
    PTC_HCPU_PA31_0_D, // 59
    PTC_HCPU_PA63_32_A, // 60
    PTC_HCPU_PA63_32_B, // 61
    PTC_HCPU_PA63_32_C, // 62
    PTC_HCPU_PA63_32_D, // 63

    PTC_HCPU_RSVD_64, // 64
    PTC_HCPU_RSVD_65, // 65
    PTC_HCPU_RSVD_66, // 66
    PTC_HCPU_RSVD_67, // 67
    PTC_HCPU_RSVD_68, // 68
    PTC_HCPU_I2C1_DMADONE, // 69
    PTC_HCPU_I2C1_TXEMPTY, // 70
    PTC_HCPU_I2C1_RXFULL, // 71

    PTC_HCPU_AES_DONE,  //72
    PTC_HCPU_I2C2_DMADONE, // 73
    PTC_HCPU_I2C2_TXEMPTY, // 74
    PTC_HCPU_I2C2_RXFULL, // 75
    PTC_HCPU_TSEN_DONE,    // 76
    PTC_HCPU_I2C3_DMADONE, // 77
    PTC_HCPU_I2C3_TXEMPTY, // 78
    PTC_HCPU_I2C3_RXFULL, // 79

    PTC_HCPU_SPI1_DONE, // 80
    PTC_HCPU_SPI1_START, // 81
    PTC_HCPU_SPI2_DONE, // 82
    PTC_HCPU_SPI2_START, // 83
    PTC_HCPU_SDMMC1_CMDDONE, // 84
    PTC_HCPU_SDMMC1_DATDONE, // 85
    PTC_HCPU_RSVD_86, // 86
    PTC_HCPU_RSVD_87, // 87

    PTC_HCPU_USART1_RXBYTE, // 88
    PTC_HCPU_USART1_TXBYTE, // 89
    PTC_HCPU_USART2_RXBYTE, // 90
    PTC_HCPU_USART2_TXBYTE, // 91
    PTC_HCPU_RSVD_92,        // 92
    PTC_HCPU_RSVD_93,        // 93
    PTC_HCPU_RSVD_94,        // 94
    PTC_HCPU_RSVD_95,        // 95

    PTC_HCPU_EXTDMA_DONE, // 96
    PTC_HCPU_EXTDMA_HALF, // 97
    PTC_HCPU_USART3_RXBYTE, // 98
    PTC_HCPU_USART3_TXBYTE, // 99
    PTC_HCPU_EZIP1_DONE, // 100
    PTC_HCPU_EZIP1_ROW, // 101
    PTC_HCPU_RSVD_102, // 102
    PTC_HCPU_LCDC1_BUSY, // 103

    PTC_HCPU_LCDC1_DONE, // 104
    PTC_HCPU_LCDC1_FMARK, // 105
    PTC_HCPU_LCDC1_LINEHIT, // 106
    PTC_HCPU_LCDC1_LINE, // 107
    PTC_HCPU_LCDC1_ERR, // 108
    PTC_HCPU_RSVD_109, // 109
    PTC_HCPU_EPIC_DONE, // 110
    PTC_HCPU_EPIC_LINEHIT, // 111

    PTC_HCPU_HCPU_SLEEPDEEP, // 112
    PTC_HCPU_TRNG_SEEDGEN, // 113
    PTC_HCPU_TRNG_RANDGEN, // 114
    PTC_HCPU_RSVD_115, // 115
    PTC_HCPU_I2S1_UF, // 116
    PTC_HCPU_I2S1_OF, // 117
    PTC_HCPU_USB_TX, // 118
    PTC_HCPU_USB_RX, // 119

    PTC_HCPU_PTC1_DONE1, // 120
    PTC_HCPU_PTC1_DONE2, // 121
    PTC_HCPU_PTC1_DONE3, // 122
    PTC_HCPU_PTC1_DONE4, // 123
    PTC_HCPU_PTC1_DONE5, // 124
    PTC_HCPU_PTC1_DONE6, // 125
    PTC_HCPU_PTC1_DONE7, // 126
    PTC_HCPU_PTC1_DONE8, // 127
};
/** PTC 2 trigger functions */
enum
{
    PTC_LCPU_RSVD_0, // 0
    PTC_LCPU_RSVD_1, // 1
    PTC_LCPU_RSVD_2, // 2
    PTC_LCPU_RSVD_3, // 3
    PTC_LCPU_RSVD_4, // 4
    PTC_LCPU_RSVD_5, // 5
    PTC_LCPU_RSVD_6, // 6
    PTC_LCPU_RSVD_7, // 7

    PTC_LCPU_RSVD_8, // 8
    PTC_LCPU_RSVD_9, // 9
    PTC_LCPU_RSVD_10, // 10
    PTC_LCPU_RSVD_11, // 11
    PTC_LCPU_RSVD_12, // 12
    PTC_LCPU_RSVD_13, // 13
    PTC_LCPU_BTIM3_UPDATE, // 14
    PTC_LCPU_BTIM4_UPDATE, // 15

    PTC_LCPU_RSVD_16, // 16
    PTC_LCPU_RSVD_17, // 17
    PTC_LCPU_RSVD_18, // 18
    PTC_LCPU_RSVD_19, // 19
    PTC_LCPU_RSVD_20, // 20
    PTC_LCPU_RSVD_21, // 21
    PTC_LCPU_SLEEPING, // 22
    PTC_LCPU_SLEEPDEEP, // 23

    PTC_LCPU_DMAC2_DONE1, // 24
    PTC_LCPU_DMAC2_DONE2, // 25
    PTC_LCPU_DMAC2_DONE3, // 26
    PTC_LCPU_DMAC2_DONE4, // 27
    PTC_LCPU_DMAC2_DONE5, // 28
    PTC_LCPU_DMAC2_DONE6, // 29
    PTC_LCPU_DMAC2_DONE7, // 30
    PTC_LCPU_DMAC2_DONE8, // 31

    PTC_LCPU_DMAC2_HALF1, // 32
    PTC_LCPU_DMAC2_HALF2, // 33
    PTC_LCPU_DMAC2_HALF3, // 34
    PTC_LCPU_DMAC2_HALF4, // 35
    PTC_LCPU_DMAC2_HALF5, // 36
    PTC_LCPU_DMAC2_HALF6, // 37
    PTC_LCPU_DMAC2_HALF7, // 38
    PTC_LCPU_DMAC2_HALF8, // 39


    PTC_LCPU_RSVD_40, // 40
    PTC_LCPU_RSVD_41, // 41
    PTC_LCPU_RSVD_42, // 42
    PTC_LCPU_RSVD_43, // 43
    PTC_LCPU_BT_EDRLASTBIT, // 44
    PTC_LCPU_BT_BRLASTBIT, // 45
    PTC_LCPU_BT_EDR2, // 46
    PTC_LCPU_BT_EDR3, // 47

    PTC_LCPU_MAILBOX2_C1IRQ4, // 48
    PTC_LCPU_MAILBOX2_C1IRQ5, // 49
    PTC_LCPU_MAILBOX2_C1IRQ6, // 50
    PTC_LCPU_MAILBOX2_C1IRQ7, // 51
    PTC_LCPU_MAILBOX2_C2IRQ4, // 52
    PTC_LCPU_MAILBOX2_C2IRQ5, // 53
    PTC_LCPU_MAILBOX2_C2IRQ6, // 54
    PTC_LCPU_MAILBOX2_C2IRQ7, // 55

    PTC_LCPU_PB31_0_A, // 56
    PTC_LCPU_PB31_0_B, // 57
    PTC_LCPU_PB31_0_C, // 58
    PTC_LCPU_PB31_0_D, // 59
    PTC_LCPU_RSVD_60, // 60
    PTC_LCPU_RSVD_61, // 61
    PTC_LCPU_RSVD_62, // 62
    PTC_LCPU_RSVD_63, // 63

    PTC_LCPU_RSVD_64, // 64
    PTC_LCPU_RSVD_65, // 65
    PTC_LCPU_RSVD_66, // 66
    PTC_LCPU_RSVD_67, // 67
    PTC_LCPU_RSVD_68, // 68
    PTC_LCPU_RSVD_69, // 69
    PTC_LCPU_RSVD_70, // 70
    PTC_LCPU_RSVD_71, // 71

    PTC_LCPU_ISO_GPIO0, // 72
    PTC_LCPU_ISO_GPIO1, // 73
    PTC_LCPU_ISO_GPIO2, // 74
    PTC_LCPU_ISO_GPIO3, // 75
    PTC_LCPU_ISO_GPIO4, // 76
    PTC_LCPU_ISO_GPIO5, // 77
    PTC_LCPU_ISO_GPIO6, // 78
    PTC_LCPU_ISO_GPIO7, // 79

    PTC_LCPU_ISO_SYNC_P, // 80
    PTC_LCPU_RSVD_81, // 81
    PTC_LCPU_RSVD_82, // 82
    PTC_LCPU_RSVD_83, // 83
    PTC_LCPU_BT_ACTIVE, // 84
    PTC_LCPU_BT_PRIORITY, // 85
    PTC_LCPU_BT_COLLISION, // 86
    PTC_LCPU_BT_MODE, // 87

    PTC_LCPU_USART4_RXBYTE, // 88
    PTC_LCPU_USART4_TXBYTE, // 89
    PTC_LCPU_USART5_RXBYTE, // 90
    PTC_LCPU_USART5_TXBYTE, // 91
    PTC_LCPU_RSVD_92, // 92
    PTC_LCPU_RSVD_93, // 93
    PTC_LCPU_RSVD_94, // 94
    PTC_LCPU_RSVD_95, // 95

    PTC_LCPU_BT_INPROGRESS, // 96
    PTC_LCPU_BT_KICKOFF, // 97
    PTC_LCPU_BT_RFTX, // 98
    PTC_LCPU_BT_PHYTX, // 99
    PTC_LCPU_BT_TXDONE, // 100
    PTC_LCPU_BT_RFRX, // 101
    PTC_LCPU_BT_PHYRX, // 102
    PTC_LCPU_BT_RXDONE, // 103

    PTC_LCPU_BT_CRCERR, // 104
    PTC_LCPU_BT_PKTDET, // 105
    PTC_LCPU_BLE_EVENT, // 106
    PTC_LCPU_BT_FRAME, // 107
    PTC_LCPU_BT_SLPSTART, // 108
    PTC_LCPU_BT_ISOSYNC, // 109
    PTC_LCPU_BT_RCCALDONE, // 110
    PTC_LCPU_BT_EDRSYNC, // 111

    PTC_LCPU_RF_PKTDET, // 112
    PTC_LCPU_RF_UNLOCK, // 113
    PTC_LCPU_RSVD_114, // 114
    PTC_LCPU_RSVD_115, // 115
    PTC_LCPU_RSVD_116, // 116
    PTC_LCPU_RSVD_117, // 117
    PTC_LCPU_RSVD_118, // 118
    PTC_LCPU_RSVD_119, // 119

    PTC_LCPU_PTC2_DONE1, // 120
    PTC_LCPU_PTC2_DONE2, // 121
    PTC_LCPU_PTC2_DONE3, // 122
    PTC_LCPU_PTC2_DONE4, // 123
    PTC_LCPU_PTC2_DONE5, // 124
    PTC_LCPU_PTC2_DONE6, // 125
    PTC_LCPU_PTC2_DONE7, // 126
    PTC_LCPU_PTC2_DONE8, // 127
};
#else
#error "Not supported yet"
#endif

/**
  * @} PTC_exported_constants
*/

/** @defgroup PTC_Exported_Types PTC Handle Structure definition
  * @{
  */
typedef struct
{
    uint32_t    Address;    /*!< Task Address register     */
    uint32_t    data;       /*!< Data value to initialize     */
#ifndef SF32LB55X
    uint16_t    Delay;      /*!< Delay before triggered     */
    uint8_t     Tripol;     /*!< Select trigger polarity  */
#endif // SF32LB58X
    uint8_t     Operation;  /*!< Task operation */
    uint8_t     Channel;    /*!< PTC Channel*/
    uint8_t     State;      /*!< State for PTC   */
    uint8_t     Sel;        /*!< Select trigger source  */
} PTC_InitTypeDef;

typedef struct
{
    PTC_TypeDef             *Instance;  /*!< Register base address   */
    PTC_ChnTypeDef          *Chn;       /*!< Channel Register base address   */
    PTC_InitTypeDef         Init;       /*!< PTC init parameters     */
    PTC_StateTypeDef        State;      /*!< State for PTC   */
} PTC_HandleTypeDef;
/**
  * @}
  */



/**
  * @defgroup PTC_exported_functions Bus monitor Exported functions
  * @ingroup PTC
  * @{
  *
 */
/**
* @brief  Initialize PTC
* @param  hptc Handle of PTC
* @retval HAL_OK if successful, otherwise error
*/
HAL_StatusTypeDef HAL_PTC_Init(PTC_HandleTypeDef *hptc);

/**
* @brief  Enable/disable PTC
* @param  hptc Handle of PTC
* @param  enable 1: enable, 0: disable
* @retval HAL_OK if successful, otherwise error
*/
HAL_StatusTypeDef HAL_PTC_Enable(PTC_HandleTypeDef *hptc, int enable);


/**
* @brief  Get PTC Data
* @param  hptc Handle of PTC
* @retval PTC data
*/
#define HAL_PTC_GetData(hptc) (*(hptc->Chn->TDR))

/**
* @brief  Handle PTC interrupt
* @param  hptc Handle of PTC
* @retval None
*/
void HAL_PTC_IRQHandler(PTC_HandleTypeDef *hptc);

/**
  *@} PTC_exported_functions
*/

/**
  *@} PTC
  */

/**
  *@} BF0_HAL_Driver
  */

#ifdef __cplusplus
}
#endif

#endif

/// @}  file