# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../441_Project.srcs/sources_1/new/Reg_bank.vhd" \
"../../../../441_Project.srcs/sim_1/new/Reg_bank_tb.vhd" \

# Do not sort compile order
nosort
