{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1501526365890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501526365896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501526365896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501526365896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501526365896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501526365896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501526365896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501526365896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501526365896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501526365896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501526365896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501526365896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501526365896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501526365896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501526365896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 31 15:39:25 2017 " "Processing started: Mon Jul 31 15:39:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1501526365896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1501526365896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --source=../verilog/uart_test.v --source=../verilog/baud_rate.v --source=../verilog/estados_uart.v --source=../verilog/Mux_2-1.v --source=../verilog/rx.v --source=../verilog/top_level_uart.v --source=../verilog/tx.v --source=../verilog/teste.v teste " "Command: quartus_map --read_settings_files=on --source=../verilog/uart_test.v --source=../verilog/baud_rate.v --source=../verilog/estados_uart.v --source=../verilog/Mux_2-1.v --source=../verilog/rx.v --source=../verilog/top_level_uart.v --source=../verilog/tx.v --source=../verilog/teste.v teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1501526365899 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1501526366552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/UBUNTU 15_1/uartTest/verilog/uart_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/UBUNTU 15_1/uartTest/verilog/uart_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 naruto " "Found entity 1: naruto" {  } { { "../verilog/uart_test.v" "" { Text "/media/UBUNTU 15_1/uartTest/verilog/uart_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501526366851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501526366851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/UBUNTU 15_1/uartTest/verilog/baud_rate.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/UBUNTU 15_1/uartTest/verilog/baud_rate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_gen " "Found entity 1: baud_rate_gen" {  } { { "../verilog/baud_rate.v" "" { Text "/media/UBUNTU 15_1/uartTest/verilog/baud_rate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501526366858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501526366858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/UBUNTU 15_1/uartTest/verilog/estados_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file /media/UBUNTU 15_1/uartTest/verilog/estados_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501526366863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/UBUNTU 15_1/uartTest/verilog/Mux_2-1.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/UBUNTU 15_1/uartTest/verilog/Mux_2-1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../verilog/Mux_2-1.v" "" { Text "/media/UBUNTU 15_1/uartTest/verilog/Mux_2-1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501526366869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501526366869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/UBUNTU 15_1/uartTest/verilog/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/UBUNTU 15_1/uartTest/verilog/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "../verilog/rx.v" "" { Text "/media/UBUNTU 15_1/uartTest/verilog/rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501526366878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501526366878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/UBUNTU 15_1/uartTest/verilog/top_level_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/UBUNTU 15_1/uartTest/verilog/top_level_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../verilog/top_level_uart.v" "" { Text "/media/UBUNTU 15_1/uartTest/verilog/top_level_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501526366882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501526366882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/UBUNTU 15_1/uartTest/verilog/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/UBUNTU 15_1/uartTest/verilog/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "../verilog/tx.v" "" { Text "/media/UBUNTU 15_1/uartTest/verilog/tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501526366890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501526366890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/UBUNTU 15_1/uartTest/verilog/teste.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/UBUNTU 15_1/uartTest/verilog/teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "../verilog/teste.v" "" { Text "/media/UBUNTU 15_1/uartTest/verilog/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501526366895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501526366895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste " "Elaborating entity \"teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1501526367095 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_R teste.v(5) " "Output port \"LED_R\" at teste.v(5) has no driver" {  } { { "../verilog/teste.v" "" { Text "/media/UBUNTU 15_1/uartTest/verilog/teste.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1501526367103 "|teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:ut " "Elaborating entity \"uart\" for hierarchy \"uart:ut\"" {  } { { "../verilog/teste.v" "ut" { Text "/media/UBUNTU 15_1/uartTest/verilog/teste.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501526367144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_gen uart:ut\|baud_rate_gen:uart_baud " "Elaborating entity \"baud_rate_gen\" for hierarchy \"uart:ut\|baud_rate_gen:uart_baud\"" {  } { { "../verilog/top_level_uart.v" "uart_baud" { Text "/media/UBUNTU 15_1/uartTest/verilog/top_level_uart.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501526367159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx uart:ut\|tx:transmissao " "Elaborating entity \"tx\" for hierarchy \"uart:ut\|tx:transmissao\"" {  } { { "../verilog/top_level_uart.v" "transmissao" { Text "/media/UBUNTU 15_1/uartTest/verilog/top_level_uart.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501526367184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx uart:ut\|rx:recebe " "Elaborating entity \"rx\" for hierarchy \"uart:ut\|rx:recebe\"" {  } { { "../verilog/top_level_uart.v" "recebe" { Text "/media/UBUNTU 15_1/uartTest/verilog/top_level_uart.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501526367213 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_R GND " "Pin \"LED_R\" is stuck at GND" {  } { { "../verilog/teste.v" "" { Text "/media/UBUNTU 15_1/uartTest/verilog/teste.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1501526369543 "|teste|LED_R"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[0\] GND " "Pin \"LEDM_C\[0\]\" is stuck at GND" {  } { { "../verilog/teste.v" "" { Text "/media/UBUNTU 15_1/uartTest/verilog/teste.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1501526369543 "|teste|LEDM_C[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[1\] VCC " "Pin \"LEDM_C\[1\]\" is stuck at VCC" {  } { { "../verilog/teste.v" "" { Text "/media/UBUNTU 15_1/uartTest/verilog/teste.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1501526369543 "|teste|LEDM_C[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[2\] VCC " "Pin \"LEDM_C\[2\]\" is stuck at VCC" {  } { { "../verilog/teste.v" "" { Text "/media/UBUNTU 15_1/uartTest/verilog/teste.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1501526369543 "|teste|LEDM_C[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[3\] VCC " "Pin \"LEDM_C\[3\]\" is stuck at VCC" {  } { { "../verilog/teste.v" "" { Text "/media/UBUNTU 15_1/uartTest/verilog/teste.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1501526369543 "|teste|LEDM_C[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[4\] VCC " "Pin \"LEDM_C\[4\]\" is stuck at VCC" {  } { { "../verilog/teste.v" "" { Text "/media/UBUNTU 15_1/uartTest/verilog/teste.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1501526369543 "|teste|LEDM_C[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1501526369543 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1501526370117 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1501526370767 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1501526371327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501526371327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1501526371749 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1501526371749 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1501526371749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1501526371749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1501526371794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 31 15:39:31 2017 " "Processing ended: Mon Jul 31 15:39:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1501526371794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1501526371794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1501526371794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1501526371794 ""}
