// Seed: 1613013025
module module_0 (
    input wire id_0,
    input wire id_1,
    output tri1 id_2,
    input wor id_3,
    output uwire id_4,
    output supply0 id_5,
    input supply0 id_6,
    output wor id_7
);
  wire id_9;
  ;
  wire id_10;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    output wand id_2,
    output tri0 void id_3,
    input tri id_4,
    input wand id_5,
    output tri0 id_6,
    inout uwire id_7,
    input wire id_8,
    output supply0 id_9,
    output tri1 id_10,
    output tri id_11
);
  logic id_13;
  wire  id_14;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_7,
      id_9,
      id_9,
      id_4,
      id_9
  );
  assign modCall_1.id_0 = 0;
  ;
  logic id_15;
  ;
endmodule
