// Seed: 2506678809
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input  wor  id_1,
    input  tri  id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  assign id_4 = id_4;
  wire id_5;
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_2
  );
  wire id_4;
  wire id_5;
endmodule
