INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lzhx/Developer/Repositories/cs391r1/lab2/lab2.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lzhx/Developer/Repositories/cs391r1/lab2/lab2.srcs/sim_1/new/register_file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_tb
