% Encoding: UTF-8
@INPROCEEDINGS{Sakurai2003,
title={Perspectives on power-aware electronics},
author={Sakurai, T.},
booktitle={Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International},
year={2003},
month={},
volume={},
number={},
pages={ 26-29 vol.1},
keywords={ VLSI, integrated circuit design, low-power electronics, system-on-chip VLSI design, low-power design, power-aware electronics, system-on-chip design},
doi={10.1109/ISSCC.2003.1234195},
ISSN={0193-6530 }, }



@INPROCEEDINGS{Chatterjee2003,
title={Effectiveness and scaling trends of leakage control techniques for sub-130 nm CMOS technologies},
author={Chatterjee, B. and Sachdev, M. and Hsu, S. and Krishnamurthy, R. and Borkar, S.},
booktitle={Low Power Electronics and Design, 2003. ISLPED '03. Proceedings of the 2003 International Symposium on},
year={2003},
month={Aug.},
volume={},
number={},
pages={ 122-127},
keywords={ CMOS integrated circuits, circuit simulation, driver circuits, integrated circuit design, leakage currents, logic design, low-power electronics, shift registers 130 to 70 nm, 64 bit, CMOS technologies, deep submicron bulk CMOS, energy-delay tradeoffs, leakage control techniques, leakage energy, low power word line driver scheme, register file, scaling trends, simulations, switching energy, technology scaling, transistor off-current reduction, transistor on-current degradation},
doi={10.1109/LPE.2003.1231847},
ISSN={ }, }

@INPROCEEDINGS{Kuroda2002,
title={Low-power, high-speed CMOS VLSI design},
author={Kuroda, T.},
booktitle={Computer Design: VLSI in Computers and Processors, 2002. Proceedings. 2002 IEEE International Conference on},
year={2002},
month={},
volume={},
number={},
pages={ 310-315},
keywords={ CMOS integrated circuits, VLSI, integrated circuit design, low-power electronics, ubiquitous computing, wearable computers IC chips, broadband networks, capacitance reduction, distributed information processing, embedded memory technology, human-computer interactions, implantable devices, interface, low cost, low-power high-speed CMOS VLSI design, low-switching activity design, low-voltage design, servers, terminals, ubiquitous computing, wearable devices, wireless data communications},
doi={10.1109/ICCD.2002.1106787},
ISSN={1063-6404 }, }


@INPROCEEDINGS{Sakurai1997,
title={Low-power CMOS design through VTH control and low-swing circuits},
author={Sakurai, T. and Kawaguchi, H. and Kuroda, T.},
booktitle={Low Power Electronics and Design, 1997. Proceedings., 1997 International Symposium on},
year={1997},
month={Aug},
volume={},
number={},
pages={ 1-6},
keywords={ CMOS digital integrated circuits, CMOS logic circuits, integrated circuit design, logic design, timing circuits circuit level techniques, clock system, high-speed LV applications, low-power CMOS design, low-swing circuits, low-threshold voltage, threshold voltage control},
doi={},
ISSN={}, }

@ARTICLE{Narendra2004,
title={Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18-Î¼m CMOS},
author={Narendra, S. and De, V. and Borkar, S. and Antoniadis, D.A. and Chandrakasan, A.P.},
journal={Solid-State Circuits, IEEE Journal of},
year={2004},
month={March},
volume={39},
number={3},
pages={ 501-510},
keywords={ CMOS integrated circuits, leakage currents, network topology CMOS, circuit design, circuit model verification, control switching power dissipation, full-chip subthreshold leakage power prediction, full-chip subthreshold leakage power reduction, longer channel length devices, microprocessors, nonstack devices, semiconductor industry, stacked devices, supply voltage, threshold voltage scaling, within-die threshold voltage variation},
doi={10.1109/JSSC.2003.821776},
ISSN={0018-9200}, }

@INPROCEEDINGS{Nassif2007,
title={High Performance CMOS Variability in the 65nm Regime and Beyond},
author={Nassif, S. and Bernstein, K. and Frank, D.J. and Gattiker, A. and Haensch, W. and Ji, B.L. and Nowak, E. and Pearson, D. and Rohrer, N.J.},
booktitle={Electron Devices Meeting, 2007. IEDM 2007. IEEE International},
year={2007},
month={Dec.},
volume={},
number={},
pages={569-571},
keywords={CMOS integrated circuits, dopingdoping, high performance CMOS variability, multiple electrical parameter tolerance, power consumption, size 65 nm},
doi={10.1109/IEDM.2007.4419002},
ISSN={}, }

@ARTICLE{Zhai2008,
title={A Variation-Tolerant Sub-200 mV 6-T Subthreshold SRAM},
author={Bo Zhai and Hanson, S. and Blaauw, D. and Sylvester, D.},
journal={Solid-State Circuits, IEEE Journal of},
year={2008},
month={Oct. },
volume={43},
number={10},
pages={2338-2348},
keywords={CMOS memory circuits, SRAM chips, electronics industry, integrated circuit design, integrated circuit measurementadjustable footers, adjustable headers, body bias techniques, gated-feedback write-assist technique, industrial CMOS technology, memory architecture functions, single-ended 6-T SRAM design, size 0.13 mum, test chip measurements, ultra-low-voltage memory design, variation-tolerant SRAM fabrication, voltage 200 mV, voltage scaling limits},
doi={10.1109/JSSC.2008.2001903},
ISSN={0018-9200}, }

@ARTICLE{Zhai2009,
title={Energy-Efficient Subthreshold Processor Design},
author={Bo Zhai and Pant, S. and Nazhandali, L. and Hanson, S. and Olson, J. and Reeves, A. and Minuth, M. and Helfand, R. and Austin, T. and Sylvester, D. and Blaauw, D.},
journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
year={2009},
month={Aug. },
volume={17},
number={8},
pages={1127-1137},
keywords={detector circuits, microprocessor chips, random-access storage, sensorsRAM design, energy efficient subthreshold processor design, microarchitecture evaluation, optimal energy point, propagation delay, sensor application, sensor processor architecture, size 0.13 mum, subliminal processor, subthreshold circuits, voltage 360 mV},
doi={10.1109/TVLSI.2008.2007564},
ISSN={1063-8210}, }

@ARTICLE{Kong2004,
title={CAD for nanometer silicon design challenges and success},
author={Jeong-Taek Kong},
journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
year={2004},
month={Nov.},
volume={12},
number={11},
pages={ 1132-1147},
keywords={ CMOS integrated circuits, design for manufacture, elemental semiconductors, integrated circuit design, low-power electronics, nanoelectronics, silicon, technology CAD (electronics) Si, abstraction, computer-aided design, gigascale integration, leakage power, manufacturing aware design techniques, nanometer silicon design, nanoscale physical effects, nanoscale technology, planarity control, process variability, reliability, resolution enhancement, signal integrity, silicon CMOS technology, statistical design, system level design, system level verification, technology CAD},
doi={10.1109/TVLSI.2004.836294},
ISSN={1063-8210}, }

@INPROCEEDINGS{Chen2006,
title={Overcoming research challenges for CMOS scaling: industry directions},
author={Tze-Chiang Chen},
booktitle={Solid-State and Integrated Circuit Technology, 2006. ICSICT '06. 8th International Conference on},
year={2006},
month={Oct.},
volume={},
number={},
pages={4-7},
keywords={CMOS integrated circuits, nanotechnology, research and development, silicon3D structures, CMOS device scaling, CMOS innovation, Moore Law, chip stacking, device characteristics variability, device structure innovations, industry directions, materials innovations, nanodevices, silicon technology, standby power dissipation, through-via holes},
doi={10.1109/ICSICT.2006.306040},
ISSN={}, }

@ARTICLE{Chang2008,
title={Transistor-and Circuit-Design Optimization for Low-Power CMOS},
author={Mi-Chang Chang and Chih-Sheng Chang and Chih-Ping Chao and Ken-Ichi Goto and Meikei Ieong and Lee-Chung Lu and Diaz, C.H.},
journal={Electron Devices, IEEE Transactions on},
year={2008},
month={Jan. },
volume={55},
number={1},
pages={84-95},
keywords={CMOS integrated circuits, circuit optimisation, integrated circuit design, low-power electronicsCMOS-technology scaling, I/O scaling, active-power control, advanced CMOS technology, analog-transistor scaling, circuit-design optimization, leakage-power control, low-power CMOS, material limitations, transistor-design optimization},
doi={10.1109/TED.2007.911348},
ISSN={0018-9383}, }

@ARTICLE{Gonzalez1997,
title={Supply and threshold voltage scaling for low power CMOS},
author={Gonzalez, R. and Gordon, B.M. and Horowitz, M.A.},
journal={Solid-State Circuits, IEEE Journal of},
year={1997},
month={Aug},
volume={32},
number={8},
pages={1210-1216},
keywords={CMOS integrated circuits, SPICE, circuit feedback, circuit optimisation, delays, integrated circuit modelling0.25 mum, 120 mV, 250 mV, HSPICE models, active feedback, delay, energy efficiency, energy-delay product, first-order model, high activity factor nodes, low power CMOS, optimal operating point, sleep mode, submicron technologies, supply voltage scaling, threshold voltage scaling, velocity saturated transistors},
doi={10.1109/4.604077},
ISSN={0018-9200}, }

@INPROCEEDINGS{Wei2000,
title={Low voltage low power CMOS design techniques for deep submicron ICs },
author={Liqiong Wei and Roy, K. and De, V.K.},
booktitle={VLSI Design, 2000. Thirteenth International Conference on},
year={2000},
month={},
volume={},
number={},
pages={24-29},
keywords={CMOS integrated circuits, VLSI, integrated circuit design, leakage currents, low-power electronicsLV low power CMOS design techniques, deep submicron ICs, high performance requirements, low leakage current, low voltage CMOS design, multiple supply voltage techniques, multiple transistor threshold techniques, standby leakage control techniques, supply voltage reduction, switching power dissipation reduction, threshold voltage scaling},
doi={10.1109/ICVD.2000.812579},
ISSN={}, }

@INPROCEEDINGS{Chen2010,
title={Millimeter-Scale Nearly Perpetual Sensor System with Stacked Battery and Solar Cells},
author={Chen, G. and Fojtik, M. and Kim, D. Fick, D. and Park, J. and Seok, M. and Chen, M.-T. and Foo, Z. and Sylvester, D. and Blaauw, D.},
booktitle={ISSCC Digest of Technical Papers},
year={2010},
month={February},
volume={53},
pages={288-289}, }

@book{Taur1998,
author={Y. Taur and T. Ning},
title={{Fundamentals of Modern VLSI Devices}},
publisher={Cambridge University Press, UK},
year={1998}
}

@article{Kim2003,
author={N.S. Kim and T. Austin and D. Blaauw and T. Mudge and K. Flautner and J.S. Hu and M.J. Irwin and M. Kandemir and V. Narayanan},
title={{Leakage Current: Moore's Law Meets Static Power}},
journal={IEEE Computer},
year={2003},
month={December},
volume={36},
issue={12},
pages={68--75}
}

@conference{Yu2004,
author={Shaofeng Yu},
title={{Extremely Scaled Planar Bulk CMOS: Challenges and Options}},
booktitle={7th International Conference on Solid-State and Integrated Circuits Technology},
year={2004},
month={October},
vol={1},
pages={41--46}
}

@conference{Keshavarzi1999,
author={A. Keshavarzi and S. Narendra and  S. Borkar and C. Hawkins and K. Royi and V. De},
title={{Technology Scaling Behavior of Optimum Reverse Body Bias for Standby Leakage Power Reduction in CMOS IC's}},
booktitle={International Symposium on Low Power Electronics and Design},
year={1999},
pages={252--254}
}

@TechReport{ITRS2009,
title =	{{The International Technology Roadmap for Semiconductors (ITRS) 2009 Edition}},
note = {http://www.itrs.net/Links/2009ITRS/Home2009.htm},
}

@ARTICLE{Meindl2000,
author={Meindl, J.D. and Davis, J.A.},
journal={Solid-State Circuits, IEEE Journal of}, 
title={The fundamental limit on binary switching energy for terascale integration (TSI)},
year={2000},
month={oct},
volume={35},
number={10},
pages={1515 -1516},
keywords={CMOS inverter circuit;binary switching energy;ideal MOSFET;noisy communication channel;physical models;signal discrimination;signal energy transfer;terascale integration;CMOS logic circuits;ULSI;integrated circuit modelling;logic gates;},
doi={10.1109/4.871332},
ISSN={0018-9200},}

@ARTICLE{Zhai2005,
author={Bo Zhai and Blaauw, D. and Sylvester, D. and Flautner, K.},
journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on}, 
title={The limit of dynamic voltage scaling and insomniac dynamic voltage scaling},
year={2005},
month={nov.},
volume={13},
number={11},
pages={ 1239 - 1252},
keywords={ CMOS integrated circuits; energy efficiency; energy-optimal voltage; insomniac dynamic voltage scaling; just-in-time computation; leakage energy; microprocessors; subthreshold supply voltages; CMOS digital integrated circuits; integrated circuit design; logic design; low-power electronics; microprocessor chips;},
doi={10.1109/TVLSI.2005.859588},
ISSN={1063-8210},}

@ARTICLE{Ricci2009,
author={Ricci, A. and Grisanti, M. and De Munari, I. and Ciampolini, P.},
journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on}, title={Improved Pervasive Sensing With RFID: An Ultra-Low Power Baseband Processor for UHF Tags},
year={2009},
month={dec. },
volume={17},
number={12},
pages={1719 -1729},
keywords={CMOS technology;ISO 18000-6B protocol;RFID transponder;UHF tags;VLSI digital system;automatic identification;frequency 800 kHz;noninvasive environment monitoring;pervasive sensing;power 440 nW;radio frequency identification;size 0.18 mum;ubiquitous computing;ultra-low power baseband processor;ultra-low power tag circuitry;voltage 0.6 V;CMOS integrated circuits;UHF integrated circuits;VLSI;low-power electronics;radiofrequency identification;transponders;ubiquitous computing;},
doi={10.1109/TVLSI.2008.2006617},
ISSN={1063-8210},}

@INPROCEEDINGS{Karkare2009,
author={Karkare, V. and Gibson, S. and Markovic, D.},
booktitle={Solid-State Circuits Conference, 2009. A-SSCC 2009. IEEE Asian}, title={A 130-$\mu$W, 64-channel spike-sorting DSP chip},
year={2009},
month={nov.},
volume={},
number={},
pages={289 -292},
keywords={CMOS process;power consumption;power density;spike detection;spike-sorting algorithms;CMOS digital integrated circuits;data reduction;digital signal processing chips;},
doi={10.1109/ASSCC.2009.5357255},
ISSN={},}

@article{Rodrigues2005,
author={J.N. Rodrigues and T. Olsson and L. S\"{o}rnmo and V. \"{O}wall},
title={{Digital Implementation of a Wavelet-Based Event Detector for Cardiac Pacemakers}},
journal={IEEE Trans. on Circuits and Systems I: Regular Papers},
year={2005},
month={December},
volume={52},
number={12}
}

@article{Ghovanloo2004,
author={M. Ghovanloo and K. Najafi},
title={{A Modular 32-Site Wireless Neural Stimulation Microsystem}},
journal={IEEE Journal of Solid-State Circuits},
year={2004},
month={December},
volume={39},
number={12}
}

@MISC{BSIM32005,
author={BSIM Research Group, UC Berkeley},
title={BSIM3v3.3 Release},
month={July},
year={2005},
howpublished={\url{http://www-device.eecs.berkeley.edu/~bsim3}}
}

@ARTICLE{Wang2005,
author={Wang, A. and Chandrakasan, A.},
journal={Solid-State Circuits, IEEE Journal of}, title={A 180-mV subthreshold FFT processor using a minimum energy design methodology},
year={2005},
month={jan.},
volume={40},
number={1},
pages={ 310 - 319},
keywords={ 0.18 micron; 10 kHz; 180 mV; 350 mV; CMOS digital integrated circuits; CMOS logic process; CMOS memory circuits; clock frequencies; coprocessors; digital signal processors; fast Fourier transform processor; leakage currents; logic design; minimum energy analysis; minimum energy design; subthreshold CMOS circuits; subthreshold FFT processor; supply voltage; threshold voltage; CMOS logic circuits; CMOS memory circuits; coprocessors; digital signal processing chips; fast Fourier transforms; logic design; low-power electronics;},
doi={10.1109/JSSC.2004.837945},
ISSN={0018-9200},}

@ARTICLE{Stan2001,
author={Stan, M.R.},
journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on}, title={Low-power CMOS with subvolt supply voltages},
year={2001},
month={apr},
volume={9},
number={2},
pages={394 -400},
keywords={CMOS digital circuits;circuit taxonomy;energy-delay product;generic low-power techniques;low-power CMOS;optimal power supply;space dimensions;subvolt supply voltages;threshold voltages;time dimensions;transistor sizing;CMOS digital integrated circuits;VLSI;integrated circuit design;low-power electronics;power supply circuits;},
doi={10.1109/92.924062},
ISSN={1063-8210},}

@InProceedings{Chen2010a,
  author    = {Chen, F. and Spencer, M. and Nathanael, R. and Chengcheng Wang and Fariborzi, H. and Gupta, A. and Hei Kam and Pott, V. and Jaeseok Jeon and Tsu-Jae King Liu and Markovic, D. and Stojanovic, V. and Alon, E.},
  title     = {Demonstration of integrated micro-electro-mechanical switch circuits for VLSI applications},
  booktitle = {Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International},
  year      = {2010},
  pages     = {150 -151},
  month     = {7-11},
  doi       = {10.1109/ISSCC.2010.5434010},
  issn      = {0193-6530},
  keywords  = {I/O function;VLSI application;carry-generation block;integrated microelectromechanical switch circuits;logic function;memory function;monolithic integration;test chip;timing function;VLSI;circuit testing;microswitches;},
}

@INPROCEEDINGS{Kao2002,
author={Kao, J. and Narendra, S. and Chandrakasan, A.},
booktitle={Computer Aided Design, 2002. ICCAD 2002. IEEE/ACM International Conference on}, title={Subthreshold leakage modeling and reduction techniques [IC CAD tools]},
year={2002},
month={10-14},
volume={},
number={},
pages={ 141 - 148},
keywords={ CAD tools; IC total power dissipation; MTCMOS; VTCMOS; device/circuit/system level modelling; digital circuits; dual voltage partitioning; dynamic/leakage power component trade-off optimization; high performance integrated circuits; sequential circuits; source biasing; standby states; subthreshold leakage current control/limitation; subthreshold leakage modeling/reduction techniques; total active power reduction; ultra low power IC; CMOS digital integrated circuits; circuit CAD; circuit optimisation; integrated circuit design; integrated circuit modelling; leakage currents; logic CAD; low-power electronics; sequential circuits;},
doi={10.1109/ICCAD.2002.1167526},
ISSN={1092-3152 },}

@ARTICLE{Calhoun2004,
author={Calhoun, B.H. and Honore, F.A. and Chandrakasan, A.P.},
journal={Solid-State Circuits, IEEE Journal of}, title={A leakage reduction methodology for distributed MTCMOS},
year={2004},
month={may},
volume={39},
number={5},
pages={ 818 - 826},
keywords={ 0.13 microns; MTCMOS designs; active leakage; combinational circuits; configurable logic blocks; design methodology; design rules; distributed MTCMOS; fine-grain leakage reduction; gate-level sleep FETs; leakage reduction methodology; local sleep regions; locally placed sleep devices; low delay overhead; low-power FPGA architecture; multithreshold CMOS circuits; sequential circuit; sleep transistors; sneak leakage paths; standby current reduction; standby leakage power reduction; CMOS logic circuits; combinational circuits; field effect transistors; field programmable gate arrays; leakage currents; sequential circuits;},
doi={10.1109/JSSC.2004.826335},
ISSN={0018-9200},}

@ARTICLE{Mutoh1995,
author={Mutoh, S. and Douseki, T. and Matsuya, Y. and Aoki, T. and Shigematsu, S. and Yamada, J.},
journal={Solid-State Circuits, IEEE Journal of}, title={1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS},
year={1995},
month={aug},
volume={30},
number={8},
pages={847 -854},
keywords={0.5 micron;1 V;1.7 ns;18 MHz;CAD tools;CMOS standard cell library;IC layout;PLL LSI;high-speed digital circuit technology;high-threshold voltage MOSFETs;low-power digital circuit technology;low-threshold voltage MOSFETs;low-voltage LSI devices;multithreshold-voltage CMOS;stand-by leakage current suppression;CMOS digital integrated circuits;circuit layout CAD;digital phase locked loops;integrated circuit design;integrated circuit layout;large scale integration;},
doi={10.1109/4.400426},
ISSN={0018-9200},}

@INPROCEEDINGS{Inukai2000,
author={Inukai, T. and Takamiya, M. and Nose, K. and Kawaguchi, H. and Hiramoto, T. and Sakurai, T.},
booktitle={Custom Integrated Circuits Conference, 2000. CICC. Proceedings of the IEEE 2000}, title={Boosted gate MOS (BGMOS): device/circuit cooperation scheme to achieve leakage-free giga-scale integration},
year={2000},
month={},
volume={},
number={},
pages={409 -412},
keywords={SRAMs;area overhead;battery type application;boosted gate MOS;circuit performance;circuit speed;leakage-free giga-scale integration;negative gate voltage scheme;MOS digital integrated circuits;VLSI;circuit simulation;integrated circuit reliability;leakage currents;},
doi={10.1109/CICC.2000.852696},
ISSN={},}

@INPROCEEDINGS{Kawaguchi1998,
author={Kawaguchi, H. and Nose, K.-I. and Sakurai, T.},
booktitle={Solid-State Circuits Conference, 1998. Digest of Technical Papers. 1998 IEEE International}, title={A CMOS scheme for 0.5 V supply voltage with pico-ampere standby current},
year={1998},
month={5-7},
volume={},
number={},
pages={192 -193, 436},
keywords={0.5 V;MOSFET;logic gate;low-power VLSI design;low-voltage circuit;pico-ampere standby current;subthreshold leakage current;super cut-off CMOS circuit;threshold voltage;CMOS logic circuits;VLSI;},
doi={10.1109/ISSCC.1998.672431},
ISSN={0193-6530},}

@INPROCEEDINGS{Stan1998,
author={Stan, M.R.},
booktitle={Low Power Electronics and Design, 1998. Proceedings. 1998 International Symposium on}, title={Low threshold CMOS circuits with low standby current},
year={1998},
month={10-12},
volume={},
number={},
pages={ 97 - 99},
keywords={ design methodology; low standby current; low threshold CMOS circuits; low-threshold transistors; multi-voltage CMOS; very low power supply voltages; CMOS digital integrated circuits; integrated circuit design; low-power electronics;},
doi={},
ISSN={},}

@INPROCEEDINGS{Dancy1997,
author={Dancy, A. and Chandrakasan, A.},
booktitle={Custom Integrated Circuits Conference, 1997., Proceedings of the IEEE 1997}, title={Techniques for aggressive supply voltage scaling and efficient regulation [CMOS digital circuits]},
year={1997},
month={5-8},
volume={},
number={},
pages={579 -586},
keywords={CMOS digital circuits;DC-DC conversion circuitry;MTCMOS;adaptive supply voltage variation;aggressive supply voltage scaling;architecture optimization;circuit optimization;efficient regulation;idle leakage power;leakage control;low-power design;technology optimization;threshold voltage scaling;variable VT SOI;variable VT bulk-CMOS;CMOS digital integrated circuits;DC-DC power convertors;circuit optimisation;integrated circuit design;leakage currents;silicon-on-insulator;voltage control;voltage regulators;},
doi={10.1109/CICC.1997.606693},
ISSN={},}

@ARTICLE{Chandrakasan1995,
author={Chandrakasan, A.P. and Brodersen, R.W.},
journal={Proceedings of the IEEE}, title={Minimizing power consumption in digital CMOS circuits},
year={1995},
month={apr},
volume={83},
number={4},
pages={498 -523},
keywords={1.1 V;5 mW;architecture-based voltage scaling strategy;buffering;circuit optimization;circuit style;circuit topology;digital CMOS circuits;error correction;full-motion video;logic design;logic speed;low-power techniques;packetization;parallelism;physical design;pipelining;portable multimedia terminal;power consumption;protocol conversion;resynchronization;signal correlations;synchronization;threshold voltage;CMOS digital integrated circuits;circuit optimisation;logic design;network topology;parallel architectures;},
doi={10.1109/5.371964},
ISSN={0018-9219},}

@ARTICLE{Wu2000,
author={Qing Wu and Pedram, M. and Xunwei Wu},
journal={Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on}, title={Clock-gating and its application to low power design of sequential circuits},
year={2000},
month={mar},
volume={47},
number={3},
pages={415 -420},
keywords={active cycles;clock behavior modelling;clock gating techniques;flip flops;low power design;power dissipation;sequential circuits;triggering transition;CMOS logic circuits;flip-flops;logic design;low-power electronics;sequential circuits;timing;},
doi={10.1109/81.841927},
ISSN={1057-7122},}

@ARTICLE{Kong2001,
author={Bai-Sun Kong and Sam-Soo Kim and Young-Hyun Jun},
journal={Solid-State Circuits, IEEE Journal of}, title={Conditional-capture flip-flop for statistical power reduction},
year={2001},
month={aug},
volume={36},
number={8},
pages={1263 -1271},
keywords={CMOS technology;clock skew-related cycle time loss;conditional-capture flip-flop;differential flip-flop;internal nodes;low-power flip-flops;master-slave latches;negative setup time;redundant transitions elimination;single-ended structure;small data-to-output latency;soft-clock edge attribute;statistical power reduction;CMOS logic circuits;flip-flops;low-power electronics;},
doi={10.1109/4.938376},
ISSN={0018-9200},}

@ARTICLE{Sakurai1990,
author={Sakurai, T. and Newton, A.R.},
journal={Solid-State Circuits, IEEE Journal of}, title={Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas},
year={1990},
month={apr},
volume={25},
number={2},
pages={584 -594},
keywords={ alpha;-power-law MOS model;CMOS inverter delay;CMOS inverters;MOSFET model;carrier velocity saturation effect;circuit behavior;delay;input waveform slope effects;optimization CAD tools;parasitic drain/source resistance effects;short-channel MOSFETs;short-circuit power;simulation;submicrometer region;submicron devices;transition voltage;CMOS integrated circuits;circuit analysis computing;delays;insulated gate field effect transistors;integrated logic circuits;semiconductor device models;},
doi={10.1109/4.52187},
ISSN={0018-9200},}

@ARTICLE{Kuroda1998,
author={Kuroda, T. and Suzuki, K. and Mita, S. and Fujita, T. and Yamane, F. and Sano, F. and Chiba, A. and Watanabe, Y. and Matsuda, K. and Maeda, T. and Sakurai, T. and Furuyama, T.},
journal={Solid-State Circuits, IEEE Journal of}, title={Variable supply-voltage scheme for low-power high-speed CMOS digital design},
year={1998},
month={mar},
volume={33},
number={3},
pages={454 -462},
keywords={0.4 micron;32 bit;CMOS technology;RISC core processor;buck converter;feedback control;high-speed CMOS digital design;low-power CMOS digital design;speed detector;substrate bias control;threshold voltages;timing controller;variable supply-voltage scheme;CMOS digital integrated circuits;circuit feedback;convertors;microprocessor chips;reduced instruction set computing;timing;voltage control;},
doi={10.1109/4.661211},
ISSN={0018-9200},}

@ARTICLE{Liu1993,
author={Liu, D. and Svensson, C.},
journal={Solid-State Circuits, IEEE Journal of}, title={Trading speed for low power by choice of supply and threshold voltages},
year={1993},
month={jan},
volume={28},
number={1},
pages={10 -17},
keywords={CMOS VLSI;circuit speed;low power consumption;supply voltage;threshold voltage;threshold voltages;CMOS integrated circuits;VLSI;integrated circuit technology;semiconductor device models;},
doi={10.1109/4.179198},
ISSN={0018-9200},}

@ARTICLE{Sun1995,
author={Shih-Wei Sun and Tsui, P.G.Y.},
journal={Solid-State Circuits, IEEE Journal of}, title={Limitation of CMOS supply-voltage scaling by MOSFET threshold-voltage variation},
year={1995},
month={aug},
volume={30},
number={8},
pages={947 -949},
keywords={0.5 micron;0.9 to 4 V;CMOS supply voltage scaling;MOSFET threshold voltage variation;circuit speed;empirical power law relationship;model;ring oscillator propagation delay;CMOS integrated circuits;MOSFET;delays;integrated circuit design;integrated circuit modelling;},
doi={10.1109/4.400439},
ISSN={0018-9200},}

@ARTICLE{Calhoun2006,
author={Calhoun, B.H. and Chandrakasan, A.P.},
journal={Solid-State Circuits, IEEE Journal of}, title={Ultra-dynamic Voltage scaling (UDVS) using sub-threshold operation and local Voltage dithering},
year={2006},
month={jan.},
volume={41},
number={1},
pages={ 238 - 245},
keywords={ 300 to 1100 mV; 90 nm; UDVS; local voltage dithering; low-power circuits; sub-threshold operation; ultra-dynamic voltage scaling; integrated circuit technology; low-power electronics; nanotechnology;},
doi={10.1109/JSSC.2005.859886},
ISSN={0018-9200},}

@INPROCEEDINGS{Hamada1999,
author={Hamada, M. and Terazawa, T. and Higashi, T. and Kitabayashi, S. and Mita, S. and Watanabe, Y. and Ashino, M. and Hara, H. and Kuroda, T.},
booktitle={Solid-State Circuits Conference, 1999. Digest of Technical Papers. ISSCC. 1999 IEEE International}, title={Flip-flop selection technique for power-delay trade-off [video codec]},
year={1999},
month={},
volume={},
number={},
pages={270 -271},
keywords={0.3 micron;F/F blending;HS-DCT;LP-DCT;MPEG-4 video codec;discrete cosine transform;flip-flop selection technique;high-speed design;low-power design;power-delay trade-off;speed degradation;CMOS digital integrated circuits;delays;discrete cosine transforms;flip-flops;high-speed integrated circuits;low-power electronics;video codecs;},
doi={10.1109/ISSCC.1999.759241},
ISSN={0193-6530},}

@ARTICLE{Das2006,
author={Das, S. and Roberts, D. and Seokwoo Lee and Pant, S. and Blaauw, D. and Austin, T. and Flautner, K. and Mudge, T.},
journal={Solid-State Circuits, IEEE Journal of}, title={A self-tuning DVS processor using delay-error detection and correction},
year={2006},
month={april},
volume={41},
number={4},
pages={ 792 - 804},
keywords={ 0.18 micron; 120 MHz; 64 bit; DVS processor; DVS techniques; Si; delay-error correction; delay-error detection; dynamic voltage scaling; error correction mechanism; error detection mechanism; self-tuning processor; silicon measurements; supply voltage control; elemental semiconductors; error correction; error detection; integrated circuit design; microprocessor chips; silicon; voltage control;},
doi={10.1109/JSSC.2006.870912},
ISSN={0018-9200},}

@ARTICLE{Nakagome1993,
author={Nakagome, Y. and Itoh, K. and Isoda, M. and Takeuchi, K. and Aoki, M.},
journal={Solid-State Circuits, IEEE Journal of}, title={Sub-1-V swing internal bus architecture for future low-power ULSIs },
year={1993},
month={apr},
volume={28},
number={4},
pages={414 -419},
keywords={0.3 micron;1 V;MOSFETs;bus architecture;bus driver circuits;bus receiver circuits;cross-coupled latch circuit;high-speed data transmission;internal supply voltage;low power ULSI;low standby current;source offset configuration;symmetric configuration;two-level conversion circuits;CMOS integrated circuits;VLSI;digital integrated circuits;},
doi={10.1109/4.210023},
ISSN={0018-9200},}

@ARTICLE{Pang2009,
author={Liang-Teck Pang and Nikolic, B.},
journal={Solid-State Circuits, IEEE Journal of}, title={Measurements and Analysis of Process Variability in 90 nm CMOS},
year={2009},
month={may },
volume={44},
number={5},
pages={1655 -1663},
keywords={90 nm CMOS technology;circuit layout effects;die-to-die variability;layout-induced frequency shift;leakage current;process variability;size 90 nm;transistor leakage current;within-die variability;CMOS integrated circuits;circuit layout;leakage currents;lithography;},
doi={10.1109/JSSC.2009.2015789},
ISSN={0018-9200},}

@ARTICLE{Bernstein2006,
author={Bernstein, K. and Frank, D. J. and Gattiker, A. E. and Haensch, W. and Ji, B. L. and Nassif, S. R. and Nowak, E. J. and Pearson, D. J. and Rohrer, N. J.},
journal={IBM Journal of Research and Development}, title={High-performance CMOS variability in the 65-nm regime and beyond},
year={2006},
month={july },
volume={50},
number={4.5},
pages={433 -449},
keywords={},
doi={10.1147/rd.504.0433},
ISSN={0018-8646},}

@INPROCEEDINGS{Vladimirescu2004,
author={Vladimirescu, A. and Yu Cao and Thomas, O. and Huifang Qin and Markovic, D. and Valentian, A. and Ionita, R. and Rabaey, J. and Amara, A.},
booktitle={Circuits and Systems, 2004. NEWCAS 2004. The 2nd Annual IEEE Northeast Workshop on}, title={Ultra-low-voltage robust design issues in deep-submicron CMOS},
year={2004},
month={20-23},
volume={},
number={},
pages={ 49 - 52},
keywords={ 0.13 micron; 250 mV; 4 kB; Monte Carlo methods; SOI CMOS circuits; SRAM cells; SRAM test chip; bulk CMOS circuits; data retention voltage; deep submicron CMOS technology; energy minimization; leakage reduction potential; signal-to-noise margin; static noise margin; subthreshold estimation model; ultra low voltage robust design; CMOS memory circuits; Monte Carlo methods; SRAM chips; elemental semiconductors; estimation theory; integrated circuit design; low-power electronics; silicon-on-insulator;},
doi={10.1109/NEWCAS.2004.1359013},
ISSN={ },}

@ARTICLE{Gyvez2004,
author={Pineda de Gyvez, J. and Tuinhout, H.P.},
journal={Solid-State Circuits, IEEE Journal of}, title={Threshold voltage mismatch and intra-die leakage current in digital CMOS circuits},
year={2004},
month={jan.},
volume={39},
number={1},
pages={ 157 - 168},
keywords={ MOSFET transistors; deep-submicron CMOS technologies; device scaling; digital CMOS circuits; digital circuit design; intradie leakage current; linear regions; off-state current; paired transistors; power consumption; saturation regions; static CMOS cells; subthreshold regime; technology minimum dimensions; threshold voltage mismatch; voltage scaling; CMOS digital integrated circuits; MOSFET; integrated circuit design; leakage currents;},
doi={10.1109/JSSC.2003.820873},
ISSN={0018-9200},}

@ARTICLE{Bowman2009-2,
author={Bowman, K.A. and Tschanz, J.W. and Nam Sung Kim and Lee, J.C. and Wilkerson, C.B. and Lu, S.-L.L. and Karnik, T. and De, V.K.},
journal={Solid-State Circuits, IEEE Journal of}, title={Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance},
year={2009},
month={jan. },
volume={44},
number={1},
pages={49 -63},
keywords={circuit test-chip;datapath metastability;double-sampling static design;dynamic supply voltage;dynamic variation tolerance;error-detection sequential circuits;metastability-immune resilient circuits;path-activation probabilities;recovery circuits;size 65 nm;time-borrowing datapath latch;timing-error detection;timing-error detection capability;circuit testing;clocks;error detection;timing circuits;},
doi={10.1109/JSSC.2008.2007148},
ISSN={0018-9200},}

@INPROCEEDINGS{Mitra2010,
author={Mitra, S.},
booktitle={VLSI Design, 2010. VLSID '10. 23rd International Conference on}, title={Robust System Design},
year={2010},
month={3-7},
volume={},
number={},
pages={434 -439},
keywords={CMOS reliability;built-in error tolerance;built-in soft error resilience;circuit failure prediction;instruction footprint recording and analysis;online self-test;post-silicon validation;robust system design;self-diagnostics;software-orchestrated optimization;user expectation;CMOS integrated circuits;automatic testing;built-in self test;error correction;failure analysis;fault tolerance;integrated circuit design;integrated circuit reliability;integrated circuit testing;},
doi={10.1109/VLSI.Design.2010.77},
ISSN={1063-9667},}

@INPROCEEDINGS{Tschanz2010,
author={Tschanz, J. and Bowman, K. and Khellah, M. and Wilkerson, C. and Geuskens, B. and Somasekhar, D. and Raychowdhury, A. and Kulkarni, J. and Tokunaga, C. and Shih-Lien Lu and Karnik, T. and De, V.},
booktitle={Design Automation Conference (ASP-DAC), 2010 15th Asia and South Pacific}, title={Resilient design in scaled CMOS for energy efficiency},
year={2010},
month={18-21},
volume={},
number={},
pages={625 -625},
keywords={early life failures;energy efficiency;erratic defects;latent defect acceleration;parameter variations;resilient design;scaled CMOS technology;soft error;static defects;CMOS integrated circuits;integrated circuit design;integrated circuit reliability;low-power electronics;},
doi={10.1109/ASPDAC.2010.5419812},
ISSN={},}

@ARTICLE{Unsal2006,
author={Unsal, O.S. and Tschanz, J.W. and Bowman, K. and De, V. and Vera, X. and Gonzalez, A. and Ergin, O.},
journal={Micro, IEEE}, title={Impact of Parameter Variations on Circuits and Microarchitecture},
year={2006},
month={nov.-dec. },
volume={26},
number={6},
pages={30 -39},
keywords={circuit design;microarchitectural design;parameter variations;performance scaling;process technologies;variation-tolerant circuit approach;variation-tolerant microarchitectural approach;low-power electronics;microprocessor chips;},
doi={10.1109/MM.2006.122},
ISSN={0272-1732},}

@INPROCEEDINGS{Tschanz2009,
author={Tschanz, J. and Bowman, K. and Wilkerson, C. and Shih-Lien Lu and Karnik, T.},
booktitle={Computer-Aided Design - Digest of Technical Papers, 2009. ICCAD 2009. IEEE/ACM International Conference on}, title={Resilient circuits - Enabling energy-efficient performance and reliability},
year={2009},
month={2-5},
volume={},
number={},
pages={71 -73},
keywords={aging variation;circuit reliability;delay faults;dynamic voltage;embedded error detection sequential;energy efficient performance;error detection;error recovery;frequency margin;processor operation;resilient circuit technique;temperature variation;timing errors;tunable replica circuits;variation-tolerant circuits;voltage margin;ageing;integrated circuit design;integrated circuit reliability;microprocessor chips;},
doi={},
ISSN={1092-3152},}

@ARTICLE{Calhoun2008,
author={Calhoun, B.H. and Yu Cao and Xin Li and Ken Mai and Pileggi, L.T. and Rutenbar, R.A. and Shepard, K.L.},
journal={Proceedings of the IEEE}, title={Digital Circuit Design Challenges and Opportunities in the Era of Nanoscale CMOS},
year={2008},
month={feb. },
volume={96},
number={2},
pages={343 -365},
keywords={clock distribution;computer-aided design;digital circuit design;geometrically regular circuits;logic circuit interconnects;memories;nanoscale CMOS;nanoscale lithography;power distribution;scaled complementary metal-oxide-semiconductor devices;simulation models;CMOS logic circuits;circuit CAD;integrated circuit interconnections;nanoelectronics;nanolithography;},
doi={10.1109/JPROC.2007.911072},
ISSN={0018-9219},}

@INPROCEEDINGS{Naik2008,
author={Naik, R. and Rao, R. and Chandrasekhar},
booktitle={Electronic Design, 2008. ICED 2008. International Conference on}, title={Efficient crosstalk estimation and reduction in high speed designs},
year={2008},
month={1-3},
volume={},
number={},
pages={1 -6},
keywords={VLSI;capacitive coupling noise;crosstalk estimation;crosstalk reduction;digital integrated circuit reliability;dynamic logic;electric coupling;external noise sources;flicker noise;high speed digital circuit design;interwire coupling capacitance;magnetic coupling;on-chip interconnects;shot noise;thermal noise;transmission lines;VLSI;capacitance;crosstalk;flicker noise;high-speed integrated circuits;integrated circuit design;integrated circuit interconnections;integrated circuit noise;integrated circuit reliability;integrated logic circuits;shot noise;thermal noise;},
doi={10.1109/ICED.2008.4786707},
ISSN={},}

@INPROCEEDINGS{Balamurugan1999,
author={Balamurugan, G. and Shanbhag, N.R.},
booktitle={Low Power Electronics and Design, 1999. Proceedings. 1999 International Symposium on}, title={Energy-efficient dynamic circuit design in the presence of crosstalk noise},
year={1999},
month={},
volume={},
number={},
pages={ 24 - 29},
keywords={ AND gate; CMOS technology; adder carry chain; circuit noise immunity reduction; crosstalk noise; energy-efficient dynamic circuit design; low power design techniques; noise-tolerant dynamic circuit technique; power saving strategy; voltage scaling; CMOS digital integrated circuits; crosstalk; integrated circuit design; integrated circuit noise; low-power electronics;},
doi={},
ISSN={ },}

@INPROCEEDINGS{Kheterpal2005,
author={Kheterpal, V. and Rovner, V. and Hersan, T.G. and Motiani, D. and Takegawa, Y. and Strojwas, A.J. and Pileggi, L.},
booktitle={Design Automation Conference, 2005. Proceedings. 42nd}, title={Design methodology for IC manufacturability based on regular logic-bricks},
year={2005},
month={13-17},
volume={},
number={},
pages={ 353 - 358},
keywords={ 90 nm; CMOS technology; RET-friendly geometry patterns; configurable array; full-mask-set design methodology; gate arrays; integrated circuit manufacturability; logic arrays; logic blocks; pattern regularity; regular logic-bricks; resolution enhancement technique; standard cell ASIC; standard cell library; CMOS logic circuits; design for manufacture; integrated circuit design; logic arrays; logic design;},
doi={},
ISSN={},}

@web_page{Rumpf2020,
   author = {Raymond Rumpf},
   journal = {EMPossible},
   month = {1},
   title = {Formulation of One-Dimensional FDTD},
   url = {https://empossible.net/wp-content/uploads/2020/01/Lecture-Formulation-of-1D-FDTD.pdf},
   year = {2020},
}


@Comment{jabref-meta: databaseType:bibtex;}
