\hypertarget{class_t___r_o_m}{}\doxysection{T\+\_\+\+ROM Entity Reference}
\label{class_t___r_o_m}\index{T\_ROM@{T\_ROM}}
\doxysubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_t___r_o_m_1_1_behavioral}{Behavioral}} architecture
\end{DoxyCompactItemize}
\doxysubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_t___r_o_m_ae4f03c286607f3181e16b9aa12d0c6d4}\label{class_t___r_o_m_ae4f03c286607f3181e16b9aa12d0c6d4}} 
\mbox{\hyperlink{class_t___r_o_m_ae4f03c286607f3181e16b9aa12d0c6d4}{IEEE}} 
\end{DoxyCompactItemize}
\doxysubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_t___r_o_m_aa4b2b25246a821511120e3149b003563}\label{class_t___r_o_m_aa4b2b25246a821511120e3149b003563}} 
\mbox{\hyperlink{class_t___r_o_m_aa4b2b25246a821511120e3149b003563}{STD\+\_\+\+LOGIC\+\_\+1164}}   
\end{DoxyCompactItemize}


The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
WD6502 Computer.\+srcs/\+Test\+\_\+\+Component\+\_\+\+ROM/imports/new/T\+\_\+\+ROM.\+vhd\end{DoxyCompactItemize}
