..//gl/user_project_wrapper.v
..//rtl/RAM128.v
..//rtl/RAM256.v
..//rtl/VexRiscv_MinDebugCache.v
..//rtl/caravel_core.v
..//rtl/caravel_logo.v
..//rtl/caravel_motto.v
..//rtl/clock_div.v
..//rtl/copyright_block.v
..//rtl/debug_regs.v
..//rtl/digital_pll_controller.v
..//rtl/dummy_scl180_conb_1.v
..//rtl/empty_macro.v
..//rtl/housekeeping_spi.v
..//rtl/manual_power_connections.v
..//rtl/mgmt_core.v
..//rtl/mgmt_protect_hv.v
..//rtl/mprj_io.v
..//rtl/mprj_io_buffer.v
..//rtl/open_source.v
..//rtl/ring_osc2x13.v
..//rtl/scl180_macro_sparecell.v
..//rtl/user_id_textblock.v
..//rtl/vsdcaravel.v
../gl/caravel_clocking.v
../gl/chip_io.v
../gl/constant_block.v
../gl/digital_pll.v
../gl/gpio_control_block.v
../gl/gpio_defaults_block.v
../gl/gpio_logic_high.v
../gl/housekeeping.v
../gl/mgmt_core_wrapper.v
../gl/mgmt_protect.v
../gl/mprj2_logic_high.v
../gl/mprj_logic_high.v
../gl/spare_logic_block.v
../gl/user_id_programming.v
../gl/xres_buf.v
../rtl/scl180_wrapper/pc3b03ed_wrapper.v
../rtl/scl180_wrapper/pc3d01_wrapper.v
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero/pc3b03ed.v
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero/pc3d01.v
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero/pc3d21.v
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero/pt3b02.v
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/verilog/vcs_sim_model/buffd7.v
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/6M1L/verilog/vcs_sim_model/tsl18fs120_scl.v
/home/jaysk/vsdRiscvScl180/rtl/scl180_wrapper/pt3b02_wrapper.v
hkspi_tb.v
spiflash.v
tbuart.v
