
STATION-PROJET.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a18  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  08007be8  08007be8  00017be8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800801c  0800801c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800801c  0800801c  0001801c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008024  08008024  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008024  08008024  00018024  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008028  08008028  00018028  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800802c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000170  200001dc  08008208  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000034c  08008208  0002034c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011760  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025b3  00000000  00000000  0003196c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e68  00000000  00000000  00033f20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d50  00000000  00000000  00034d88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000274e9  00000000  00000000  00035ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012ab6  00000000  00000000  0005cfc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f12b7  00000000  00000000  0006fa77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00160d2e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ba0  00000000  00000000  00160d80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007bd0 	.word	0x08007bd0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08007bd0 	.word	0x08007bd0

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b974 	b.w	8000ee8 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468e      	mov	lr, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14d      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4694      	mov	ip, r2
 8000c2a:	d969      	bls.n	8000d00 <__udivmoddi4+0xe8>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b152      	cbz	r2, 8000c48 <__udivmoddi4+0x30>
 8000c32:	fa01 f302 	lsl.w	r3, r1, r2
 8000c36:	f1c2 0120 	rsb	r1, r2, #32
 8000c3a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c3e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c42:	ea41 0e03 	orr.w	lr, r1, r3
 8000c46:	4094      	lsls	r4, r2
 8000c48:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c4c:	0c21      	lsrs	r1, r4, #16
 8000c4e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c52:	fa1f f78c 	uxth.w	r7, ip
 8000c56:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c5e:	fb06 f107 	mul.w	r1, r6, r7
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6e:	f080 811f 	bcs.w	8000eb0 <__udivmoddi4+0x298>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 811c 	bls.w	8000eb0 <__udivmoddi4+0x298>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a5b      	subs	r3, r3, r1
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c8c:	fb00 f707 	mul.w	r7, r0, r7
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x92>
 8000c94:	eb1c 0404 	adds.w	r4, ip, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9c:	f080 810a 	bcs.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	f240 8107 	bls.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca6:	4464      	add	r4, ip
 8000ca8:	3802      	subs	r0, #2
 8000caa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cae:	1be4      	subs	r4, r4, r7
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	b11d      	cbz	r5, 8000cbc <__udivmoddi4+0xa4>
 8000cb4:	40d4      	lsrs	r4, r2
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0xc2>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80ef 	beq.w	8000eaa <__udivmoddi4+0x292>
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	fab3 f683 	clz	r6, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d14a      	bne.n	8000d78 <__udivmoddi4+0x160>
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xd4>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80f9 	bhi.w	8000ede <__udivmoddi4+0x2c6>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e0      	beq.n	8000cbc <__udivmoddi4+0xa4>
 8000cfa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cfe:	e7dd      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000d00:	b902      	cbnz	r2, 8000d04 <__udivmoddi4+0xec>
 8000d02:	deff      	udf	#255	; 0xff
 8000d04:	fab2 f282 	clz	r2, r2
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	f040 8092 	bne.w	8000e32 <__udivmoddi4+0x21a>
 8000d0e:	eba1 010c 	sub.w	r1, r1, ip
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f fe8c 	uxth.w	lr, ip
 8000d1a:	2601      	movs	r6, #1
 8000d1c:	0c20      	lsrs	r0, r4, #16
 8000d1e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d22:	fb07 1113 	mls	r1, r7, r3, r1
 8000d26:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2a:	fb0e f003 	mul.w	r0, lr, r3
 8000d2e:	4288      	cmp	r0, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x12c>
 8000d32:	eb1c 0101 	adds.w	r1, ip, r1
 8000d36:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x12a>
 8000d3c:	4288      	cmp	r0, r1
 8000d3e:	f200 80cb 	bhi.w	8000ed8 <__udivmoddi4+0x2c0>
 8000d42:	4643      	mov	r3, r8
 8000d44:	1a09      	subs	r1, r1, r0
 8000d46:	b2a4      	uxth	r4, r4
 8000d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d4c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d50:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d54:	fb0e fe00 	mul.w	lr, lr, r0
 8000d58:	45a6      	cmp	lr, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x156>
 8000d5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d64:	d202      	bcs.n	8000d6c <__udivmoddi4+0x154>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f200 80bb 	bhi.w	8000ee2 <__udivmoddi4+0x2ca>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	eba4 040e 	sub.w	r4, r4, lr
 8000d72:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d76:	e79c      	b.n	8000cb2 <__udivmoddi4+0x9a>
 8000d78:	f1c6 0720 	rsb	r7, r6, #32
 8000d7c:	40b3      	lsls	r3, r6
 8000d7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d82:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d86:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8e:	431c      	orrs	r4, r3
 8000d90:	40f9      	lsrs	r1, r7
 8000d92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d96:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d9e:	0c20      	lsrs	r0, r4, #16
 8000da0:	fa1f fe8c 	uxth.w	lr, ip
 8000da4:	fb09 1118 	mls	r1, r9, r8, r1
 8000da8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dac:	fb08 f00e 	mul.w	r0, r8, lr
 8000db0:	4288      	cmp	r0, r1
 8000db2:	fa02 f206 	lsl.w	r2, r2, r6
 8000db6:	d90b      	bls.n	8000dd0 <__udivmoddi4+0x1b8>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc0:	f080 8088 	bcs.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dc4:	4288      	cmp	r0, r1
 8000dc6:	f240 8085 	bls.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dca:	f1a8 0802 	sub.w	r8, r8, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	1a09      	subs	r1, r1, r0
 8000dd2:	b2a4      	uxth	r4, r4
 8000dd4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ddc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de4:	458e      	cmp	lr, r1
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x1e2>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df0:	d26c      	bcs.n	8000ecc <__udivmoddi4+0x2b4>
 8000df2:	458e      	cmp	lr, r1
 8000df4:	d96a      	bls.n	8000ecc <__udivmoddi4+0x2b4>
 8000df6:	3802      	subs	r0, #2
 8000df8:	4461      	add	r1, ip
 8000dfa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dfe:	fba0 9402 	umull	r9, r4, r0, r2
 8000e02:	eba1 010e 	sub.w	r1, r1, lr
 8000e06:	42a1      	cmp	r1, r4
 8000e08:	46c8      	mov	r8, r9
 8000e0a:	46a6      	mov	lr, r4
 8000e0c:	d356      	bcc.n	8000ebc <__udivmoddi4+0x2a4>
 8000e0e:	d053      	beq.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e10:	b15d      	cbz	r5, 8000e2a <__udivmoddi4+0x212>
 8000e12:	ebb3 0208 	subs.w	r2, r3, r8
 8000e16:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e1e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e22:	40f1      	lsrs	r1, r6
 8000e24:	431f      	orrs	r7, r3
 8000e26:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2a:	2600      	movs	r6, #0
 8000e2c:	4631      	mov	r1, r6
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	40d8      	lsrs	r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e40:	4091      	lsls	r1, r2
 8000e42:	4301      	orrs	r1, r0
 8000e44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e48:	fa1f fe8c 	uxth.w	lr, ip
 8000e4c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e50:	fb07 3610 	mls	r6, r7, r0, r3
 8000e54:	0c0b      	lsrs	r3, r1, #16
 8000e56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	fa04 f402 	lsl.w	r4, r4, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x260>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e6e:	d22f      	bcs.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e70:	429e      	cmp	r6, r3
 8000e72:	d92d      	bls.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1b9b      	subs	r3, r3, r6
 8000e7a:	b289      	uxth	r1, r1
 8000e7c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e80:	fb07 3316 	mls	r3, r7, r6, r3
 8000e84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e88:	fb06 f30e 	mul.w	r3, r6, lr
 8000e8c:	428b      	cmp	r3, r1
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x28a>
 8000e90:	eb1c 0101 	adds.w	r1, ip, r1
 8000e94:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e98:	d216      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d914      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9e:	3e02      	subs	r6, #2
 8000ea0:	4461      	add	r1, ip
 8000ea2:	1ac9      	subs	r1, r1, r3
 8000ea4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea8:	e738      	b.n	8000d1c <__udivmoddi4+0x104>
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e705      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e3      	b.n	8000c7c <__udivmoddi4+0x64>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6f8      	b.n	8000caa <__udivmoddi4+0x92>
 8000eb8:	454b      	cmp	r3, r9
 8000eba:	d2a9      	bcs.n	8000e10 <__udivmoddi4+0x1f8>
 8000ebc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7a3      	b.n	8000e10 <__udivmoddi4+0x1f8>
 8000ec8:	4646      	mov	r6, r8
 8000eca:	e7ea      	b.n	8000ea2 <__udivmoddi4+0x28a>
 8000ecc:	4620      	mov	r0, r4
 8000ece:	e794      	b.n	8000dfa <__udivmoddi4+0x1e2>
 8000ed0:	4640      	mov	r0, r8
 8000ed2:	e7d1      	b.n	8000e78 <__udivmoddi4+0x260>
 8000ed4:	46d0      	mov	r8, sl
 8000ed6:	e77b      	b.n	8000dd0 <__udivmoddi4+0x1b8>
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	e732      	b.n	8000d44 <__udivmoddi4+0x12c>
 8000ede:	4630      	mov	r0, r6
 8000ee0:	e709      	b.n	8000cf6 <__udivmoddi4+0xde>
 8000ee2:	4464      	add	r4, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e742      	b.n	8000d6e <__udivmoddi4+0x156>

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ef2:	4b0c      	ldr	r3, [pc, #48]	; (8000f24 <MX_DMA_Init+0x38>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef6:	4a0b      	ldr	r2, [pc, #44]	; (8000f24 <MX_DMA_Init+0x38>)
 8000ef8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000efc:	6313      	str	r3, [r2, #48]	; 0x30
 8000efe:	4b09      	ldr	r3, [pc, #36]	; (8000f24 <MX_DMA_Init+0x38>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f06:	607b      	str	r3, [r7, #4]
 8000f08:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	2010      	movs	r0, #16
 8000f10:	f000 fe59 	bl	8001bc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000f14:	2010      	movs	r0, #16
 8000f16:	f000 fe72 	bl	8001bfe <HAL_NVIC_EnableIRQ>

}
 8000f1a:	bf00      	nop
 8000f1c:	3708      	adds	r7, #8
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	40023800 	.word	0x40023800

08000f28 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b090      	sub	sp, #64	; 0x40
 8000f2c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f2e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f32:	2200      	movs	r2, #0
 8000f34:	601a      	str	r2, [r3, #0]
 8000f36:	605a      	str	r2, [r3, #4]
 8000f38:	609a      	str	r2, [r3, #8]
 8000f3a:	60da      	str	r2, [r3, #12]
 8000f3c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f3e:	4b8b      	ldr	r3, [pc, #556]	; (800116c <MX_GPIO_Init+0x244>)
 8000f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f42:	4a8a      	ldr	r2, [pc, #552]	; (800116c <MX_GPIO_Init+0x244>)
 8000f44:	f043 0310 	orr.w	r3, r3, #16
 8000f48:	6313      	str	r3, [r2, #48]	; 0x30
 8000f4a:	4b88      	ldr	r3, [pc, #544]	; (800116c <MX_GPIO_Init+0x244>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4e:	f003 0310 	and.w	r3, r3, #16
 8000f52:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f54:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f56:	4b85      	ldr	r3, [pc, #532]	; (800116c <MX_GPIO_Init+0x244>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5a:	4a84      	ldr	r2, [pc, #528]	; (800116c <MX_GPIO_Init+0x244>)
 8000f5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f60:	6313      	str	r3, [r2, #48]	; 0x30
 8000f62:	4b82      	ldr	r3, [pc, #520]	; (800116c <MX_GPIO_Init+0x244>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f6a:	627b      	str	r3, [r7, #36]	; 0x24
 8000f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f6e:	4b7f      	ldr	r3, [pc, #508]	; (800116c <MX_GPIO_Init+0x244>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f72:	4a7e      	ldr	r2, [pc, #504]	; (800116c <MX_GPIO_Init+0x244>)
 8000f74:	f043 0302 	orr.w	r3, r3, #2
 8000f78:	6313      	str	r3, [r2, #48]	; 0x30
 8000f7a:	4b7c      	ldr	r3, [pc, #496]	; (800116c <MX_GPIO_Init+0x244>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7e:	f003 0302 	and.w	r3, r3, #2
 8000f82:	623b      	str	r3, [r7, #32]
 8000f84:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f86:	4b79      	ldr	r3, [pc, #484]	; (800116c <MX_GPIO_Init+0x244>)
 8000f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8a:	4a78      	ldr	r2, [pc, #480]	; (800116c <MX_GPIO_Init+0x244>)
 8000f8c:	f043 0308 	orr.w	r3, r3, #8
 8000f90:	6313      	str	r3, [r2, #48]	; 0x30
 8000f92:	4b76      	ldr	r3, [pc, #472]	; (800116c <MX_GPIO_Init+0x244>)
 8000f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f96:	f003 0308 	and.w	r3, r3, #8
 8000f9a:	61fb      	str	r3, [r7, #28]
 8000f9c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f9e:	4b73      	ldr	r3, [pc, #460]	; (800116c <MX_GPIO_Init+0x244>)
 8000fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa2:	4a72      	ldr	r2, [pc, #456]	; (800116c <MX_GPIO_Init+0x244>)
 8000fa4:	f043 0304 	orr.w	r3, r3, #4
 8000fa8:	6313      	str	r3, [r2, #48]	; 0x30
 8000faa:	4b70      	ldr	r3, [pc, #448]	; (800116c <MX_GPIO_Init+0x244>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fae:	f003 0304 	and.w	r3, r3, #4
 8000fb2:	61bb      	str	r3, [r7, #24]
 8000fb4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb6:	4b6d      	ldr	r3, [pc, #436]	; (800116c <MX_GPIO_Init+0x244>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fba:	4a6c      	ldr	r2, [pc, #432]	; (800116c <MX_GPIO_Init+0x244>)
 8000fbc:	f043 0301 	orr.w	r3, r3, #1
 8000fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fc2:	4b6a      	ldr	r3, [pc, #424]	; (800116c <MX_GPIO_Init+0x244>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc6:	f003 0301 	and.w	r3, r3, #1
 8000fca:	617b      	str	r3, [r7, #20]
 8000fcc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000fce:	4b67      	ldr	r3, [pc, #412]	; (800116c <MX_GPIO_Init+0x244>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd2:	4a66      	ldr	r2, [pc, #408]	; (800116c <MX_GPIO_Init+0x244>)
 8000fd4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fda:	4b64      	ldr	r3, [pc, #400]	; (800116c <MX_GPIO_Init+0x244>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000fe2:	613b      	str	r3, [r7, #16]
 8000fe4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000fe6:	4b61      	ldr	r3, [pc, #388]	; (800116c <MX_GPIO_Init+0x244>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fea:	4a60      	ldr	r2, [pc, #384]	; (800116c <MX_GPIO_Init+0x244>)
 8000fec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ff2:	4b5e      	ldr	r3, [pc, #376]	; (800116c <MX_GPIO_Init+0x244>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ffa:	60fb      	str	r3, [r7, #12]
 8000ffc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8000ffe:	4b5b      	ldr	r3, [pc, #364]	; (800116c <MX_GPIO_Init+0x244>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001002:	4a5a      	ldr	r2, [pc, #360]	; (800116c <MX_GPIO_Init+0x244>)
 8001004:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001008:	6313      	str	r3, [r2, #48]	; 0x30
 800100a:	4b58      	ldr	r3, [pc, #352]	; (800116c <MX_GPIO_Init+0x244>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001012:	60bb      	str	r3, [r7, #8]
 8001014:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001016:	4b55      	ldr	r3, [pc, #340]	; (800116c <MX_GPIO_Init+0x244>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101a:	4a54      	ldr	r2, [pc, #336]	; (800116c <MX_GPIO_Init+0x244>)
 800101c:	f043 0320 	orr.w	r3, r3, #32
 8001020:	6313      	str	r3, [r2, #48]	; 0x30
 8001022:	4b52      	ldr	r3, [pc, #328]	; (800116c <MX_GPIO_Init+0x244>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001026:	f003 0320 	and.w	r3, r3, #32
 800102a:	607b      	str	r3, [r7, #4]
 800102c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800102e:	4b4f      	ldr	r3, [pc, #316]	; (800116c <MX_GPIO_Init+0x244>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001032:	4a4e      	ldr	r2, [pc, #312]	; (800116c <MX_GPIO_Init+0x244>)
 8001034:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001038:	6313      	str	r3, [r2, #48]	; 0x30
 800103a:	4b4c      	ldr	r3, [pc, #304]	; (800116c <MX_GPIO_Init+0x244>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001042:	603b      	str	r3, [r7, #0]
 8001044:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PE4 PE3 PE2 PE1
                           PE0 PE5 PE6 PE8
                           PE9 PE11 PE14 PE7
                           PE10 PE12 PE15 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1
 8001046:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800104a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_7
                          |GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800104c:	2303      	movs	r3, #3
 800104e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001050:	2300      	movs	r3, #0
 8001052:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001054:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001058:	4619      	mov	r1, r3
 800105a:	4845      	ldr	r0, [pc, #276]	; (8001170 <MX_GPIO_Init+0x248>)
 800105c:	f001 f962 	bl	8002324 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG14 PG13 PG15 PG11
                           PG12 PG10 PG9 PG8
                           PG7 PG6 PG1 PG3
                           PG2 PG0 PG5 PG4 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_11
 8001060:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001064:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_12|GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8
                          |GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_1|GPIO_PIN_3
                          |GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001066:	2303      	movs	r3, #3
 8001068:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800106e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001072:	4619      	mov	r1, r3
 8001074:	483f      	ldr	r0, [pc, #252]	; (8001174 <MX_GPIO_Init+0x24c>)
 8001076:	f001 f955 	bl	8002324 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB5 PB4 PB3
                           PB9 PB6 PB13 PB12
                           PB2 PB10 PB1 PB0
                           PB11 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3
 800107a:	f64f 737f 	movw	r3, #65407	; 0xff7f
 800107e:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_13|GPIO_PIN_12
                          |GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_1|GPIO_PIN_0
                          |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001080:	2303      	movs	r3, #3
 8001082:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001084:	2300      	movs	r3, #0
 8001086:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001088:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800108c:	4619      	mov	r1, r3
 800108e:	483a      	ldr	r0, [pc, #232]	; (8001178 <MX_GPIO_Init+0x250>)
 8001090:	f001 f948 	bl	8002324 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD7 PD6 PD0 PD5
                           PD3 PD1 PD4 PD2
                           PD15 PD10 PD14 PD9
                           PD8 PD12 PD13 PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_0|GPIO_PIN_5
 8001094:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001098:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_2
                          |GPIO_PIN_15|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_9
                          |GPIO_PIN_8|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800109a:	2303      	movs	r3, #3
 800109c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109e:	2300      	movs	r3, #0
 80010a0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010a2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80010a6:	4619      	mov	r1, r3
 80010a8:	4834      	ldr	r0, [pc, #208]	; (800117c <MX_GPIO_Init+0x254>)
 80010aa:	f001 f93b 	bl	8002324 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC12 PC11 PC10 PC13
                           PC14 PC15 PC9 PC8
                           PC7 PC6 PC3 PC0
                           PC1 PC2 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_13
 80010ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010b2:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_9|GPIO_PIN_8
                          |GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_3|GPIO_PIN_0
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010b4:	2303      	movs	r3, #3
 80010b6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b8:	2300      	movs	r3, #0
 80010ba:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80010c0:	4619      	mov	r1, r3
 80010c2:	482f      	ldr	r0, [pc, #188]	; (8001180 <MX_GPIO_Init+0x258>)
 80010c4:	f001 f92e 	bl	8002324 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJ13 PJ12 PJ14 PJ15
                           PJ11 PJ8 PJ10 PJ7
                           PJ9 PJ6 PJ4 PJ5
                           PJ3 PJ2 PJ0 PJ1 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
 80010c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010cc:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_7
                          |GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010ce:	2303      	movs	r3, #3
 80010d0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d2:	2300      	movs	r3, #0
 80010d4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80010d6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80010da:	4619      	mov	r1, r3
 80010dc:	4829      	ldr	r0, [pc, #164]	; (8001184 <MX_GPIO_Init+0x25c>)
 80010de:	f001 f921 	bl	8002324 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA12 PA11 PA10 PA8
                           PA1 PA0 PA4 PA2
                           PA6 PA5 PA3 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_8
 80010e2:	f641 53ff 	movw	r3, #7679	; 0x1dff
 80010e6:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_2
                          |GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010e8:	2303      	movs	r3, #3
 80010ea:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ec:	2300      	movs	r3, #0
 80010ee:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80010f4:	4619      	mov	r1, r3
 80010f6:	4824      	ldr	r0, [pc, #144]	; (8001188 <MX_GPIO_Init+0x260>)
 80010f8:	f001 f914 	bl	8002324 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI8 PI4 PI3 PI2
                           PI5 PI7 PI10 PI6
                           PI1 PI12 PI9 PI0
                           PI11 PI13 PI15 PI14 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2
 80010fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001100:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_6
                          |GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_9|GPIO_PIN_0
                          |GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001102:	2303      	movs	r3, #3
 8001104:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001106:	2300      	movs	r3, #0
 8001108:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800110a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800110e:	4619      	mov	r1, r3
 8001110:	481e      	ldr	r0, [pc, #120]	; (800118c <MX_GPIO_Init+0x264>)
 8001112:	f001 f907 	bl	8002324 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK7 PK6 PK5 PK4
                           PK3 PK1 PK2 PK0 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4
 8001116:	23ff      	movs	r3, #255	; 0xff
 8001118:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800111a:	2303      	movs	r3, #3
 800111c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111e:	2300      	movs	r3, #0
 8001120:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8001122:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001126:	4619      	mov	r1, r3
 8001128:	4819      	ldr	r0, [pc, #100]	; (8001190 <MX_GPIO_Init+0x268>)
 800112a:	f001 f8fb 	bl	8002324 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3
                           PF4 PF7 PF6 PF5
                           PF10 PF9 PF8 PF12
                           PF15 PF13 PF14 PF11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800112e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001132:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5
                          |GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8|GPIO_PIN_12
                          |GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001134:	2303      	movs	r3, #3
 8001136:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001138:	2300      	movs	r3, #0
 800113a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800113c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001140:	4619      	mov	r1, r3
 8001142:	4814      	ldr	r0, [pc, #80]	; (8001194 <MX_GPIO_Init+0x26c>)
 8001144:	f001 f8ee 	bl	8002324 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH15 PH13 PH14 PH4
                           PH5 PH3 PH2 PH12
                           PH7 PH9 PH11 PH6
                           PH8 PH10 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_4
 8001148:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 800114c:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_12
                          |GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_6
                          |GPIO_PIN_8|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800114e:	2303      	movs	r3, #3
 8001150:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001152:	2300      	movs	r3, #0
 8001154:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001156:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800115a:	4619      	mov	r1, r3
 800115c:	480e      	ldr	r0, [pc, #56]	; (8001198 <MX_GPIO_Init+0x270>)
 800115e:	f001 f8e1 	bl	8002324 <HAL_GPIO_Init>

}
 8001162:	bf00      	nop
 8001164:	3740      	adds	r7, #64	; 0x40
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	40023800 	.word	0x40023800
 8001170:	40021000 	.word	0x40021000
 8001174:	40021800 	.word	0x40021800
 8001178:	40020400 	.word	0x40020400
 800117c:	40020c00 	.word	0x40020c00
 8001180:	40020800 	.word	0x40020800
 8001184:	40022400 	.word	0x40022400
 8001188:	40020000 	.word	0x40020000
 800118c:	40022000 	.word	0x40022000
 8001190:	40022800 	.word	0x40022800
 8001194:	40021400 	.word	0x40021400
 8001198:	40021c00 	.word	0x40021c00

0800119c <_write>:
#define SZ 1
/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
int _write(int file ,char*ptr,int len){
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	60f8      	str	r0, [r7, #12]
 80011a4:	60b9      	str	r1, [r7, #8]
 80011a6:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, 100);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	b29a      	uxth	r2, r3
 80011ac:	2364      	movs	r3, #100	; 0x64
 80011ae:	68b9      	ldr	r1, [r7, #8]
 80011b0:	4803      	ldr	r0, [pc, #12]	; (80011c0 <_write+0x24>)
 80011b2:	f003 fb19 	bl	80047e8 <HAL_UART_Transmit>
	return len;
 80011b6:	687b      	ldr	r3, [r7, #4]
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3710      	adds	r7, #16
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	200002b4 	.word	0x200002b4

080011c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011c8:	f000 fbc5 	bl	8001956 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011cc:	f000 f82a 	bl	8001224 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
Tim2_Freq=HAL_RCC_GetPCLK1Freq()*2; //APB1_PSC=2  TIM_psc=1
 80011d0:	f001 ff06 	bl	8002fe0 <HAL_RCC_GetPCLK1Freq>
 80011d4:	4603      	mov	r3, r0
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	4a0d      	ldr	r2, [pc, #52]	; (8001210 <main+0x4c>)
 80011da:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011dc:	f7ff fea4 	bl	8000f28 <MX_GPIO_Init>
  MX_DMA_Init();
 80011e0:	f7ff fe84 	bl	8000eec <MX_DMA_Init>
  MX_USART1_UART_Init();
 80011e4:	f000 fada 	bl	800179c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80011e8:	f000 fa04 	bl	80015f4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t*)buff, 1);
 80011ec:	2301      	movs	r3, #1
 80011ee:	4a09      	ldr	r2, [pc, #36]	; (8001214 <main+0x50>)
 80011f0:	2100      	movs	r1, #0
 80011f2:	4809      	ldr	r0, [pc, #36]	; (8001218 <main+0x54>)
 80011f4:	f002 fb64 	bl	80038c0 <HAL_TIM_IC_Start_DMA>
  __HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE );
 80011f8:	4b07      	ldr	r3, [pc, #28]	; (8001218 <main+0x54>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	68da      	ldr	r2, [r3, #12]
 80011fe:	4b06      	ldr	r3, [pc, #24]	; (8001218 <main+0x54>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f042 0201 	orr.w	r2, r2, #1
 8001206:	60da      	str	r2, [r3, #12]
  hdma_tim2_ch1.XferCpltCallback=XferCpltCallback;
 8001208:	4b04      	ldr	r3, [pc, #16]	; (800121c <main+0x58>)
 800120a:	4a05      	ldr	r2, [pc, #20]	; (8001220 <main+0x5c>)
 800120c:	63da      	str	r2, [r3, #60]	; 0x3c
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800120e:	e7fe      	b.n	800120e <main+0x4a>
 8001210:	20000200 	.word	0x20000200
 8001214:	200001fc 	.word	0x200001fc
 8001218:	20000208 	.word	0x20000208
 800121c:	20000254 	.word	0x20000254
 8001220:	08001301 	.word	0x08001301

08001224 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b094      	sub	sp, #80	; 0x50
 8001228:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800122a:	f107 0320 	add.w	r3, r7, #32
 800122e:	2230      	movs	r2, #48	; 0x30
 8001230:	2100      	movs	r1, #0
 8001232:	4618      	mov	r0, r3
 8001234:	f003 ff94 	bl	8005160 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001238:	f107 030c 	add.w	r3, r7, #12
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	605a      	str	r2, [r3, #4]
 8001242:	609a      	str	r2, [r3, #8]
 8001244:	60da      	str	r2, [r3, #12]
 8001246:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001248:	4b2b      	ldr	r3, [pc, #172]	; (80012f8 <SystemClock_Config+0xd4>)
 800124a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124c:	4a2a      	ldr	r2, [pc, #168]	; (80012f8 <SystemClock_Config+0xd4>)
 800124e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001252:	6413      	str	r3, [r2, #64]	; 0x40
 8001254:	4b28      	ldr	r3, [pc, #160]	; (80012f8 <SystemClock_Config+0xd4>)
 8001256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001258:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800125c:	60bb      	str	r3, [r7, #8]
 800125e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001260:	4b26      	ldr	r3, [pc, #152]	; (80012fc <SystemClock_Config+0xd8>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001268:	4a24      	ldr	r2, [pc, #144]	; (80012fc <SystemClock_Config+0xd8>)
 800126a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800126e:	6013      	str	r3, [r2, #0]
 8001270:	4b22      	ldr	r3, [pc, #136]	; (80012fc <SystemClock_Config+0xd8>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001278:	607b      	str	r3, [r7, #4]
 800127a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800127c:	2301      	movs	r3, #1
 800127e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001280:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001284:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001286:	2302      	movs	r3, #2
 8001288:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800128a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800128e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8001290:	230c      	movs	r3, #12
 8001292:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001294:	2360      	movs	r3, #96	; 0x60
 8001296:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001298:	2302      	movs	r3, #2
 800129a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800129c:	2302      	movs	r3, #2
 800129e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012a0:	f107 0320 	add.w	r3, r7, #32
 80012a4:	4618      	mov	r0, r3
 80012a6:	f001 fa39 	bl	800271c <HAL_RCC_OscConfig>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80012b0:	f000 f87c 	bl	80013ac <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80012b4:	f001 f9e2 	bl	800267c <HAL_PWREx_EnableOverDrive>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80012be:	f000 f875 	bl	80013ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012c2:	230f      	movs	r3, #15
 80012c4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012c6:	2302      	movs	r3, #2
 80012c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ca:	2300      	movs	r3, #0
 80012cc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012d8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80012da:	f107 030c 	add.w	r3, r7, #12
 80012de:	2103      	movs	r1, #3
 80012e0:	4618      	mov	r0, r3
 80012e2:	f001 fcbf 	bl	8002c64 <HAL_RCC_ClockConfig>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80012ec:	f000 f85e 	bl	80013ac <Error_Handler>
  }
}
 80012f0:	bf00      	nop
 80012f2:	3750      	adds	r7, #80	; 0x50
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	40023800 	.word	0x40023800
 80012fc:	40007000 	.word	0x40007000

08001300 <XferCpltCallback>:

/* USER CODE BEGIN 4 */
void XferCpltCallback(DMA_HandleTypeDef *DmaHandle){
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
	printf("%d\n\r",++nb);
 8001308:	4b07      	ldr	r3, [pc, #28]	; (8001328 <XferCpltCallback+0x28>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	3301      	adds	r3, #1
 800130e:	b2da      	uxtb	r2, r3
 8001310:	4b05      	ldr	r3, [pc, #20]	; (8001328 <XferCpltCallback+0x28>)
 8001312:	701a      	strb	r2, [r3, #0]
 8001314:	4b04      	ldr	r3, [pc, #16]	; (8001328 <XferCpltCallback+0x28>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	4619      	mov	r1, r3
 800131a:	4804      	ldr	r0, [pc, #16]	; (800132c <XferCpltCallback+0x2c>)
 800131c:	f004 fb92 	bl	8005a44 <iprintf>
//	}
//	second=buff[++nb];
//	freq=(float)Tim2_Freq/(second-first);
//	first=second;
//	printf ("pulses=%d \tperiode=%.3f \tWindSpeed =%.3f mph\n\r ",nb,freq,1.492*freq);
}
 8001320:	bf00      	nop
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	200001f8 	.word	0x200001f8
 800132c:	08007be8 	.word	0x08007be8

08001330 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af02      	add	r7, sp, #8
 8001336:	6078      	str	r0, [r7, #4]
	nb==0?printf("windSpeed=0 nb=%d\r\n",nb):printf("windSpeed=%5.10f , nb=%d\r\n",((float)nb/5)*1.492,nb);
 8001338:	4b19      	ldr	r3, [pc, #100]	; (80013a0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d106      	bne.n	800134e <HAL_TIM_PeriodElapsedCallback+0x1e>
 8001340:	4b17      	ldr	r3, [pc, #92]	; (80013a0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	4619      	mov	r1, r3
 8001346:	4817      	ldr	r0, [pc, #92]	; (80013a4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001348:	f004 fb7c 	bl	8005a44 <iprintf>
 800134c:	e01a      	b.n	8001384 <HAL_TIM_PeriodElapsedCallback+0x54>
 800134e:	4b14      	ldr	r3, [pc, #80]	; (80013a0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	ee07 3a90 	vmov	s15, r3
 8001356:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800135a:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 800135e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001362:	ee16 0a90 	vmov	r0, s13
 8001366:	f7ff f90f 	bl	8000588 <__aeabi_f2d>
 800136a:	a30b      	add	r3, pc, #44	; (adr r3, 8001398 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800136c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001370:	f7ff f962 	bl	8000638 <__aeabi_dmul>
 8001374:	4602      	mov	r2, r0
 8001376:	460b      	mov	r3, r1
 8001378:	4909      	ldr	r1, [pc, #36]	; (80013a0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800137a:	7809      	ldrb	r1, [r1, #0]
 800137c:	9100      	str	r1, [sp, #0]
 800137e:	480a      	ldr	r0, [pc, #40]	; (80013a8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001380:	f004 fb60 	bl	8005a44 <iprintf>
	nb=0;
 8001384:	4b06      	ldr	r3, [pc, #24]	; (80013a0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001386:	2200      	movs	r2, #0
 8001388:	701a      	strb	r2, [r3, #0]
}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	f3af 8000 	nop.w
 8001398:	645a1cac 	.word	0x645a1cac
 800139c:	3ff7df3b 	.word	0x3ff7df3b
 80013a0:	200001f8 	.word	0x200001f8
 80013a4:	08007bf0 	.word	0x08007bf0
 80013a8:	08007c04 	.word	0x08007c04

080013ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013b0:	b672      	cpsid	i
}
 80013b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013b4:	e7fe      	b.n	80013b4 <Error_Handler+0x8>
	...

080013b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80013be:	4b0f      	ldr	r3, [pc, #60]	; (80013fc <HAL_MspInit+0x44>)
 80013c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c2:	4a0e      	ldr	r2, [pc, #56]	; (80013fc <HAL_MspInit+0x44>)
 80013c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013c8:	6413      	str	r3, [r2, #64]	; 0x40
 80013ca:	4b0c      	ldr	r3, [pc, #48]	; (80013fc <HAL_MspInit+0x44>)
 80013cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013d2:	607b      	str	r3, [r7, #4]
 80013d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013d6:	4b09      	ldr	r3, [pc, #36]	; (80013fc <HAL_MspInit+0x44>)
 80013d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013da:	4a08      	ldr	r2, [pc, #32]	; (80013fc <HAL_MspInit+0x44>)
 80013dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013e0:	6453      	str	r3, [r2, #68]	; 0x44
 80013e2:	4b06      	ldr	r3, [pc, #24]	; (80013fc <HAL_MspInit+0x44>)
 80013e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013ea:	603b      	str	r3, [r7, #0]
 80013ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013ee:	bf00      	nop
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	40023800 	.word	0x40023800

08001400 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001404:	e7fe      	b.n	8001404 <NMI_Handler+0x4>

08001406 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001406:	b480      	push	{r7}
 8001408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800140a:	e7fe      	b.n	800140a <HardFault_Handler+0x4>

0800140c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001410:	e7fe      	b.n	8001410 <MemManage_Handler+0x4>

08001412 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001412:	b480      	push	{r7}
 8001414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001416:	e7fe      	b.n	8001416 <BusFault_Handler+0x4>

08001418 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800141c:	e7fe      	b.n	800141c <UsageFault_Handler+0x4>

0800141e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800141e:	b480      	push	{r7}
 8001420:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001422:	bf00      	nop
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr

0800142c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001430:	bf00      	nop
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr

0800143a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800143a:	b480      	push	{r7}
 800143c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800143e:	bf00      	nop
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr

08001448 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800144c:	f000 fac0 	bl	80019d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001450:	bf00      	nop
 8001452:	bd80      	pop	{r7, pc}

08001454 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */
//printf("heyy\r\n");
  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8001458:	4802      	ldr	r0, [pc, #8]	; (8001464 <DMA1_Stream5_IRQHandler+0x10>)
 800145a:	f000 fcf9 	bl	8001e50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800145e:	bf00      	nop
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	20000254 	.word	0x20000254

08001468 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800146c:	4802      	ldr	r0, [pc, #8]	; (8001478 <TIM2_IRQHandler+0x10>)
 800146e:	f002 fbf9 	bl	8003c64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001472:	bf00      	nop
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	20000208 	.word	0x20000208

0800147c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
	return 1;
 8001480:	2301      	movs	r3, #1
}
 8001482:	4618      	mov	r0, r3
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <_kill>:

int _kill(int pid, int sig)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001496:	f003 fe39 	bl	800510c <__errno>
 800149a:	4603      	mov	r3, r0
 800149c:	2216      	movs	r2, #22
 800149e:	601a      	str	r2, [r3, #0]
	return -1;
 80014a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3708      	adds	r7, #8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}

080014ac <_exit>:

void _exit (int status)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80014b4:	f04f 31ff 	mov.w	r1, #4294967295
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	f7ff ffe7 	bl	800148c <_kill>
	while (1) {}		/* Make sure we hang here */
 80014be:	e7fe      	b.n	80014be <_exit+0x12>

080014c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	60b9      	str	r1, [r7, #8]
 80014ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014cc:	2300      	movs	r3, #0
 80014ce:	617b      	str	r3, [r7, #20]
 80014d0:	e00a      	b.n	80014e8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80014d2:	f3af 8000 	nop.w
 80014d6:	4601      	mov	r1, r0
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	1c5a      	adds	r2, r3, #1
 80014dc:	60ba      	str	r2, [r7, #8]
 80014de:	b2ca      	uxtb	r2, r1
 80014e0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	3301      	adds	r3, #1
 80014e6:	617b      	str	r3, [r7, #20]
 80014e8:	697a      	ldr	r2, [r7, #20]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	dbf0      	blt.n	80014d2 <_read+0x12>
	}

return len;
 80014f0:	687b      	ldr	r3, [r7, #4]
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3718      	adds	r7, #24
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}

080014fa <_close>:
	}
	return len;
}

int _close(int file)
{
 80014fa:	b480      	push	{r7}
 80014fc:	b083      	sub	sp, #12
 80014fe:	af00      	add	r7, sp, #0
 8001500:	6078      	str	r0, [r7, #4]
	return -1;
 8001502:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001506:	4618      	mov	r0, r3
 8001508:	370c      	adds	r7, #12
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr

08001512 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001512:	b480      	push	{r7}
 8001514:	b083      	sub	sp, #12
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
 800151a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001522:	605a      	str	r2, [r3, #4]
	return 0;
 8001524:	2300      	movs	r3, #0
}
 8001526:	4618      	mov	r0, r3
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr

08001532 <_isatty>:

int _isatty(int file)
{
 8001532:	b480      	push	{r7}
 8001534:	b083      	sub	sp, #12
 8001536:	af00      	add	r7, sp, #0
 8001538:	6078      	str	r0, [r7, #4]
	return 1;
 800153a:	2301      	movs	r3, #1
}
 800153c:	4618      	mov	r0, r3
 800153e:	370c      	adds	r7, #12
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr

08001548 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001548:	b480      	push	{r7}
 800154a:	b085      	sub	sp, #20
 800154c:	af00      	add	r7, sp, #0
 800154e:	60f8      	str	r0, [r7, #12]
 8001550:	60b9      	str	r1, [r7, #8]
 8001552:	607a      	str	r2, [r7, #4]
	return 0;
 8001554:	2300      	movs	r3, #0
}
 8001556:	4618      	mov	r0, r3
 8001558:	3714      	adds	r7, #20
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
	...

08001564 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b086      	sub	sp, #24
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800156c:	4a14      	ldr	r2, [pc, #80]	; (80015c0 <_sbrk+0x5c>)
 800156e:	4b15      	ldr	r3, [pc, #84]	; (80015c4 <_sbrk+0x60>)
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001578:	4b13      	ldr	r3, [pc, #76]	; (80015c8 <_sbrk+0x64>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d102      	bne.n	8001586 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001580:	4b11      	ldr	r3, [pc, #68]	; (80015c8 <_sbrk+0x64>)
 8001582:	4a12      	ldr	r2, [pc, #72]	; (80015cc <_sbrk+0x68>)
 8001584:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001586:	4b10      	ldr	r3, [pc, #64]	; (80015c8 <_sbrk+0x64>)
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	4413      	add	r3, r2
 800158e:	693a      	ldr	r2, [r7, #16]
 8001590:	429a      	cmp	r2, r3
 8001592:	d207      	bcs.n	80015a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001594:	f003 fdba 	bl	800510c <__errno>
 8001598:	4603      	mov	r3, r0
 800159a:	220c      	movs	r2, #12
 800159c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800159e:	f04f 33ff 	mov.w	r3, #4294967295
 80015a2:	e009      	b.n	80015b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015a4:	4b08      	ldr	r3, [pc, #32]	; (80015c8 <_sbrk+0x64>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015aa:	4b07      	ldr	r3, [pc, #28]	; (80015c8 <_sbrk+0x64>)
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4413      	add	r3, r2
 80015b2:	4a05      	ldr	r2, [pc, #20]	; (80015c8 <_sbrk+0x64>)
 80015b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015b6:	68fb      	ldr	r3, [r7, #12]
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3718      	adds	r7, #24
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	20050000 	.word	0x20050000
 80015c4:	00000400 	.word	0x00000400
 80015c8:	20000204 	.word	0x20000204
 80015cc:	20000350 	.word	0x20000350

080015d0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015d4:	4b06      	ldr	r3, [pc, #24]	; (80015f0 <SystemInit+0x20>)
 80015d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015da:	4a05      	ldr	r2, [pc, #20]	; (80015f0 <SystemInit+0x20>)
 80015dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015e4:	bf00      	nop
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	e000ed00 	.word	0xe000ed00

080015f4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
DMA_HandleTypeDef hdma_tim2_ch1;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b088      	sub	sp, #32
 80015f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015fa:	f107 0314 	add.w	r3, r7, #20
 80015fe:	2200      	movs	r2, #0
 8001600:	601a      	str	r2, [r3, #0]
 8001602:	605a      	str	r2, [r3, #4]
 8001604:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001606:	1d3b      	adds	r3, r7, #4
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001612:	4b20      	ldr	r3, [pc, #128]	; (8001694 <MX_TIM2_Init+0xa0>)
 8001614:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001618:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800161a:	4b1e      	ldr	r3, [pc, #120]	; (8001694 <MX_TIM2_Init+0xa0>)
 800161c:	2200      	movs	r2, #0
 800161e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001620:	4b1c      	ldr	r3, [pc, #112]	; (8001694 <MX_TIM2_Init+0xa0>)
 8001622:	2200      	movs	r2, #0
 8001624:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 500000000;
 8001626:	4b1b      	ldr	r3, [pc, #108]	; (8001694 <MX_TIM2_Init+0xa0>)
 8001628:	4a1b      	ldr	r2, [pc, #108]	; (8001698 <MX_TIM2_Init+0xa4>)
 800162a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800162c:	4b19      	ldr	r3, [pc, #100]	; (8001694 <MX_TIM2_Init+0xa0>)
 800162e:	2200      	movs	r2, #0
 8001630:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001632:	4b18      	ldr	r3, [pc, #96]	; (8001694 <MX_TIM2_Init+0xa0>)
 8001634:	2280      	movs	r2, #128	; 0x80
 8001636:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001638:	4816      	ldr	r0, [pc, #88]	; (8001694 <MX_TIM2_Init+0xa0>)
 800163a:	f002 f8e9 	bl	8003810 <HAL_TIM_IC_Init>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001644:	f7ff feb2 	bl	80013ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001648:	2320      	movs	r3, #32
 800164a:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800164c:	2300      	movs	r3, #0
 800164e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001650:	f107 0314 	add.w	r3, r7, #20
 8001654:	4619      	mov	r1, r3
 8001656:	480f      	ldr	r0, [pc, #60]	; (8001694 <MX_TIM2_Init+0xa0>)
 8001658:	f002 ffcc 	bl	80045f4 <HAL_TIMEx_MasterConfigSynchronization>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001662:	f7ff fea3 	bl	80013ac <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001666:	2300      	movs	r3, #0
 8001668:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800166a:	2301      	movs	r3, #1
 800166c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800166e:	2300      	movs	r3, #0
 8001670:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001672:	2300      	movs	r3, #0
 8001674:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001676:	1d3b      	adds	r3, r7, #4
 8001678:	2200      	movs	r2, #0
 800167a:	4619      	mov	r1, r3
 800167c:	4805      	ldr	r0, [pc, #20]	; (8001694 <MX_TIM2_Init+0xa0>)
 800167e:	f002 fc10 	bl	8003ea2 <HAL_TIM_IC_ConfigChannel>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8001688:	f7ff fe90 	bl	80013ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800168c:	bf00      	nop
 800168e:	3720      	adds	r7, #32
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	20000208 	.word	0x20000208
 8001698:	1dcd6500 	.word	0x1dcd6500

0800169c <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b08a      	sub	sp, #40	; 0x28
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a4:	f107 0314 	add.w	r3, r7, #20
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	609a      	str	r2, [r3, #8]
 80016b0:	60da      	str	r2, [r3, #12]
 80016b2:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016bc:	d161      	bne.n	8001782 <HAL_TIM_IC_MspInit+0xe6>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016be:	4b33      	ldr	r3, [pc, #204]	; (800178c <HAL_TIM_IC_MspInit+0xf0>)
 80016c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c2:	4a32      	ldr	r2, [pc, #200]	; (800178c <HAL_TIM_IC_MspInit+0xf0>)
 80016c4:	f043 0301 	orr.w	r3, r3, #1
 80016c8:	6413      	str	r3, [r2, #64]	; 0x40
 80016ca:	4b30      	ldr	r3, [pc, #192]	; (800178c <HAL_TIM_IC_MspInit+0xf0>)
 80016cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	613b      	str	r3, [r7, #16]
 80016d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d6:	4b2d      	ldr	r3, [pc, #180]	; (800178c <HAL_TIM_IC_MspInit+0xf0>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016da:	4a2c      	ldr	r2, [pc, #176]	; (800178c <HAL_TIM_IC_MspInit+0xf0>)
 80016dc:	f043 0301 	orr.w	r3, r3, #1
 80016e0:	6313      	str	r3, [r2, #48]	; 0x30
 80016e2:	4b2a      	ldr	r3, [pc, #168]	; (800178c <HAL_TIM_IC_MspInit+0xf0>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e6:	f003 0301 	and.w	r3, r3, #1
 80016ea:	60fb      	str	r3, [r7, #12]
 80016ec:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80016ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f4:	2302      	movs	r3, #2
 80016f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f8:	2300      	movs	r3, #0
 80016fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fc:	2300      	movs	r3, #0
 80016fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001700:	2301      	movs	r3, #1
 8001702:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001704:	f107 0314 	add.w	r3, r7, #20
 8001708:	4619      	mov	r1, r3
 800170a:	4821      	ldr	r0, [pc, #132]	; (8001790 <HAL_TIM_IC_MspInit+0xf4>)
 800170c:	f000 fe0a 	bl	8002324 <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 8001710:	4b20      	ldr	r3, [pc, #128]	; (8001794 <HAL_TIM_IC_MspInit+0xf8>)
 8001712:	4a21      	ldr	r2, [pc, #132]	; (8001798 <HAL_TIM_IC_MspInit+0xfc>)
 8001714:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 8001716:	4b1f      	ldr	r3, [pc, #124]	; (8001794 <HAL_TIM_IC_MspInit+0xf8>)
 8001718:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800171c:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800171e:	4b1d      	ldr	r3, [pc, #116]	; (8001794 <HAL_TIM_IC_MspInit+0xf8>)
 8001720:	2200      	movs	r2, #0
 8001722:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001724:	4b1b      	ldr	r3, [pc, #108]	; (8001794 <HAL_TIM_IC_MspInit+0xf8>)
 8001726:	2200      	movs	r2, #0
 8001728:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800172a:	4b1a      	ldr	r3, [pc, #104]	; (8001794 <HAL_TIM_IC_MspInit+0xf8>)
 800172c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001730:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001732:	4b18      	ldr	r3, [pc, #96]	; (8001794 <HAL_TIM_IC_MspInit+0xf8>)
 8001734:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001738:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800173a:	4b16      	ldr	r3, [pc, #88]	; (8001794 <HAL_TIM_IC_MspInit+0xf8>)
 800173c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001740:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8001742:	4b14      	ldr	r3, [pc, #80]	; (8001794 <HAL_TIM_IC_MspInit+0xf8>)
 8001744:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001748:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800174a:	4b12      	ldr	r3, [pc, #72]	; (8001794 <HAL_TIM_IC_MspInit+0xf8>)
 800174c:	2200      	movs	r2, #0
 800174e:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001750:	4b10      	ldr	r3, [pc, #64]	; (8001794 <HAL_TIM_IC_MspInit+0xf8>)
 8001752:	2200      	movs	r2, #0
 8001754:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8001756:	480f      	ldr	r0, [pc, #60]	; (8001794 <HAL_TIM_IC_MspInit+0xf8>)
 8001758:	f000 fa6c 	bl	8001c34 <HAL_DMA_Init>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <HAL_TIM_IC_MspInit+0xca>
    {
      Error_Handler();
 8001762:	f7ff fe23 	bl	80013ac <Error_Handler>
    }

    __HAL_LINKDMA(tim_icHandle,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	4a0a      	ldr	r2, [pc, #40]	; (8001794 <HAL_TIM_IC_MspInit+0xf8>)
 800176a:	625a      	str	r2, [r3, #36]	; 0x24
 800176c:	4a09      	ldr	r2, [pc, #36]	; (8001794 <HAL_TIM_IC_MspInit+0xf8>)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001772:	2200      	movs	r2, #0
 8001774:	2100      	movs	r1, #0
 8001776:	201c      	movs	r0, #28
 8001778:	f000 fa25 	bl	8001bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800177c:	201c      	movs	r0, #28
 800177e:	f000 fa3e 	bl	8001bfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001782:	bf00      	nop
 8001784:	3728      	adds	r7, #40	; 0x28
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40023800 	.word	0x40023800
 8001790:	40020000 	.word	0x40020000
 8001794:	20000254 	.word	0x20000254
 8001798:	40026088 	.word	0x40026088

0800179c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017a0:	4b15      	ldr	r3, [pc, #84]	; (80017f8 <MX_USART1_UART_Init+0x5c>)
 80017a2:	4a16      	ldr	r2, [pc, #88]	; (80017fc <MX_USART1_UART_Init+0x60>)
 80017a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80017a6:	4b14      	ldr	r3, [pc, #80]	; (80017f8 <MX_USART1_UART_Init+0x5c>)
 80017a8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80017ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 80017ae:	4b12      	ldr	r3, [pc, #72]	; (80017f8 <MX_USART1_UART_Init+0x5c>)
 80017b0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80017b4:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017b6:	4b10      	ldr	r3, [pc, #64]	; (80017f8 <MX_USART1_UART_Init+0x5c>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 80017bc:	4b0e      	ldr	r3, [pc, #56]	; (80017f8 <MX_USART1_UART_Init+0x5c>)
 80017be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017c4:	4b0c      	ldr	r3, [pc, #48]	; (80017f8 <MX_USART1_UART_Init+0x5c>)
 80017c6:	220c      	movs	r2, #12
 80017c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ca:	4b0b      	ldr	r3, [pc, #44]	; (80017f8 <MX_USART1_UART_Init+0x5c>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017d0:	4b09      	ldr	r3, [pc, #36]	; (80017f8 <MX_USART1_UART_Init+0x5c>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017d6:	4b08      	ldr	r3, [pc, #32]	; (80017f8 <MX_USART1_UART_Init+0x5c>)
 80017d8:	2200      	movs	r2, #0
 80017da:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017dc:	4b06      	ldr	r3, [pc, #24]	; (80017f8 <MX_USART1_UART_Init+0x5c>)
 80017de:	2200      	movs	r2, #0
 80017e0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017e2:	4805      	ldr	r0, [pc, #20]	; (80017f8 <MX_USART1_UART_Init+0x5c>)
 80017e4:	f002 ffb2 	bl	800474c <HAL_UART_Init>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <MX_USART1_UART_Init+0x56>
  {
    Error_Handler();
 80017ee:	f7ff fddd 	bl	80013ac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80017f2:	bf00      	nop
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	200002b4 	.word	0x200002b4
 80017fc:	40011000 	.word	0x40011000

08001800 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b0ac      	sub	sp, #176	; 0xb0
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001808:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	605a      	str	r2, [r3, #4]
 8001812:	609a      	str	r2, [r3, #8]
 8001814:	60da      	str	r2, [r3, #12]
 8001816:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001818:	f107 0318 	add.w	r3, r7, #24
 800181c:	2284      	movs	r2, #132	; 0x84
 800181e:	2100      	movs	r1, #0
 8001820:	4618      	mov	r0, r3
 8001822:	f003 fc9d 	bl	8005160 <memset>
  if(uartHandle->Instance==USART1)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a32      	ldr	r2, [pc, #200]	; (80018f4 <HAL_UART_MspInit+0xf4>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d15c      	bne.n	80018ea <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001830:	2340      	movs	r3, #64	; 0x40
 8001832:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001834:	2300      	movs	r3, #0
 8001836:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001838:	f107 0318 	add.w	r3, r7, #24
 800183c:	4618      	mov	r0, r3
 800183e:	f001 fbf7 	bl	8003030 <HAL_RCCEx_PeriphCLKConfig>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001848:	f7ff fdb0 	bl	80013ac <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800184c:	4b2a      	ldr	r3, [pc, #168]	; (80018f8 <HAL_UART_MspInit+0xf8>)
 800184e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001850:	4a29      	ldr	r2, [pc, #164]	; (80018f8 <HAL_UART_MspInit+0xf8>)
 8001852:	f043 0310 	orr.w	r3, r3, #16
 8001856:	6453      	str	r3, [r2, #68]	; 0x44
 8001858:	4b27      	ldr	r3, [pc, #156]	; (80018f8 <HAL_UART_MspInit+0xf8>)
 800185a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800185c:	f003 0310 	and.w	r3, r3, #16
 8001860:	617b      	str	r3, [r7, #20]
 8001862:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001864:	4b24      	ldr	r3, [pc, #144]	; (80018f8 <HAL_UART_MspInit+0xf8>)
 8001866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001868:	4a23      	ldr	r2, [pc, #140]	; (80018f8 <HAL_UART_MspInit+0xf8>)
 800186a:	f043 0302 	orr.w	r3, r3, #2
 800186e:	6313      	str	r3, [r2, #48]	; 0x30
 8001870:	4b21      	ldr	r3, [pc, #132]	; (80018f8 <HAL_UART_MspInit+0xf8>)
 8001872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001874:	f003 0302 	and.w	r3, r3, #2
 8001878:	613b      	str	r3, [r7, #16]
 800187a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800187c:	4b1e      	ldr	r3, [pc, #120]	; (80018f8 <HAL_UART_MspInit+0xf8>)
 800187e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001880:	4a1d      	ldr	r2, [pc, #116]	; (80018f8 <HAL_UART_MspInit+0xf8>)
 8001882:	f043 0301 	orr.w	r3, r3, #1
 8001886:	6313      	str	r3, [r2, #48]	; 0x30
 8001888:	4b1b      	ldr	r3, [pc, #108]	; (80018f8 <HAL_UART_MspInit+0xf8>)
 800188a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188c:	f003 0301 	and.w	r3, r3, #1
 8001890:	60fb      	str	r3, [r7, #12]
 8001892:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001894:	2380      	movs	r3, #128	; 0x80
 8001896:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189a:	2302      	movs	r3, #2
 800189c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a6:	2303      	movs	r3, #3
 80018a8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018ac:	2307      	movs	r3, #7
 80018ae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018b2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80018b6:	4619      	mov	r1, r3
 80018b8:	4810      	ldr	r0, [pc, #64]	; (80018fc <HAL_UART_MspInit+0xfc>)
 80018ba:	f000 fd33 	bl	8002324 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018c2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c6:	2302      	movs	r3, #2
 80018c8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018cc:	2300      	movs	r3, #0
 80018ce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d2:	2303      	movs	r3, #3
 80018d4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018d8:	2307      	movs	r3, #7
 80018da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018de:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80018e2:	4619      	mov	r1, r3
 80018e4:	4806      	ldr	r0, [pc, #24]	; (8001900 <HAL_UART_MspInit+0x100>)
 80018e6:	f000 fd1d 	bl	8002324 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80018ea:	bf00      	nop
 80018ec:	37b0      	adds	r7, #176	; 0xb0
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	40011000 	.word	0x40011000
 80018f8:	40023800 	.word	0x40023800
 80018fc:	40020400 	.word	0x40020400
 8001900:	40020000 	.word	0x40020000

08001904 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001904:	f8df d034 	ldr.w	sp, [pc, #52]	; 800193c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001908:	480d      	ldr	r0, [pc, #52]	; (8001940 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800190a:	490e      	ldr	r1, [pc, #56]	; (8001944 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800190c:	4a0e      	ldr	r2, [pc, #56]	; (8001948 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800190e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001910:	e002      	b.n	8001918 <LoopCopyDataInit>

08001912 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001912:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001914:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001916:	3304      	adds	r3, #4

08001918 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001918:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800191a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800191c:	d3f9      	bcc.n	8001912 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800191e:	4a0b      	ldr	r2, [pc, #44]	; (800194c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001920:	4c0b      	ldr	r4, [pc, #44]	; (8001950 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001922:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001924:	e001      	b.n	800192a <LoopFillZerobss>

08001926 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001926:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001928:	3204      	adds	r2, #4

0800192a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800192a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800192c:	d3fb      	bcc.n	8001926 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800192e:	f7ff fe4f 	bl	80015d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001932:	f003 fbf1 	bl	8005118 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001936:	f7ff fc45 	bl	80011c4 <main>
  bx  lr    
 800193a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800193c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001940:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001944:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001948:	0800802c 	.word	0x0800802c
  ldr r2, =_sbss
 800194c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001950:	2000034c 	.word	0x2000034c

08001954 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001954:	e7fe      	b.n	8001954 <ADC_IRQHandler>

08001956 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800195a:	2003      	movs	r0, #3
 800195c:	f000 f928 	bl	8001bb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001960:	2000      	movs	r0, #0
 8001962:	f000 f805 	bl	8001970 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001966:	f7ff fd27 	bl	80013b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800196a:	2300      	movs	r3, #0
}
 800196c:	4618      	mov	r0, r3
 800196e:	bd80      	pop	{r7, pc}

08001970 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001978:	4b12      	ldr	r3, [pc, #72]	; (80019c4 <HAL_InitTick+0x54>)
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	4b12      	ldr	r3, [pc, #72]	; (80019c8 <HAL_InitTick+0x58>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	4619      	mov	r1, r3
 8001982:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001986:	fbb3 f3f1 	udiv	r3, r3, r1
 800198a:	fbb2 f3f3 	udiv	r3, r2, r3
 800198e:	4618      	mov	r0, r3
 8001990:	f000 f943 	bl	8001c1a <HAL_SYSTICK_Config>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e00e      	b.n	80019bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2b0f      	cmp	r3, #15
 80019a2:	d80a      	bhi.n	80019ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019a4:	2200      	movs	r2, #0
 80019a6:	6879      	ldr	r1, [r7, #4]
 80019a8:	f04f 30ff 	mov.w	r0, #4294967295
 80019ac:	f000 f90b 	bl	8001bc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019b0:	4a06      	ldr	r2, [pc, #24]	; (80019cc <HAL_InitTick+0x5c>)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019b6:	2300      	movs	r3, #0
 80019b8:	e000      	b.n	80019bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3708      	adds	r7, #8
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	20000000 	.word	0x20000000
 80019c8:	20000008 	.word	0x20000008
 80019cc:	20000004 	.word	0x20000004

080019d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019d4:	4b06      	ldr	r3, [pc, #24]	; (80019f0 <HAL_IncTick+0x20>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	461a      	mov	r2, r3
 80019da:	4b06      	ldr	r3, [pc, #24]	; (80019f4 <HAL_IncTick+0x24>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4413      	add	r3, r2
 80019e0:	4a04      	ldr	r2, [pc, #16]	; (80019f4 <HAL_IncTick+0x24>)
 80019e2:	6013      	str	r3, [r2, #0]
}
 80019e4:	bf00      	nop
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	20000008 	.word	0x20000008
 80019f4:	20000338 	.word	0x20000338

080019f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  return uwTick;
 80019fc:	4b03      	ldr	r3, [pc, #12]	; (8001a0c <HAL_GetTick+0x14>)
 80019fe:	681b      	ldr	r3, [r3, #0]
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	20000338 	.word	0x20000338

08001a10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b085      	sub	sp, #20
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	f003 0307 	and.w	r3, r3, #7
 8001a1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a20:	4b0b      	ldr	r3, [pc, #44]	; (8001a50 <__NVIC_SetPriorityGrouping+0x40>)
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a26:	68ba      	ldr	r2, [r7, #8]
 8001a28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001a38:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <__NVIC_SetPriorityGrouping+0x44>)
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a3e:	4a04      	ldr	r2, [pc, #16]	; (8001a50 <__NVIC_SetPriorityGrouping+0x40>)
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	60d3      	str	r3, [r2, #12]
}
 8001a44:	bf00      	nop
 8001a46:	3714      	adds	r7, #20
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr
 8001a50:	e000ed00 	.word	0xe000ed00
 8001a54:	05fa0000 	.word	0x05fa0000

08001a58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a5c:	4b04      	ldr	r3, [pc, #16]	; (8001a70 <__NVIC_GetPriorityGrouping+0x18>)
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	0a1b      	lsrs	r3, r3, #8
 8001a62:	f003 0307 	and.w	r3, r3, #7
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr
 8001a70:	e000ed00 	.word	0xe000ed00

08001a74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	db0b      	blt.n	8001a9e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a86:	79fb      	ldrb	r3, [r7, #7]
 8001a88:	f003 021f 	and.w	r2, r3, #31
 8001a8c:	4907      	ldr	r1, [pc, #28]	; (8001aac <__NVIC_EnableIRQ+0x38>)
 8001a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a92:	095b      	lsrs	r3, r3, #5
 8001a94:	2001      	movs	r0, #1
 8001a96:	fa00 f202 	lsl.w	r2, r0, r2
 8001a9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a9e:	bf00      	nop
 8001aa0:	370c      	adds	r7, #12
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	e000e100 	.word	0xe000e100

08001ab0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	6039      	str	r1, [r7, #0]
 8001aba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001abc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	db0a      	blt.n	8001ada <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	b2da      	uxtb	r2, r3
 8001ac8:	490c      	ldr	r1, [pc, #48]	; (8001afc <__NVIC_SetPriority+0x4c>)
 8001aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ace:	0112      	lsls	r2, r2, #4
 8001ad0:	b2d2      	uxtb	r2, r2
 8001ad2:	440b      	add	r3, r1
 8001ad4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ad8:	e00a      	b.n	8001af0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	b2da      	uxtb	r2, r3
 8001ade:	4908      	ldr	r1, [pc, #32]	; (8001b00 <__NVIC_SetPriority+0x50>)
 8001ae0:	79fb      	ldrb	r3, [r7, #7]
 8001ae2:	f003 030f 	and.w	r3, r3, #15
 8001ae6:	3b04      	subs	r3, #4
 8001ae8:	0112      	lsls	r2, r2, #4
 8001aea:	b2d2      	uxtb	r2, r2
 8001aec:	440b      	add	r3, r1
 8001aee:	761a      	strb	r2, [r3, #24]
}
 8001af0:	bf00      	nop
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr
 8001afc:	e000e100 	.word	0xe000e100
 8001b00:	e000ed00 	.word	0xe000ed00

08001b04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b089      	sub	sp, #36	; 0x24
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	60f8      	str	r0, [r7, #12]
 8001b0c:	60b9      	str	r1, [r7, #8]
 8001b0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	f003 0307 	and.w	r3, r3, #7
 8001b16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	f1c3 0307 	rsb	r3, r3, #7
 8001b1e:	2b04      	cmp	r3, #4
 8001b20:	bf28      	it	cs
 8001b22:	2304      	movcs	r3, #4
 8001b24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	3304      	adds	r3, #4
 8001b2a:	2b06      	cmp	r3, #6
 8001b2c:	d902      	bls.n	8001b34 <NVIC_EncodePriority+0x30>
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	3b03      	subs	r3, #3
 8001b32:	e000      	b.n	8001b36 <NVIC_EncodePriority+0x32>
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b38:	f04f 32ff 	mov.w	r2, #4294967295
 8001b3c:	69bb      	ldr	r3, [r7, #24]
 8001b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b42:	43da      	mvns	r2, r3
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	401a      	ands	r2, r3
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b4c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	fa01 f303 	lsl.w	r3, r1, r3
 8001b56:	43d9      	mvns	r1, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b5c:	4313      	orrs	r3, r2
         );
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3724      	adds	r7, #36	; 0x24
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
	...

08001b6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	3b01      	subs	r3, #1
 8001b78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b7c:	d301      	bcc.n	8001b82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e00f      	b.n	8001ba2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b82:	4a0a      	ldr	r2, [pc, #40]	; (8001bac <SysTick_Config+0x40>)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	3b01      	subs	r3, #1
 8001b88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b8a:	210f      	movs	r1, #15
 8001b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b90:	f7ff ff8e 	bl	8001ab0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b94:	4b05      	ldr	r3, [pc, #20]	; (8001bac <SysTick_Config+0x40>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b9a:	4b04      	ldr	r3, [pc, #16]	; (8001bac <SysTick_Config+0x40>)
 8001b9c:	2207      	movs	r2, #7
 8001b9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ba0:	2300      	movs	r3, #0
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3708      	adds	r7, #8
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	e000e010 	.word	0xe000e010

08001bb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bb8:	6878      	ldr	r0, [r7, #4]
 8001bba:	f7ff ff29 	bl	8001a10 <__NVIC_SetPriorityGrouping>
}
 8001bbe:	bf00      	nop
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b086      	sub	sp, #24
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	4603      	mov	r3, r0
 8001bce:	60b9      	str	r1, [r7, #8]
 8001bd0:	607a      	str	r2, [r7, #4]
 8001bd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bd8:	f7ff ff3e 	bl	8001a58 <__NVIC_GetPriorityGrouping>
 8001bdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bde:	687a      	ldr	r2, [r7, #4]
 8001be0:	68b9      	ldr	r1, [r7, #8]
 8001be2:	6978      	ldr	r0, [r7, #20]
 8001be4:	f7ff ff8e 	bl	8001b04 <NVIC_EncodePriority>
 8001be8:	4602      	mov	r2, r0
 8001bea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bee:	4611      	mov	r1, r2
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff ff5d 	bl	8001ab0 <__NVIC_SetPriority>
}
 8001bf6:	bf00      	nop
 8001bf8:	3718      	adds	r7, #24
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b082      	sub	sp, #8
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	4603      	mov	r3, r0
 8001c06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7ff ff31 	bl	8001a74 <__NVIC_EnableIRQ>
}
 8001c12:	bf00      	nop
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}

08001c1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c1a:	b580      	push	{r7, lr}
 8001c1c:	b082      	sub	sp, #8
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f7ff ffa2 	bl	8001b6c <SysTick_Config>
 8001c28:	4603      	mov	r3, r0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3708      	adds	r7, #8
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
	...

08001c34 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b086      	sub	sp, #24
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001c40:	f7ff feda 	bl	80019f8 <HAL_GetTick>
 8001c44:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d101      	bne.n	8001c50 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e099      	b.n	8001d84 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2202      	movs	r2, #2
 8001c54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f022 0201 	bic.w	r2, r2, #1
 8001c6e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c70:	e00f      	b.n	8001c92 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c72:	f7ff fec1 	bl	80019f8 <HAL_GetTick>
 8001c76:	4602      	mov	r2, r0
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	2b05      	cmp	r3, #5
 8001c7e:	d908      	bls.n	8001c92 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2220      	movs	r2, #32
 8001c84:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2203      	movs	r2, #3
 8001c8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	e078      	b.n	8001d84 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0301 	and.w	r3, r3, #1
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d1e8      	bne.n	8001c72 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ca8:	697a      	ldr	r2, [r7, #20]
 8001caa:	4b38      	ldr	r3, [pc, #224]	; (8001d8c <HAL_DMA_Init+0x158>)
 8001cac:	4013      	ands	r3, r2
 8001cae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	685a      	ldr	r2, [r3, #4]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	691b      	ldr	r3, [r3, #16]
 8001cc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cd6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6a1b      	ldr	r3, [r3, #32]
 8001cdc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cde:	697a      	ldr	r2, [r7, #20]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ce8:	2b04      	cmp	r3, #4
 8001cea:	d107      	bne.n	8001cfc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	697a      	ldr	r2, [r7, #20]
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	697a      	ldr	r2, [r7, #20]
 8001d02:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	695b      	ldr	r3, [r3, #20]
 8001d0a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	f023 0307 	bic.w	r3, r3, #7
 8001d12:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d18:	697a      	ldr	r2, [r7, #20]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d22:	2b04      	cmp	r3, #4
 8001d24:	d117      	bne.n	8001d56 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d2a:	697a      	ldr	r2, [r7, #20]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d00e      	beq.n	8001d56 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001d38:	6878      	ldr	r0, [r7, #4]
 8001d3a:	f000 fa77 	bl	800222c <DMA_CheckFifoParam>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d008      	beq.n	8001d56 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2240      	movs	r2, #64	; 0x40
 8001d48:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001d52:	2301      	movs	r3, #1
 8001d54:	e016      	b.n	8001d84 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	697a      	ldr	r2, [r7, #20]
 8001d5c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f000 fa2e 	bl	80021c0 <DMA_CalcBaseAndBitshift>
 8001d64:	4603      	mov	r3, r0
 8001d66:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d6c:	223f      	movs	r2, #63	; 0x3f
 8001d6e:	409a      	lsls	r2, r3
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2200      	movs	r2, #0
 8001d78:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001d82:	2300      	movs	r3, #0
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3718      	adds	r7, #24
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	f010803f 	.word	0xf010803f

08001d90 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b086      	sub	sp, #24
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	60f8      	str	r0, [r7, #12]
 8001d98:	60b9      	str	r1, [r7, #8]
 8001d9a:	607a      	str	r2, [r7, #4]
 8001d9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001da6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d101      	bne.n	8001db6 <HAL_DMA_Start_IT+0x26>
 8001db2:	2302      	movs	r3, #2
 8001db4:	e048      	b.n	8001e48 <HAL_DMA_Start_IT+0xb8>
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	2201      	movs	r2, #1
 8001dba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d137      	bne.n	8001e3a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	2202      	movs	r2, #2
 8001dce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	68b9      	ldr	r1, [r7, #8]
 8001dde:	68f8      	ldr	r0, [r7, #12]
 8001de0:	f000 f9c0 	bl	8002164 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001de8:	223f      	movs	r2, #63	; 0x3f
 8001dea:	409a      	lsls	r2, r3
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f042 0216 	orr.w	r2, r2, #22
 8001dfe:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	695a      	ldr	r2, [r3, #20]
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001e0e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d007      	beq.n	8001e28 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f042 0208 	orr.w	r2, r2, #8
 8001e26:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f042 0201 	orr.w	r2, r2, #1
 8001e36:	601a      	str	r2, [r3, #0]
 8001e38:	e005      	b.n	8001e46 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001e42:	2302      	movs	r3, #2
 8001e44:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001e46:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3718      	adds	r7, #24
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b086      	sub	sp, #24
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8001e5c:	4b8e      	ldr	r3, [pc, #568]	; (8002098 <HAL_DMA_IRQHandler+0x248>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a8e      	ldr	r2, [pc, #568]	; (800209c <HAL_DMA_IRQHandler+0x24c>)
 8001e62:	fba2 2303 	umull	r2, r3, r2, r3
 8001e66:	0a9b      	lsrs	r3, r3, #10
 8001e68:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e6e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e7a:	2208      	movs	r2, #8
 8001e7c:	409a      	lsls	r2, r3
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	4013      	ands	r3, r2
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d01a      	beq.n	8001ebc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0304 	and.w	r3, r3, #4
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d013      	beq.n	8001ebc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f022 0204 	bic.w	r2, r2, #4
 8001ea2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ea8:	2208      	movs	r2, #8
 8001eaa:	409a      	lsls	r2, r3
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001eb4:	f043 0201 	orr.w	r2, r3, #1
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	409a      	lsls	r2, r3
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d012      	beq.n	8001ef2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	695b      	ldr	r3, [r3, #20]
 8001ed2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d00b      	beq.n	8001ef2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ede:	2201      	movs	r2, #1
 8001ee0:	409a      	lsls	r2, r3
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001eea:	f043 0202 	orr.w	r2, r3, #2
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ef6:	2204      	movs	r2, #4
 8001ef8:	409a      	lsls	r2, r3
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	4013      	ands	r3, r2
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d012      	beq.n	8001f28 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f003 0302 	and.w	r3, r3, #2
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d00b      	beq.n	8001f28 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f14:	2204      	movs	r2, #4
 8001f16:	409a      	lsls	r2, r3
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f20:	f043 0204 	orr.w	r2, r3, #4
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f2c:	2210      	movs	r2, #16
 8001f2e:	409a      	lsls	r2, r3
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	4013      	ands	r3, r2
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d043      	beq.n	8001fc0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0308 	and.w	r3, r3, #8
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d03c      	beq.n	8001fc0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f4a:	2210      	movs	r2, #16
 8001f4c:	409a      	lsls	r2, r3
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d018      	beq.n	8001f92 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d108      	bne.n	8001f80 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d024      	beq.n	8001fc0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	4798      	blx	r3
 8001f7e:	e01f      	b.n	8001fc0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d01b      	beq.n	8001fc0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	4798      	blx	r3
 8001f90:	e016      	b.n	8001fc0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d107      	bne.n	8001fb0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f022 0208 	bic.w	r2, r2, #8
 8001fae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d003      	beq.n	8001fc0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fc4:	2220      	movs	r2, #32
 8001fc6:	409a      	lsls	r2, r3
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	4013      	ands	r3, r2
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	f000 808f 	beq.w	80020f0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 0310 	and.w	r3, r3, #16
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	f000 8087 	beq.w	80020f0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fe6:	2220      	movs	r2, #32
 8001fe8:	409a      	lsls	r2, r3
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	2b05      	cmp	r3, #5
 8001ff8:	d136      	bne.n	8002068 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f022 0216 	bic.w	r2, r2, #22
 8002008:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	695a      	ldr	r2, [r3, #20]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002018:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201e:	2b00      	cmp	r3, #0
 8002020:	d103      	bne.n	800202a <HAL_DMA_IRQHandler+0x1da>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002026:	2b00      	cmp	r3, #0
 8002028:	d007      	beq.n	800203a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f022 0208 	bic.w	r2, r2, #8
 8002038:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800203e:	223f      	movs	r2, #63	; 0x3f
 8002040:	409a      	lsls	r2, r3
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2201      	movs	r2, #1
 800204a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800205a:	2b00      	cmp	r3, #0
 800205c:	d07e      	beq.n	800215c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	4798      	blx	r3
        }
        return;
 8002066:	e079      	b.n	800215c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002072:	2b00      	cmp	r3, #0
 8002074:	d01d      	beq.n	80020b2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002080:	2b00      	cmp	r3, #0
 8002082:	d10d      	bne.n	80020a0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002088:	2b00      	cmp	r3, #0
 800208a:	d031      	beq.n	80020f0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	4798      	blx	r3
 8002094:	e02c      	b.n	80020f0 <HAL_DMA_IRQHandler+0x2a0>
 8002096:	bf00      	nop
 8002098:	20000000 	.word	0x20000000
 800209c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d023      	beq.n	80020f0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	4798      	blx	r3
 80020b0:	e01e      	b.n	80020f0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d10f      	bne.n	80020e0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f022 0210 	bic.w	r2, r2, #16
 80020ce:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2201      	movs	r2, #1
 80020d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2200      	movs	r2, #0
 80020dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d003      	beq.n	80020f0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020ec:	6878      	ldr	r0, [r7, #4]
 80020ee:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d032      	beq.n	800215e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020fc:	f003 0301 	and.w	r3, r3, #1
 8002100:	2b00      	cmp	r3, #0
 8002102:	d022      	beq.n	800214a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2205      	movs	r2, #5
 8002108:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f022 0201 	bic.w	r2, r2, #1
 800211a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	3301      	adds	r3, #1
 8002120:	60bb      	str	r3, [r7, #8]
 8002122:	697a      	ldr	r2, [r7, #20]
 8002124:	429a      	cmp	r2, r3
 8002126:	d307      	bcc.n	8002138 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0301 	and.w	r3, r3, #1
 8002132:	2b00      	cmp	r3, #0
 8002134:	d1f2      	bne.n	800211c <HAL_DMA_IRQHandler+0x2cc>
 8002136:	e000      	b.n	800213a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002138:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2201      	movs	r2, #1
 800213e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800214e:	2b00      	cmp	r3, #0
 8002150:	d005      	beq.n	800215e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	4798      	blx	r3
 800215a:	e000      	b.n	800215e <HAL_DMA_IRQHandler+0x30e>
        return;
 800215c:	bf00      	nop
    }
  }
}
 800215e:	3718      	adds	r7, #24
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}

08002164 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002164:	b480      	push	{r7}
 8002166:	b085      	sub	sp, #20
 8002168:	af00      	add	r7, sp, #0
 800216a:	60f8      	str	r0, [r7, #12]
 800216c:	60b9      	str	r1, [r7, #8]
 800216e:	607a      	str	r2, [r7, #4]
 8002170:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002180:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	683a      	ldr	r2, [r7, #0]
 8002188:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	2b40      	cmp	r3, #64	; 0x40
 8002190:	d108      	bne.n	80021a4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	68ba      	ldr	r2, [r7, #8]
 80021a0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80021a2:	e007      	b.n	80021b4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	68ba      	ldr	r2, [r7, #8]
 80021aa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	60da      	str	r2, [r3, #12]
}
 80021b4:	bf00      	nop
 80021b6:	3714      	adds	r7, #20
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr

080021c0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	3b10      	subs	r3, #16
 80021d0:	4a13      	ldr	r2, [pc, #76]	; (8002220 <DMA_CalcBaseAndBitshift+0x60>)
 80021d2:	fba2 2303 	umull	r2, r3, r2, r3
 80021d6:	091b      	lsrs	r3, r3, #4
 80021d8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80021da:	4a12      	ldr	r2, [pc, #72]	; (8002224 <DMA_CalcBaseAndBitshift+0x64>)
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	4413      	add	r3, r2
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	461a      	mov	r2, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2b03      	cmp	r3, #3
 80021ec:	d908      	bls.n	8002200 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	461a      	mov	r2, r3
 80021f4:	4b0c      	ldr	r3, [pc, #48]	; (8002228 <DMA_CalcBaseAndBitshift+0x68>)
 80021f6:	4013      	ands	r3, r2
 80021f8:	1d1a      	adds	r2, r3, #4
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	659a      	str	r2, [r3, #88]	; 0x58
 80021fe:	e006      	b.n	800220e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	461a      	mov	r2, r3
 8002206:	4b08      	ldr	r3, [pc, #32]	; (8002228 <DMA_CalcBaseAndBitshift+0x68>)
 8002208:	4013      	ands	r3, r2
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002212:	4618      	mov	r0, r3
 8002214:	3714      	adds	r7, #20
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	aaaaaaab 	.word	0xaaaaaaab
 8002224:	08007c38 	.word	0x08007c38
 8002228:	fffffc00 	.word	0xfffffc00

0800222c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800222c:	b480      	push	{r7}
 800222e:	b085      	sub	sp, #20
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002234:	2300      	movs	r3, #0
 8002236:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800223c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	699b      	ldr	r3, [r3, #24]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d11f      	bne.n	8002286 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	2b03      	cmp	r3, #3
 800224a:	d856      	bhi.n	80022fa <DMA_CheckFifoParam+0xce>
 800224c:	a201      	add	r2, pc, #4	; (adr r2, 8002254 <DMA_CheckFifoParam+0x28>)
 800224e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002252:	bf00      	nop
 8002254:	08002265 	.word	0x08002265
 8002258:	08002277 	.word	0x08002277
 800225c:	08002265 	.word	0x08002265
 8002260:	080022fb 	.word	0x080022fb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002268:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800226c:	2b00      	cmp	r3, #0
 800226e:	d046      	beq.n	80022fe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002274:	e043      	b.n	80022fe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800227a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800227e:	d140      	bne.n	8002302 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002284:	e03d      	b.n	8002302 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	699b      	ldr	r3, [r3, #24]
 800228a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800228e:	d121      	bne.n	80022d4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	2b03      	cmp	r3, #3
 8002294:	d837      	bhi.n	8002306 <DMA_CheckFifoParam+0xda>
 8002296:	a201      	add	r2, pc, #4	; (adr r2, 800229c <DMA_CheckFifoParam+0x70>)
 8002298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800229c:	080022ad 	.word	0x080022ad
 80022a0:	080022b3 	.word	0x080022b3
 80022a4:	080022ad 	.word	0x080022ad
 80022a8:	080022c5 	.word	0x080022c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	73fb      	strb	r3, [r7, #15]
      break;
 80022b0:	e030      	b.n	8002314 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d025      	beq.n	800230a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022c2:	e022      	b.n	800230a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80022cc:	d11f      	bne.n	800230e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80022d2:	e01c      	b.n	800230e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d903      	bls.n	80022e2 <DMA_CheckFifoParam+0xb6>
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	2b03      	cmp	r3, #3
 80022de:	d003      	beq.n	80022e8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80022e0:	e018      	b.n	8002314 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	73fb      	strb	r3, [r7, #15]
      break;
 80022e6:	e015      	b.n	8002314 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d00e      	beq.n	8002312 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	73fb      	strb	r3, [r7, #15]
      break;
 80022f8:	e00b      	b.n	8002312 <DMA_CheckFifoParam+0xe6>
      break;
 80022fa:	bf00      	nop
 80022fc:	e00a      	b.n	8002314 <DMA_CheckFifoParam+0xe8>
      break;
 80022fe:	bf00      	nop
 8002300:	e008      	b.n	8002314 <DMA_CheckFifoParam+0xe8>
      break;
 8002302:	bf00      	nop
 8002304:	e006      	b.n	8002314 <DMA_CheckFifoParam+0xe8>
      break;
 8002306:	bf00      	nop
 8002308:	e004      	b.n	8002314 <DMA_CheckFifoParam+0xe8>
      break;
 800230a:	bf00      	nop
 800230c:	e002      	b.n	8002314 <DMA_CheckFifoParam+0xe8>
      break;   
 800230e:	bf00      	nop
 8002310:	e000      	b.n	8002314 <DMA_CheckFifoParam+0xe8>
      break;
 8002312:	bf00      	nop
    }
  } 
  
  return status; 
 8002314:	7bfb      	ldrb	r3, [r7, #15]
}
 8002316:	4618      	mov	r0, r3
 8002318:	3714      	adds	r7, #20
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop

08002324 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002324:	b480      	push	{r7}
 8002326:	b089      	sub	sp, #36	; 0x24
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800232e:	2300      	movs	r3, #0
 8002330:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002332:	2300      	movs	r3, #0
 8002334:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002336:	2300      	movs	r3, #0
 8002338:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800233a:	2300      	movs	r3, #0
 800233c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800233e:	2300      	movs	r3, #0
 8002340:	61fb      	str	r3, [r7, #28]
 8002342:	e175      	b.n	8002630 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002344:	2201      	movs	r2, #1
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	697a      	ldr	r2, [r7, #20]
 8002354:	4013      	ands	r3, r2
 8002356:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002358:	693a      	ldr	r2, [r7, #16]
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	429a      	cmp	r2, r3
 800235e:	f040 8164 	bne.w	800262a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f003 0303 	and.w	r3, r3, #3
 800236a:	2b01      	cmp	r3, #1
 800236c:	d005      	beq.n	800237a <HAL_GPIO_Init+0x56>
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	f003 0303 	and.w	r3, r3, #3
 8002376:	2b02      	cmp	r3, #2
 8002378:	d130      	bne.n	80023dc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	005b      	lsls	r3, r3, #1
 8002384:	2203      	movs	r2, #3
 8002386:	fa02 f303 	lsl.w	r3, r2, r3
 800238a:	43db      	mvns	r3, r3
 800238c:	69ba      	ldr	r2, [r7, #24]
 800238e:	4013      	ands	r3, r2
 8002390:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	68da      	ldr	r2, [r3, #12]
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	fa02 f303 	lsl.w	r3, r2, r3
 800239e:	69ba      	ldr	r2, [r7, #24]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	69ba      	ldr	r2, [r7, #24]
 80023a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023b0:	2201      	movs	r2, #1
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	fa02 f303 	lsl.w	r3, r2, r3
 80023b8:	43db      	mvns	r3, r3
 80023ba:	69ba      	ldr	r2, [r7, #24]
 80023bc:	4013      	ands	r3, r2
 80023be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	091b      	lsrs	r3, r3, #4
 80023c6:	f003 0201 	and.w	r2, r3, #1
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	fa02 f303 	lsl.w	r3, r2, r3
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	4313      	orrs	r3, r2
 80023d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	69ba      	ldr	r2, [r7, #24]
 80023da:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f003 0303 	and.w	r3, r3, #3
 80023e4:	2b03      	cmp	r3, #3
 80023e6:	d017      	beq.n	8002418 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	2203      	movs	r2, #3
 80023f4:	fa02 f303 	lsl.w	r3, r2, r3
 80023f8:	43db      	mvns	r3, r3
 80023fa:	69ba      	ldr	r2, [r7, #24]
 80023fc:	4013      	ands	r3, r2
 80023fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	689a      	ldr	r2, [r3, #8]
 8002404:	69fb      	ldr	r3, [r7, #28]
 8002406:	005b      	lsls	r3, r3, #1
 8002408:	fa02 f303 	lsl.w	r3, r2, r3
 800240c:	69ba      	ldr	r2, [r7, #24]
 800240e:	4313      	orrs	r3, r2
 8002410:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	69ba      	ldr	r2, [r7, #24]
 8002416:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f003 0303 	and.w	r3, r3, #3
 8002420:	2b02      	cmp	r3, #2
 8002422:	d123      	bne.n	800246c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	08da      	lsrs	r2, r3, #3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	3208      	adds	r2, #8
 800242c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002430:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	f003 0307 	and.w	r3, r3, #7
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	220f      	movs	r2, #15
 800243c:	fa02 f303 	lsl.w	r3, r2, r3
 8002440:	43db      	mvns	r3, r3
 8002442:	69ba      	ldr	r2, [r7, #24]
 8002444:	4013      	ands	r3, r2
 8002446:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	691a      	ldr	r2, [r3, #16]
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	f003 0307 	and.w	r3, r3, #7
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	fa02 f303 	lsl.w	r3, r2, r3
 8002458:	69ba      	ldr	r2, [r7, #24]
 800245a:	4313      	orrs	r3, r2
 800245c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	08da      	lsrs	r2, r3, #3
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	3208      	adds	r2, #8
 8002466:	69b9      	ldr	r1, [r7, #24]
 8002468:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	005b      	lsls	r3, r3, #1
 8002476:	2203      	movs	r2, #3
 8002478:	fa02 f303 	lsl.w	r3, r2, r3
 800247c:	43db      	mvns	r3, r3
 800247e:	69ba      	ldr	r2, [r7, #24]
 8002480:	4013      	ands	r3, r2
 8002482:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f003 0203 	and.w	r2, r3, #3
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	005b      	lsls	r3, r3, #1
 8002490:	fa02 f303 	lsl.w	r3, r2, r3
 8002494:	69ba      	ldr	r2, [r7, #24]
 8002496:	4313      	orrs	r3, r2
 8002498:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	69ba      	ldr	r2, [r7, #24]
 800249e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	f000 80be 	beq.w	800262a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ae:	4b66      	ldr	r3, [pc, #408]	; (8002648 <HAL_GPIO_Init+0x324>)
 80024b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024b2:	4a65      	ldr	r2, [pc, #404]	; (8002648 <HAL_GPIO_Init+0x324>)
 80024b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024b8:	6453      	str	r3, [r2, #68]	; 0x44
 80024ba:	4b63      	ldr	r3, [pc, #396]	; (8002648 <HAL_GPIO_Init+0x324>)
 80024bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024c2:	60fb      	str	r3, [r7, #12]
 80024c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80024c6:	4a61      	ldr	r2, [pc, #388]	; (800264c <HAL_GPIO_Init+0x328>)
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	089b      	lsrs	r3, r3, #2
 80024cc:	3302      	adds	r3, #2
 80024ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80024d4:	69fb      	ldr	r3, [r7, #28]
 80024d6:	f003 0303 	and.w	r3, r3, #3
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	220f      	movs	r2, #15
 80024de:	fa02 f303 	lsl.w	r3, r2, r3
 80024e2:	43db      	mvns	r3, r3
 80024e4:	69ba      	ldr	r2, [r7, #24]
 80024e6:	4013      	ands	r3, r2
 80024e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4a58      	ldr	r2, [pc, #352]	; (8002650 <HAL_GPIO_Init+0x32c>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d037      	beq.n	8002562 <HAL_GPIO_Init+0x23e>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a57      	ldr	r2, [pc, #348]	; (8002654 <HAL_GPIO_Init+0x330>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d031      	beq.n	800255e <HAL_GPIO_Init+0x23a>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4a56      	ldr	r2, [pc, #344]	; (8002658 <HAL_GPIO_Init+0x334>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d02b      	beq.n	800255a <HAL_GPIO_Init+0x236>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a55      	ldr	r2, [pc, #340]	; (800265c <HAL_GPIO_Init+0x338>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d025      	beq.n	8002556 <HAL_GPIO_Init+0x232>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a54      	ldr	r2, [pc, #336]	; (8002660 <HAL_GPIO_Init+0x33c>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d01f      	beq.n	8002552 <HAL_GPIO_Init+0x22e>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a53      	ldr	r2, [pc, #332]	; (8002664 <HAL_GPIO_Init+0x340>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d019      	beq.n	800254e <HAL_GPIO_Init+0x22a>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a52      	ldr	r2, [pc, #328]	; (8002668 <HAL_GPIO_Init+0x344>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d013      	beq.n	800254a <HAL_GPIO_Init+0x226>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4a51      	ldr	r2, [pc, #324]	; (800266c <HAL_GPIO_Init+0x348>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d00d      	beq.n	8002546 <HAL_GPIO_Init+0x222>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a50      	ldr	r2, [pc, #320]	; (8002670 <HAL_GPIO_Init+0x34c>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d007      	beq.n	8002542 <HAL_GPIO_Init+0x21e>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a4f      	ldr	r2, [pc, #316]	; (8002674 <HAL_GPIO_Init+0x350>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d101      	bne.n	800253e <HAL_GPIO_Init+0x21a>
 800253a:	2309      	movs	r3, #9
 800253c:	e012      	b.n	8002564 <HAL_GPIO_Init+0x240>
 800253e:	230a      	movs	r3, #10
 8002540:	e010      	b.n	8002564 <HAL_GPIO_Init+0x240>
 8002542:	2308      	movs	r3, #8
 8002544:	e00e      	b.n	8002564 <HAL_GPIO_Init+0x240>
 8002546:	2307      	movs	r3, #7
 8002548:	e00c      	b.n	8002564 <HAL_GPIO_Init+0x240>
 800254a:	2306      	movs	r3, #6
 800254c:	e00a      	b.n	8002564 <HAL_GPIO_Init+0x240>
 800254e:	2305      	movs	r3, #5
 8002550:	e008      	b.n	8002564 <HAL_GPIO_Init+0x240>
 8002552:	2304      	movs	r3, #4
 8002554:	e006      	b.n	8002564 <HAL_GPIO_Init+0x240>
 8002556:	2303      	movs	r3, #3
 8002558:	e004      	b.n	8002564 <HAL_GPIO_Init+0x240>
 800255a:	2302      	movs	r3, #2
 800255c:	e002      	b.n	8002564 <HAL_GPIO_Init+0x240>
 800255e:	2301      	movs	r3, #1
 8002560:	e000      	b.n	8002564 <HAL_GPIO_Init+0x240>
 8002562:	2300      	movs	r3, #0
 8002564:	69fa      	ldr	r2, [r7, #28]
 8002566:	f002 0203 	and.w	r2, r2, #3
 800256a:	0092      	lsls	r2, r2, #2
 800256c:	4093      	lsls	r3, r2
 800256e:	69ba      	ldr	r2, [r7, #24]
 8002570:	4313      	orrs	r3, r2
 8002572:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002574:	4935      	ldr	r1, [pc, #212]	; (800264c <HAL_GPIO_Init+0x328>)
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	089b      	lsrs	r3, r3, #2
 800257a:	3302      	adds	r3, #2
 800257c:	69ba      	ldr	r2, [r7, #24]
 800257e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002582:	4b3d      	ldr	r3, [pc, #244]	; (8002678 <HAL_GPIO_Init+0x354>)
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	43db      	mvns	r3, r3
 800258c:	69ba      	ldr	r2, [r7, #24]
 800258e:	4013      	ands	r3, r2
 8002590:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d003      	beq.n	80025a6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800259e:	69ba      	ldr	r2, [r7, #24]
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025a6:	4a34      	ldr	r2, [pc, #208]	; (8002678 <HAL_GPIO_Init+0x354>)
 80025a8:	69bb      	ldr	r3, [r7, #24]
 80025aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025ac:	4b32      	ldr	r3, [pc, #200]	; (8002678 <HAL_GPIO_Init+0x354>)
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	43db      	mvns	r3, r3
 80025b6:	69ba      	ldr	r2, [r7, #24]
 80025b8:	4013      	ands	r3, r2
 80025ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d003      	beq.n	80025d0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80025c8:	69ba      	ldr	r2, [r7, #24]
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80025d0:	4a29      	ldr	r2, [pc, #164]	; (8002678 <HAL_GPIO_Init+0x354>)
 80025d2:	69bb      	ldr	r3, [r7, #24]
 80025d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80025d6:	4b28      	ldr	r3, [pc, #160]	; (8002678 <HAL_GPIO_Init+0x354>)
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	43db      	mvns	r3, r3
 80025e0:	69ba      	ldr	r2, [r7, #24]
 80025e2:	4013      	ands	r3, r2
 80025e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d003      	beq.n	80025fa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80025f2:	69ba      	ldr	r2, [r7, #24]
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025fa:	4a1f      	ldr	r2, [pc, #124]	; (8002678 <HAL_GPIO_Init+0x354>)
 80025fc:	69bb      	ldr	r3, [r7, #24]
 80025fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002600:	4b1d      	ldr	r3, [pc, #116]	; (8002678 <HAL_GPIO_Init+0x354>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	43db      	mvns	r3, r3
 800260a:	69ba      	ldr	r2, [r7, #24]
 800260c:	4013      	ands	r3, r2
 800260e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002618:	2b00      	cmp	r3, #0
 800261a:	d003      	beq.n	8002624 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800261c:	69ba      	ldr	r2, [r7, #24]
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	4313      	orrs	r3, r2
 8002622:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002624:	4a14      	ldr	r2, [pc, #80]	; (8002678 <HAL_GPIO_Init+0x354>)
 8002626:	69bb      	ldr	r3, [r7, #24]
 8002628:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	3301      	adds	r3, #1
 800262e:	61fb      	str	r3, [r7, #28]
 8002630:	69fb      	ldr	r3, [r7, #28]
 8002632:	2b0f      	cmp	r3, #15
 8002634:	f67f ae86 	bls.w	8002344 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002638:	bf00      	nop
 800263a:	bf00      	nop
 800263c:	3724      	adds	r7, #36	; 0x24
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	40023800 	.word	0x40023800
 800264c:	40013800 	.word	0x40013800
 8002650:	40020000 	.word	0x40020000
 8002654:	40020400 	.word	0x40020400
 8002658:	40020800 	.word	0x40020800
 800265c:	40020c00 	.word	0x40020c00
 8002660:	40021000 	.word	0x40021000
 8002664:	40021400 	.word	0x40021400
 8002668:	40021800 	.word	0x40021800
 800266c:	40021c00 	.word	0x40021c00
 8002670:	40022000 	.word	0x40022000
 8002674:	40022400 	.word	0x40022400
 8002678:	40013c00 	.word	0x40013c00

0800267c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002682:	2300      	movs	r3, #0
 8002684:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002686:	4b23      	ldr	r3, [pc, #140]	; (8002714 <HAL_PWREx_EnableOverDrive+0x98>)
 8002688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268a:	4a22      	ldr	r2, [pc, #136]	; (8002714 <HAL_PWREx_EnableOverDrive+0x98>)
 800268c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002690:	6413      	str	r3, [r2, #64]	; 0x40
 8002692:	4b20      	ldr	r3, [pc, #128]	; (8002714 <HAL_PWREx_EnableOverDrive+0x98>)
 8002694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002696:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800269a:	603b      	str	r3, [r7, #0]
 800269c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800269e:	4b1e      	ldr	r3, [pc, #120]	; (8002718 <HAL_PWREx_EnableOverDrive+0x9c>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a1d      	ldr	r2, [pc, #116]	; (8002718 <HAL_PWREx_EnableOverDrive+0x9c>)
 80026a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026a8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80026aa:	f7ff f9a5 	bl	80019f8 <HAL_GetTick>
 80026ae:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80026b0:	e009      	b.n	80026c6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80026b2:	f7ff f9a1 	bl	80019f8 <HAL_GetTick>
 80026b6:	4602      	mov	r2, r0
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80026c0:	d901      	bls.n	80026c6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80026c2:	2303      	movs	r3, #3
 80026c4:	e022      	b.n	800270c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80026c6:	4b14      	ldr	r3, [pc, #80]	; (8002718 <HAL_PWREx_EnableOverDrive+0x9c>)
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026d2:	d1ee      	bne.n	80026b2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80026d4:	4b10      	ldr	r3, [pc, #64]	; (8002718 <HAL_PWREx_EnableOverDrive+0x9c>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a0f      	ldr	r2, [pc, #60]	; (8002718 <HAL_PWREx_EnableOverDrive+0x9c>)
 80026da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026de:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80026e0:	f7ff f98a 	bl	80019f8 <HAL_GetTick>
 80026e4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80026e6:	e009      	b.n	80026fc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80026e8:	f7ff f986 	bl	80019f8 <HAL_GetTick>
 80026ec:	4602      	mov	r2, r0
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80026f6:	d901      	bls.n	80026fc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80026f8:	2303      	movs	r3, #3
 80026fa:	e007      	b.n	800270c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80026fc:	4b06      	ldr	r3, [pc, #24]	; (8002718 <HAL_PWREx_EnableOverDrive+0x9c>)
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002704:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002708:	d1ee      	bne.n	80026e8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800270a:	2300      	movs	r3, #0
}
 800270c:	4618      	mov	r0, r3
 800270e:	3708      	adds	r7, #8
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	40023800 	.word	0x40023800
 8002718:	40007000 	.word	0x40007000

0800271c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b086      	sub	sp, #24
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002724:	2300      	movs	r3, #0
 8002726:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e291      	b.n	8002c56 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0301 	and.w	r3, r3, #1
 800273a:	2b00      	cmp	r3, #0
 800273c:	f000 8087 	beq.w	800284e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002740:	4b96      	ldr	r3, [pc, #600]	; (800299c <HAL_RCC_OscConfig+0x280>)
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	f003 030c 	and.w	r3, r3, #12
 8002748:	2b04      	cmp	r3, #4
 800274a:	d00c      	beq.n	8002766 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800274c:	4b93      	ldr	r3, [pc, #588]	; (800299c <HAL_RCC_OscConfig+0x280>)
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f003 030c 	and.w	r3, r3, #12
 8002754:	2b08      	cmp	r3, #8
 8002756:	d112      	bne.n	800277e <HAL_RCC_OscConfig+0x62>
 8002758:	4b90      	ldr	r3, [pc, #576]	; (800299c <HAL_RCC_OscConfig+0x280>)
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002760:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002764:	d10b      	bne.n	800277e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002766:	4b8d      	ldr	r3, [pc, #564]	; (800299c <HAL_RCC_OscConfig+0x280>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800276e:	2b00      	cmp	r3, #0
 8002770:	d06c      	beq.n	800284c <HAL_RCC_OscConfig+0x130>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d168      	bne.n	800284c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e26b      	b.n	8002c56 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002786:	d106      	bne.n	8002796 <HAL_RCC_OscConfig+0x7a>
 8002788:	4b84      	ldr	r3, [pc, #528]	; (800299c <HAL_RCC_OscConfig+0x280>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a83      	ldr	r2, [pc, #524]	; (800299c <HAL_RCC_OscConfig+0x280>)
 800278e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002792:	6013      	str	r3, [r2, #0]
 8002794:	e02e      	b.n	80027f4 <HAL_RCC_OscConfig+0xd8>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d10c      	bne.n	80027b8 <HAL_RCC_OscConfig+0x9c>
 800279e:	4b7f      	ldr	r3, [pc, #508]	; (800299c <HAL_RCC_OscConfig+0x280>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a7e      	ldr	r2, [pc, #504]	; (800299c <HAL_RCC_OscConfig+0x280>)
 80027a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027a8:	6013      	str	r3, [r2, #0]
 80027aa:	4b7c      	ldr	r3, [pc, #496]	; (800299c <HAL_RCC_OscConfig+0x280>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a7b      	ldr	r2, [pc, #492]	; (800299c <HAL_RCC_OscConfig+0x280>)
 80027b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027b4:	6013      	str	r3, [r2, #0]
 80027b6:	e01d      	b.n	80027f4 <HAL_RCC_OscConfig+0xd8>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027c0:	d10c      	bne.n	80027dc <HAL_RCC_OscConfig+0xc0>
 80027c2:	4b76      	ldr	r3, [pc, #472]	; (800299c <HAL_RCC_OscConfig+0x280>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a75      	ldr	r2, [pc, #468]	; (800299c <HAL_RCC_OscConfig+0x280>)
 80027c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027cc:	6013      	str	r3, [r2, #0]
 80027ce:	4b73      	ldr	r3, [pc, #460]	; (800299c <HAL_RCC_OscConfig+0x280>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a72      	ldr	r2, [pc, #456]	; (800299c <HAL_RCC_OscConfig+0x280>)
 80027d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027d8:	6013      	str	r3, [r2, #0]
 80027da:	e00b      	b.n	80027f4 <HAL_RCC_OscConfig+0xd8>
 80027dc:	4b6f      	ldr	r3, [pc, #444]	; (800299c <HAL_RCC_OscConfig+0x280>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a6e      	ldr	r2, [pc, #440]	; (800299c <HAL_RCC_OscConfig+0x280>)
 80027e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027e6:	6013      	str	r3, [r2, #0]
 80027e8:	4b6c      	ldr	r3, [pc, #432]	; (800299c <HAL_RCC_OscConfig+0x280>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a6b      	ldr	r2, [pc, #428]	; (800299c <HAL_RCC_OscConfig+0x280>)
 80027ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d013      	beq.n	8002824 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027fc:	f7ff f8fc 	bl	80019f8 <HAL_GetTick>
 8002800:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002802:	e008      	b.n	8002816 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002804:	f7ff f8f8 	bl	80019f8 <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	2b64      	cmp	r3, #100	; 0x64
 8002810:	d901      	bls.n	8002816 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e21f      	b.n	8002c56 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002816:	4b61      	ldr	r3, [pc, #388]	; (800299c <HAL_RCC_OscConfig+0x280>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d0f0      	beq.n	8002804 <HAL_RCC_OscConfig+0xe8>
 8002822:	e014      	b.n	800284e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002824:	f7ff f8e8 	bl	80019f8 <HAL_GetTick>
 8002828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800282a:	e008      	b.n	800283e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800282c:	f7ff f8e4 	bl	80019f8 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b64      	cmp	r3, #100	; 0x64
 8002838:	d901      	bls.n	800283e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e20b      	b.n	8002c56 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800283e:	4b57      	ldr	r3, [pc, #348]	; (800299c <HAL_RCC_OscConfig+0x280>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d1f0      	bne.n	800282c <HAL_RCC_OscConfig+0x110>
 800284a:	e000      	b.n	800284e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800284c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0302 	and.w	r3, r3, #2
 8002856:	2b00      	cmp	r3, #0
 8002858:	d069      	beq.n	800292e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800285a:	4b50      	ldr	r3, [pc, #320]	; (800299c <HAL_RCC_OscConfig+0x280>)
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	f003 030c 	and.w	r3, r3, #12
 8002862:	2b00      	cmp	r3, #0
 8002864:	d00b      	beq.n	800287e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002866:	4b4d      	ldr	r3, [pc, #308]	; (800299c <HAL_RCC_OscConfig+0x280>)
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	f003 030c 	and.w	r3, r3, #12
 800286e:	2b08      	cmp	r3, #8
 8002870:	d11c      	bne.n	80028ac <HAL_RCC_OscConfig+0x190>
 8002872:	4b4a      	ldr	r3, [pc, #296]	; (800299c <HAL_RCC_OscConfig+0x280>)
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d116      	bne.n	80028ac <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800287e:	4b47      	ldr	r3, [pc, #284]	; (800299c <HAL_RCC_OscConfig+0x280>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0302 	and.w	r3, r3, #2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d005      	beq.n	8002896 <HAL_RCC_OscConfig+0x17a>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	2b01      	cmp	r3, #1
 8002890:	d001      	beq.n	8002896 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e1df      	b.n	8002c56 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002896:	4b41      	ldr	r3, [pc, #260]	; (800299c <HAL_RCC_OscConfig+0x280>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	00db      	lsls	r3, r3, #3
 80028a4:	493d      	ldr	r1, [pc, #244]	; (800299c <HAL_RCC_OscConfig+0x280>)
 80028a6:	4313      	orrs	r3, r2
 80028a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028aa:	e040      	b.n	800292e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d023      	beq.n	80028fc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028b4:	4b39      	ldr	r3, [pc, #228]	; (800299c <HAL_RCC_OscConfig+0x280>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a38      	ldr	r2, [pc, #224]	; (800299c <HAL_RCC_OscConfig+0x280>)
 80028ba:	f043 0301 	orr.w	r3, r3, #1
 80028be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c0:	f7ff f89a 	bl	80019f8 <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028c8:	f7ff f896 	bl	80019f8 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e1bd      	b.n	8002c56 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028da:	4b30      	ldr	r3, [pc, #192]	; (800299c <HAL_RCC_OscConfig+0x280>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 0302 	and.w	r3, r3, #2
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d0f0      	beq.n	80028c8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028e6:	4b2d      	ldr	r3, [pc, #180]	; (800299c <HAL_RCC_OscConfig+0x280>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	691b      	ldr	r3, [r3, #16]
 80028f2:	00db      	lsls	r3, r3, #3
 80028f4:	4929      	ldr	r1, [pc, #164]	; (800299c <HAL_RCC_OscConfig+0x280>)
 80028f6:	4313      	orrs	r3, r2
 80028f8:	600b      	str	r3, [r1, #0]
 80028fa:	e018      	b.n	800292e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028fc:	4b27      	ldr	r3, [pc, #156]	; (800299c <HAL_RCC_OscConfig+0x280>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a26      	ldr	r2, [pc, #152]	; (800299c <HAL_RCC_OscConfig+0x280>)
 8002902:	f023 0301 	bic.w	r3, r3, #1
 8002906:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002908:	f7ff f876 	bl	80019f8 <HAL_GetTick>
 800290c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800290e:	e008      	b.n	8002922 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002910:	f7ff f872 	bl	80019f8 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	2b02      	cmp	r3, #2
 800291c:	d901      	bls.n	8002922 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e199      	b.n	8002c56 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002922:	4b1e      	ldr	r3, [pc, #120]	; (800299c <HAL_RCC_OscConfig+0x280>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0302 	and.w	r3, r3, #2
 800292a:	2b00      	cmp	r3, #0
 800292c:	d1f0      	bne.n	8002910 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 0308 	and.w	r3, r3, #8
 8002936:	2b00      	cmp	r3, #0
 8002938:	d038      	beq.n	80029ac <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	695b      	ldr	r3, [r3, #20]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d019      	beq.n	8002976 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002942:	4b16      	ldr	r3, [pc, #88]	; (800299c <HAL_RCC_OscConfig+0x280>)
 8002944:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002946:	4a15      	ldr	r2, [pc, #84]	; (800299c <HAL_RCC_OscConfig+0x280>)
 8002948:	f043 0301 	orr.w	r3, r3, #1
 800294c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800294e:	f7ff f853 	bl	80019f8 <HAL_GetTick>
 8002952:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002954:	e008      	b.n	8002968 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002956:	f7ff f84f 	bl	80019f8 <HAL_GetTick>
 800295a:	4602      	mov	r2, r0
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	2b02      	cmp	r3, #2
 8002962:	d901      	bls.n	8002968 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002964:	2303      	movs	r3, #3
 8002966:	e176      	b.n	8002c56 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002968:	4b0c      	ldr	r3, [pc, #48]	; (800299c <HAL_RCC_OscConfig+0x280>)
 800296a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800296c:	f003 0302 	and.w	r3, r3, #2
 8002970:	2b00      	cmp	r3, #0
 8002972:	d0f0      	beq.n	8002956 <HAL_RCC_OscConfig+0x23a>
 8002974:	e01a      	b.n	80029ac <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002976:	4b09      	ldr	r3, [pc, #36]	; (800299c <HAL_RCC_OscConfig+0x280>)
 8002978:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800297a:	4a08      	ldr	r2, [pc, #32]	; (800299c <HAL_RCC_OscConfig+0x280>)
 800297c:	f023 0301 	bic.w	r3, r3, #1
 8002980:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002982:	f7ff f839 	bl	80019f8 <HAL_GetTick>
 8002986:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002988:	e00a      	b.n	80029a0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800298a:	f7ff f835 	bl	80019f8 <HAL_GetTick>
 800298e:	4602      	mov	r2, r0
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	1ad3      	subs	r3, r2, r3
 8002994:	2b02      	cmp	r3, #2
 8002996:	d903      	bls.n	80029a0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002998:	2303      	movs	r3, #3
 800299a:	e15c      	b.n	8002c56 <HAL_RCC_OscConfig+0x53a>
 800299c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029a0:	4b91      	ldr	r3, [pc, #580]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 80029a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029a4:	f003 0302 	and.w	r3, r3, #2
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d1ee      	bne.n	800298a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f003 0304 	and.w	r3, r3, #4
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	f000 80a4 	beq.w	8002b02 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029ba:	4b8b      	ldr	r3, [pc, #556]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 80029bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d10d      	bne.n	80029e2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80029c6:	4b88      	ldr	r3, [pc, #544]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 80029c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ca:	4a87      	ldr	r2, [pc, #540]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 80029cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029d0:	6413      	str	r3, [r2, #64]	; 0x40
 80029d2:	4b85      	ldr	r3, [pc, #532]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 80029d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029da:	60bb      	str	r3, [r7, #8]
 80029dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029de:	2301      	movs	r3, #1
 80029e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029e2:	4b82      	ldr	r3, [pc, #520]	; (8002bec <HAL_RCC_OscConfig+0x4d0>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d118      	bne.n	8002a20 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80029ee:	4b7f      	ldr	r3, [pc, #508]	; (8002bec <HAL_RCC_OscConfig+0x4d0>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a7e      	ldr	r2, [pc, #504]	; (8002bec <HAL_RCC_OscConfig+0x4d0>)
 80029f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029fa:	f7fe fffd 	bl	80019f8 <HAL_GetTick>
 80029fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a00:	e008      	b.n	8002a14 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a02:	f7fe fff9 	bl	80019f8 <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	2b64      	cmp	r3, #100	; 0x64
 8002a0e:	d901      	bls.n	8002a14 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e120      	b.n	8002c56 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a14:	4b75      	ldr	r3, [pc, #468]	; (8002bec <HAL_RCC_OscConfig+0x4d0>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d0f0      	beq.n	8002a02 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d106      	bne.n	8002a36 <HAL_RCC_OscConfig+0x31a>
 8002a28:	4b6f      	ldr	r3, [pc, #444]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002a2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a2c:	4a6e      	ldr	r2, [pc, #440]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002a2e:	f043 0301 	orr.w	r3, r3, #1
 8002a32:	6713      	str	r3, [r2, #112]	; 0x70
 8002a34:	e02d      	b.n	8002a92 <HAL_RCC_OscConfig+0x376>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d10c      	bne.n	8002a58 <HAL_RCC_OscConfig+0x33c>
 8002a3e:	4b6a      	ldr	r3, [pc, #424]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002a40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a42:	4a69      	ldr	r2, [pc, #420]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002a44:	f023 0301 	bic.w	r3, r3, #1
 8002a48:	6713      	str	r3, [r2, #112]	; 0x70
 8002a4a:	4b67      	ldr	r3, [pc, #412]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002a4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a4e:	4a66      	ldr	r2, [pc, #408]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002a50:	f023 0304 	bic.w	r3, r3, #4
 8002a54:	6713      	str	r3, [r2, #112]	; 0x70
 8002a56:	e01c      	b.n	8002a92 <HAL_RCC_OscConfig+0x376>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	2b05      	cmp	r3, #5
 8002a5e:	d10c      	bne.n	8002a7a <HAL_RCC_OscConfig+0x35e>
 8002a60:	4b61      	ldr	r3, [pc, #388]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002a62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a64:	4a60      	ldr	r2, [pc, #384]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002a66:	f043 0304 	orr.w	r3, r3, #4
 8002a6a:	6713      	str	r3, [r2, #112]	; 0x70
 8002a6c:	4b5e      	ldr	r3, [pc, #376]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002a6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a70:	4a5d      	ldr	r2, [pc, #372]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002a72:	f043 0301 	orr.w	r3, r3, #1
 8002a76:	6713      	str	r3, [r2, #112]	; 0x70
 8002a78:	e00b      	b.n	8002a92 <HAL_RCC_OscConfig+0x376>
 8002a7a:	4b5b      	ldr	r3, [pc, #364]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002a7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a7e:	4a5a      	ldr	r2, [pc, #360]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002a80:	f023 0301 	bic.w	r3, r3, #1
 8002a84:	6713      	str	r3, [r2, #112]	; 0x70
 8002a86:	4b58      	ldr	r3, [pc, #352]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002a88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a8a:	4a57      	ldr	r2, [pc, #348]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002a8c:	f023 0304 	bic.w	r3, r3, #4
 8002a90:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d015      	beq.n	8002ac6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a9a:	f7fe ffad 	bl	80019f8 <HAL_GetTick>
 8002a9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002aa0:	e00a      	b.n	8002ab8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aa2:	f7fe ffa9 	bl	80019f8 <HAL_GetTick>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d901      	bls.n	8002ab8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002ab4:	2303      	movs	r3, #3
 8002ab6:	e0ce      	b.n	8002c56 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ab8:	4b4b      	ldr	r3, [pc, #300]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002aba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002abc:	f003 0302 	and.w	r3, r3, #2
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d0ee      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x386>
 8002ac4:	e014      	b.n	8002af0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ac6:	f7fe ff97 	bl	80019f8 <HAL_GetTick>
 8002aca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002acc:	e00a      	b.n	8002ae4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ace:	f7fe ff93 	bl	80019f8 <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d901      	bls.n	8002ae4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	e0b8      	b.n	8002c56 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ae4:	4b40      	ldr	r3, [pc, #256]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002ae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ae8:	f003 0302 	and.w	r3, r3, #2
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d1ee      	bne.n	8002ace <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002af0:	7dfb      	ldrb	r3, [r7, #23]
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d105      	bne.n	8002b02 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002af6:	4b3c      	ldr	r3, [pc, #240]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afa:	4a3b      	ldr	r2, [pc, #236]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002afc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b00:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	699b      	ldr	r3, [r3, #24]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	f000 80a4 	beq.w	8002c54 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b0c:	4b36      	ldr	r3, [pc, #216]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	f003 030c 	and.w	r3, r3, #12
 8002b14:	2b08      	cmp	r3, #8
 8002b16:	d06b      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	699b      	ldr	r3, [r3, #24]
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d149      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b20:	4b31      	ldr	r3, [pc, #196]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a30      	ldr	r2, [pc, #192]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002b26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b2c:	f7fe ff64 	bl	80019f8 <HAL_GetTick>
 8002b30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b32:	e008      	b.n	8002b46 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b34:	f7fe ff60 	bl	80019f8 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d901      	bls.n	8002b46 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e087      	b.n	8002c56 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b46:	4b28      	ldr	r3, [pc, #160]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1f0      	bne.n	8002b34 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	69da      	ldr	r2, [r3, #28]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6a1b      	ldr	r3, [r3, #32]
 8002b5a:	431a      	orrs	r2, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b60:	019b      	lsls	r3, r3, #6
 8002b62:	431a      	orrs	r2, r3
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b68:	085b      	lsrs	r3, r3, #1
 8002b6a:	3b01      	subs	r3, #1
 8002b6c:	041b      	lsls	r3, r3, #16
 8002b6e:	431a      	orrs	r2, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b74:	061b      	lsls	r3, r3, #24
 8002b76:	4313      	orrs	r3, r2
 8002b78:	4a1b      	ldr	r2, [pc, #108]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002b7a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002b7e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b80:	4b19      	ldr	r3, [pc, #100]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a18      	ldr	r2, [pc, #96]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002b86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b8c:	f7fe ff34 	bl	80019f8 <HAL_GetTick>
 8002b90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b92:	e008      	b.n	8002ba6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b94:	f7fe ff30 	bl	80019f8 <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	2b02      	cmp	r3, #2
 8002ba0:	d901      	bls.n	8002ba6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e057      	b.n	8002c56 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ba6:	4b10      	ldr	r3, [pc, #64]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d0f0      	beq.n	8002b94 <HAL_RCC_OscConfig+0x478>
 8002bb2:	e04f      	b.n	8002c54 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bb4:	4b0c      	ldr	r3, [pc, #48]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a0b      	ldr	r2, [pc, #44]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002bba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc0:	f7fe ff1a 	bl	80019f8 <HAL_GetTick>
 8002bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bc6:	e008      	b.n	8002bda <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bc8:	f7fe ff16 	bl	80019f8 <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	2b02      	cmp	r3, #2
 8002bd4:	d901      	bls.n	8002bda <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e03d      	b.n	8002c56 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bda:	4b03      	ldr	r3, [pc, #12]	; (8002be8 <HAL_RCC_OscConfig+0x4cc>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d1f0      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x4ac>
 8002be6:	e035      	b.n	8002c54 <HAL_RCC_OscConfig+0x538>
 8002be8:	40023800 	.word	0x40023800
 8002bec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002bf0:	4b1b      	ldr	r3, [pc, #108]	; (8002c60 <HAL_RCC_OscConfig+0x544>)
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	699b      	ldr	r3, [r3, #24]
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d028      	beq.n	8002c50 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d121      	bne.n	8002c50 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d11a      	bne.n	8002c50 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c1a:	68fa      	ldr	r2, [r7, #12]
 8002c1c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002c20:	4013      	ands	r3, r2
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002c26:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d111      	bne.n	8002c50 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c36:	085b      	lsrs	r3, r3, #1
 8002c38:	3b01      	subs	r3, #1
 8002c3a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d107      	bne.n	8002c50 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c4a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d001      	beq.n	8002c54 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e000      	b.n	8002c56 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002c54:	2300      	movs	r3, #0
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3718      	adds	r7, #24
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	40023800 	.word	0x40023800

08002c64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b084      	sub	sp, #16
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
 8002c6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d101      	bne.n	8002c7c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e0d0      	b.n	8002e1e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c7c:	4b6a      	ldr	r3, [pc, #424]	; (8002e28 <HAL_RCC_ClockConfig+0x1c4>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f003 030f 	and.w	r3, r3, #15
 8002c84:	683a      	ldr	r2, [r7, #0]
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d910      	bls.n	8002cac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c8a:	4b67      	ldr	r3, [pc, #412]	; (8002e28 <HAL_RCC_ClockConfig+0x1c4>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f023 020f 	bic.w	r2, r3, #15
 8002c92:	4965      	ldr	r1, [pc, #404]	; (8002e28 <HAL_RCC_ClockConfig+0x1c4>)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	4313      	orrs	r3, r2
 8002c98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c9a:	4b63      	ldr	r3, [pc, #396]	; (8002e28 <HAL_RCC_ClockConfig+0x1c4>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 030f 	and.w	r3, r3, #15
 8002ca2:	683a      	ldr	r2, [r7, #0]
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d001      	beq.n	8002cac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e0b8      	b.n	8002e1e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 0302 	and.w	r3, r3, #2
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d020      	beq.n	8002cfa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0304 	and.w	r3, r3, #4
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d005      	beq.n	8002cd0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cc4:	4b59      	ldr	r3, [pc, #356]	; (8002e2c <HAL_RCC_ClockConfig+0x1c8>)
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	4a58      	ldr	r2, [pc, #352]	; (8002e2c <HAL_RCC_ClockConfig+0x1c8>)
 8002cca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002cce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f003 0308 	and.w	r3, r3, #8
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d005      	beq.n	8002ce8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002cdc:	4b53      	ldr	r3, [pc, #332]	; (8002e2c <HAL_RCC_ClockConfig+0x1c8>)
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	4a52      	ldr	r2, [pc, #328]	; (8002e2c <HAL_RCC_ClockConfig+0x1c8>)
 8002ce2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002ce6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ce8:	4b50      	ldr	r3, [pc, #320]	; (8002e2c <HAL_RCC_ClockConfig+0x1c8>)
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	494d      	ldr	r1, [pc, #308]	; (8002e2c <HAL_RCC_ClockConfig+0x1c8>)
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0301 	and.w	r3, r3, #1
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d040      	beq.n	8002d88 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d107      	bne.n	8002d1e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d0e:	4b47      	ldr	r3, [pc, #284]	; (8002e2c <HAL_RCC_ClockConfig+0x1c8>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d115      	bne.n	8002d46 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e07f      	b.n	8002e1e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d107      	bne.n	8002d36 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d26:	4b41      	ldr	r3, [pc, #260]	; (8002e2c <HAL_RCC_ClockConfig+0x1c8>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d109      	bne.n	8002d46 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e073      	b.n	8002e1e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d36:	4b3d      	ldr	r3, [pc, #244]	; (8002e2c <HAL_RCC_ClockConfig+0x1c8>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0302 	and.w	r3, r3, #2
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d101      	bne.n	8002d46 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e06b      	b.n	8002e1e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d46:	4b39      	ldr	r3, [pc, #228]	; (8002e2c <HAL_RCC_ClockConfig+0x1c8>)
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	f023 0203 	bic.w	r2, r3, #3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	4936      	ldr	r1, [pc, #216]	; (8002e2c <HAL_RCC_ClockConfig+0x1c8>)
 8002d54:	4313      	orrs	r3, r2
 8002d56:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d58:	f7fe fe4e 	bl	80019f8 <HAL_GetTick>
 8002d5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d5e:	e00a      	b.n	8002d76 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d60:	f7fe fe4a 	bl	80019f8 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d901      	bls.n	8002d76 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002d72:	2303      	movs	r3, #3
 8002d74:	e053      	b.n	8002e1e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d76:	4b2d      	ldr	r3, [pc, #180]	; (8002e2c <HAL_RCC_ClockConfig+0x1c8>)
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	f003 020c 	and.w	r2, r3, #12
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d1eb      	bne.n	8002d60 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d88:	4b27      	ldr	r3, [pc, #156]	; (8002e28 <HAL_RCC_ClockConfig+0x1c4>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 030f 	and.w	r3, r3, #15
 8002d90:	683a      	ldr	r2, [r7, #0]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d210      	bcs.n	8002db8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d96:	4b24      	ldr	r3, [pc, #144]	; (8002e28 <HAL_RCC_ClockConfig+0x1c4>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f023 020f 	bic.w	r2, r3, #15
 8002d9e:	4922      	ldr	r1, [pc, #136]	; (8002e28 <HAL_RCC_ClockConfig+0x1c4>)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	4313      	orrs	r3, r2
 8002da4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002da6:	4b20      	ldr	r3, [pc, #128]	; (8002e28 <HAL_RCC_ClockConfig+0x1c4>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 030f 	and.w	r3, r3, #15
 8002dae:	683a      	ldr	r2, [r7, #0]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d001      	beq.n	8002db8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e032      	b.n	8002e1e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f003 0304 	and.w	r3, r3, #4
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d008      	beq.n	8002dd6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002dc4:	4b19      	ldr	r3, [pc, #100]	; (8002e2c <HAL_RCC_ClockConfig+0x1c8>)
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	4916      	ldr	r1, [pc, #88]	; (8002e2c <HAL_RCC_ClockConfig+0x1c8>)
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0308 	and.w	r3, r3, #8
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d009      	beq.n	8002df6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002de2:	4b12      	ldr	r3, [pc, #72]	; (8002e2c <HAL_RCC_ClockConfig+0x1c8>)
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	00db      	lsls	r3, r3, #3
 8002df0:	490e      	ldr	r1, [pc, #56]	; (8002e2c <HAL_RCC_ClockConfig+0x1c8>)
 8002df2:	4313      	orrs	r3, r2
 8002df4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002df6:	f000 f821 	bl	8002e3c <HAL_RCC_GetSysClockFreq>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	4b0b      	ldr	r3, [pc, #44]	; (8002e2c <HAL_RCC_ClockConfig+0x1c8>)
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	091b      	lsrs	r3, r3, #4
 8002e02:	f003 030f 	and.w	r3, r3, #15
 8002e06:	490a      	ldr	r1, [pc, #40]	; (8002e30 <HAL_RCC_ClockConfig+0x1cc>)
 8002e08:	5ccb      	ldrb	r3, [r1, r3]
 8002e0a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e0e:	4a09      	ldr	r2, [pc, #36]	; (8002e34 <HAL_RCC_ClockConfig+0x1d0>)
 8002e10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e12:	4b09      	ldr	r3, [pc, #36]	; (8002e38 <HAL_RCC_ClockConfig+0x1d4>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7fe fdaa 	bl	8001970 <HAL_InitTick>

  return HAL_OK;
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	40023c00 	.word	0x40023c00
 8002e2c:	40023800 	.word	0x40023800
 8002e30:	08007c20 	.word	0x08007c20
 8002e34:	20000000 	.word	0x20000000
 8002e38:	20000004 	.word	0x20000004

08002e3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e40:	b090      	sub	sp, #64	; 0x40
 8002e42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002e44:	2300      	movs	r3, #0
 8002e46:	637b      	str	r3, [r7, #52]	; 0x34
 8002e48:	2300      	movs	r3, #0
 8002e4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8002e50:	2300      	movs	r3, #0
 8002e52:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e54:	4b59      	ldr	r3, [pc, #356]	; (8002fbc <HAL_RCC_GetSysClockFreq+0x180>)
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	f003 030c 	and.w	r3, r3, #12
 8002e5c:	2b08      	cmp	r3, #8
 8002e5e:	d00d      	beq.n	8002e7c <HAL_RCC_GetSysClockFreq+0x40>
 8002e60:	2b08      	cmp	r3, #8
 8002e62:	f200 80a1 	bhi.w	8002fa8 <HAL_RCC_GetSysClockFreq+0x16c>
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d002      	beq.n	8002e70 <HAL_RCC_GetSysClockFreq+0x34>
 8002e6a:	2b04      	cmp	r3, #4
 8002e6c:	d003      	beq.n	8002e76 <HAL_RCC_GetSysClockFreq+0x3a>
 8002e6e:	e09b      	b.n	8002fa8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e70:	4b53      	ldr	r3, [pc, #332]	; (8002fc0 <HAL_RCC_GetSysClockFreq+0x184>)
 8002e72:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002e74:	e09b      	b.n	8002fae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e76:	4b53      	ldr	r3, [pc, #332]	; (8002fc4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002e78:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002e7a:	e098      	b.n	8002fae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e7c:	4b4f      	ldr	r3, [pc, #316]	; (8002fbc <HAL_RCC_GetSysClockFreq+0x180>)
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002e84:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002e86:	4b4d      	ldr	r3, [pc, #308]	; (8002fbc <HAL_RCC_GetSysClockFreq+0x180>)
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d028      	beq.n	8002ee4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e92:	4b4a      	ldr	r3, [pc, #296]	; (8002fbc <HAL_RCC_GetSysClockFreq+0x180>)
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	099b      	lsrs	r3, r3, #6
 8002e98:	2200      	movs	r2, #0
 8002e9a:	623b      	str	r3, [r7, #32]
 8002e9c:	627a      	str	r2, [r7, #36]	; 0x24
 8002e9e:	6a3b      	ldr	r3, [r7, #32]
 8002ea0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002ea4:	2100      	movs	r1, #0
 8002ea6:	4b47      	ldr	r3, [pc, #284]	; (8002fc4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002ea8:	fb03 f201 	mul.w	r2, r3, r1
 8002eac:	2300      	movs	r3, #0
 8002eae:	fb00 f303 	mul.w	r3, r0, r3
 8002eb2:	4413      	add	r3, r2
 8002eb4:	4a43      	ldr	r2, [pc, #268]	; (8002fc4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002eb6:	fba0 1202 	umull	r1, r2, r0, r2
 8002eba:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002ebc:	460a      	mov	r2, r1
 8002ebe:	62ba      	str	r2, [r7, #40]	; 0x28
 8002ec0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ec2:	4413      	add	r3, r2
 8002ec4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ec6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ec8:	2200      	movs	r2, #0
 8002eca:	61bb      	str	r3, [r7, #24]
 8002ecc:	61fa      	str	r2, [r7, #28]
 8002ece:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ed2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002ed6:	f7fd fe87 	bl	8000be8 <__aeabi_uldivmod>
 8002eda:	4602      	mov	r2, r0
 8002edc:	460b      	mov	r3, r1
 8002ede:	4613      	mov	r3, r2
 8002ee0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ee2:	e053      	b.n	8002f8c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ee4:	4b35      	ldr	r3, [pc, #212]	; (8002fbc <HAL_RCC_GetSysClockFreq+0x180>)
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	099b      	lsrs	r3, r3, #6
 8002eea:	2200      	movs	r2, #0
 8002eec:	613b      	str	r3, [r7, #16]
 8002eee:	617a      	str	r2, [r7, #20]
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002ef6:	f04f 0b00 	mov.w	fp, #0
 8002efa:	4652      	mov	r2, sl
 8002efc:	465b      	mov	r3, fp
 8002efe:	f04f 0000 	mov.w	r0, #0
 8002f02:	f04f 0100 	mov.w	r1, #0
 8002f06:	0159      	lsls	r1, r3, #5
 8002f08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f0c:	0150      	lsls	r0, r2, #5
 8002f0e:	4602      	mov	r2, r0
 8002f10:	460b      	mov	r3, r1
 8002f12:	ebb2 080a 	subs.w	r8, r2, sl
 8002f16:	eb63 090b 	sbc.w	r9, r3, fp
 8002f1a:	f04f 0200 	mov.w	r2, #0
 8002f1e:	f04f 0300 	mov.w	r3, #0
 8002f22:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002f26:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002f2a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002f2e:	ebb2 0408 	subs.w	r4, r2, r8
 8002f32:	eb63 0509 	sbc.w	r5, r3, r9
 8002f36:	f04f 0200 	mov.w	r2, #0
 8002f3a:	f04f 0300 	mov.w	r3, #0
 8002f3e:	00eb      	lsls	r3, r5, #3
 8002f40:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f44:	00e2      	lsls	r2, r4, #3
 8002f46:	4614      	mov	r4, r2
 8002f48:	461d      	mov	r5, r3
 8002f4a:	eb14 030a 	adds.w	r3, r4, sl
 8002f4e:	603b      	str	r3, [r7, #0]
 8002f50:	eb45 030b 	adc.w	r3, r5, fp
 8002f54:	607b      	str	r3, [r7, #4]
 8002f56:	f04f 0200 	mov.w	r2, #0
 8002f5a:	f04f 0300 	mov.w	r3, #0
 8002f5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f62:	4629      	mov	r1, r5
 8002f64:	028b      	lsls	r3, r1, #10
 8002f66:	4621      	mov	r1, r4
 8002f68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f6c:	4621      	mov	r1, r4
 8002f6e:	028a      	lsls	r2, r1, #10
 8002f70:	4610      	mov	r0, r2
 8002f72:	4619      	mov	r1, r3
 8002f74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f76:	2200      	movs	r2, #0
 8002f78:	60bb      	str	r3, [r7, #8]
 8002f7a:	60fa      	str	r2, [r7, #12]
 8002f7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f80:	f7fd fe32 	bl	8000be8 <__aeabi_uldivmod>
 8002f84:	4602      	mov	r2, r0
 8002f86:	460b      	mov	r3, r1
 8002f88:	4613      	mov	r3, r2
 8002f8a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002f8c:	4b0b      	ldr	r3, [pc, #44]	; (8002fbc <HAL_RCC_GetSysClockFreq+0x180>)
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	0c1b      	lsrs	r3, r3, #16
 8002f92:	f003 0303 	and.w	r3, r3, #3
 8002f96:	3301      	adds	r3, #1
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8002f9c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fa4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002fa6:	e002      	b.n	8002fae <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002fa8:	4b05      	ldr	r3, [pc, #20]	; (8002fc0 <HAL_RCC_GetSysClockFreq+0x184>)
 8002faa:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002fac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002fae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3740      	adds	r7, #64	; 0x40
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002fba:	bf00      	nop
 8002fbc:	40023800 	.word	0x40023800
 8002fc0:	00f42400 	.word	0x00f42400
 8002fc4:	017d7840 	.word	0x017d7840

08002fc8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fcc:	4b03      	ldr	r3, [pc, #12]	; (8002fdc <HAL_RCC_GetHCLKFreq+0x14>)
 8002fce:	681b      	ldr	r3, [r3, #0]
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd8:	4770      	bx	lr
 8002fda:	bf00      	nop
 8002fdc:	20000000 	.word	0x20000000

08002fe0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002fe4:	f7ff fff0 	bl	8002fc8 <HAL_RCC_GetHCLKFreq>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	4b05      	ldr	r3, [pc, #20]	; (8003000 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	0a9b      	lsrs	r3, r3, #10
 8002ff0:	f003 0307 	and.w	r3, r3, #7
 8002ff4:	4903      	ldr	r1, [pc, #12]	; (8003004 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ff6:	5ccb      	ldrb	r3, [r1, r3]
 8002ff8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	40023800 	.word	0x40023800
 8003004:	08007c30 	.word	0x08007c30

08003008 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800300c:	f7ff ffdc 	bl	8002fc8 <HAL_RCC_GetHCLKFreq>
 8003010:	4602      	mov	r2, r0
 8003012:	4b05      	ldr	r3, [pc, #20]	; (8003028 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	0b5b      	lsrs	r3, r3, #13
 8003018:	f003 0307 	and.w	r3, r3, #7
 800301c:	4903      	ldr	r1, [pc, #12]	; (800302c <HAL_RCC_GetPCLK2Freq+0x24>)
 800301e:	5ccb      	ldrb	r3, [r1, r3]
 8003020:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003024:	4618      	mov	r0, r3
 8003026:	bd80      	pop	{r7, pc}
 8003028:	40023800 	.word	0x40023800
 800302c:	08007c30 	.word	0x08007c30

08003030 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b088      	sub	sp, #32
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003038:	2300      	movs	r3, #0
 800303a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800303c:	2300      	movs	r3, #0
 800303e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003040:	2300      	movs	r3, #0
 8003042:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003044:	2300      	movs	r3, #0
 8003046:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003048:	2300      	movs	r3, #0
 800304a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0301 	and.w	r3, r3, #1
 8003054:	2b00      	cmp	r3, #0
 8003056:	d012      	beq.n	800307e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003058:	4b69      	ldr	r3, [pc, #420]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	4a68      	ldr	r2, [pc, #416]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800305e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003062:	6093      	str	r3, [r2, #8]
 8003064:	4b66      	ldr	r3, [pc, #408]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003066:	689a      	ldr	r2, [r3, #8]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800306c:	4964      	ldr	r1, [pc, #400]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800306e:	4313      	orrs	r3, r2
 8003070:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003076:	2b00      	cmp	r3, #0
 8003078:	d101      	bne.n	800307e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800307a:	2301      	movs	r3, #1
 800307c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003086:	2b00      	cmp	r3, #0
 8003088:	d017      	beq.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800308a:	4b5d      	ldr	r3, [pc, #372]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800308c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003090:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003098:	4959      	ldr	r1, [pc, #356]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800309a:	4313      	orrs	r3, r2
 800309c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80030a8:	d101      	bne.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80030aa:	2301      	movs	r3, #1
 80030ac:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d101      	bne.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80030b6:	2301      	movs	r3, #1
 80030b8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d017      	beq.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80030c6:	4b4e      	ldr	r3, [pc, #312]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80030cc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d4:	494a      	ldr	r1, [pc, #296]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030d6:	4313      	orrs	r3, r2
 80030d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030e4:	d101      	bne.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80030e6:	2301      	movs	r3, #1
 80030e8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d101      	bne.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80030f2:	2301      	movs	r3, #1
 80030f4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d001      	beq.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003102:	2301      	movs	r3, #1
 8003104:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0320 	and.w	r3, r3, #32
 800310e:	2b00      	cmp	r3, #0
 8003110:	f000 808b 	beq.w	800322a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003114:	4b3a      	ldr	r3, [pc, #232]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003118:	4a39      	ldr	r2, [pc, #228]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800311a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800311e:	6413      	str	r3, [r2, #64]	; 0x40
 8003120:	4b37      	ldr	r3, [pc, #220]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003124:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003128:	60bb      	str	r3, [r7, #8]
 800312a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800312c:	4b35      	ldr	r3, [pc, #212]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a34      	ldr	r2, [pc, #208]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003132:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003136:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003138:	f7fe fc5e 	bl	80019f8 <HAL_GetTick>
 800313c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800313e:	e008      	b.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003140:	f7fe fc5a 	bl	80019f8 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	2b64      	cmp	r3, #100	; 0x64
 800314c:	d901      	bls.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800314e:	2303      	movs	r3, #3
 8003150:	e357      	b.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003152:	4b2c      	ldr	r3, [pc, #176]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800315a:	2b00      	cmp	r3, #0
 800315c:	d0f0      	beq.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800315e:	4b28      	ldr	r3, [pc, #160]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003160:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003162:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003166:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d035      	beq.n	80031da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003172:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003176:	693a      	ldr	r2, [r7, #16]
 8003178:	429a      	cmp	r2, r3
 800317a:	d02e      	beq.n	80031da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800317c:	4b20      	ldr	r3, [pc, #128]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800317e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003180:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003184:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003186:	4b1e      	ldr	r3, [pc, #120]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003188:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800318a:	4a1d      	ldr	r2, [pc, #116]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800318c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003190:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003192:	4b1b      	ldr	r3, [pc, #108]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003194:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003196:	4a1a      	ldr	r2, [pc, #104]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003198:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800319c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800319e:	4a18      	ldr	r2, [pc, #96]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80031a4:	4b16      	ldr	r3, [pc, #88]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031a8:	f003 0301 	and.w	r3, r3, #1
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d114      	bne.n	80031da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031b0:	f7fe fc22 	bl	80019f8 <HAL_GetTick>
 80031b4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031b6:	e00a      	b.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031b8:	f7fe fc1e 	bl	80019f8 <HAL_GetTick>
 80031bc:	4602      	mov	r2, r0
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d901      	bls.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e319      	b.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031ce:	4b0c      	ldr	r3, [pc, #48]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031d2:	f003 0302 	and.w	r3, r3, #2
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d0ee      	beq.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80031e6:	d111      	bne.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80031e8:	4b05      	ldr	r3, [pc, #20]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031f4:	4b04      	ldr	r3, [pc, #16]	; (8003208 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80031f6:	400b      	ands	r3, r1
 80031f8:	4901      	ldr	r1, [pc, #4]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	608b      	str	r3, [r1, #8]
 80031fe:	e00b      	b.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003200:	40023800 	.word	0x40023800
 8003204:	40007000 	.word	0x40007000
 8003208:	0ffffcff 	.word	0x0ffffcff
 800320c:	4baa      	ldr	r3, [pc, #680]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	4aa9      	ldr	r2, [pc, #676]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003212:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003216:	6093      	str	r3, [r2, #8]
 8003218:	4ba7      	ldr	r3, [pc, #668]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800321a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003220:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003224:	49a4      	ldr	r1, [pc, #656]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003226:	4313      	orrs	r3, r2
 8003228:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 0310 	and.w	r3, r3, #16
 8003232:	2b00      	cmp	r3, #0
 8003234:	d010      	beq.n	8003258 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003236:	4ba0      	ldr	r3, [pc, #640]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003238:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800323c:	4a9e      	ldr	r2, [pc, #632]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800323e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003242:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003246:	4b9c      	ldr	r3, [pc, #624]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003248:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003250:	4999      	ldr	r1, [pc, #612]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003252:	4313      	orrs	r3, r2
 8003254:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003260:	2b00      	cmp	r3, #0
 8003262:	d00a      	beq.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003264:	4b94      	ldr	r3, [pc, #592]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800326a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003272:	4991      	ldr	r1, [pc, #580]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003274:	4313      	orrs	r3, r2
 8003276:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d00a      	beq.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003286:	4b8c      	ldr	r3, [pc, #560]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003288:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800328c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003294:	4988      	ldr	r1, [pc, #544]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003296:	4313      	orrs	r3, r2
 8003298:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d00a      	beq.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80032a8:	4b83      	ldr	r3, [pc, #524]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032ae:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80032b6:	4980      	ldr	r1, [pc, #512]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032b8:	4313      	orrs	r3, r2
 80032ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d00a      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80032ca:	4b7b      	ldr	r3, [pc, #492]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032d0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032d8:	4977      	ldr	r1, [pc, #476]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032da:	4313      	orrs	r3, r2
 80032dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d00a      	beq.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80032ec:	4b72      	ldr	r3, [pc, #456]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032f2:	f023 0203 	bic.w	r2, r3, #3
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032fa:	496f      	ldr	r1, [pc, #444]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032fc:	4313      	orrs	r3, r2
 80032fe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800330a:	2b00      	cmp	r3, #0
 800330c:	d00a      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800330e:	4b6a      	ldr	r3, [pc, #424]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003310:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003314:	f023 020c 	bic.w	r2, r3, #12
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800331c:	4966      	ldr	r1, [pc, #408]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800331e:	4313      	orrs	r3, r2
 8003320:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800332c:	2b00      	cmp	r3, #0
 800332e:	d00a      	beq.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003330:	4b61      	ldr	r3, [pc, #388]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003332:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003336:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800333e:	495e      	ldr	r1, [pc, #376]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003340:	4313      	orrs	r3, r2
 8003342:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800334e:	2b00      	cmp	r3, #0
 8003350:	d00a      	beq.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003352:	4b59      	ldr	r3, [pc, #356]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003354:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003358:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003360:	4955      	ldr	r1, [pc, #340]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003362:	4313      	orrs	r3, r2
 8003364:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003370:	2b00      	cmp	r3, #0
 8003372:	d00a      	beq.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003374:	4b50      	ldr	r3, [pc, #320]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003376:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800337a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003382:	494d      	ldr	r1, [pc, #308]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003384:	4313      	orrs	r3, r2
 8003386:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003392:	2b00      	cmp	r3, #0
 8003394:	d00a      	beq.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003396:	4b48      	ldr	r3, [pc, #288]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003398:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800339c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033a4:	4944      	ldr	r1, [pc, #272]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033a6:	4313      	orrs	r3, r2
 80033a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d00a      	beq.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80033b8:	4b3f      	ldr	r3, [pc, #252]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033be:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033c6:	493c      	ldr	r1, [pc, #240]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033c8:	4313      	orrs	r3, r2
 80033ca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d00a      	beq.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80033da:	4b37      	ldr	r3, [pc, #220]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033e0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033e8:	4933      	ldr	r1, [pc, #204]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033ea:	4313      	orrs	r3, r2
 80033ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d00a      	beq.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80033fc:	4b2e      	ldr	r3, [pc, #184]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003402:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800340a:	492b      	ldr	r1, [pc, #172]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800340c:	4313      	orrs	r3, r2
 800340e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d011      	beq.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800341e:	4b26      	ldr	r3, [pc, #152]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003420:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003424:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800342c:	4922      	ldr	r1, [pc, #136]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800342e:	4313      	orrs	r3, r2
 8003430:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003438:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800343c:	d101      	bne.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800343e:	2301      	movs	r3, #1
 8003440:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0308 	and.w	r3, r3, #8
 800344a:	2b00      	cmp	r3, #0
 800344c:	d001      	beq.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800344e:	2301      	movs	r3, #1
 8003450:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d00a      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800345e:	4b16      	ldr	r3, [pc, #88]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003460:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003464:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800346c:	4912      	ldr	r1, [pc, #72]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800346e:	4313      	orrs	r3, r2
 8003470:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800347c:	2b00      	cmp	r3, #0
 800347e:	d00b      	beq.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003480:	4b0d      	ldr	r3, [pc, #52]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003482:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003486:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003490:	4909      	ldr	r1, [pc, #36]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003492:	4313      	orrs	r3, r2
 8003494:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	2b01      	cmp	r3, #1
 800349c:	d006      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	f000 80d9 	beq.w	800365e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80034ac:	4b02      	ldr	r3, [pc, #8]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a01      	ldr	r2, [pc, #4]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034b2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80034b6:	e001      	b.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80034b8:	40023800 	.word	0x40023800
 80034bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034be:	f7fe fa9b 	bl	80019f8 <HAL_GetTick>
 80034c2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80034c4:	e008      	b.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80034c6:	f7fe fa97 	bl	80019f8 <HAL_GetTick>
 80034ca:	4602      	mov	r2, r0
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	2b64      	cmp	r3, #100	; 0x64
 80034d2:	d901      	bls.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80034d4:	2303      	movs	r3, #3
 80034d6:	e194      	b.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80034d8:	4b6c      	ldr	r3, [pc, #432]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d1f0      	bne.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0301 	and.w	r3, r3, #1
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d021      	beq.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d11d      	bne.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80034f8:	4b64      	ldr	r3, [pc, #400]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80034fe:	0c1b      	lsrs	r3, r3, #16
 8003500:	f003 0303 	and.w	r3, r3, #3
 8003504:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003506:	4b61      	ldr	r3, [pc, #388]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003508:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800350c:	0e1b      	lsrs	r3, r3, #24
 800350e:	f003 030f 	and.w	r3, r3, #15
 8003512:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	019a      	lsls	r2, r3, #6
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	041b      	lsls	r3, r3, #16
 800351e:	431a      	orrs	r2, r3
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	061b      	lsls	r3, r3, #24
 8003524:	431a      	orrs	r2, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	071b      	lsls	r3, r3, #28
 800352c:	4957      	ldr	r1, [pc, #348]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800352e:	4313      	orrs	r3, r2
 8003530:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d004      	beq.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003544:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003548:	d00a      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003552:	2b00      	cmp	r3, #0
 8003554:	d02e      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800355e:	d129      	bne.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003560:	4b4a      	ldr	r3, [pc, #296]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003562:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003566:	0c1b      	lsrs	r3, r3, #16
 8003568:	f003 0303 	and.w	r3, r3, #3
 800356c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800356e:	4b47      	ldr	r3, [pc, #284]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003570:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003574:	0f1b      	lsrs	r3, r3, #28
 8003576:	f003 0307 	and.w	r3, r3, #7
 800357a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	019a      	lsls	r2, r3, #6
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	041b      	lsls	r3, r3, #16
 8003586:	431a      	orrs	r2, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	061b      	lsls	r3, r3, #24
 800358e:	431a      	orrs	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	071b      	lsls	r3, r3, #28
 8003594:	493d      	ldr	r1, [pc, #244]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003596:	4313      	orrs	r3, r2
 8003598:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800359c:	4b3b      	ldr	r3, [pc, #236]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800359e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035a2:	f023 021f 	bic.w	r2, r3, #31
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035aa:	3b01      	subs	r3, #1
 80035ac:	4937      	ldr	r1, [pc, #220]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035ae:	4313      	orrs	r3, r2
 80035b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d01d      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80035c0:	4b32      	ldr	r3, [pc, #200]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80035c6:	0e1b      	lsrs	r3, r3, #24
 80035c8:	f003 030f 	and.w	r3, r3, #15
 80035cc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80035ce:	4b2f      	ldr	r3, [pc, #188]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80035d4:	0f1b      	lsrs	r3, r3, #28
 80035d6:	f003 0307 	and.w	r3, r3, #7
 80035da:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	019a      	lsls	r2, r3, #6
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	691b      	ldr	r3, [r3, #16]
 80035e6:	041b      	lsls	r3, r3, #16
 80035e8:	431a      	orrs	r2, r3
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	061b      	lsls	r3, r3, #24
 80035ee:	431a      	orrs	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	071b      	lsls	r3, r3, #28
 80035f4:	4925      	ldr	r1, [pc, #148]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035f6:	4313      	orrs	r3, r2
 80035f8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003604:	2b00      	cmp	r3, #0
 8003606:	d011      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	019a      	lsls	r2, r3, #6
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	691b      	ldr	r3, [r3, #16]
 8003612:	041b      	lsls	r3, r3, #16
 8003614:	431a      	orrs	r2, r3
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	68db      	ldr	r3, [r3, #12]
 800361a:	061b      	lsls	r3, r3, #24
 800361c:	431a      	orrs	r2, r3
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	071b      	lsls	r3, r3, #28
 8003624:	4919      	ldr	r1, [pc, #100]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003626:	4313      	orrs	r3, r2
 8003628:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800362c:	4b17      	ldr	r3, [pc, #92]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a16      	ldr	r2, [pc, #88]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003632:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003636:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003638:	f7fe f9de 	bl	80019f8 <HAL_GetTick>
 800363c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800363e:	e008      	b.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003640:	f7fe f9da 	bl	80019f8 <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b64      	cmp	r3, #100	; 0x64
 800364c:	d901      	bls.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e0d7      	b.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003652:	4b0e      	ldr	r3, [pc, #56]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d0f0      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800365e:	69bb      	ldr	r3, [r7, #24]
 8003660:	2b01      	cmp	r3, #1
 8003662:	f040 80cd 	bne.w	8003800 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003666:	4b09      	ldr	r3, [pc, #36]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a08      	ldr	r2, [pc, #32]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800366c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003670:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003672:	f7fe f9c1 	bl	80019f8 <HAL_GetTick>
 8003676:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003678:	e00a      	b.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800367a:	f7fe f9bd 	bl	80019f8 <HAL_GetTick>
 800367e:	4602      	mov	r2, r0
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	1ad3      	subs	r3, r2, r3
 8003684:	2b64      	cmp	r3, #100	; 0x64
 8003686:	d903      	bls.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003688:	2303      	movs	r3, #3
 800368a:	e0ba      	b.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800368c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003690:	4b5e      	ldr	r3, [pc, #376]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003698:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800369c:	d0ed      	beq.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d003      	beq.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x682>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d009      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d02e      	beq.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d12a      	bne.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80036c6:	4b51      	ldr	r3, [pc, #324]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036cc:	0c1b      	lsrs	r3, r3, #16
 80036ce:	f003 0303 	and.w	r3, r3, #3
 80036d2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80036d4:	4b4d      	ldr	r3, [pc, #308]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036da:	0f1b      	lsrs	r3, r3, #28
 80036dc:	f003 0307 	and.w	r3, r3, #7
 80036e0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	695b      	ldr	r3, [r3, #20]
 80036e6:	019a      	lsls	r2, r3, #6
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	041b      	lsls	r3, r3, #16
 80036ec:	431a      	orrs	r2, r3
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	699b      	ldr	r3, [r3, #24]
 80036f2:	061b      	lsls	r3, r3, #24
 80036f4:	431a      	orrs	r2, r3
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	071b      	lsls	r3, r3, #28
 80036fa:	4944      	ldr	r1, [pc, #272]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036fc:	4313      	orrs	r3, r2
 80036fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003702:	4b42      	ldr	r3, [pc, #264]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003704:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003708:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003710:	3b01      	subs	r3, #1
 8003712:	021b      	lsls	r3, r3, #8
 8003714:	493d      	ldr	r1, [pc, #244]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003716:	4313      	orrs	r3, r2
 8003718:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003724:	2b00      	cmp	r3, #0
 8003726:	d022      	beq.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800372c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003730:	d11d      	bne.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003732:	4b36      	ldr	r3, [pc, #216]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003734:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003738:	0e1b      	lsrs	r3, r3, #24
 800373a:	f003 030f 	and.w	r3, r3, #15
 800373e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003740:	4b32      	ldr	r3, [pc, #200]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003742:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003746:	0f1b      	lsrs	r3, r3, #28
 8003748:	f003 0307 	and.w	r3, r3, #7
 800374c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	695b      	ldr	r3, [r3, #20]
 8003752:	019a      	lsls	r2, r3, #6
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6a1b      	ldr	r3, [r3, #32]
 8003758:	041b      	lsls	r3, r3, #16
 800375a:	431a      	orrs	r2, r3
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	061b      	lsls	r3, r3, #24
 8003760:	431a      	orrs	r2, r3
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	071b      	lsls	r3, r3, #28
 8003766:	4929      	ldr	r1, [pc, #164]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003768:	4313      	orrs	r3, r2
 800376a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0308 	and.w	r3, r3, #8
 8003776:	2b00      	cmp	r3, #0
 8003778:	d028      	beq.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800377a:	4b24      	ldr	r3, [pc, #144]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800377c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003780:	0e1b      	lsrs	r3, r3, #24
 8003782:	f003 030f 	and.w	r3, r3, #15
 8003786:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003788:	4b20      	ldr	r3, [pc, #128]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800378a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800378e:	0c1b      	lsrs	r3, r3, #16
 8003790:	f003 0303 	and.w	r3, r3, #3
 8003794:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	695b      	ldr	r3, [r3, #20]
 800379a:	019a      	lsls	r2, r3, #6
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	041b      	lsls	r3, r3, #16
 80037a0:	431a      	orrs	r2, r3
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	061b      	lsls	r3, r3, #24
 80037a6:	431a      	orrs	r2, r3
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	69db      	ldr	r3, [r3, #28]
 80037ac:	071b      	lsls	r3, r3, #28
 80037ae:	4917      	ldr	r1, [pc, #92]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037b0:	4313      	orrs	r3, r2
 80037b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80037b6:	4b15      	ldr	r3, [pc, #84]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80037bc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037c4:	4911      	ldr	r1, [pc, #68]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037c6:	4313      	orrs	r3, r2
 80037c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80037cc:	4b0f      	ldr	r3, [pc, #60]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a0e      	ldr	r2, [pc, #56]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037d8:	f7fe f90e 	bl	80019f8 <HAL_GetTick>
 80037dc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80037de:	e008      	b.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80037e0:	f7fe f90a 	bl	80019f8 <HAL_GetTick>
 80037e4:	4602      	mov	r2, r0
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	2b64      	cmp	r3, #100	; 0x64
 80037ec:	d901      	bls.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	e007      	b.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80037f2:	4b06      	ldr	r3, [pc, #24]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80037fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037fe:	d1ef      	bne.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8003800:	2300      	movs	r3, #0
}
 8003802:	4618      	mov	r0, r3
 8003804:	3720      	adds	r7, #32
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	40023800 	.word	0x40023800

08003810 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b082      	sub	sp, #8
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d101      	bne.n	8003822 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e049      	b.n	80038b6 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003828:	b2db      	uxtb	r3, r3
 800382a:	2b00      	cmp	r3, #0
 800382c:	d106      	bne.n	800383c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f7fd ff30 	bl	800169c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2202      	movs	r2, #2
 8003840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	3304      	adds	r3, #4
 800384c:	4619      	mov	r1, r3
 800384e:	4610      	mov	r0, r2
 8003850:	f000 fce0 	bl	8004214 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2201      	movs	r2, #1
 8003860:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2201      	movs	r2, #1
 8003868:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2201      	movs	r2, #1
 8003878:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2201      	movs	r2, #1
 8003888:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2201      	movs	r2, #1
 8003890:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2201      	movs	r2, #1
 8003898:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2201      	movs	r2, #1
 80038a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2201      	movs	r2, #1
 80038a8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2201      	movs	r2, #1
 80038b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038b4:	2300      	movs	r3, #0
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3708      	adds	r7, #8
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
	...

080038c0 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b086      	sub	sp, #24
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	60f8      	str	r0, [r7, #12]
 80038c8:	60b9      	str	r1, [r7, #8]
 80038ca:	607a      	str	r2, [r7, #4]
 80038cc:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80038ce:	2300      	movs	r3, #0
 80038d0:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d104      	bne.n	80038e2 <HAL_TIM_IC_Start_DMA+0x22>
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	e023      	b.n	800392a <HAL_TIM_IC_Start_DMA+0x6a>
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	2b04      	cmp	r3, #4
 80038e6:	d104      	bne.n	80038f2 <HAL_TIM_IC_Start_DMA+0x32>
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	e01b      	b.n	800392a <HAL_TIM_IC_Start_DMA+0x6a>
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	2b08      	cmp	r3, #8
 80038f6:	d104      	bne.n	8003902 <HAL_TIM_IC_Start_DMA+0x42>
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	e013      	b.n	800392a <HAL_TIM_IC_Start_DMA+0x6a>
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	2b0c      	cmp	r3, #12
 8003906:	d104      	bne.n	8003912 <HAL_TIM_IC_Start_DMA+0x52>
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800390e:	b2db      	uxtb	r3, r3
 8003910:	e00b      	b.n	800392a <HAL_TIM_IC_Start_DMA+0x6a>
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	2b10      	cmp	r3, #16
 8003916:	d104      	bne.n	8003922 <HAL_TIM_IC_Start_DMA+0x62>
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800391e:	b2db      	uxtb	r3, r3
 8003920:	e003      	b.n	800392a <HAL_TIM_IC_Start_DMA+0x6a>
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003928:	b2db      	uxtb	r3, r3
 800392a:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d104      	bne.n	800393c <HAL_TIM_IC_Start_DMA+0x7c>
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003938:	b2db      	uxtb	r3, r3
 800393a:	e013      	b.n	8003964 <HAL_TIM_IC_Start_DMA+0xa4>
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	2b04      	cmp	r3, #4
 8003940:	d104      	bne.n	800394c <HAL_TIM_IC_Start_DMA+0x8c>
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003948:	b2db      	uxtb	r3, r3
 800394a:	e00b      	b.n	8003964 <HAL_TIM_IC_Start_DMA+0xa4>
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	2b08      	cmp	r3, #8
 8003950:	d104      	bne.n	800395c <HAL_TIM_IC_Start_DMA+0x9c>
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8003958:	b2db      	uxtb	r3, r3
 800395a:	e003      	b.n	8003964 <HAL_TIM_IC_Start_DMA+0xa4>
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8003962:	b2db      	uxtb	r3, r3
 8003964:	757b      	strb	r3, [r7, #21]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8003966:	7dbb      	ldrb	r3, [r7, #22]
 8003968:	2b02      	cmp	r3, #2
 800396a:	d002      	beq.n	8003972 <HAL_TIM_IC_Start_DMA+0xb2>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800396c:	7d7b      	ldrb	r3, [r7, #21]
 800396e:	2b02      	cmp	r3, #2
 8003970:	d101      	bne.n	8003976 <HAL_TIM_IC_Start_DMA+0xb6>
  {
    return HAL_BUSY;
 8003972:	2302      	movs	r3, #2
 8003974:	e15c      	b.n	8003c30 <HAL_TIM_IC_Start_DMA+0x370>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 8003976:	7dbb      	ldrb	r3, [r7, #22]
 8003978:	2b01      	cmp	r3, #1
 800397a:	d153      	bne.n	8003a24 <HAL_TIM_IC_Start_DMA+0x164>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 800397c:	7d7b      	ldrb	r3, [r7, #21]
 800397e:	2b01      	cmp	r3, #1
 8003980:	d150      	bne.n	8003a24 <HAL_TIM_IC_Start_DMA+0x164>
  {
    if ((pData == NULL) && (Length > 0U))
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d104      	bne.n	8003992 <HAL_TIM_IC_Start_DMA+0xd2>
 8003988:	887b      	ldrh	r3, [r7, #2]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d001      	beq.n	8003992 <HAL_TIM_IC_Start_DMA+0xd2>
    {
      return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e14e      	b.n	8003c30 <HAL_TIM_IC_Start_DMA+0x370>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d104      	bne.n	80039a2 <HAL_TIM_IC_Start_DMA+0xe2>
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2202      	movs	r2, #2
 800399c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039a0:	e023      	b.n	80039ea <HAL_TIM_IC_Start_DMA+0x12a>
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	2b04      	cmp	r3, #4
 80039a6:	d104      	bne.n	80039b2 <HAL_TIM_IC_Start_DMA+0xf2>
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2202      	movs	r2, #2
 80039ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039b0:	e01b      	b.n	80039ea <HAL_TIM_IC_Start_DMA+0x12a>
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	2b08      	cmp	r3, #8
 80039b6:	d104      	bne.n	80039c2 <HAL_TIM_IC_Start_DMA+0x102>
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2202      	movs	r2, #2
 80039bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039c0:	e013      	b.n	80039ea <HAL_TIM_IC_Start_DMA+0x12a>
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	2b0c      	cmp	r3, #12
 80039c6:	d104      	bne.n	80039d2 <HAL_TIM_IC_Start_DMA+0x112>
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2202      	movs	r2, #2
 80039cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80039d0:	e00b      	b.n	80039ea <HAL_TIM_IC_Start_DMA+0x12a>
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	2b10      	cmp	r3, #16
 80039d6:	d104      	bne.n	80039e2 <HAL_TIM_IC_Start_DMA+0x122>
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2202      	movs	r2, #2
 80039dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80039e0:	e003      	b.n	80039ea <HAL_TIM_IC_Start_DMA+0x12a>
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2202      	movs	r2, #2
 80039e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d104      	bne.n	80039fa <HAL_TIM_IC_Start_DMA+0x13a>
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2202      	movs	r2, #2
 80039f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    if ((pData == NULL) && (Length > 0U))
 80039f8:	e016      	b.n	8003a28 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	2b04      	cmp	r3, #4
 80039fe:	d104      	bne.n	8003a0a <HAL_TIM_IC_Start_DMA+0x14a>
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2202      	movs	r2, #2
 8003a04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    if ((pData == NULL) && (Length > 0U))
 8003a08:	e00e      	b.n	8003a28 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	2b08      	cmp	r3, #8
 8003a0e:	d104      	bne.n	8003a1a <HAL_TIM_IC_Start_DMA+0x15a>
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2202      	movs	r2, #2
 8003a14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
    if ((pData == NULL) && (Length > 0U))
 8003a18:	e006      	b.n	8003a28 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2202      	movs	r2, #2
 8003a1e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
    if ((pData == NULL) && (Length > 0U))
 8003a22:	e001      	b.n	8003a28 <HAL_TIM_IC_Start_DMA+0x168>
    }
  }
  else
  {
    return HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	e103      	b.n	8003c30 <HAL_TIM_IC_Start_DMA+0x370>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	68b9      	ldr	r1, [r7, #8]
 8003a30:	4618      	mov	r0, r3
 8003a32:	f000 fdb9 	bl	80045a8 <TIM_CCxChannelCmd>

  switch (Channel)
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	2b0c      	cmp	r3, #12
 8003a3a:	f200 80ad 	bhi.w	8003b98 <HAL_TIM_IC_Start_DMA+0x2d8>
 8003a3e:	a201      	add	r2, pc, #4	; (adr r2, 8003a44 <HAL_TIM_IC_Start_DMA+0x184>)
 8003a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a44:	08003a79 	.word	0x08003a79
 8003a48:	08003b99 	.word	0x08003b99
 8003a4c:	08003b99 	.word	0x08003b99
 8003a50:	08003b99 	.word	0x08003b99
 8003a54:	08003ac1 	.word	0x08003ac1
 8003a58:	08003b99 	.word	0x08003b99
 8003a5c:	08003b99 	.word	0x08003b99
 8003a60:	08003b99 	.word	0x08003b99
 8003a64:	08003b09 	.word	0x08003b09
 8003a68:	08003b99 	.word	0x08003b99
 8003a6c:	08003b99 	.word	0x08003b99
 8003a70:	08003b99 	.word	0x08003b99
 8003a74:	08003b51 	.word	0x08003b51
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7c:	4a6e      	ldr	r2, [pc, #440]	; (8003c38 <HAL_TIM_IC_Start_DMA+0x378>)
 8003a7e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a84:	4a6d      	ldr	r2, [pc, #436]	; (8003c3c <HAL_TIM_IC_Start_DMA+0x37c>)
 8003a86:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8c:	4a6c      	ldr	r2, [pc, #432]	; (8003c40 <HAL_TIM_IC_Start_DMA+0x380>)
 8003a8e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	3334      	adds	r3, #52	; 0x34
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	687a      	ldr	r2, [r7, #4]
 8003a9e:	887b      	ldrh	r3, [r7, #2]
 8003aa0:	f7fe f976 	bl	8001d90 <HAL_DMA_Start_IT>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d001      	beq.n	8003aae <HAL_TIM_IC_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e0c0      	b.n	8003c30 <HAL_TIM_IC_Start_DMA+0x370>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	68da      	ldr	r2, [r3, #12]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003abc:	60da      	str	r2, [r3, #12]
      break;
 8003abe:	e06e      	b.n	8003b9e <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ac4:	4a5c      	ldr	r2, [pc, #368]	; (8003c38 <HAL_TIM_IC_Start_DMA+0x378>)
 8003ac6:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003acc:	4a5b      	ldr	r2, [pc, #364]	; (8003c3c <HAL_TIM_IC_Start_DMA+0x37c>)
 8003ace:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ad4:	4a5a      	ldr	r2, [pc, #360]	; (8003c40 <HAL_TIM_IC_Start_DMA+0x380>)
 8003ad6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	3338      	adds	r3, #56	; 0x38
 8003ae2:	4619      	mov	r1, r3
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	887b      	ldrh	r3, [r7, #2]
 8003ae8:	f7fe f952 	bl	8001d90 <HAL_DMA_Start_IT>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d001      	beq.n	8003af6 <HAL_TIM_IC_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e09c      	b.n	8003c30 <HAL_TIM_IC_Start_DMA+0x370>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	68da      	ldr	r2, [r3, #12]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003b04:	60da      	str	r2, [r3, #12]
      break;
 8003b06:	e04a      	b.n	8003b9e <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b0c:	4a4a      	ldr	r2, [pc, #296]	; (8003c38 <HAL_TIM_IC_Start_DMA+0x378>)
 8003b0e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b14:	4a49      	ldr	r2, [pc, #292]	; (8003c3c <HAL_TIM_IC_Start_DMA+0x37c>)
 8003b16:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b1c:	4a48      	ldr	r2, [pc, #288]	; (8003c40 <HAL_TIM_IC_Start_DMA+0x380>)
 8003b1e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	333c      	adds	r3, #60	; 0x3c
 8003b2a:	4619      	mov	r1, r3
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	887b      	ldrh	r3, [r7, #2]
 8003b30:	f7fe f92e 	bl	8001d90 <HAL_DMA_Start_IT>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d001      	beq.n	8003b3e <HAL_TIM_IC_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e078      	b.n	8003c30 <HAL_TIM_IC_Start_DMA+0x370>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	68da      	ldr	r2, [r3, #12]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b4c:	60da      	str	r2, [r3, #12]
      break;
 8003b4e:	e026      	b.n	8003b9e <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b54:	4a38      	ldr	r2, [pc, #224]	; (8003c38 <HAL_TIM_IC_Start_DMA+0x378>)
 8003b56:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b5c:	4a37      	ldr	r2, [pc, #220]	; (8003c3c <HAL_TIM_IC_Start_DMA+0x37c>)
 8003b5e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b64:	4a36      	ldr	r2, [pc, #216]	; (8003c40 <HAL_TIM_IC_Start_DMA+0x380>)
 8003b66:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	3340      	adds	r3, #64	; 0x40
 8003b72:	4619      	mov	r1, r3
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	887b      	ldrh	r3, [r7, #2]
 8003b78:	f7fe f90a 	bl	8001d90 <HAL_DMA_Start_IT>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d001      	beq.n	8003b86 <HAL_TIM_IC_Start_DMA+0x2c6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e054      	b.n	8003c30 <HAL_TIM_IC_Start_DMA+0x370>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	68da      	ldr	r2, [r3, #12]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003b94:	60da      	str	r2, [r3, #12]
      break;
 8003b96:	e002      	b.n	8003b9e <HAL_TIM_IC_Start_DMA+0x2de>
    }

    default:
      status = HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	75fb      	strb	r3, [r7, #23]
      break;
 8003b9c:	bf00      	nop
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a28      	ldr	r2, [pc, #160]	; (8003c44 <HAL_TIM_IC_Start_DMA+0x384>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d022      	beq.n	8003bee <HAL_TIM_IC_Start_DMA+0x32e>
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bb0:	d01d      	beq.n	8003bee <HAL_TIM_IC_Start_DMA+0x32e>
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a24      	ldr	r2, [pc, #144]	; (8003c48 <HAL_TIM_IC_Start_DMA+0x388>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d018      	beq.n	8003bee <HAL_TIM_IC_Start_DMA+0x32e>
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a22      	ldr	r2, [pc, #136]	; (8003c4c <HAL_TIM_IC_Start_DMA+0x38c>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d013      	beq.n	8003bee <HAL_TIM_IC_Start_DMA+0x32e>
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a21      	ldr	r2, [pc, #132]	; (8003c50 <HAL_TIM_IC_Start_DMA+0x390>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d00e      	beq.n	8003bee <HAL_TIM_IC_Start_DMA+0x32e>
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a1f      	ldr	r2, [pc, #124]	; (8003c54 <HAL_TIM_IC_Start_DMA+0x394>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d009      	beq.n	8003bee <HAL_TIM_IC_Start_DMA+0x32e>
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a1e      	ldr	r2, [pc, #120]	; (8003c58 <HAL_TIM_IC_Start_DMA+0x398>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d004      	beq.n	8003bee <HAL_TIM_IC_Start_DMA+0x32e>
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a1c      	ldr	r2, [pc, #112]	; (8003c5c <HAL_TIM_IC_Start_DMA+0x39c>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d115      	bne.n	8003c1a <HAL_TIM_IC_Start_DMA+0x35a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	689a      	ldr	r2, [r3, #8]
 8003bf4:	4b1a      	ldr	r3, [pc, #104]	; (8003c60 <HAL_TIM_IC_Start_DMA+0x3a0>)
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	2b06      	cmp	r3, #6
 8003bfe:	d015      	beq.n	8003c2c <HAL_TIM_IC_Start_DMA+0x36c>
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c06:	d011      	beq.n	8003c2c <HAL_TIM_IC_Start_DMA+0x36c>
    {
      __HAL_TIM_ENABLE(htim);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f042 0201 	orr.w	r2, r2, #1
 8003c16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c18:	e008      	b.n	8003c2c <HAL_TIM_IC_Start_DMA+0x36c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f042 0201 	orr.w	r2, r2, #1
 8003c28:	601a      	str	r2, [r3, #0]
 8003c2a:	e000      	b.n	8003c2e <HAL_TIM_IC_Start_DMA+0x36e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c2c:	bf00      	nop
  }

  /* Return function status */
  return status;
 8003c2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3718      	adds	r7, #24
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	080040e5 	.word	0x080040e5
 8003c3c:	080041ad 	.word	0x080041ad
 8003c40:	08004053 	.word	0x08004053
 8003c44:	40010000 	.word	0x40010000
 8003c48:	40000400 	.word	0x40000400
 8003c4c:	40000800 	.word	0x40000800
 8003c50:	40000c00 	.word	0x40000c00
 8003c54:	40010400 	.word	0x40010400
 8003c58:	40014000 	.word	0x40014000
 8003c5c:	40001800 	.word	0x40001800
 8003c60:	00010007 	.word	0x00010007

08003c64 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b082      	sub	sp, #8
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	f003 0302 	and.w	r3, r3, #2
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d122      	bne.n	8003cc0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	f003 0302 	and.w	r3, r3, #2
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d11b      	bne.n	8003cc0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f06f 0202 	mvn.w	r2, #2
 8003c90:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2201      	movs	r2, #1
 8003c96:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	699b      	ldr	r3, [r3, #24]
 8003c9e:	f003 0303 	and.w	r3, r3, #3
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d003      	beq.n	8003cae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f000 f9a1 	bl	8003fee <HAL_TIM_IC_CaptureCallback>
 8003cac:	e005      	b.n	8003cba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f000 f993 	bl	8003fda <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f000 f9ae 	bl	8004016 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	f003 0304 	and.w	r3, r3, #4
 8003cca:	2b04      	cmp	r3, #4
 8003ccc:	d122      	bne.n	8003d14 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	f003 0304 	and.w	r3, r3, #4
 8003cd8:	2b04      	cmp	r3, #4
 8003cda:	d11b      	bne.n	8003d14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f06f 0204 	mvn.w	r2, #4
 8003ce4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2202      	movs	r2, #2
 8003cea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	699b      	ldr	r3, [r3, #24]
 8003cf2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d003      	beq.n	8003d02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f000 f977 	bl	8003fee <HAL_TIM_IC_CaptureCallback>
 8003d00:	e005      	b.n	8003d0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 f969 	bl	8003fda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f000 f984 	bl	8004016 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	691b      	ldr	r3, [r3, #16]
 8003d1a:	f003 0308 	and.w	r3, r3, #8
 8003d1e:	2b08      	cmp	r3, #8
 8003d20:	d122      	bne.n	8003d68 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	f003 0308 	and.w	r3, r3, #8
 8003d2c:	2b08      	cmp	r3, #8
 8003d2e:	d11b      	bne.n	8003d68 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f06f 0208 	mvn.w	r2, #8
 8003d38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2204      	movs	r2, #4
 8003d3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	69db      	ldr	r3, [r3, #28]
 8003d46:	f003 0303 	and.w	r3, r3, #3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d003      	beq.n	8003d56 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f000 f94d 	bl	8003fee <HAL_TIM_IC_CaptureCallback>
 8003d54:	e005      	b.n	8003d62 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f000 f93f 	bl	8003fda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f000 f95a 	bl	8004016 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	691b      	ldr	r3, [r3, #16]
 8003d6e:	f003 0310 	and.w	r3, r3, #16
 8003d72:	2b10      	cmp	r3, #16
 8003d74:	d122      	bne.n	8003dbc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	f003 0310 	and.w	r3, r3, #16
 8003d80:	2b10      	cmp	r3, #16
 8003d82:	d11b      	bne.n	8003dbc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f06f 0210 	mvn.w	r2, #16
 8003d8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2208      	movs	r2, #8
 8003d92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	69db      	ldr	r3, [r3, #28]
 8003d9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d003      	beq.n	8003daa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 f923 	bl	8003fee <HAL_TIM_IC_CaptureCallback>
 8003da8:	e005      	b.n	8003db6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f000 f915 	bl	8003fda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	f000 f930 	bl	8004016 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	f003 0301 	and.w	r3, r3, #1
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d10e      	bne.n	8003de8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	f003 0301 	and.w	r3, r3, #1
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d107      	bne.n	8003de8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f06f 0201 	mvn.w	r2, #1
 8003de0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003de2:	6878      	ldr	r0, [r7, #4]
 8003de4:	f7fd faa4 	bl	8001330 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	691b      	ldr	r3, [r3, #16]
 8003dee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003df2:	2b80      	cmp	r3, #128	; 0x80
 8003df4:	d10e      	bne.n	8003e14 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e00:	2b80      	cmp	r3, #128	; 0x80
 8003e02:	d107      	bne.n	8003e14 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003e0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f000 fc88 	bl	8004724 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	691b      	ldr	r3, [r3, #16]
 8003e1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e22:	d10e      	bne.n	8003e42 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	68db      	ldr	r3, [r3, #12]
 8003e2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e2e:	2b80      	cmp	r3, #128	; 0x80
 8003e30:	d107      	bne.n	8003e42 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003e3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	f000 fc7b 	bl	8004738 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	691b      	ldr	r3, [r3, #16]
 8003e48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e4c:	2b40      	cmp	r3, #64	; 0x40
 8003e4e:	d10e      	bne.n	8003e6e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68db      	ldr	r3, [r3, #12]
 8003e56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e5a:	2b40      	cmp	r3, #64	; 0x40
 8003e5c:	d107      	bne.n	8003e6e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003e66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	f000 f8de 	bl	800402a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	691b      	ldr	r3, [r3, #16]
 8003e74:	f003 0320 	and.w	r3, r3, #32
 8003e78:	2b20      	cmp	r3, #32
 8003e7a:	d10e      	bne.n	8003e9a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	f003 0320 	and.w	r3, r3, #32
 8003e86:	2b20      	cmp	r3, #32
 8003e88:	d107      	bne.n	8003e9a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f06f 0220 	mvn.w	r2, #32
 8003e92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	f000 fc3b 	bl	8004710 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e9a:	bf00      	nop
 8003e9c:	3708      	adds	r7, #8
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}

08003ea2 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003ea2:	b580      	push	{r7, lr}
 8003ea4:	b086      	sub	sp, #24
 8003ea6:	af00      	add	r7, sp, #0
 8003ea8:	60f8      	str	r0, [r7, #12]
 8003eaa:	60b9      	str	r1, [r7, #8]
 8003eac:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d101      	bne.n	8003ec0 <HAL_TIM_IC_ConfigChannel+0x1e>
 8003ebc:	2302      	movs	r3, #2
 8003ebe:	e088      	b.n	8003fd2 <HAL_TIM_IC_ConfigChannel+0x130>
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d11b      	bne.n	8003f06 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6818      	ldr	r0, [r3, #0]
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	6819      	ldr	r1, [r3, #0]
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	685a      	ldr	r2, [r3, #4]
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	f000 fa39 	bl	8004354 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	699a      	ldr	r2, [r3, #24]
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f022 020c 	bic.w	r2, r2, #12
 8003ef0:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	6999      	ldr	r1, [r3, #24]
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	689a      	ldr	r2, [r3, #8]
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	430a      	orrs	r2, r1
 8003f02:	619a      	str	r2, [r3, #24]
 8003f04:	e060      	b.n	8003fc8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2b04      	cmp	r3, #4
 8003f0a:	d11c      	bne.n	8003f46 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	6818      	ldr	r0, [r3, #0]
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	6819      	ldr	r1, [r3, #0]
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	685a      	ldr	r2, [r3, #4]
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	f000 fa8e 	bl	800443c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	699a      	ldr	r2, [r3, #24]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003f2e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	6999      	ldr	r1, [r3, #24]
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	021a      	lsls	r2, r3, #8
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	430a      	orrs	r2, r1
 8003f42:	619a      	str	r2, [r3, #24]
 8003f44:	e040      	b.n	8003fc8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2b08      	cmp	r3, #8
 8003f4a:	d11b      	bne.n	8003f84 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6818      	ldr	r0, [r3, #0]
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	6819      	ldr	r1, [r3, #0]
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	685a      	ldr	r2, [r3, #4]
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	f000 faab 	bl	80044b6 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	69da      	ldr	r2, [r3, #28]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f022 020c 	bic.w	r2, r2, #12
 8003f6e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	69d9      	ldr	r1, [r3, #28]
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	689a      	ldr	r2, [r3, #8]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	430a      	orrs	r2, r1
 8003f80:	61da      	str	r2, [r3, #28]
 8003f82:	e021      	b.n	8003fc8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2b0c      	cmp	r3, #12
 8003f88:	d11c      	bne.n	8003fc4 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	6818      	ldr	r0, [r3, #0]
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	6819      	ldr	r1, [r3, #0]
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	685a      	ldr	r2, [r3, #4]
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	f000 fac8 	bl	800452e <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	69da      	ldr	r2, [r3, #28]
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003fac:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	69d9      	ldr	r1, [r3, #28]
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	021a      	lsls	r2, r3, #8
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	430a      	orrs	r2, r1
 8003fc0:	61da      	str	r2, [r3, #28]
 8003fc2:	e001      	b.n	8003fc8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003fd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3718      	adds	r7, #24
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}

08003fda <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003fda:	b480      	push	{r7}
 8003fdc:	b083      	sub	sp, #12
 8003fde:	af00      	add	r7, sp, #0
 8003fe0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003fe2:	bf00      	nop
 8003fe4:	370c      	adds	r7, #12
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr

08003fee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003fee:	b480      	push	{r7}
 8003ff0:	b083      	sub	sp, #12
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ff6:	bf00      	nop
 8003ff8:	370c      	adds	r7, #12
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr

08004002 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004002:	b480      	push	{r7}
 8004004:	b083      	sub	sp, #12
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800400a:	bf00      	nop
 800400c:	370c      	adds	r7, #12
 800400e:	46bd      	mov	sp, r7
 8004010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004014:	4770      	bx	lr

08004016 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004016:	b480      	push	{r7}
 8004018:	b083      	sub	sp, #12
 800401a:	af00      	add	r7, sp, #0
 800401c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800401e:	bf00      	nop
 8004020:	370c      	adds	r7, #12
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr

0800402a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800402a:	b480      	push	{r7}
 800402c:	b083      	sub	sp, #12
 800402e:	af00      	add	r7, sp, #0
 8004030:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004032:	bf00      	nop
 8004034:	370c      	adds	r7, #12
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr

0800403e <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800403e:	b480      	push	{r7}
 8004040:	b083      	sub	sp, #12
 8004042:	af00      	add	r7, sp, #0
 8004044:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004046:	bf00      	nop
 8004048:	370c      	adds	r7, #12
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr

08004052 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004052:	b580      	push	{r7, lr}
 8004054:	b084      	sub	sp, #16
 8004056:	af00      	add	r7, sp, #0
 8004058:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800405e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004064:	687a      	ldr	r2, [r7, #4]
 8004066:	429a      	cmp	r2, r3
 8004068:	d107      	bne.n	800407a <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2201      	movs	r2, #1
 800406e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004078:	e02a      	b.n	80040d0 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	429a      	cmp	r2, r3
 8004082:	d107      	bne.n	8004094 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2202      	movs	r2, #2
 8004088:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2201      	movs	r2, #1
 800408e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004092:	e01d      	b.n	80040d0 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004098:	687a      	ldr	r2, [r7, #4]
 800409a:	429a      	cmp	r2, r3
 800409c:	d107      	bne.n	80040ae <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2204      	movs	r2, #4
 80040a2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040ac:	e010      	b.n	80040d0 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b2:	687a      	ldr	r2, [r7, #4]
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d107      	bne.n	80040c8 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2208      	movs	r2, #8
 80040bc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2201      	movs	r2, #1
 80040c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80040c6:	e003      	b.n	80040d0 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80040d0:	68f8      	ldr	r0, [r7, #12]
 80040d2:	f7ff ffb4 	bl	800403e <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2200      	movs	r2, #0
 80040da:	771a      	strb	r2, [r3, #28]
}
 80040dc:	bf00      	nop
 80040de:	3710      	adds	r7, #16
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b084      	sub	sp, #16
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040f0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d10f      	bne.n	800411c <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2201      	movs	r2, #1
 8004100:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	69db      	ldr	r3, [r3, #28]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d146      	bne.n	8004198 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2201      	movs	r2, #1
 800410e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2201      	movs	r2, #1
 8004116:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800411a:	e03d      	b.n	8004198 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	429a      	cmp	r2, r3
 8004124:	d10f      	bne.n	8004146 <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2202      	movs	r2, #2
 800412a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	69db      	ldr	r3, [r3, #28]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d131      	bne.n	8004198 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2201      	movs	r2, #1
 8004138:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004144:	e028      	b.n	8004198 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	429a      	cmp	r2, r3
 800414e:	d10f      	bne.n	8004170 <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2204      	movs	r2, #4
 8004154:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	69db      	ldr	r3, [r3, #28]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d11c      	bne.n	8004198 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2201      	movs	r2, #1
 8004162:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2201      	movs	r2, #1
 800416a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800416e:	e013      	b.n	8004198 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004174:	687a      	ldr	r2, [r7, #4]
 8004176:	429a      	cmp	r2, r3
 8004178:	d10e      	bne.n	8004198 <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2208      	movs	r2, #8
 800417e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	69db      	ldr	r3, [r3, #28]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d107      	bne.n	8004198 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2201      	movs	r2, #1
 8004194:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 8004198:	68f8      	ldr	r0, [r7, #12]
 800419a:	f7ff ff28 	bl	8003fee <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	771a      	strb	r2, [r3, #28]
}
 80041a4:	bf00      	nop
 80041a6:	3710      	adds	r7, #16
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b084      	sub	sp, #16
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041b8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d103      	bne.n	80041cc <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2201      	movs	r2, #1
 80041c8:	771a      	strb	r2, [r3, #28]
 80041ca:	e019      	b.n	8004200 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041d0:	687a      	ldr	r2, [r7, #4]
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d103      	bne.n	80041de <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2202      	movs	r2, #2
 80041da:	771a      	strb	r2, [r3, #28]
 80041dc:	e010      	b.n	8004200 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d103      	bne.n	80041f0 <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2204      	movs	r2, #4
 80041ec:	771a      	strb	r2, [r3, #28]
 80041ee:	e007      	b.n	8004200 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d102      	bne.n	8004200 <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2208      	movs	r2, #8
 80041fe:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8004200:	68f8      	ldr	r0, [r7, #12]
 8004202:	f7ff fefe 	bl	8004002 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2200      	movs	r2, #0
 800420a:	771a      	strb	r2, [r3, #28]
}
 800420c:	bf00      	nop
 800420e:	3710      	adds	r7, #16
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}

08004214 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004214:	b480      	push	{r7}
 8004216:	b085      	sub	sp, #20
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	4a40      	ldr	r2, [pc, #256]	; (8004328 <TIM_Base_SetConfig+0x114>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d013      	beq.n	8004254 <TIM_Base_SetConfig+0x40>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004232:	d00f      	beq.n	8004254 <TIM_Base_SetConfig+0x40>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	4a3d      	ldr	r2, [pc, #244]	; (800432c <TIM_Base_SetConfig+0x118>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d00b      	beq.n	8004254 <TIM_Base_SetConfig+0x40>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	4a3c      	ldr	r2, [pc, #240]	; (8004330 <TIM_Base_SetConfig+0x11c>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d007      	beq.n	8004254 <TIM_Base_SetConfig+0x40>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	4a3b      	ldr	r2, [pc, #236]	; (8004334 <TIM_Base_SetConfig+0x120>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d003      	beq.n	8004254 <TIM_Base_SetConfig+0x40>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	4a3a      	ldr	r2, [pc, #232]	; (8004338 <TIM_Base_SetConfig+0x124>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d108      	bne.n	8004266 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800425a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	68fa      	ldr	r2, [r7, #12]
 8004262:	4313      	orrs	r3, r2
 8004264:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4a2f      	ldr	r2, [pc, #188]	; (8004328 <TIM_Base_SetConfig+0x114>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d02b      	beq.n	80042c6 <TIM_Base_SetConfig+0xb2>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004274:	d027      	beq.n	80042c6 <TIM_Base_SetConfig+0xb2>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	4a2c      	ldr	r2, [pc, #176]	; (800432c <TIM_Base_SetConfig+0x118>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d023      	beq.n	80042c6 <TIM_Base_SetConfig+0xb2>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a2b      	ldr	r2, [pc, #172]	; (8004330 <TIM_Base_SetConfig+0x11c>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d01f      	beq.n	80042c6 <TIM_Base_SetConfig+0xb2>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4a2a      	ldr	r2, [pc, #168]	; (8004334 <TIM_Base_SetConfig+0x120>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d01b      	beq.n	80042c6 <TIM_Base_SetConfig+0xb2>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4a29      	ldr	r2, [pc, #164]	; (8004338 <TIM_Base_SetConfig+0x124>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d017      	beq.n	80042c6 <TIM_Base_SetConfig+0xb2>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4a28      	ldr	r2, [pc, #160]	; (800433c <TIM_Base_SetConfig+0x128>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d013      	beq.n	80042c6 <TIM_Base_SetConfig+0xb2>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4a27      	ldr	r2, [pc, #156]	; (8004340 <TIM_Base_SetConfig+0x12c>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d00f      	beq.n	80042c6 <TIM_Base_SetConfig+0xb2>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a26      	ldr	r2, [pc, #152]	; (8004344 <TIM_Base_SetConfig+0x130>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d00b      	beq.n	80042c6 <TIM_Base_SetConfig+0xb2>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a25      	ldr	r2, [pc, #148]	; (8004348 <TIM_Base_SetConfig+0x134>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d007      	beq.n	80042c6 <TIM_Base_SetConfig+0xb2>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4a24      	ldr	r2, [pc, #144]	; (800434c <TIM_Base_SetConfig+0x138>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d003      	beq.n	80042c6 <TIM_Base_SetConfig+0xb2>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a23      	ldr	r2, [pc, #140]	; (8004350 <TIM_Base_SetConfig+0x13c>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d108      	bne.n	80042d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	68db      	ldr	r3, [r3, #12]
 80042d2:	68fa      	ldr	r2, [r7, #12]
 80042d4:	4313      	orrs	r3, r2
 80042d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	695b      	ldr	r3, [r3, #20]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	68fa      	ldr	r2, [r7, #12]
 80042ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	689a      	ldr	r2, [r3, #8]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	4a0a      	ldr	r2, [pc, #40]	; (8004328 <TIM_Base_SetConfig+0x114>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d003      	beq.n	800430c <TIM_Base_SetConfig+0xf8>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	4a0c      	ldr	r2, [pc, #48]	; (8004338 <TIM_Base_SetConfig+0x124>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d103      	bne.n	8004314 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	691a      	ldr	r2, [r3, #16]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	615a      	str	r2, [r3, #20]
}
 800431a:	bf00      	nop
 800431c:	3714      	adds	r7, #20
 800431e:	46bd      	mov	sp, r7
 8004320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004324:	4770      	bx	lr
 8004326:	bf00      	nop
 8004328:	40010000 	.word	0x40010000
 800432c:	40000400 	.word	0x40000400
 8004330:	40000800 	.word	0x40000800
 8004334:	40000c00 	.word	0x40000c00
 8004338:	40010400 	.word	0x40010400
 800433c:	40014000 	.word	0x40014000
 8004340:	40014400 	.word	0x40014400
 8004344:	40014800 	.word	0x40014800
 8004348:	40001800 	.word	0x40001800
 800434c:	40001c00 	.word	0x40001c00
 8004350:	40002000 	.word	0x40002000

08004354 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004354:	b480      	push	{r7}
 8004356:	b087      	sub	sp, #28
 8004358:	af00      	add	r7, sp, #0
 800435a:	60f8      	str	r0, [r7, #12]
 800435c:	60b9      	str	r1, [r7, #8]
 800435e:	607a      	str	r2, [r7, #4]
 8004360:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	6a1b      	ldr	r3, [r3, #32]
 8004366:	f023 0201 	bic.w	r2, r3, #1
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	699b      	ldr	r3, [r3, #24]
 8004372:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6a1b      	ldr	r3, [r3, #32]
 8004378:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	4a28      	ldr	r2, [pc, #160]	; (8004420 <TIM_TI1_SetConfig+0xcc>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d01b      	beq.n	80043ba <TIM_TI1_SetConfig+0x66>
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004388:	d017      	beq.n	80043ba <TIM_TI1_SetConfig+0x66>
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	4a25      	ldr	r2, [pc, #148]	; (8004424 <TIM_TI1_SetConfig+0xd0>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d013      	beq.n	80043ba <TIM_TI1_SetConfig+0x66>
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	4a24      	ldr	r2, [pc, #144]	; (8004428 <TIM_TI1_SetConfig+0xd4>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d00f      	beq.n	80043ba <TIM_TI1_SetConfig+0x66>
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	4a23      	ldr	r2, [pc, #140]	; (800442c <TIM_TI1_SetConfig+0xd8>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d00b      	beq.n	80043ba <TIM_TI1_SetConfig+0x66>
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	4a22      	ldr	r2, [pc, #136]	; (8004430 <TIM_TI1_SetConfig+0xdc>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d007      	beq.n	80043ba <TIM_TI1_SetConfig+0x66>
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	4a21      	ldr	r2, [pc, #132]	; (8004434 <TIM_TI1_SetConfig+0xe0>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d003      	beq.n	80043ba <TIM_TI1_SetConfig+0x66>
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	4a20      	ldr	r2, [pc, #128]	; (8004438 <TIM_TI1_SetConfig+0xe4>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d101      	bne.n	80043be <TIM_TI1_SetConfig+0x6a>
 80043ba:	2301      	movs	r3, #1
 80043bc:	e000      	b.n	80043c0 <TIM_TI1_SetConfig+0x6c>
 80043be:	2300      	movs	r3, #0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d008      	beq.n	80043d6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	f023 0303 	bic.w	r3, r3, #3
 80043ca:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80043cc:	697a      	ldr	r2, [r7, #20]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	617b      	str	r3, [r7, #20]
 80043d4:	e003      	b.n	80043de <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	f043 0301 	orr.w	r3, r3, #1
 80043dc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80043e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	011b      	lsls	r3, r3, #4
 80043ea:	b2db      	uxtb	r3, r3
 80043ec:	697a      	ldr	r2, [r7, #20]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	f023 030a 	bic.w	r3, r3, #10
 80043f8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	f003 030a 	and.w	r3, r3, #10
 8004400:	693a      	ldr	r2, [r7, #16]
 8004402:	4313      	orrs	r3, r2
 8004404:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	697a      	ldr	r2, [r7, #20]
 800440a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	693a      	ldr	r2, [r7, #16]
 8004410:	621a      	str	r2, [r3, #32]
}
 8004412:	bf00      	nop
 8004414:	371c      	adds	r7, #28
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	40010000 	.word	0x40010000
 8004424:	40000400 	.word	0x40000400
 8004428:	40000800 	.word	0x40000800
 800442c:	40000c00 	.word	0x40000c00
 8004430:	40010400 	.word	0x40010400
 8004434:	40014000 	.word	0x40014000
 8004438:	40001800 	.word	0x40001800

0800443c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800443c:	b480      	push	{r7}
 800443e:	b087      	sub	sp, #28
 8004440:	af00      	add	r7, sp, #0
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	60b9      	str	r1, [r7, #8]
 8004446:	607a      	str	r2, [r7, #4]
 8004448:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6a1b      	ldr	r3, [r3, #32]
 800444e:	f023 0210 	bic.w	r2, r3, #16
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	699b      	ldr	r3, [r3, #24]
 800445a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6a1b      	ldr	r3, [r3, #32]
 8004460:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004468:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	021b      	lsls	r3, r3, #8
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	4313      	orrs	r3, r2
 8004472:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800447a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	031b      	lsls	r3, r3, #12
 8004480:	b29b      	uxth	r3, r3
 8004482:	697a      	ldr	r2, [r7, #20]
 8004484:	4313      	orrs	r3, r2
 8004486:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800448e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	011b      	lsls	r3, r3, #4
 8004494:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004498:	693a      	ldr	r2, [r7, #16]
 800449a:	4313      	orrs	r3, r2
 800449c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	697a      	ldr	r2, [r7, #20]
 80044a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	693a      	ldr	r2, [r7, #16]
 80044a8:	621a      	str	r2, [r3, #32]
}
 80044aa:	bf00      	nop
 80044ac:	371c      	adds	r7, #28
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr

080044b6 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80044b6:	b480      	push	{r7}
 80044b8:	b087      	sub	sp, #28
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	60f8      	str	r0, [r7, #12]
 80044be:	60b9      	str	r1, [r7, #8]
 80044c0:	607a      	str	r2, [r7, #4]
 80044c2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6a1b      	ldr	r3, [r3, #32]
 80044c8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	69db      	ldr	r3, [r3, #28]
 80044d4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	6a1b      	ldr	r3, [r3, #32]
 80044da:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	f023 0303 	bic.w	r3, r3, #3
 80044e2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80044e4:	697a      	ldr	r2, [r7, #20]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	4313      	orrs	r3, r2
 80044ea:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80044f2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	011b      	lsls	r3, r3, #4
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	697a      	ldr	r2, [r7, #20]
 80044fc:	4313      	orrs	r3, r2
 80044fe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004506:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	021b      	lsls	r3, r3, #8
 800450c:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004510:	693a      	ldr	r2, [r7, #16]
 8004512:	4313      	orrs	r3, r2
 8004514:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	697a      	ldr	r2, [r7, #20]
 800451a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	693a      	ldr	r2, [r7, #16]
 8004520:	621a      	str	r2, [r3, #32]
}
 8004522:	bf00      	nop
 8004524:	371c      	adds	r7, #28
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr

0800452e <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800452e:	b480      	push	{r7}
 8004530:	b087      	sub	sp, #28
 8004532:	af00      	add	r7, sp, #0
 8004534:	60f8      	str	r0, [r7, #12]
 8004536:	60b9      	str	r1, [r7, #8]
 8004538:	607a      	str	r2, [r7, #4]
 800453a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	6a1b      	ldr	r3, [r3, #32]
 8004540:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	69db      	ldr	r3, [r3, #28]
 800454c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6a1b      	ldr	r3, [r3, #32]
 8004552:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800455a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	021b      	lsls	r3, r3, #8
 8004560:	697a      	ldr	r2, [r7, #20]
 8004562:	4313      	orrs	r3, r2
 8004564:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800456c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	031b      	lsls	r3, r3, #12
 8004572:	b29b      	uxth	r3, r3
 8004574:	697a      	ldr	r2, [r7, #20]
 8004576:	4313      	orrs	r3, r2
 8004578:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004580:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	031b      	lsls	r3, r3, #12
 8004586:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800458a:	693a      	ldr	r2, [r7, #16]
 800458c:	4313      	orrs	r3, r2
 800458e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	697a      	ldr	r2, [r7, #20]
 8004594:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	693a      	ldr	r2, [r7, #16]
 800459a:	621a      	str	r2, [r3, #32]
}
 800459c:	bf00      	nop
 800459e:	371c      	adds	r7, #28
 80045a0:	46bd      	mov	sp, r7
 80045a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a6:	4770      	bx	lr

080045a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b087      	sub	sp, #28
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	60b9      	str	r1, [r7, #8]
 80045b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	f003 031f 	and.w	r3, r3, #31
 80045ba:	2201      	movs	r2, #1
 80045bc:	fa02 f303 	lsl.w	r3, r2, r3
 80045c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6a1a      	ldr	r2, [r3, #32]
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	43db      	mvns	r3, r3
 80045ca:	401a      	ands	r2, r3
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	6a1a      	ldr	r2, [r3, #32]
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	f003 031f 	and.w	r3, r3, #31
 80045da:	6879      	ldr	r1, [r7, #4]
 80045dc:	fa01 f303 	lsl.w	r3, r1, r3
 80045e0:	431a      	orrs	r2, r3
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	621a      	str	r2, [r3, #32]
}
 80045e6:	bf00      	nop
 80045e8:	371c      	adds	r7, #28
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr
	...

080045f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b085      	sub	sp, #20
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
 80045fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004604:	2b01      	cmp	r3, #1
 8004606:	d101      	bne.n	800460c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004608:	2302      	movs	r3, #2
 800460a:	e06d      	b.n	80046e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2202      	movs	r2, #2
 8004618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a30      	ldr	r2, [pc, #192]	; (80046f4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d004      	beq.n	8004640 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a2f      	ldr	r2, [pc, #188]	; (80046f8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d108      	bne.n	8004652 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004646:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	68fa      	ldr	r2, [r7, #12]
 800464e:	4313      	orrs	r3, r2
 8004650:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004658:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68fa      	ldr	r2, [r7, #12]
 8004660:	4313      	orrs	r3, r2
 8004662:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	68fa      	ldr	r2, [r7, #12]
 800466a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a20      	ldr	r2, [pc, #128]	; (80046f4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d022      	beq.n	80046bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800467e:	d01d      	beq.n	80046bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a1d      	ldr	r2, [pc, #116]	; (80046fc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d018      	beq.n	80046bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a1c      	ldr	r2, [pc, #112]	; (8004700 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d013      	beq.n	80046bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a1a      	ldr	r2, [pc, #104]	; (8004704 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d00e      	beq.n	80046bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a15      	ldr	r2, [pc, #84]	; (80046f8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d009      	beq.n	80046bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a16      	ldr	r2, [pc, #88]	; (8004708 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d004      	beq.n	80046bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a15      	ldr	r2, [pc, #84]	; (800470c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d10c      	bne.n	80046d6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80046c2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	68ba      	ldr	r2, [r7, #8]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	68ba      	ldr	r2, [r7, #8]
 80046d4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2201      	movs	r2, #1
 80046da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80046e6:	2300      	movs	r3, #0
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3714      	adds	r7, #20
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr
 80046f4:	40010000 	.word	0x40010000
 80046f8:	40010400 	.word	0x40010400
 80046fc:	40000400 	.word	0x40000400
 8004700:	40000800 	.word	0x40000800
 8004704:	40000c00 	.word	0x40000c00
 8004708:	40014000 	.word	0x40014000
 800470c:	40001800 	.word	0x40001800

08004710 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004718:	bf00      	nop
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800472c:	bf00      	nop
 800472e:	370c      	adds	r7, #12
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004738:	b480      	push	{r7}
 800473a:	b083      	sub	sp, #12
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004740:	bf00      	nop
 8004742:	370c      	adds	r7, #12
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b082      	sub	sp, #8
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d101      	bne.n	800475e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e040      	b.n	80047e0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004762:	2b00      	cmp	r3, #0
 8004764:	d106      	bne.n	8004774 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f7fd f846 	bl	8001800 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2224      	movs	r2, #36	; 0x24
 8004778:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f022 0201 	bic.w	r2, r2, #1
 8004788:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f000 f8c0 	bl	8004910 <UART_SetConfig>
 8004790:	4603      	mov	r3, r0
 8004792:	2b01      	cmp	r3, #1
 8004794:	d101      	bne.n	800479a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e022      	b.n	80047e0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d002      	beq.n	80047a8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80047a2:	6878      	ldr	r0, [r7, #4]
 80047a4:	f000 fb18 	bl	8004dd8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	685a      	ldr	r2, [r3, #4]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80047b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	689a      	ldr	r2, [r3, #8]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80047c6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f042 0201 	orr.w	r2, r2, #1
 80047d6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	f000 fb9f 	bl	8004f1c <UART_CheckIdleState>
 80047de:	4603      	mov	r3, r0
}
 80047e0:	4618      	mov	r0, r3
 80047e2:	3708      	adds	r7, #8
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}

080047e8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b08a      	sub	sp, #40	; 0x28
 80047ec:	af02      	add	r7, sp, #8
 80047ee:	60f8      	str	r0, [r7, #12]
 80047f0:	60b9      	str	r1, [r7, #8]
 80047f2:	603b      	str	r3, [r7, #0]
 80047f4:	4613      	mov	r3, r2
 80047f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80047fc:	2b20      	cmp	r3, #32
 80047fe:	f040 8081 	bne.w	8004904 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d002      	beq.n	800480e <HAL_UART_Transmit+0x26>
 8004808:	88fb      	ldrh	r3, [r7, #6]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d101      	bne.n	8004812 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e079      	b.n	8004906 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004818:	2b01      	cmp	r3, #1
 800481a:	d101      	bne.n	8004820 <HAL_UART_Transmit+0x38>
 800481c:	2302      	movs	r3, #2
 800481e:	e072      	b.n	8004906 <HAL_UART_Transmit+0x11e>
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2200      	movs	r2, #0
 800482c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2221      	movs	r2, #33	; 0x21
 8004834:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004836:	f7fd f8df 	bl	80019f8 <HAL_GetTick>
 800483a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	88fa      	ldrh	r2, [r7, #6]
 8004840:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	88fa      	ldrh	r2, [r7, #6]
 8004848:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004854:	d108      	bne.n	8004868 <HAL_UART_Transmit+0x80>
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	691b      	ldr	r3, [r3, #16]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d104      	bne.n	8004868 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800485e:	2300      	movs	r3, #0
 8004860:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	61bb      	str	r3, [r7, #24]
 8004866:	e003      	b.n	8004870 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800486c:	2300      	movs	r3, #0
 800486e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2200      	movs	r2, #0
 8004874:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004878:	e02c      	b.n	80048d4 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	9300      	str	r3, [sp, #0]
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	2200      	movs	r2, #0
 8004882:	2180      	movs	r1, #128	; 0x80
 8004884:	68f8      	ldr	r0, [r7, #12]
 8004886:	f000 fb7c 	bl	8004f82 <UART_WaitOnFlagUntilTimeout>
 800488a:	4603      	mov	r3, r0
 800488c:	2b00      	cmp	r3, #0
 800488e:	d001      	beq.n	8004894 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004890:	2303      	movs	r3, #3
 8004892:	e038      	b.n	8004906 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8004894:	69fb      	ldr	r3, [r7, #28]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d10b      	bne.n	80048b2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800489a:	69bb      	ldr	r3, [r7, #24]
 800489c:	881b      	ldrh	r3, [r3, #0]
 800489e:	461a      	mov	r2, r3
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80048a8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	3302      	adds	r3, #2
 80048ae:	61bb      	str	r3, [r7, #24]
 80048b0:	e007      	b.n	80048c2 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	781a      	ldrb	r2, [r3, #0]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80048bc:	69fb      	ldr	r3, [r7, #28]
 80048be:	3301      	adds	r3, #1
 80048c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	3b01      	subs	r3, #1
 80048cc:	b29a      	uxth	r2, r3
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80048da:	b29b      	uxth	r3, r3
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d1cc      	bne.n	800487a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	9300      	str	r3, [sp, #0]
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	2200      	movs	r2, #0
 80048e8:	2140      	movs	r1, #64	; 0x40
 80048ea:	68f8      	ldr	r0, [r7, #12]
 80048ec:	f000 fb49 	bl	8004f82 <UART_WaitOnFlagUntilTimeout>
 80048f0:	4603      	mov	r3, r0
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d001      	beq.n	80048fa <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e005      	b.n	8004906 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2220      	movs	r2, #32
 80048fe:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004900:	2300      	movs	r3, #0
 8004902:	e000      	b.n	8004906 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8004904:	2302      	movs	r3, #2
  }
}
 8004906:	4618      	mov	r0, r3
 8004908:	3720      	adds	r7, #32
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
	...

08004910 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b088      	sub	sp, #32
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004918:	2300      	movs	r3, #0
 800491a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	689a      	ldr	r2, [r3, #8]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	691b      	ldr	r3, [r3, #16]
 8004924:	431a      	orrs	r2, r3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	695b      	ldr	r3, [r3, #20]
 800492a:	431a      	orrs	r2, r3
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	69db      	ldr	r3, [r3, #28]
 8004930:	4313      	orrs	r3, r2
 8004932:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	4ba6      	ldr	r3, [pc, #664]	; (8004bd4 <UART_SetConfig+0x2c4>)
 800493c:	4013      	ands	r3, r2
 800493e:	687a      	ldr	r2, [r7, #4]
 8004940:	6812      	ldr	r2, [r2, #0]
 8004942:	6979      	ldr	r1, [r7, #20]
 8004944:	430b      	orrs	r3, r1
 8004946:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	68da      	ldr	r2, [r3, #12]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	430a      	orrs	r2, r1
 800495c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	699b      	ldr	r3, [r3, #24]
 8004962:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6a1b      	ldr	r3, [r3, #32]
 8004968:	697a      	ldr	r2, [r7, #20]
 800496a:	4313      	orrs	r3, r2
 800496c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	697a      	ldr	r2, [r7, #20]
 800497e:	430a      	orrs	r2, r1
 8004980:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a94      	ldr	r2, [pc, #592]	; (8004bd8 <UART_SetConfig+0x2c8>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d120      	bne.n	80049ce <UART_SetConfig+0xbe>
 800498c:	4b93      	ldr	r3, [pc, #588]	; (8004bdc <UART_SetConfig+0x2cc>)
 800498e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004992:	f003 0303 	and.w	r3, r3, #3
 8004996:	2b03      	cmp	r3, #3
 8004998:	d816      	bhi.n	80049c8 <UART_SetConfig+0xb8>
 800499a:	a201      	add	r2, pc, #4	; (adr r2, 80049a0 <UART_SetConfig+0x90>)
 800499c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049a0:	080049b1 	.word	0x080049b1
 80049a4:	080049bd 	.word	0x080049bd
 80049a8:	080049b7 	.word	0x080049b7
 80049ac:	080049c3 	.word	0x080049c3
 80049b0:	2301      	movs	r3, #1
 80049b2:	77fb      	strb	r3, [r7, #31]
 80049b4:	e150      	b.n	8004c58 <UART_SetConfig+0x348>
 80049b6:	2302      	movs	r3, #2
 80049b8:	77fb      	strb	r3, [r7, #31]
 80049ba:	e14d      	b.n	8004c58 <UART_SetConfig+0x348>
 80049bc:	2304      	movs	r3, #4
 80049be:	77fb      	strb	r3, [r7, #31]
 80049c0:	e14a      	b.n	8004c58 <UART_SetConfig+0x348>
 80049c2:	2308      	movs	r3, #8
 80049c4:	77fb      	strb	r3, [r7, #31]
 80049c6:	e147      	b.n	8004c58 <UART_SetConfig+0x348>
 80049c8:	2310      	movs	r3, #16
 80049ca:	77fb      	strb	r3, [r7, #31]
 80049cc:	e144      	b.n	8004c58 <UART_SetConfig+0x348>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a83      	ldr	r2, [pc, #524]	; (8004be0 <UART_SetConfig+0x2d0>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d132      	bne.n	8004a3e <UART_SetConfig+0x12e>
 80049d8:	4b80      	ldr	r3, [pc, #512]	; (8004bdc <UART_SetConfig+0x2cc>)
 80049da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049de:	f003 030c 	and.w	r3, r3, #12
 80049e2:	2b0c      	cmp	r3, #12
 80049e4:	d828      	bhi.n	8004a38 <UART_SetConfig+0x128>
 80049e6:	a201      	add	r2, pc, #4	; (adr r2, 80049ec <UART_SetConfig+0xdc>)
 80049e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049ec:	08004a21 	.word	0x08004a21
 80049f0:	08004a39 	.word	0x08004a39
 80049f4:	08004a39 	.word	0x08004a39
 80049f8:	08004a39 	.word	0x08004a39
 80049fc:	08004a2d 	.word	0x08004a2d
 8004a00:	08004a39 	.word	0x08004a39
 8004a04:	08004a39 	.word	0x08004a39
 8004a08:	08004a39 	.word	0x08004a39
 8004a0c:	08004a27 	.word	0x08004a27
 8004a10:	08004a39 	.word	0x08004a39
 8004a14:	08004a39 	.word	0x08004a39
 8004a18:	08004a39 	.word	0x08004a39
 8004a1c:	08004a33 	.word	0x08004a33
 8004a20:	2300      	movs	r3, #0
 8004a22:	77fb      	strb	r3, [r7, #31]
 8004a24:	e118      	b.n	8004c58 <UART_SetConfig+0x348>
 8004a26:	2302      	movs	r3, #2
 8004a28:	77fb      	strb	r3, [r7, #31]
 8004a2a:	e115      	b.n	8004c58 <UART_SetConfig+0x348>
 8004a2c:	2304      	movs	r3, #4
 8004a2e:	77fb      	strb	r3, [r7, #31]
 8004a30:	e112      	b.n	8004c58 <UART_SetConfig+0x348>
 8004a32:	2308      	movs	r3, #8
 8004a34:	77fb      	strb	r3, [r7, #31]
 8004a36:	e10f      	b.n	8004c58 <UART_SetConfig+0x348>
 8004a38:	2310      	movs	r3, #16
 8004a3a:	77fb      	strb	r3, [r7, #31]
 8004a3c:	e10c      	b.n	8004c58 <UART_SetConfig+0x348>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a68      	ldr	r2, [pc, #416]	; (8004be4 <UART_SetConfig+0x2d4>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d120      	bne.n	8004a8a <UART_SetConfig+0x17a>
 8004a48:	4b64      	ldr	r3, [pc, #400]	; (8004bdc <UART_SetConfig+0x2cc>)
 8004a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a4e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004a52:	2b30      	cmp	r3, #48	; 0x30
 8004a54:	d013      	beq.n	8004a7e <UART_SetConfig+0x16e>
 8004a56:	2b30      	cmp	r3, #48	; 0x30
 8004a58:	d814      	bhi.n	8004a84 <UART_SetConfig+0x174>
 8004a5a:	2b20      	cmp	r3, #32
 8004a5c:	d009      	beq.n	8004a72 <UART_SetConfig+0x162>
 8004a5e:	2b20      	cmp	r3, #32
 8004a60:	d810      	bhi.n	8004a84 <UART_SetConfig+0x174>
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d002      	beq.n	8004a6c <UART_SetConfig+0x15c>
 8004a66:	2b10      	cmp	r3, #16
 8004a68:	d006      	beq.n	8004a78 <UART_SetConfig+0x168>
 8004a6a:	e00b      	b.n	8004a84 <UART_SetConfig+0x174>
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	77fb      	strb	r3, [r7, #31]
 8004a70:	e0f2      	b.n	8004c58 <UART_SetConfig+0x348>
 8004a72:	2302      	movs	r3, #2
 8004a74:	77fb      	strb	r3, [r7, #31]
 8004a76:	e0ef      	b.n	8004c58 <UART_SetConfig+0x348>
 8004a78:	2304      	movs	r3, #4
 8004a7a:	77fb      	strb	r3, [r7, #31]
 8004a7c:	e0ec      	b.n	8004c58 <UART_SetConfig+0x348>
 8004a7e:	2308      	movs	r3, #8
 8004a80:	77fb      	strb	r3, [r7, #31]
 8004a82:	e0e9      	b.n	8004c58 <UART_SetConfig+0x348>
 8004a84:	2310      	movs	r3, #16
 8004a86:	77fb      	strb	r3, [r7, #31]
 8004a88:	e0e6      	b.n	8004c58 <UART_SetConfig+0x348>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a56      	ldr	r2, [pc, #344]	; (8004be8 <UART_SetConfig+0x2d8>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d120      	bne.n	8004ad6 <UART_SetConfig+0x1c6>
 8004a94:	4b51      	ldr	r3, [pc, #324]	; (8004bdc <UART_SetConfig+0x2cc>)
 8004a96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a9a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004a9e:	2bc0      	cmp	r3, #192	; 0xc0
 8004aa0:	d013      	beq.n	8004aca <UART_SetConfig+0x1ba>
 8004aa2:	2bc0      	cmp	r3, #192	; 0xc0
 8004aa4:	d814      	bhi.n	8004ad0 <UART_SetConfig+0x1c0>
 8004aa6:	2b80      	cmp	r3, #128	; 0x80
 8004aa8:	d009      	beq.n	8004abe <UART_SetConfig+0x1ae>
 8004aaa:	2b80      	cmp	r3, #128	; 0x80
 8004aac:	d810      	bhi.n	8004ad0 <UART_SetConfig+0x1c0>
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d002      	beq.n	8004ab8 <UART_SetConfig+0x1a8>
 8004ab2:	2b40      	cmp	r3, #64	; 0x40
 8004ab4:	d006      	beq.n	8004ac4 <UART_SetConfig+0x1b4>
 8004ab6:	e00b      	b.n	8004ad0 <UART_SetConfig+0x1c0>
 8004ab8:	2300      	movs	r3, #0
 8004aba:	77fb      	strb	r3, [r7, #31]
 8004abc:	e0cc      	b.n	8004c58 <UART_SetConfig+0x348>
 8004abe:	2302      	movs	r3, #2
 8004ac0:	77fb      	strb	r3, [r7, #31]
 8004ac2:	e0c9      	b.n	8004c58 <UART_SetConfig+0x348>
 8004ac4:	2304      	movs	r3, #4
 8004ac6:	77fb      	strb	r3, [r7, #31]
 8004ac8:	e0c6      	b.n	8004c58 <UART_SetConfig+0x348>
 8004aca:	2308      	movs	r3, #8
 8004acc:	77fb      	strb	r3, [r7, #31]
 8004ace:	e0c3      	b.n	8004c58 <UART_SetConfig+0x348>
 8004ad0:	2310      	movs	r3, #16
 8004ad2:	77fb      	strb	r3, [r7, #31]
 8004ad4:	e0c0      	b.n	8004c58 <UART_SetConfig+0x348>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a44      	ldr	r2, [pc, #272]	; (8004bec <UART_SetConfig+0x2dc>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d125      	bne.n	8004b2c <UART_SetConfig+0x21c>
 8004ae0:	4b3e      	ldr	r3, [pc, #248]	; (8004bdc <UART_SetConfig+0x2cc>)
 8004ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ae6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004aea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004aee:	d017      	beq.n	8004b20 <UART_SetConfig+0x210>
 8004af0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004af4:	d817      	bhi.n	8004b26 <UART_SetConfig+0x216>
 8004af6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004afa:	d00b      	beq.n	8004b14 <UART_SetConfig+0x204>
 8004afc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b00:	d811      	bhi.n	8004b26 <UART_SetConfig+0x216>
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d003      	beq.n	8004b0e <UART_SetConfig+0x1fe>
 8004b06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b0a:	d006      	beq.n	8004b1a <UART_SetConfig+0x20a>
 8004b0c:	e00b      	b.n	8004b26 <UART_SetConfig+0x216>
 8004b0e:	2300      	movs	r3, #0
 8004b10:	77fb      	strb	r3, [r7, #31]
 8004b12:	e0a1      	b.n	8004c58 <UART_SetConfig+0x348>
 8004b14:	2302      	movs	r3, #2
 8004b16:	77fb      	strb	r3, [r7, #31]
 8004b18:	e09e      	b.n	8004c58 <UART_SetConfig+0x348>
 8004b1a:	2304      	movs	r3, #4
 8004b1c:	77fb      	strb	r3, [r7, #31]
 8004b1e:	e09b      	b.n	8004c58 <UART_SetConfig+0x348>
 8004b20:	2308      	movs	r3, #8
 8004b22:	77fb      	strb	r3, [r7, #31]
 8004b24:	e098      	b.n	8004c58 <UART_SetConfig+0x348>
 8004b26:	2310      	movs	r3, #16
 8004b28:	77fb      	strb	r3, [r7, #31]
 8004b2a:	e095      	b.n	8004c58 <UART_SetConfig+0x348>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a2f      	ldr	r2, [pc, #188]	; (8004bf0 <UART_SetConfig+0x2e0>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d125      	bne.n	8004b82 <UART_SetConfig+0x272>
 8004b36:	4b29      	ldr	r3, [pc, #164]	; (8004bdc <UART_SetConfig+0x2cc>)
 8004b38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b3c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004b40:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004b44:	d017      	beq.n	8004b76 <UART_SetConfig+0x266>
 8004b46:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004b4a:	d817      	bhi.n	8004b7c <UART_SetConfig+0x26c>
 8004b4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b50:	d00b      	beq.n	8004b6a <UART_SetConfig+0x25a>
 8004b52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b56:	d811      	bhi.n	8004b7c <UART_SetConfig+0x26c>
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d003      	beq.n	8004b64 <UART_SetConfig+0x254>
 8004b5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b60:	d006      	beq.n	8004b70 <UART_SetConfig+0x260>
 8004b62:	e00b      	b.n	8004b7c <UART_SetConfig+0x26c>
 8004b64:	2301      	movs	r3, #1
 8004b66:	77fb      	strb	r3, [r7, #31]
 8004b68:	e076      	b.n	8004c58 <UART_SetConfig+0x348>
 8004b6a:	2302      	movs	r3, #2
 8004b6c:	77fb      	strb	r3, [r7, #31]
 8004b6e:	e073      	b.n	8004c58 <UART_SetConfig+0x348>
 8004b70:	2304      	movs	r3, #4
 8004b72:	77fb      	strb	r3, [r7, #31]
 8004b74:	e070      	b.n	8004c58 <UART_SetConfig+0x348>
 8004b76:	2308      	movs	r3, #8
 8004b78:	77fb      	strb	r3, [r7, #31]
 8004b7a:	e06d      	b.n	8004c58 <UART_SetConfig+0x348>
 8004b7c:	2310      	movs	r3, #16
 8004b7e:	77fb      	strb	r3, [r7, #31]
 8004b80:	e06a      	b.n	8004c58 <UART_SetConfig+0x348>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a1b      	ldr	r2, [pc, #108]	; (8004bf4 <UART_SetConfig+0x2e4>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d138      	bne.n	8004bfe <UART_SetConfig+0x2ee>
 8004b8c:	4b13      	ldr	r3, [pc, #76]	; (8004bdc <UART_SetConfig+0x2cc>)
 8004b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b92:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8004b96:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004b9a:	d017      	beq.n	8004bcc <UART_SetConfig+0x2bc>
 8004b9c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004ba0:	d82a      	bhi.n	8004bf8 <UART_SetConfig+0x2e8>
 8004ba2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ba6:	d00b      	beq.n	8004bc0 <UART_SetConfig+0x2b0>
 8004ba8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bac:	d824      	bhi.n	8004bf8 <UART_SetConfig+0x2e8>
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d003      	beq.n	8004bba <UART_SetConfig+0x2aa>
 8004bb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bb6:	d006      	beq.n	8004bc6 <UART_SetConfig+0x2b6>
 8004bb8:	e01e      	b.n	8004bf8 <UART_SetConfig+0x2e8>
 8004bba:	2300      	movs	r3, #0
 8004bbc:	77fb      	strb	r3, [r7, #31]
 8004bbe:	e04b      	b.n	8004c58 <UART_SetConfig+0x348>
 8004bc0:	2302      	movs	r3, #2
 8004bc2:	77fb      	strb	r3, [r7, #31]
 8004bc4:	e048      	b.n	8004c58 <UART_SetConfig+0x348>
 8004bc6:	2304      	movs	r3, #4
 8004bc8:	77fb      	strb	r3, [r7, #31]
 8004bca:	e045      	b.n	8004c58 <UART_SetConfig+0x348>
 8004bcc:	2308      	movs	r3, #8
 8004bce:	77fb      	strb	r3, [r7, #31]
 8004bd0:	e042      	b.n	8004c58 <UART_SetConfig+0x348>
 8004bd2:	bf00      	nop
 8004bd4:	efff69f3 	.word	0xefff69f3
 8004bd8:	40011000 	.word	0x40011000
 8004bdc:	40023800 	.word	0x40023800
 8004be0:	40004400 	.word	0x40004400
 8004be4:	40004800 	.word	0x40004800
 8004be8:	40004c00 	.word	0x40004c00
 8004bec:	40005000 	.word	0x40005000
 8004bf0:	40011400 	.word	0x40011400
 8004bf4:	40007800 	.word	0x40007800
 8004bf8:	2310      	movs	r3, #16
 8004bfa:	77fb      	strb	r3, [r7, #31]
 8004bfc:	e02c      	b.n	8004c58 <UART_SetConfig+0x348>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a72      	ldr	r2, [pc, #456]	; (8004dcc <UART_SetConfig+0x4bc>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d125      	bne.n	8004c54 <UART_SetConfig+0x344>
 8004c08:	4b71      	ldr	r3, [pc, #452]	; (8004dd0 <UART_SetConfig+0x4c0>)
 8004c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c0e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004c12:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004c16:	d017      	beq.n	8004c48 <UART_SetConfig+0x338>
 8004c18:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004c1c:	d817      	bhi.n	8004c4e <UART_SetConfig+0x33e>
 8004c1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c22:	d00b      	beq.n	8004c3c <UART_SetConfig+0x32c>
 8004c24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c28:	d811      	bhi.n	8004c4e <UART_SetConfig+0x33e>
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d003      	beq.n	8004c36 <UART_SetConfig+0x326>
 8004c2e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004c32:	d006      	beq.n	8004c42 <UART_SetConfig+0x332>
 8004c34:	e00b      	b.n	8004c4e <UART_SetConfig+0x33e>
 8004c36:	2300      	movs	r3, #0
 8004c38:	77fb      	strb	r3, [r7, #31]
 8004c3a:	e00d      	b.n	8004c58 <UART_SetConfig+0x348>
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	77fb      	strb	r3, [r7, #31]
 8004c40:	e00a      	b.n	8004c58 <UART_SetConfig+0x348>
 8004c42:	2304      	movs	r3, #4
 8004c44:	77fb      	strb	r3, [r7, #31]
 8004c46:	e007      	b.n	8004c58 <UART_SetConfig+0x348>
 8004c48:	2308      	movs	r3, #8
 8004c4a:	77fb      	strb	r3, [r7, #31]
 8004c4c:	e004      	b.n	8004c58 <UART_SetConfig+0x348>
 8004c4e:	2310      	movs	r3, #16
 8004c50:	77fb      	strb	r3, [r7, #31]
 8004c52:	e001      	b.n	8004c58 <UART_SetConfig+0x348>
 8004c54:	2310      	movs	r3, #16
 8004c56:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	69db      	ldr	r3, [r3, #28]
 8004c5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c60:	d15b      	bne.n	8004d1a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004c62:	7ffb      	ldrb	r3, [r7, #31]
 8004c64:	2b08      	cmp	r3, #8
 8004c66:	d828      	bhi.n	8004cba <UART_SetConfig+0x3aa>
 8004c68:	a201      	add	r2, pc, #4	; (adr r2, 8004c70 <UART_SetConfig+0x360>)
 8004c6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c6e:	bf00      	nop
 8004c70:	08004c95 	.word	0x08004c95
 8004c74:	08004c9d 	.word	0x08004c9d
 8004c78:	08004ca5 	.word	0x08004ca5
 8004c7c:	08004cbb 	.word	0x08004cbb
 8004c80:	08004cab 	.word	0x08004cab
 8004c84:	08004cbb 	.word	0x08004cbb
 8004c88:	08004cbb 	.word	0x08004cbb
 8004c8c:	08004cbb 	.word	0x08004cbb
 8004c90:	08004cb3 	.word	0x08004cb3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c94:	f7fe f9a4 	bl	8002fe0 <HAL_RCC_GetPCLK1Freq>
 8004c98:	61b8      	str	r0, [r7, #24]
        break;
 8004c9a:	e013      	b.n	8004cc4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c9c:	f7fe f9b4 	bl	8003008 <HAL_RCC_GetPCLK2Freq>
 8004ca0:	61b8      	str	r0, [r7, #24]
        break;
 8004ca2:	e00f      	b.n	8004cc4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ca4:	4b4b      	ldr	r3, [pc, #300]	; (8004dd4 <UART_SetConfig+0x4c4>)
 8004ca6:	61bb      	str	r3, [r7, #24]
        break;
 8004ca8:	e00c      	b.n	8004cc4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004caa:	f7fe f8c7 	bl	8002e3c <HAL_RCC_GetSysClockFreq>
 8004cae:	61b8      	str	r0, [r7, #24]
        break;
 8004cb0:	e008      	b.n	8004cc4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004cb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004cb6:	61bb      	str	r3, [r7, #24]
        break;
 8004cb8:	e004      	b.n	8004cc4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	77bb      	strb	r3, [r7, #30]
        break;
 8004cc2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004cc4:	69bb      	ldr	r3, [r7, #24]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d074      	beq.n	8004db4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004cca:	69bb      	ldr	r3, [r7, #24]
 8004ccc:	005a      	lsls	r2, r3, #1
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	085b      	lsrs	r3, r3, #1
 8004cd4:	441a      	add	r2, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cde:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	2b0f      	cmp	r3, #15
 8004ce4:	d916      	bls.n	8004d14 <UART_SetConfig+0x404>
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cec:	d212      	bcs.n	8004d14 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	b29b      	uxth	r3, r3
 8004cf2:	f023 030f 	bic.w	r3, r3, #15
 8004cf6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	085b      	lsrs	r3, r3, #1
 8004cfc:	b29b      	uxth	r3, r3
 8004cfe:	f003 0307 	and.w	r3, r3, #7
 8004d02:	b29a      	uxth	r2, r3
 8004d04:	89fb      	ldrh	r3, [r7, #14]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	89fa      	ldrh	r2, [r7, #14]
 8004d10:	60da      	str	r2, [r3, #12]
 8004d12:	e04f      	b.n	8004db4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	77bb      	strb	r3, [r7, #30]
 8004d18:	e04c      	b.n	8004db4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004d1a:	7ffb      	ldrb	r3, [r7, #31]
 8004d1c:	2b08      	cmp	r3, #8
 8004d1e:	d828      	bhi.n	8004d72 <UART_SetConfig+0x462>
 8004d20:	a201      	add	r2, pc, #4	; (adr r2, 8004d28 <UART_SetConfig+0x418>)
 8004d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d26:	bf00      	nop
 8004d28:	08004d4d 	.word	0x08004d4d
 8004d2c:	08004d55 	.word	0x08004d55
 8004d30:	08004d5d 	.word	0x08004d5d
 8004d34:	08004d73 	.word	0x08004d73
 8004d38:	08004d63 	.word	0x08004d63
 8004d3c:	08004d73 	.word	0x08004d73
 8004d40:	08004d73 	.word	0x08004d73
 8004d44:	08004d73 	.word	0x08004d73
 8004d48:	08004d6b 	.word	0x08004d6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d4c:	f7fe f948 	bl	8002fe0 <HAL_RCC_GetPCLK1Freq>
 8004d50:	61b8      	str	r0, [r7, #24]
        break;
 8004d52:	e013      	b.n	8004d7c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d54:	f7fe f958 	bl	8003008 <HAL_RCC_GetPCLK2Freq>
 8004d58:	61b8      	str	r0, [r7, #24]
        break;
 8004d5a:	e00f      	b.n	8004d7c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d5c:	4b1d      	ldr	r3, [pc, #116]	; (8004dd4 <UART_SetConfig+0x4c4>)
 8004d5e:	61bb      	str	r3, [r7, #24]
        break;
 8004d60:	e00c      	b.n	8004d7c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d62:	f7fe f86b 	bl	8002e3c <HAL_RCC_GetSysClockFreq>
 8004d66:	61b8      	str	r0, [r7, #24]
        break;
 8004d68:	e008      	b.n	8004d7c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d6e:	61bb      	str	r3, [r7, #24]
        break;
 8004d70:	e004      	b.n	8004d7c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004d72:	2300      	movs	r3, #0
 8004d74:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	77bb      	strb	r3, [r7, #30]
        break;
 8004d7a:	bf00      	nop
    }

    if (pclk != 0U)
 8004d7c:	69bb      	ldr	r3, [r7, #24]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d018      	beq.n	8004db4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	085a      	lsrs	r2, r3, #1
 8004d88:	69bb      	ldr	r3, [r7, #24]
 8004d8a:	441a      	add	r2, r3
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d94:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	2b0f      	cmp	r3, #15
 8004d9a:	d909      	bls.n	8004db0 <UART_SetConfig+0x4a0>
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004da2:	d205      	bcs.n	8004db0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	b29a      	uxth	r2, r3
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	60da      	str	r2, [r3, #12]
 8004dae:	e001      	b.n	8004db4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2200      	movs	r2, #0
 8004db8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004dc0:	7fbb      	ldrb	r3, [r7, #30]
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3720      	adds	r7, #32
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	bf00      	nop
 8004dcc:	40007c00 	.word	0x40007c00
 8004dd0:	40023800 	.word	0x40023800
 8004dd4:	00f42400 	.word	0x00f42400

08004dd8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b083      	sub	sp, #12
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de4:	f003 0301 	and.w	r3, r3, #1
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d00a      	beq.n	8004e02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	430a      	orrs	r2, r1
 8004e00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e06:	f003 0302 	and.w	r3, r3, #2
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d00a      	beq.n	8004e24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	430a      	orrs	r2, r1
 8004e22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e28:	f003 0304 	and.w	r3, r3, #4
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d00a      	beq.n	8004e46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	430a      	orrs	r2, r1
 8004e44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e4a:	f003 0308 	and.w	r3, r3, #8
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d00a      	beq.n	8004e68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	430a      	orrs	r2, r1
 8004e66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e6c:	f003 0310 	and.w	r3, r3, #16
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d00a      	beq.n	8004e8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	430a      	orrs	r2, r1
 8004e88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e8e:	f003 0320 	and.w	r3, r3, #32
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d00a      	beq.n	8004eac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	430a      	orrs	r2, r1
 8004eaa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d01a      	beq.n	8004eee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	430a      	orrs	r2, r1
 8004ecc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ed6:	d10a      	bne.n	8004eee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	430a      	orrs	r2, r1
 8004eec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d00a      	beq.n	8004f10 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	430a      	orrs	r2, r1
 8004f0e:	605a      	str	r2, [r3, #4]
  }
}
 8004f10:	bf00      	nop
 8004f12:	370c      	adds	r7, #12
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr

08004f1c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b086      	sub	sp, #24
 8004f20:	af02      	add	r7, sp, #8
 8004f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2200      	movs	r2, #0
 8004f28:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f2c:	f7fc fd64 	bl	80019f8 <HAL_GetTick>
 8004f30:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f003 0308 	and.w	r3, r3, #8
 8004f3c:	2b08      	cmp	r3, #8
 8004f3e:	d10e      	bne.n	8004f5e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f40:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004f44:	9300      	str	r3, [sp, #0]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 f817 	bl	8004f82 <UART_WaitOnFlagUntilTimeout>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d001      	beq.n	8004f5e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f5a:	2303      	movs	r3, #3
 8004f5c:	e00d      	b.n	8004f7a <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2220      	movs	r2, #32
 8004f62:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2220      	movs	r2, #32
 8004f68:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004f78:	2300      	movs	r3, #0
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3710      	adds	r7, #16
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}

08004f82 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f82:	b580      	push	{r7, lr}
 8004f84:	b09c      	sub	sp, #112	; 0x70
 8004f86:	af00      	add	r7, sp, #0
 8004f88:	60f8      	str	r0, [r7, #12]
 8004f8a:	60b9      	str	r1, [r7, #8]
 8004f8c:	603b      	str	r3, [r7, #0]
 8004f8e:	4613      	mov	r3, r2
 8004f90:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f92:	e0a5      	b.n	80050e0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004f96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f9a:	f000 80a1 	beq.w	80050e0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f9e:	f7fc fd2b 	bl	80019f8 <HAL_GetTick>
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	1ad3      	subs	r3, r2, r3
 8004fa8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d302      	bcc.n	8004fb4 <UART_WaitOnFlagUntilTimeout+0x32>
 8004fae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d13e      	bne.n	8005032 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004fbc:	e853 3f00 	ldrex	r3, [r3]
 8004fc0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004fc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004fc4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004fc8:	667b      	str	r3, [r7, #100]	; 0x64
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	461a      	mov	r2, r3
 8004fd0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004fd2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004fd4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fd6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004fd8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004fda:	e841 2300 	strex	r3, r2, [r1]
 8004fde:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004fe0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d1e6      	bne.n	8004fb4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	3308      	adds	r3, #8
 8004fec:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ff0:	e853 3f00 	ldrex	r3, [r3]
 8004ff4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004ff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ff8:	f023 0301 	bic.w	r3, r3, #1
 8004ffc:	663b      	str	r3, [r7, #96]	; 0x60
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	3308      	adds	r3, #8
 8005004:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005006:	64ba      	str	r2, [r7, #72]	; 0x48
 8005008:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800500a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800500c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800500e:	e841 2300 	strex	r3, r2, [r1]
 8005012:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005014:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005016:	2b00      	cmp	r3, #0
 8005018:	d1e5      	bne.n	8004fe6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	2220      	movs	r2, #32
 800501e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2220      	movs	r2, #32
 8005024:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2200      	movs	r2, #0
 800502a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800502e:	2303      	movs	r3, #3
 8005030:	e067      	b.n	8005102 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f003 0304 	and.w	r3, r3, #4
 800503c:	2b00      	cmp	r3, #0
 800503e:	d04f      	beq.n	80050e0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	69db      	ldr	r3, [r3, #28]
 8005046:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800504a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800504e:	d147      	bne.n	80050e0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005058:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005062:	e853 3f00 	ldrex	r3, [r3]
 8005066:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800506a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800506e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	461a      	mov	r2, r3
 8005076:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005078:	637b      	str	r3, [r7, #52]	; 0x34
 800507a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800507c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800507e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005080:	e841 2300 	strex	r3, r2, [r1]
 8005084:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005088:	2b00      	cmp	r3, #0
 800508a:	d1e6      	bne.n	800505a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	3308      	adds	r3, #8
 8005092:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	e853 3f00 	ldrex	r3, [r3]
 800509a:	613b      	str	r3, [r7, #16]
   return(result);
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	f023 0301 	bic.w	r3, r3, #1
 80050a2:	66bb      	str	r3, [r7, #104]	; 0x68
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	3308      	adds	r3, #8
 80050aa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80050ac:	623a      	str	r2, [r7, #32]
 80050ae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050b0:	69f9      	ldr	r1, [r7, #28]
 80050b2:	6a3a      	ldr	r2, [r7, #32]
 80050b4:	e841 2300 	strex	r3, r2, [r1]
 80050b8:	61bb      	str	r3, [r7, #24]
   return(result);
 80050ba:	69bb      	ldr	r3, [r7, #24]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d1e5      	bne.n	800508c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2220      	movs	r2, #32
 80050c4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2220      	movs	r2, #32
 80050ca:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2220      	movs	r2, #32
 80050d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2200      	movs	r2, #0
 80050d8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80050dc:	2303      	movs	r3, #3
 80050de:	e010      	b.n	8005102 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	69da      	ldr	r2, [r3, #28]
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	4013      	ands	r3, r2
 80050ea:	68ba      	ldr	r2, [r7, #8]
 80050ec:	429a      	cmp	r2, r3
 80050ee:	bf0c      	ite	eq
 80050f0:	2301      	moveq	r3, #1
 80050f2:	2300      	movne	r3, #0
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	461a      	mov	r2, r3
 80050f8:	79fb      	ldrb	r3, [r7, #7]
 80050fa:	429a      	cmp	r2, r3
 80050fc:	f43f af4a 	beq.w	8004f94 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005100:	2300      	movs	r3, #0
}
 8005102:	4618      	mov	r0, r3
 8005104:	3770      	adds	r7, #112	; 0x70
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
	...

0800510c <__errno>:
 800510c:	4b01      	ldr	r3, [pc, #4]	; (8005114 <__errno+0x8>)
 800510e:	6818      	ldr	r0, [r3, #0]
 8005110:	4770      	bx	lr
 8005112:	bf00      	nop
 8005114:	2000000c 	.word	0x2000000c

08005118 <__libc_init_array>:
 8005118:	b570      	push	{r4, r5, r6, lr}
 800511a:	4d0d      	ldr	r5, [pc, #52]	; (8005150 <__libc_init_array+0x38>)
 800511c:	4c0d      	ldr	r4, [pc, #52]	; (8005154 <__libc_init_array+0x3c>)
 800511e:	1b64      	subs	r4, r4, r5
 8005120:	10a4      	asrs	r4, r4, #2
 8005122:	2600      	movs	r6, #0
 8005124:	42a6      	cmp	r6, r4
 8005126:	d109      	bne.n	800513c <__libc_init_array+0x24>
 8005128:	4d0b      	ldr	r5, [pc, #44]	; (8005158 <__libc_init_array+0x40>)
 800512a:	4c0c      	ldr	r4, [pc, #48]	; (800515c <__libc_init_array+0x44>)
 800512c:	f002 fd50 	bl	8007bd0 <_init>
 8005130:	1b64      	subs	r4, r4, r5
 8005132:	10a4      	asrs	r4, r4, #2
 8005134:	2600      	movs	r6, #0
 8005136:	42a6      	cmp	r6, r4
 8005138:	d105      	bne.n	8005146 <__libc_init_array+0x2e>
 800513a:	bd70      	pop	{r4, r5, r6, pc}
 800513c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005140:	4798      	blx	r3
 8005142:	3601      	adds	r6, #1
 8005144:	e7ee      	b.n	8005124 <__libc_init_array+0xc>
 8005146:	f855 3b04 	ldr.w	r3, [r5], #4
 800514a:	4798      	blx	r3
 800514c:	3601      	adds	r6, #1
 800514e:	e7f2      	b.n	8005136 <__libc_init_array+0x1e>
 8005150:	08008024 	.word	0x08008024
 8005154:	08008024 	.word	0x08008024
 8005158:	08008024 	.word	0x08008024
 800515c:	08008028 	.word	0x08008028

08005160 <memset>:
 8005160:	4402      	add	r2, r0
 8005162:	4603      	mov	r3, r0
 8005164:	4293      	cmp	r3, r2
 8005166:	d100      	bne.n	800516a <memset+0xa>
 8005168:	4770      	bx	lr
 800516a:	f803 1b01 	strb.w	r1, [r3], #1
 800516e:	e7f9      	b.n	8005164 <memset+0x4>

08005170 <__cvt>:
 8005170:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005174:	ec55 4b10 	vmov	r4, r5, d0
 8005178:	2d00      	cmp	r5, #0
 800517a:	460e      	mov	r6, r1
 800517c:	4619      	mov	r1, r3
 800517e:	462b      	mov	r3, r5
 8005180:	bfbb      	ittet	lt
 8005182:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005186:	461d      	movlt	r5, r3
 8005188:	2300      	movge	r3, #0
 800518a:	232d      	movlt	r3, #45	; 0x2d
 800518c:	700b      	strb	r3, [r1, #0]
 800518e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005190:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005194:	4691      	mov	r9, r2
 8005196:	f023 0820 	bic.w	r8, r3, #32
 800519a:	bfbc      	itt	lt
 800519c:	4622      	movlt	r2, r4
 800519e:	4614      	movlt	r4, r2
 80051a0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80051a4:	d005      	beq.n	80051b2 <__cvt+0x42>
 80051a6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80051aa:	d100      	bne.n	80051ae <__cvt+0x3e>
 80051ac:	3601      	adds	r6, #1
 80051ae:	2102      	movs	r1, #2
 80051b0:	e000      	b.n	80051b4 <__cvt+0x44>
 80051b2:	2103      	movs	r1, #3
 80051b4:	ab03      	add	r3, sp, #12
 80051b6:	9301      	str	r3, [sp, #4]
 80051b8:	ab02      	add	r3, sp, #8
 80051ba:	9300      	str	r3, [sp, #0]
 80051bc:	ec45 4b10 	vmov	d0, r4, r5
 80051c0:	4653      	mov	r3, sl
 80051c2:	4632      	mov	r2, r6
 80051c4:	f000 fce4 	bl	8005b90 <_dtoa_r>
 80051c8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80051cc:	4607      	mov	r7, r0
 80051ce:	d102      	bne.n	80051d6 <__cvt+0x66>
 80051d0:	f019 0f01 	tst.w	r9, #1
 80051d4:	d022      	beq.n	800521c <__cvt+0xac>
 80051d6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80051da:	eb07 0906 	add.w	r9, r7, r6
 80051de:	d110      	bne.n	8005202 <__cvt+0x92>
 80051e0:	783b      	ldrb	r3, [r7, #0]
 80051e2:	2b30      	cmp	r3, #48	; 0x30
 80051e4:	d10a      	bne.n	80051fc <__cvt+0x8c>
 80051e6:	2200      	movs	r2, #0
 80051e8:	2300      	movs	r3, #0
 80051ea:	4620      	mov	r0, r4
 80051ec:	4629      	mov	r1, r5
 80051ee:	f7fb fc8b 	bl	8000b08 <__aeabi_dcmpeq>
 80051f2:	b918      	cbnz	r0, 80051fc <__cvt+0x8c>
 80051f4:	f1c6 0601 	rsb	r6, r6, #1
 80051f8:	f8ca 6000 	str.w	r6, [sl]
 80051fc:	f8da 3000 	ldr.w	r3, [sl]
 8005200:	4499      	add	r9, r3
 8005202:	2200      	movs	r2, #0
 8005204:	2300      	movs	r3, #0
 8005206:	4620      	mov	r0, r4
 8005208:	4629      	mov	r1, r5
 800520a:	f7fb fc7d 	bl	8000b08 <__aeabi_dcmpeq>
 800520e:	b108      	cbz	r0, 8005214 <__cvt+0xa4>
 8005210:	f8cd 900c 	str.w	r9, [sp, #12]
 8005214:	2230      	movs	r2, #48	; 0x30
 8005216:	9b03      	ldr	r3, [sp, #12]
 8005218:	454b      	cmp	r3, r9
 800521a:	d307      	bcc.n	800522c <__cvt+0xbc>
 800521c:	9b03      	ldr	r3, [sp, #12]
 800521e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005220:	1bdb      	subs	r3, r3, r7
 8005222:	4638      	mov	r0, r7
 8005224:	6013      	str	r3, [r2, #0]
 8005226:	b004      	add	sp, #16
 8005228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800522c:	1c59      	adds	r1, r3, #1
 800522e:	9103      	str	r1, [sp, #12]
 8005230:	701a      	strb	r2, [r3, #0]
 8005232:	e7f0      	b.n	8005216 <__cvt+0xa6>

08005234 <__exponent>:
 8005234:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005236:	4603      	mov	r3, r0
 8005238:	2900      	cmp	r1, #0
 800523a:	bfb8      	it	lt
 800523c:	4249      	neglt	r1, r1
 800523e:	f803 2b02 	strb.w	r2, [r3], #2
 8005242:	bfb4      	ite	lt
 8005244:	222d      	movlt	r2, #45	; 0x2d
 8005246:	222b      	movge	r2, #43	; 0x2b
 8005248:	2909      	cmp	r1, #9
 800524a:	7042      	strb	r2, [r0, #1]
 800524c:	dd2a      	ble.n	80052a4 <__exponent+0x70>
 800524e:	f10d 0407 	add.w	r4, sp, #7
 8005252:	46a4      	mov	ip, r4
 8005254:	270a      	movs	r7, #10
 8005256:	46a6      	mov	lr, r4
 8005258:	460a      	mov	r2, r1
 800525a:	fb91 f6f7 	sdiv	r6, r1, r7
 800525e:	fb07 1516 	mls	r5, r7, r6, r1
 8005262:	3530      	adds	r5, #48	; 0x30
 8005264:	2a63      	cmp	r2, #99	; 0x63
 8005266:	f104 34ff 	add.w	r4, r4, #4294967295
 800526a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800526e:	4631      	mov	r1, r6
 8005270:	dcf1      	bgt.n	8005256 <__exponent+0x22>
 8005272:	3130      	adds	r1, #48	; 0x30
 8005274:	f1ae 0502 	sub.w	r5, lr, #2
 8005278:	f804 1c01 	strb.w	r1, [r4, #-1]
 800527c:	1c44      	adds	r4, r0, #1
 800527e:	4629      	mov	r1, r5
 8005280:	4561      	cmp	r1, ip
 8005282:	d30a      	bcc.n	800529a <__exponent+0x66>
 8005284:	f10d 0209 	add.w	r2, sp, #9
 8005288:	eba2 020e 	sub.w	r2, r2, lr
 800528c:	4565      	cmp	r5, ip
 800528e:	bf88      	it	hi
 8005290:	2200      	movhi	r2, #0
 8005292:	4413      	add	r3, r2
 8005294:	1a18      	subs	r0, r3, r0
 8005296:	b003      	add	sp, #12
 8005298:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800529a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800529e:	f804 2f01 	strb.w	r2, [r4, #1]!
 80052a2:	e7ed      	b.n	8005280 <__exponent+0x4c>
 80052a4:	2330      	movs	r3, #48	; 0x30
 80052a6:	3130      	adds	r1, #48	; 0x30
 80052a8:	7083      	strb	r3, [r0, #2]
 80052aa:	70c1      	strb	r1, [r0, #3]
 80052ac:	1d03      	adds	r3, r0, #4
 80052ae:	e7f1      	b.n	8005294 <__exponent+0x60>

080052b0 <_printf_float>:
 80052b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052b4:	ed2d 8b02 	vpush	{d8}
 80052b8:	b08d      	sub	sp, #52	; 0x34
 80052ba:	460c      	mov	r4, r1
 80052bc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80052c0:	4616      	mov	r6, r2
 80052c2:	461f      	mov	r7, r3
 80052c4:	4605      	mov	r5, r0
 80052c6:	f001 fb47 	bl	8006958 <_localeconv_r>
 80052ca:	f8d0 a000 	ldr.w	sl, [r0]
 80052ce:	4650      	mov	r0, sl
 80052d0:	f7fa ff9e 	bl	8000210 <strlen>
 80052d4:	2300      	movs	r3, #0
 80052d6:	930a      	str	r3, [sp, #40]	; 0x28
 80052d8:	6823      	ldr	r3, [r4, #0]
 80052da:	9305      	str	r3, [sp, #20]
 80052dc:	f8d8 3000 	ldr.w	r3, [r8]
 80052e0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80052e4:	3307      	adds	r3, #7
 80052e6:	f023 0307 	bic.w	r3, r3, #7
 80052ea:	f103 0208 	add.w	r2, r3, #8
 80052ee:	f8c8 2000 	str.w	r2, [r8]
 80052f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80052fa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80052fe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005302:	9307      	str	r3, [sp, #28]
 8005304:	f8cd 8018 	str.w	r8, [sp, #24]
 8005308:	ee08 0a10 	vmov	s16, r0
 800530c:	4b9f      	ldr	r3, [pc, #636]	; (800558c <_printf_float+0x2dc>)
 800530e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005312:	f04f 32ff 	mov.w	r2, #4294967295
 8005316:	f7fb fc29 	bl	8000b6c <__aeabi_dcmpun>
 800531a:	bb88      	cbnz	r0, 8005380 <_printf_float+0xd0>
 800531c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005320:	4b9a      	ldr	r3, [pc, #616]	; (800558c <_printf_float+0x2dc>)
 8005322:	f04f 32ff 	mov.w	r2, #4294967295
 8005326:	f7fb fc03 	bl	8000b30 <__aeabi_dcmple>
 800532a:	bb48      	cbnz	r0, 8005380 <_printf_float+0xd0>
 800532c:	2200      	movs	r2, #0
 800532e:	2300      	movs	r3, #0
 8005330:	4640      	mov	r0, r8
 8005332:	4649      	mov	r1, r9
 8005334:	f7fb fbf2 	bl	8000b1c <__aeabi_dcmplt>
 8005338:	b110      	cbz	r0, 8005340 <_printf_float+0x90>
 800533a:	232d      	movs	r3, #45	; 0x2d
 800533c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005340:	4b93      	ldr	r3, [pc, #588]	; (8005590 <_printf_float+0x2e0>)
 8005342:	4894      	ldr	r0, [pc, #592]	; (8005594 <_printf_float+0x2e4>)
 8005344:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005348:	bf94      	ite	ls
 800534a:	4698      	movls	r8, r3
 800534c:	4680      	movhi	r8, r0
 800534e:	2303      	movs	r3, #3
 8005350:	6123      	str	r3, [r4, #16]
 8005352:	9b05      	ldr	r3, [sp, #20]
 8005354:	f023 0204 	bic.w	r2, r3, #4
 8005358:	6022      	str	r2, [r4, #0]
 800535a:	f04f 0900 	mov.w	r9, #0
 800535e:	9700      	str	r7, [sp, #0]
 8005360:	4633      	mov	r3, r6
 8005362:	aa0b      	add	r2, sp, #44	; 0x2c
 8005364:	4621      	mov	r1, r4
 8005366:	4628      	mov	r0, r5
 8005368:	f000 f9d8 	bl	800571c <_printf_common>
 800536c:	3001      	adds	r0, #1
 800536e:	f040 8090 	bne.w	8005492 <_printf_float+0x1e2>
 8005372:	f04f 30ff 	mov.w	r0, #4294967295
 8005376:	b00d      	add	sp, #52	; 0x34
 8005378:	ecbd 8b02 	vpop	{d8}
 800537c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005380:	4642      	mov	r2, r8
 8005382:	464b      	mov	r3, r9
 8005384:	4640      	mov	r0, r8
 8005386:	4649      	mov	r1, r9
 8005388:	f7fb fbf0 	bl	8000b6c <__aeabi_dcmpun>
 800538c:	b140      	cbz	r0, 80053a0 <_printf_float+0xf0>
 800538e:	464b      	mov	r3, r9
 8005390:	2b00      	cmp	r3, #0
 8005392:	bfbc      	itt	lt
 8005394:	232d      	movlt	r3, #45	; 0x2d
 8005396:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800539a:	487f      	ldr	r0, [pc, #508]	; (8005598 <_printf_float+0x2e8>)
 800539c:	4b7f      	ldr	r3, [pc, #508]	; (800559c <_printf_float+0x2ec>)
 800539e:	e7d1      	b.n	8005344 <_printf_float+0x94>
 80053a0:	6863      	ldr	r3, [r4, #4]
 80053a2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80053a6:	9206      	str	r2, [sp, #24]
 80053a8:	1c5a      	adds	r2, r3, #1
 80053aa:	d13f      	bne.n	800542c <_printf_float+0x17c>
 80053ac:	2306      	movs	r3, #6
 80053ae:	6063      	str	r3, [r4, #4]
 80053b0:	9b05      	ldr	r3, [sp, #20]
 80053b2:	6861      	ldr	r1, [r4, #4]
 80053b4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80053b8:	2300      	movs	r3, #0
 80053ba:	9303      	str	r3, [sp, #12]
 80053bc:	ab0a      	add	r3, sp, #40	; 0x28
 80053be:	e9cd b301 	strd	fp, r3, [sp, #4]
 80053c2:	ab09      	add	r3, sp, #36	; 0x24
 80053c4:	ec49 8b10 	vmov	d0, r8, r9
 80053c8:	9300      	str	r3, [sp, #0]
 80053ca:	6022      	str	r2, [r4, #0]
 80053cc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80053d0:	4628      	mov	r0, r5
 80053d2:	f7ff fecd 	bl	8005170 <__cvt>
 80053d6:	9b06      	ldr	r3, [sp, #24]
 80053d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80053da:	2b47      	cmp	r3, #71	; 0x47
 80053dc:	4680      	mov	r8, r0
 80053de:	d108      	bne.n	80053f2 <_printf_float+0x142>
 80053e0:	1cc8      	adds	r0, r1, #3
 80053e2:	db02      	blt.n	80053ea <_printf_float+0x13a>
 80053e4:	6863      	ldr	r3, [r4, #4]
 80053e6:	4299      	cmp	r1, r3
 80053e8:	dd41      	ble.n	800546e <_printf_float+0x1be>
 80053ea:	f1ab 0b02 	sub.w	fp, fp, #2
 80053ee:	fa5f fb8b 	uxtb.w	fp, fp
 80053f2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80053f6:	d820      	bhi.n	800543a <_printf_float+0x18a>
 80053f8:	3901      	subs	r1, #1
 80053fa:	465a      	mov	r2, fp
 80053fc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005400:	9109      	str	r1, [sp, #36]	; 0x24
 8005402:	f7ff ff17 	bl	8005234 <__exponent>
 8005406:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005408:	1813      	adds	r3, r2, r0
 800540a:	2a01      	cmp	r2, #1
 800540c:	4681      	mov	r9, r0
 800540e:	6123      	str	r3, [r4, #16]
 8005410:	dc02      	bgt.n	8005418 <_printf_float+0x168>
 8005412:	6822      	ldr	r2, [r4, #0]
 8005414:	07d2      	lsls	r2, r2, #31
 8005416:	d501      	bpl.n	800541c <_printf_float+0x16c>
 8005418:	3301      	adds	r3, #1
 800541a:	6123      	str	r3, [r4, #16]
 800541c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005420:	2b00      	cmp	r3, #0
 8005422:	d09c      	beq.n	800535e <_printf_float+0xae>
 8005424:	232d      	movs	r3, #45	; 0x2d
 8005426:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800542a:	e798      	b.n	800535e <_printf_float+0xae>
 800542c:	9a06      	ldr	r2, [sp, #24]
 800542e:	2a47      	cmp	r2, #71	; 0x47
 8005430:	d1be      	bne.n	80053b0 <_printf_float+0x100>
 8005432:	2b00      	cmp	r3, #0
 8005434:	d1bc      	bne.n	80053b0 <_printf_float+0x100>
 8005436:	2301      	movs	r3, #1
 8005438:	e7b9      	b.n	80053ae <_printf_float+0xfe>
 800543a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800543e:	d118      	bne.n	8005472 <_printf_float+0x1c2>
 8005440:	2900      	cmp	r1, #0
 8005442:	6863      	ldr	r3, [r4, #4]
 8005444:	dd0b      	ble.n	800545e <_printf_float+0x1ae>
 8005446:	6121      	str	r1, [r4, #16]
 8005448:	b913      	cbnz	r3, 8005450 <_printf_float+0x1a0>
 800544a:	6822      	ldr	r2, [r4, #0]
 800544c:	07d0      	lsls	r0, r2, #31
 800544e:	d502      	bpl.n	8005456 <_printf_float+0x1a6>
 8005450:	3301      	adds	r3, #1
 8005452:	440b      	add	r3, r1
 8005454:	6123      	str	r3, [r4, #16]
 8005456:	65a1      	str	r1, [r4, #88]	; 0x58
 8005458:	f04f 0900 	mov.w	r9, #0
 800545c:	e7de      	b.n	800541c <_printf_float+0x16c>
 800545e:	b913      	cbnz	r3, 8005466 <_printf_float+0x1b6>
 8005460:	6822      	ldr	r2, [r4, #0]
 8005462:	07d2      	lsls	r2, r2, #31
 8005464:	d501      	bpl.n	800546a <_printf_float+0x1ba>
 8005466:	3302      	adds	r3, #2
 8005468:	e7f4      	b.n	8005454 <_printf_float+0x1a4>
 800546a:	2301      	movs	r3, #1
 800546c:	e7f2      	b.n	8005454 <_printf_float+0x1a4>
 800546e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005472:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005474:	4299      	cmp	r1, r3
 8005476:	db05      	blt.n	8005484 <_printf_float+0x1d4>
 8005478:	6823      	ldr	r3, [r4, #0]
 800547a:	6121      	str	r1, [r4, #16]
 800547c:	07d8      	lsls	r0, r3, #31
 800547e:	d5ea      	bpl.n	8005456 <_printf_float+0x1a6>
 8005480:	1c4b      	adds	r3, r1, #1
 8005482:	e7e7      	b.n	8005454 <_printf_float+0x1a4>
 8005484:	2900      	cmp	r1, #0
 8005486:	bfd4      	ite	le
 8005488:	f1c1 0202 	rsble	r2, r1, #2
 800548c:	2201      	movgt	r2, #1
 800548e:	4413      	add	r3, r2
 8005490:	e7e0      	b.n	8005454 <_printf_float+0x1a4>
 8005492:	6823      	ldr	r3, [r4, #0]
 8005494:	055a      	lsls	r2, r3, #21
 8005496:	d407      	bmi.n	80054a8 <_printf_float+0x1f8>
 8005498:	6923      	ldr	r3, [r4, #16]
 800549a:	4642      	mov	r2, r8
 800549c:	4631      	mov	r1, r6
 800549e:	4628      	mov	r0, r5
 80054a0:	47b8      	blx	r7
 80054a2:	3001      	adds	r0, #1
 80054a4:	d12c      	bne.n	8005500 <_printf_float+0x250>
 80054a6:	e764      	b.n	8005372 <_printf_float+0xc2>
 80054a8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80054ac:	f240 80e0 	bls.w	8005670 <_printf_float+0x3c0>
 80054b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80054b4:	2200      	movs	r2, #0
 80054b6:	2300      	movs	r3, #0
 80054b8:	f7fb fb26 	bl	8000b08 <__aeabi_dcmpeq>
 80054bc:	2800      	cmp	r0, #0
 80054be:	d034      	beq.n	800552a <_printf_float+0x27a>
 80054c0:	4a37      	ldr	r2, [pc, #220]	; (80055a0 <_printf_float+0x2f0>)
 80054c2:	2301      	movs	r3, #1
 80054c4:	4631      	mov	r1, r6
 80054c6:	4628      	mov	r0, r5
 80054c8:	47b8      	blx	r7
 80054ca:	3001      	adds	r0, #1
 80054cc:	f43f af51 	beq.w	8005372 <_printf_float+0xc2>
 80054d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80054d4:	429a      	cmp	r2, r3
 80054d6:	db02      	blt.n	80054de <_printf_float+0x22e>
 80054d8:	6823      	ldr	r3, [r4, #0]
 80054da:	07d8      	lsls	r0, r3, #31
 80054dc:	d510      	bpl.n	8005500 <_printf_float+0x250>
 80054de:	ee18 3a10 	vmov	r3, s16
 80054e2:	4652      	mov	r2, sl
 80054e4:	4631      	mov	r1, r6
 80054e6:	4628      	mov	r0, r5
 80054e8:	47b8      	blx	r7
 80054ea:	3001      	adds	r0, #1
 80054ec:	f43f af41 	beq.w	8005372 <_printf_float+0xc2>
 80054f0:	f04f 0800 	mov.w	r8, #0
 80054f4:	f104 091a 	add.w	r9, r4, #26
 80054f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054fa:	3b01      	subs	r3, #1
 80054fc:	4543      	cmp	r3, r8
 80054fe:	dc09      	bgt.n	8005514 <_printf_float+0x264>
 8005500:	6823      	ldr	r3, [r4, #0]
 8005502:	079b      	lsls	r3, r3, #30
 8005504:	f100 8105 	bmi.w	8005712 <_printf_float+0x462>
 8005508:	68e0      	ldr	r0, [r4, #12]
 800550a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800550c:	4298      	cmp	r0, r3
 800550e:	bfb8      	it	lt
 8005510:	4618      	movlt	r0, r3
 8005512:	e730      	b.n	8005376 <_printf_float+0xc6>
 8005514:	2301      	movs	r3, #1
 8005516:	464a      	mov	r2, r9
 8005518:	4631      	mov	r1, r6
 800551a:	4628      	mov	r0, r5
 800551c:	47b8      	blx	r7
 800551e:	3001      	adds	r0, #1
 8005520:	f43f af27 	beq.w	8005372 <_printf_float+0xc2>
 8005524:	f108 0801 	add.w	r8, r8, #1
 8005528:	e7e6      	b.n	80054f8 <_printf_float+0x248>
 800552a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800552c:	2b00      	cmp	r3, #0
 800552e:	dc39      	bgt.n	80055a4 <_printf_float+0x2f4>
 8005530:	4a1b      	ldr	r2, [pc, #108]	; (80055a0 <_printf_float+0x2f0>)
 8005532:	2301      	movs	r3, #1
 8005534:	4631      	mov	r1, r6
 8005536:	4628      	mov	r0, r5
 8005538:	47b8      	blx	r7
 800553a:	3001      	adds	r0, #1
 800553c:	f43f af19 	beq.w	8005372 <_printf_float+0xc2>
 8005540:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005544:	4313      	orrs	r3, r2
 8005546:	d102      	bne.n	800554e <_printf_float+0x29e>
 8005548:	6823      	ldr	r3, [r4, #0]
 800554a:	07d9      	lsls	r1, r3, #31
 800554c:	d5d8      	bpl.n	8005500 <_printf_float+0x250>
 800554e:	ee18 3a10 	vmov	r3, s16
 8005552:	4652      	mov	r2, sl
 8005554:	4631      	mov	r1, r6
 8005556:	4628      	mov	r0, r5
 8005558:	47b8      	blx	r7
 800555a:	3001      	adds	r0, #1
 800555c:	f43f af09 	beq.w	8005372 <_printf_float+0xc2>
 8005560:	f04f 0900 	mov.w	r9, #0
 8005564:	f104 0a1a 	add.w	sl, r4, #26
 8005568:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800556a:	425b      	negs	r3, r3
 800556c:	454b      	cmp	r3, r9
 800556e:	dc01      	bgt.n	8005574 <_printf_float+0x2c4>
 8005570:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005572:	e792      	b.n	800549a <_printf_float+0x1ea>
 8005574:	2301      	movs	r3, #1
 8005576:	4652      	mov	r2, sl
 8005578:	4631      	mov	r1, r6
 800557a:	4628      	mov	r0, r5
 800557c:	47b8      	blx	r7
 800557e:	3001      	adds	r0, #1
 8005580:	f43f aef7 	beq.w	8005372 <_printf_float+0xc2>
 8005584:	f109 0901 	add.w	r9, r9, #1
 8005588:	e7ee      	b.n	8005568 <_printf_float+0x2b8>
 800558a:	bf00      	nop
 800558c:	7fefffff 	.word	0x7fefffff
 8005590:	08007c44 	.word	0x08007c44
 8005594:	08007c48 	.word	0x08007c48
 8005598:	08007c50 	.word	0x08007c50
 800559c:	08007c4c 	.word	0x08007c4c
 80055a0:	08007c54 	.word	0x08007c54
 80055a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80055a8:	429a      	cmp	r2, r3
 80055aa:	bfa8      	it	ge
 80055ac:	461a      	movge	r2, r3
 80055ae:	2a00      	cmp	r2, #0
 80055b0:	4691      	mov	r9, r2
 80055b2:	dc37      	bgt.n	8005624 <_printf_float+0x374>
 80055b4:	f04f 0b00 	mov.w	fp, #0
 80055b8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055bc:	f104 021a 	add.w	r2, r4, #26
 80055c0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80055c2:	9305      	str	r3, [sp, #20]
 80055c4:	eba3 0309 	sub.w	r3, r3, r9
 80055c8:	455b      	cmp	r3, fp
 80055ca:	dc33      	bgt.n	8005634 <_printf_float+0x384>
 80055cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80055d0:	429a      	cmp	r2, r3
 80055d2:	db3b      	blt.n	800564c <_printf_float+0x39c>
 80055d4:	6823      	ldr	r3, [r4, #0]
 80055d6:	07da      	lsls	r2, r3, #31
 80055d8:	d438      	bmi.n	800564c <_printf_float+0x39c>
 80055da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055dc:	9a05      	ldr	r2, [sp, #20]
 80055de:	9909      	ldr	r1, [sp, #36]	; 0x24
 80055e0:	1a9a      	subs	r2, r3, r2
 80055e2:	eba3 0901 	sub.w	r9, r3, r1
 80055e6:	4591      	cmp	r9, r2
 80055e8:	bfa8      	it	ge
 80055ea:	4691      	movge	r9, r2
 80055ec:	f1b9 0f00 	cmp.w	r9, #0
 80055f0:	dc35      	bgt.n	800565e <_printf_float+0x3ae>
 80055f2:	f04f 0800 	mov.w	r8, #0
 80055f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055fa:	f104 0a1a 	add.w	sl, r4, #26
 80055fe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005602:	1a9b      	subs	r3, r3, r2
 8005604:	eba3 0309 	sub.w	r3, r3, r9
 8005608:	4543      	cmp	r3, r8
 800560a:	f77f af79 	ble.w	8005500 <_printf_float+0x250>
 800560e:	2301      	movs	r3, #1
 8005610:	4652      	mov	r2, sl
 8005612:	4631      	mov	r1, r6
 8005614:	4628      	mov	r0, r5
 8005616:	47b8      	blx	r7
 8005618:	3001      	adds	r0, #1
 800561a:	f43f aeaa 	beq.w	8005372 <_printf_float+0xc2>
 800561e:	f108 0801 	add.w	r8, r8, #1
 8005622:	e7ec      	b.n	80055fe <_printf_float+0x34e>
 8005624:	4613      	mov	r3, r2
 8005626:	4631      	mov	r1, r6
 8005628:	4642      	mov	r2, r8
 800562a:	4628      	mov	r0, r5
 800562c:	47b8      	blx	r7
 800562e:	3001      	adds	r0, #1
 8005630:	d1c0      	bne.n	80055b4 <_printf_float+0x304>
 8005632:	e69e      	b.n	8005372 <_printf_float+0xc2>
 8005634:	2301      	movs	r3, #1
 8005636:	4631      	mov	r1, r6
 8005638:	4628      	mov	r0, r5
 800563a:	9205      	str	r2, [sp, #20]
 800563c:	47b8      	blx	r7
 800563e:	3001      	adds	r0, #1
 8005640:	f43f ae97 	beq.w	8005372 <_printf_float+0xc2>
 8005644:	9a05      	ldr	r2, [sp, #20]
 8005646:	f10b 0b01 	add.w	fp, fp, #1
 800564a:	e7b9      	b.n	80055c0 <_printf_float+0x310>
 800564c:	ee18 3a10 	vmov	r3, s16
 8005650:	4652      	mov	r2, sl
 8005652:	4631      	mov	r1, r6
 8005654:	4628      	mov	r0, r5
 8005656:	47b8      	blx	r7
 8005658:	3001      	adds	r0, #1
 800565a:	d1be      	bne.n	80055da <_printf_float+0x32a>
 800565c:	e689      	b.n	8005372 <_printf_float+0xc2>
 800565e:	9a05      	ldr	r2, [sp, #20]
 8005660:	464b      	mov	r3, r9
 8005662:	4442      	add	r2, r8
 8005664:	4631      	mov	r1, r6
 8005666:	4628      	mov	r0, r5
 8005668:	47b8      	blx	r7
 800566a:	3001      	adds	r0, #1
 800566c:	d1c1      	bne.n	80055f2 <_printf_float+0x342>
 800566e:	e680      	b.n	8005372 <_printf_float+0xc2>
 8005670:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005672:	2a01      	cmp	r2, #1
 8005674:	dc01      	bgt.n	800567a <_printf_float+0x3ca>
 8005676:	07db      	lsls	r3, r3, #31
 8005678:	d538      	bpl.n	80056ec <_printf_float+0x43c>
 800567a:	2301      	movs	r3, #1
 800567c:	4642      	mov	r2, r8
 800567e:	4631      	mov	r1, r6
 8005680:	4628      	mov	r0, r5
 8005682:	47b8      	blx	r7
 8005684:	3001      	adds	r0, #1
 8005686:	f43f ae74 	beq.w	8005372 <_printf_float+0xc2>
 800568a:	ee18 3a10 	vmov	r3, s16
 800568e:	4652      	mov	r2, sl
 8005690:	4631      	mov	r1, r6
 8005692:	4628      	mov	r0, r5
 8005694:	47b8      	blx	r7
 8005696:	3001      	adds	r0, #1
 8005698:	f43f ae6b 	beq.w	8005372 <_printf_float+0xc2>
 800569c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80056a0:	2200      	movs	r2, #0
 80056a2:	2300      	movs	r3, #0
 80056a4:	f7fb fa30 	bl	8000b08 <__aeabi_dcmpeq>
 80056a8:	b9d8      	cbnz	r0, 80056e2 <_printf_float+0x432>
 80056aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056ac:	f108 0201 	add.w	r2, r8, #1
 80056b0:	3b01      	subs	r3, #1
 80056b2:	4631      	mov	r1, r6
 80056b4:	4628      	mov	r0, r5
 80056b6:	47b8      	blx	r7
 80056b8:	3001      	adds	r0, #1
 80056ba:	d10e      	bne.n	80056da <_printf_float+0x42a>
 80056bc:	e659      	b.n	8005372 <_printf_float+0xc2>
 80056be:	2301      	movs	r3, #1
 80056c0:	4652      	mov	r2, sl
 80056c2:	4631      	mov	r1, r6
 80056c4:	4628      	mov	r0, r5
 80056c6:	47b8      	blx	r7
 80056c8:	3001      	adds	r0, #1
 80056ca:	f43f ae52 	beq.w	8005372 <_printf_float+0xc2>
 80056ce:	f108 0801 	add.w	r8, r8, #1
 80056d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056d4:	3b01      	subs	r3, #1
 80056d6:	4543      	cmp	r3, r8
 80056d8:	dcf1      	bgt.n	80056be <_printf_float+0x40e>
 80056da:	464b      	mov	r3, r9
 80056dc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80056e0:	e6dc      	b.n	800549c <_printf_float+0x1ec>
 80056e2:	f04f 0800 	mov.w	r8, #0
 80056e6:	f104 0a1a 	add.w	sl, r4, #26
 80056ea:	e7f2      	b.n	80056d2 <_printf_float+0x422>
 80056ec:	2301      	movs	r3, #1
 80056ee:	4642      	mov	r2, r8
 80056f0:	e7df      	b.n	80056b2 <_printf_float+0x402>
 80056f2:	2301      	movs	r3, #1
 80056f4:	464a      	mov	r2, r9
 80056f6:	4631      	mov	r1, r6
 80056f8:	4628      	mov	r0, r5
 80056fa:	47b8      	blx	r7
 80056fc:	3001      	adds	r0, #1
 80056fe:	f43f ae38 	beq.w	8005372 <_printf_float+0xc2>
 8005702:	f108 0801 	add.w	r8, r8, #1
 8005706:	68e3      	ldr	r3, [r4, #12]
 8005708:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800570a:	1a5b      	subs	r3, r3, r1
 800570c:	4543      	cmp	r3, r8
 800570e:	dcf0      	bgt.n	80056f2 <_printf_float+0x442>
 8005710:	e6fa      	b.n	8005508 <_printf_float+0x258>
 8005712:	f04f 0800 	mov.w	r8, #0
 8005716:	f104 0919 	add.w	r9, r4, #25
 800571a:	e7f4      	b.n	8005706 <_printf_float+0x456>

0800571c <_printf_common>:
 800571c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005720:	4616      	mov	r6, r2
 8005722:	4699      	mov	r9, r3
 8005724:	688a      	ldr	r2, [r1, #8]
 8005726:	690b      	ldr	r3, [r1, #16]
 8005728:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800572c:	4293      	cmp	r3, r2
 800572e:	bfb8      	it	lt
 8005730:	4613      	movlt	r3, r2
 8005732:	6033      	str	r3, [r6, #0]
 8005734:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005738:	4607      	mov	r7, r0
 800573a:	460c      	mov	r4, r1
 800573c:	b10a      	cbz	r2, 8005742 <_printf_common+0x26>
 800573e:	3301      	adds	r3, #1
 8005740:	6033      	str	r3, [r6, #0]
 8005742:	6823      	ldr	r3, [r4, #0]
 8005744:	0699      	lsls	r1, r3, #26
 8005746:	bf42      	ittt	mi
 8005748:	6833      	ldrmi	r3, [r6, #0]
 800574a:	3302      	addmi	r3, #2
 800574c:	6033      	strmi	r3, [r6, #0]
 800574e:	6825      	ldr	r5, [r4, #0]
 8005750:	f015 0506 	ands.w	r5, r5, #6
 8005754:	d106      	bne.n	8005764 <_printf_common+0x48>
 8005756:	f104 0a19 	add.w	sl, r4, #25
 800575a:	68e3      	ldr	r3, [r4, #12]
 800575c:	6832      	ldr	r2, [r6, #0]
 800575e:	1a9b      	subs	r3, r3, r2
 8005760:	42ab      	cmp	r3, r5
 8005762:	dc26      	bgt.n	80057b2 <_printf_common+0x96>
 8005764:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005768:	1e13      	subs	r3, r2, #0
 800576a:	6822      	ldr	r2, [r4, #0]
 800576c:	bf18      	it	ne
 800576e:	2301      	movne	r3, #1
 8005770:	0692      	lsls	r2, r2, #26
 8005772:	d42b      	bmi.n	80057cc <_printf_common+0xb0>
 8005774:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005778:	4649      	mov	r1, r9
 800577a:	4638      	mov	r0, r7
 800577c:	47c0      	blx	r8
 800577e:	3001      	adds	r0, #1
 8005780:	d01e      	beq.n	80057c0 <_printf_common+0xa4>
 8005782:	6823      	ldr	r3, [r4, #0]
 8005784:	68e5      	ldr	r5, [r4, #12]
 8005786:	6832      	ldr	r2, [r6, #0]
 8005788:	f003 0306 	and.w	r3, r3, #6
 800578c:	2b04      	cmp	r3, #4
 800578e:	bf08      	it	eq
 8005790:	1aad      	subeq	r5, r5, r2
 8005792:	68a3      	ldr	r3, [r4, #8]
 8005794:	6922      	ldr	r2, [r4, #16]
 8005796:	bf0c      	ite	eq
 8005798:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800579c:	2500      	movne	r5, #0
 800579e:	4293      	cmp	r3, r2
 80057a0:	bfc4      	itt	gt
 80057a2:	1a9b      	subgt	r3, r3, r2
 80057a4:	18ed      	addgt	r5, r5, r3
 80057a6:	2600      	movs	r6, #0
 80057a8:	341a      	adds	r4, #26
 80057aa:	42b5      	cmp	r5, r6
 80057ac:	d11a      	bne.n	80057e4 <_printf_common+0xc8>
 80057ae:	2000      	movs	r0, #0
 80057b0:	e008      	b.n	80057c4 <_printf_common+0xa8>
 80057b2:	2301      	movs	r3, #1
 80057b4:	4652      	mov	r2, sl
 80057b6:	4649      	mov	r1, r9
 80057b8:	4638      	mov	r0, r7
 80057ba:	47c0      	blx	r8
 80057bc:	3001      	adds	r0, #1
 80057be:	d103      	bne.n	80057c8 <_printf_common+0xac>
 80057c0:	f04f 30ff 	mov.w	r0, #4294967295
 80057c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057c8:	3501      	adds	r5, #1
 80057ca:	e7c6      	b.n	800575a <_printf_common+0x3e>
 80057cc:	18e1      	adds	r1, r4, r3
 80057ce:	1c5a      	adds	r2, r3, #1
 80057d0:	2030      	movs	r0, #48	; 0x30
 80057d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80057d6:	4422      	add	r2, r4
 80057d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80057dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80057e0:	3302      	adds	r3, #2
 80057e2:	e7c7      	b.n	8005774 <_printf_common+0x58>
 80057e4:	2301      	movs	r3, #1
 80057e6:	4622      	mov	r2, r4
 80057e8:	4649      	mov	r1, r9
 80057ea:	4638      	mov	r0, r7
 80057ec:	47c0      	blx	r8
 80057ee:	3001      	adds	r0, #1
 80057f0:	d0e6      	beq.n	80057c0 <_printf_common+0xa4>
 80057f2:	3601      	adds	r6, #1
 80057f4:	e7d9      	b.n	80057aa <_printf_common+0x8e>
	...

080057f8 <_printf_i>:
 80057f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057fc:	7e0f      	ldrb	r7, [r1, #24]
 80057fe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005800:	2f78      	cmp	r7, #120	; 0x78
 8005802:	4691      	mov	r9, r2
 8005804:	4680      	mov	r8, r0
 8005806:	460c      	mov	r4, r1
 8005808:	469a      	mov	sl, r3
 800580a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800580e:	d807      	bhi.n	8005820 <_printf_i+0x28>
 8005810:	2f62      	cmp	r7, #98	; 0x62
 8005812:	d80a      	bhi.n	800582a <_printf_i+0x32>
 8005814:	2f00      	cmp	r7, #0
 8005816:	f000 80d8 	beq.w	80059ca <_printf_i+0x1d2>
 800581a:	2f58      	cmp	r7, #88	; 0x58
 800581c:	f000 80a3 	beq.w	8005966 <_printf_i+0x16e>
 8005820:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005824:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005828:	e03a      	b.n	80058a0 <_printf_i+0xa8>
 800582a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800582e:	2b15      	cmp	r3, #21
 8005830:	d8f6      	bhi.n	8005820 <_printf_i+0x28>
 8005832:	a101      	add	r1, pc, #4	; (adr r1, 8005838 <_printf_i+0x40>)
 8005834:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005838:	08005891 	.word	0x08005891
 800583c:	080058a5 	.word	0x080058a5
 8005840:	08005821 	.word	0x08005821
 8005844:	08005821 	.word	0x08005821
 8005848:	08005821 	.word	0x08005821
 800584c:	08005821 	.word	0x08005821
 8005850:	080058a5 	.word	0x080058a5
 8005854:	08005821 	.word	0x08005821
 8005858:	08005821 	.word	0x08005821
 800585c:	08005821 	.word	0x08005821
 8005860:	08005821 	.word	0x08005821
 8005864:	080059b1 	.word	0x080059b1
 8005868:	080058d5 	.word	0x080058d5
 800586c:	08005993 	.word	0x08005993
 8005870:	08005821 	.word	0x08005821
 8005874:	08005821 	.word	0x08005821
 8005878:	080059d3 	.word	0x080059d3
 800587c:	08005821 	.word	0x08005821
 8005880:	080058d5 	.word	0x080058d5
 8005884:	08005821 	.word	0x08005821
 8005888:	08005821 	.word	0x08005821
 800588c:	0800599b 	.word	0x0800599b
 8005890:	682b      	ldr	r3, [r5, #0]
 8005892:	1d1a      	adds	r2, r3, #4
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	602a      	str	r2, [r5, #0]
 8005898:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800589c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80058a0:	2301      	movs	r3, #1
 80058a2:	e0a3      	b.n	80059ec <_printf_i+0x1f4>
 80058a4:	6820      	ldr	r0, [r4, #0]
 80058a6:	6829      	ldr	r1, [r5, #0]
 80058a8:	0606      	lsls	r6, r0, #24
 80058aa:	f101 0304 	add.w	r3, r1, #4
 80058ae:	d50a      	bpl.n	80058c6 <_printf_i+0xce>
 80058b0:	680e      	ldr	r6, [r1, #0]
 80058b2:	602b      	str	r3, [r5, #0]
 80058b4:	2e00      	cmp	r6, #0
 80058b6:	da03      	bge.n	80058c0 <_printf_i+0xc8>
 80058b8:	232d      	movs	r3, #45	; 0x2d
 80058ba:	4276      	negs	r6, r6
 80058bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058c0:	485e      	ldr	r0, [pc, #376]	; (8005a3c <_printf_i+0x244>)
 80058c2:	230a      	movs	r3, #10
 80058c4:	e019      	b.n	80058fa <_printf_i+0x102>
 80058c6:	680e      	ldr	r6, [r1, #0]
 80058c8:	602b      	str	r3, [r5, #0]
 80058ca:	f010 0f40 	tst.w	r0, #64	; 0x40
 80058ce:	bf18      	it	ne
 80058d0:	b236      	sxthne	r6, r6
 80058d2:	e7ef      	b.n	80058b4 <_printf_i+0xbc>
 80058d4:	682b      	ldr	r3, [r5, #0]
 80058d6:	6820      	ldr	r0, [r4, #0]
 80058d8:	1d19      	adds	r1, r3, #4
 80058da:	6029      	str	r1, [r5, #0]
 80058dc:	0601      	lsls	r1, r0, #24
 80058de:	d501      	bpl.n	80058e4 <_printf_i+0xec>
 80058e0:	681e      	ldr	r6, [r3, #0]
 80058e2:	e002      	b.n	80058ea <_printf_i+0xf2>
 80058e4:	0646      	lsls	r6, r0, #25
 80058e6:	d5fb      	bpl.n	80058e0 <_printf_i+0xe8>
 80058e8:	881e      	ldrh	r6, [r3, #0]
 80058ea:	4854      	ldr	r0, [pc, #336]	; (8005a3c <_printf_i+0x244>)
 80058ec:	2f6f      	cmp	r7, #111	; 0x6f
 80058ee:	bf0c      	ite	eq
 80058f0:	2308      	moveq	r3, #8
 80058f2:	230a      	movne	r3, #10
 80058f4:	2100      	movs	r1, #0
 80058f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80058fa:	6865      	ldr	r5, [r4, #4]
 80058fc:	60a5      	str	r5, [r4, #8]
 80058fe:	2d00      	cmp	r5, #0
 8005900:	bfa2      	ittt	ge
 8005902:	6821      	ldrge	r1, [r4, #0]
 8005904:	f021 0104 	bicge.w	r1, r1, #4
 8005908:	6021      	strge	r1, [r4, #0]
 800590a:	b90e      	cbnz	r6, 8005910 <_printf_i+0x118>
 800590c:	2d00      	cmp	r5, #0
 800590e:	d04d      	beq.n	80059ac <_printf_i+0x1b4>
 8005910:	4615      	mov	r5, r2
 8005912:	fbb6 f1f3 	udiv	r1, r6, r3
 8005916:	fb03 6711 	mls	r7, r3, r1, r6
 800591a:	5dc7      	ldrb	r7, [r0, r7]
 800591c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005920:	4637      	mov	r7, r6
 8005922:	42bb      	cmp	r3, r7
 8005924:	460e      	mov	r6, r1
 8005926:	d9f4      	bls.n	8005912 <_printf_i+0x11a>
 8005928:	2b08      	cmp	r3, #8
 800592a:	d10b      	bne.n	8005944 <_printf_i+0x14c>
 800592c:	6823      	ldr	r3, [r4, #0]
 800592e:	07de      	lsls	r6, r3, #31
 8005930:	d508      	bpl.n	8005944 <_printf_i+0x14c>
 8005932:	6923      	ldr	r3, [r4, #16]
 8005934:	6861      	ldr	r1, [r4, #4]
 8005936:	4299      	cmp	r1, r3
 8005938:	bfde      	ittt	le
 800593a:	2330      	movle	r3, #48	; 0x30
 800593c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005940:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005944:	1b52      	subs	r2, r2, r5
 8005946:	6122      	str	r2, [r4, #16]
 8005948:	f8cd a000 	str.w	sl, [sp]
 800594c:	464b      	mov	r3, r9
 800594e:	aa03      	add	r2, sp, #12
 8005950:	4621      	mov	r1, r4
 8005952:	4640      	mov	r0, r8
 8005954:	f7ff fee2 	bl	800571c <_printf_common>
 8005958:	3001      	adds	r0, #1
 800595a:	d14c      	bne.n	80059f6 <_printf_i+0x1fe>
 800595c:	f04f 30ff 	mov.w	r0, #4294967295
 8005960:	b004      	add	sp, #16
 8005962:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005966:	4835      	ldr	r0, [pc, #212]	; (8005a3c <_printf_i+0x244>)
 8005968:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800596c:	6829      	ldr	r1, [r5, #0]
 800596e:	6823      	ldr	r3, [r4, #0]
 8005970:	f851 6b04 	ldr.w	r6, [r1], #4
 8005974:	6029      	str	r1, [r5, #0]
 8005976:	061d      	lsls	r5, r3, #24
 8005978:	d514      	bpl.n	80059a4 <_printf_i+0x1ac>
 800597a:	07df      	lsls	r7, r3, #31
 800597c:	bf44      	itt	mi
 800597e:	f043 0320 	orrmi.w	r3, r3, #32
 8005982:	6023      	strmi	r3, [r4, #0]
 8005984:	b91e      	cbnz	r6, 800598e <_printf_i+0x196>
 8005986:	6823      	ldr	r3, [r4, #0]
 8005988:	f023 0320 	bic.w	r3, r3, #32
 800598c:	6023      	str	r3, [r4, #0]
 800598e:	2310      	movs	r3, #16
 8005990:	e7b0      	b.n	80058f4 <_printf_i+0xfc>
 8005992:	6823      	ldr	r3, [r4, #0]
 8005994:	f043 0320 	orr.w	r3, r3, #32
 8005998:	6023      	str	r3, [r4, #0]
 800599a:	2378      	movs	r3, #120	; 0x78
 800599c:	4828      	ldr	r0, [pc, #160]	; (8005a40 <_printf_i+0x248>)
 800599e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80059a2:	e7e3      	b.n	800596c <_printf_i+0x174>
 80059a4:	0659      	lsls	r1, r3, #25
 80059a6:	bf48      	it	mi
 80059a8:	b2b6      	uxthmi	r6, r6
 80059aa:	e7e6      	b.n	800597a <_printf_i+0x182>
 80059ac:	4615      	mov	r5, r2
 80059ae:	e7bb      	b.n	8005928 <_printf_i+0x130>
 80059b0:	682b      	ldr	r3, [r5, #0]
 80059b2:	6826      	ldr	r6, [r4, #0]
 80059b4:	6961      	ldr	r1, [r4, #20]
 80059b6:	1d18      	adds	r0, r3, #4
 80059b8:	6028      	str	r0, [r5, #0]
 80059ba:	0635      	lsls	r5, r6, #24
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	d501      	bpl.n	80059c4 <_printf_i+0x1cc>
 80059c0:	6019      	str	r1, [r3, #0]
 80059c2:	e002      	b.n	80059ca <_printf_i+0x1d2>
 80059c4:	0670      	lsls	r0, r6, #25
 80059c6:	d5fb      	bpl.n	80059c0 <_printf_i+0x1c8>
 80059c8:	8019      	strh	r1, [r3, #0]
 80059ca:	2300      	movs	r3, #0
 80059cc:	6123      	str	r3, [r4, #16]
 80059ce:	4615      	mov	r5, r2
 80059d0:	e7ba      	b.n	8005948 <_printf_i+0x150>
 80059d2:	682b      	ldr	r3, [r5, #0]
 80059d4:	1d1a      	adds	r2, r3, #4
 80059d6:	602a      	str	r2, [r5, #0]
 80059d8:	681d      	ldr	r5, [r3, #0]
 80059da:	6862      	ldr	r2, [r4, #4]
 80059dc:	2100      	movs	r1, #0
 80059de:	4628      	mov	r0, r5
 80059e0:	f7fa fc1e 	bl	8000220 <memchr>
 80059e4:	b108      	cbz	r0, 80059ea <_printf_i+0x1f2>
 80059e6:	1b40      	subs	r0, r0, r5
 80059e8:	6060      	str	r0, [r4, #4]
 80059ea:	6863      	ldr	r3, [r4, #4]
 80059ec:	6123      	str	r3, [r4, #16]
 80059ee:	2300      	movs	r3, #0
 80059f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059f4:	e7a8      	b.n	8005948 <_printf_i+0x150>
 80059f6:	6923      	ldr	r3, [r4, #16]
 80059f8:	462a      	mov	r2, r5
 80059fa:	4649      	mov	r1, r9
 80059fc:	4640      	mov	r0, r8
 80059fe:	47d0      	blx	sl
 8005a00:	3001      	adds	r0, #1
 8005a02:	d0ab      	beq.n	800595c <_printf_i+0x164>
 8005a04:	6823      	ldr	r3, [r4, #0]
 8005a06:	079b      	lsls	r3, r3, #30
 8005a08:	d413      	bmi.n	8005a32 <_printf_i+0x23a>
 8005a0a:	68e0      	ldr	r0, [r4, #12]
 8005a0c:	9b03      	ldr	r3, [sp, #12]
 8005a0e:	4298      	cmp	r0, r3
 8005a10:	bfb8      	it	lt
 8005a12:	4618      	movlt	r0, r3
 8005a14:	e7a4      	b.n	8005960 <_printf_i+0x168>
 8005a16:	2301      	movs	r3, #1
 8005a18:	4632      	mov	r2, r6
 8005a1a:	4649      	mov	r1, r9
 8005a1c:	4640      	mov	r0, r8
 8005a1e:	47d0      	blx	sl
 8005a20:	3001      	adds	r0, #1
 8005a22:	d09b      	beq.n	800595c <_printf_i+0x164>
 8005a24:	3501      	adds	r5, #1
 8005a26:	68e3      	ldr	r3, [r4, #12]
 8005a28:	9903      	ldr	r1, [sp, #12]
 8005a2a:	1a5b      	subs	r3, r3, r1
 8005a2c:	42ab      	cmp	r3, r5
 8005a2e:	dcf2      	bgt.n	8005a16 <_printf_i+0x21e>
 8005a30:	e7eb      	b.n	8005a0a <_printf_i+0x212>
 8005a32:	2500      	movs	r5, #0
 8005a34:	f104 0619 	add.w	r6, r4, #25
 8005a38:	e7f5      	b.n	8005a26 <_printf_i+0x22e>
 8005a3a:	bf00      	nop
 8005a3c:	08007c56 	.word	0x08007c56
 8005a40:	08007c67 	.word	0x08007c67

08005a44 <iprintf>:
 8005a44:	b40f      	push	{r0, r1, r2, r3}
 8005a46:	4b0a      	ldr	r3, [pc, #40]	; (8005a70 <iprintf+0x2c>)
 8005a48:	b513      	push	{r0, r1, r4, lr}
 8005a4a:	681c      	ldr	r4, [r3, #0]
 8005a4c:	b124      	cbz	r4, 8005a58 <iprintf+0x14>
 8005a4e:	69a3      	ldr	r3, [r4, #24]
 8005a50:	b913      	cbnz	r3, 8005a58 <iprintf+0x14>
 8005a52:	4620      	mov	r0, r4
 8005a54:	f000 fee2 	bl	800681c <__sinit>
 8005a58:	ab05      	add	r3, sp, #20
 8005a5a:	9a04      	ldr	r2, [sp, #16]
 8005a5c:	68a1      	ldr	r1, [r4, #8]
 8005a5e:	9301      	str	r3, [sp, #4]
 8005a60:	4620      	mov	r0, r4
 8005a62:	f001 fc3b 	bl	80072dc <_vfiprintf_r>
 8005a66:	b002      	add	sp, #8
 8005a68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a6c:	b004      	add	sp, #16
 8005a6e:	4770      	bx	lr
 8005a70:	2000000c 	.word	0x2000000c

08005a74 <quorem>:
 8005a74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a78:	6903      	ldr	r3, [r0, #16]
 8005a7a:	690c      	ldr	r4, [r1, #16]
 8005a7c:	42a3      	cmp	r3, r4
 8005a7e:	4607      	mov	r7, r0
 8005a80:	f2c0 8081 	blt.w	8005b86 <quorem+0x112>
 8005a84:	3c01      	subs	r4, #1
 8005a86:	f101 0814 	add.w	r8, r1, #20
 8005a8a:	f100 0514 	add.w	r5, r0, #20
 8005a8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a92:	9301      	str	r3, [sp, #4]
 8005a94:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005a98:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a9c:	3301      	adds	r3, #1
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005aa4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005aa8:	fbb2 f6f3 	udiv	r6, r2, r3
 8005aac:	d331      	bcc.n	8005b12 <quorem+0x9e>
 8005aae:	f04f 0e00 	mov.w	lr, #0
 8005ab2:	4640      	mov	r0, r8
 8005ab4:	46ac      	mov	ip, r5
 8005ab6:	46f2      	mov	sl, lr
 8005ab8:	f850 2b04 	ldr.w	r2, [r0], #4
 8005abc:	b293      	uxth	r3, r2
 8005abe:	fb06 e303 	mla	r3, r6, r3, lr
 8005ac2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005ac6:	b29b      	uxth	r3, r3
 8005ac8:	ebaa 0303 	sub.w	r3, sl, r3
 8005acc:	f8dc a000 	ldr.w	sl, [ip]
 8005ad0:	0c12      	lsrs	r2, r2, #16
 8005ad2:	fa13 f38a 	uxtah	r3, r3, sl
 8005ad6:	fb06 e202 	mla	r2, r6, r2, lr
 8005ada:	9300      	str	r3, [sp, #0]
 8005adc:	9b00      	ldr	r3, [sp, #0]
 8005ade:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005ae2:	b292      	uxth	r2, r2
 8005ae4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005ae8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005aec:	f8bd 3000 	ldrh.w	r3, [sp]
 8005af0:	4581      	cmp	r9, r0
 8005af2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005af6:	f84c 3b04 	str.w	r3, [ip], #4
 8005afa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005afe:	d2db      	bcs.n	8005ab8 <quorem+0x44>
 8005b00:	f855 300b 	ldr.w	r3, [r5, fp]
 8005b04:	b92b      	cbnz	r3, 8005b12 <quorem+0x9e>
 8005b06:	9b01      	ldr	r3, [sp, #4]
 8005b08:	3b04      	subs	r3, #4
 8005b0a:	429d      	cmp	r5, r3
 8005b0c:	461a      	mov	r2, r3
 8005b0e:	d32e      	bcc.n	8005b6e <quorem+0xfa>
 8005b10:	613c      	str	r4, [r7, #16]
 8005b12:	4638      	mov	r0, r7
 8005b14:	f001 f9c0 	bl	8006e98 <__mcmp>
 8005b18:	2800      	cmp	r0, #0
 8005b1a:	db24      	blt.n	8005b66 <quorem+0xf2>
 8005b1c:	3601      	adds	r6, #1
 8005b1e:	4628      	mov	r0, r5
 8005b20:	f04f 0c00 	mov.w	ip, #0
 8005b24:	f858 2b04 	ldr.w	r2, [r8], #4
 8005b28:	f8d0 e000 	ldr.w	lr, [r0]
 8005b2c:	b293      	uxth	r3, r2
 8005b2e:	ebac 0303 	sub.w	r3, ip, r3
 8005b32:	0c12      	lsrs	r2, r2, #16
 8005b34:	fa13 f38e 	uxtah	r3, r3, lr
 8005b38:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005b3c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b46:	45c1      	cmp	r9, r8
 8005b48:	f840 3b04 	str.w	r3, [r0], #4
 8005b4c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005b50:	d2e8      	bcs.n	8005b24 <quorem+0xb0>
 8005b52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005b56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b5a:	b922      	cbnz	r2, 8005b66 <quorem+0xf2>
 8005b5c:	3b04      	subs	r3, #4
 8005b5e:	429d      	cmp	r5, r3
 8005b60:	461a      	mov	r2, r3
 8005b62:	d30a      	bcc.n	8005b7a <quorem+0x106>
 8005b64:	613c      	str	r4, [r7, #16]
 8005b66:	4630      	mov	r0, r6
 8005b68:	b003      	add	sp, #12
 8005b6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b6e:	6812      	ldr	r2, [r2, #0]
 8005b70:	3b04      	subs	r3, #4
 8005b72:	2a00      	cmp	r2, #0
 8005b74:	d1cc      	bne.n	8005b10 <quorem+0x9c>
 8005b76:	3c01      	subs	r4, #1
 8005b78:	e7c7      	b.n	8005b0a <quorem+0x96>
 8005b7a:	6812      	ldr	r2, [r2, #0]
 8005b7c:	3b04      	subs	r3, #4
 8005b7e:	2a00      	cmp	r2, #0
 8005b80:	d1f0      	bne.n	8005b64 <quorem+0xf0>
 8005b82:	3c01      	subs	r4, #1
 8005b84:	e7eb      	b.n	8005b5e <quorem+0xea>
 8005b86:	2000      	movs	r0, #0
 8005b88:	e7ee      	b.n	8005b68 <quorem+0xf4>
 8005b8a:	0000      	movs	r0, r0
 8005b8c:	0000      	movs	r0, r0
	...

08005b90 <_dtoa_r>:
 8005b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b94:	ed2d 8b04 	vpush	{d8-d9}
 8005b98:	ec57 6b10 	vmov	r6, r7, d0
 8005b9c:	b093      	sub	sp, #76	; 0x4c
 8005b9e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005ba0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005ba4:	9106      	str	r1, [sp, #24]
 8005ba6:	ee10 aa10 	vmov	sl, s0
 8005baa:	4604      	mov	r4, r0
 8005bac:	9209      	str	r2, [sp, #36]	; 0x24
 8005bae:	930c      	str	r3, [sp, #48]	; 0x30
 8005bb0:	46bb      	mov	fp, r7
 8005bb2:	b975      	cbnz	r5, 8005bd2 <_dtoa_r+0x42>
 8005bb4:	2010      	movs	r0, #16
 8005bb6:	f000 fed7 	bl	8006968 <malloc>
 8005bba:	4602      	mov	r2, r0
 8005bbc:	6260      	str	r0, [r4, #36]	; 0x24
 8005bbe:	b920      	cbnz	r0, 8005bca <_dtoa_r+0x3a>
 8005bc0:	4ba7      	ldr	r3, [pc, #668]	; (8005e60 <_dtoa_r+0x2d0>)
 8005bc2:	21ea      	movs	r1, #234	; 0xea
 8005bc4:	48a7      	ldr	r0, [pc, #668]	; (8005e64 <_dtoa_r+0x2d4>)
 8005bc6:	f001 fddf 	bl	8007788 <__assert_func>
 8005bca:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005bce:	6005      	str	r5, [r0, #0]
 8005bd0:	60c5      	str	r5, [r0, #12]
 8005bd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005bd4:	6819      	ldr	r1, [r3, #0]
 8005bd6:	b151      	cbz	r1, 8005bee <_dtoa_r+0x5e>
 8005bd8:	685a      	ldr	r2, [r3, #4]
 8005bda:	604a      	str	r2, [r1, #4]
 8005bdc:	2301      	movs	r3, #1
 8005bde:	4093      	lsls	r3, r2
 8005be0:	608b      	str	r3, [r1, #8]
 8005be2:	4620      	mov	r0, r4
 8005be4:	f000 ff16 	bl	8006a14 <_Bfree>
 8005be8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005bea:	2200      	movs	r2, #0
 8005bec:	601a      	str	r2, [r3, #0]
 8005bee:	1e3b      	subs	r3, r7, #0
 8005bf0:	bfaa      	itet	ge
 8005bf2:	2300      	movge	r3, #0
 8005bf4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005bf8:	f8c8 3000 	strge.w	r3, [r8]
 8005bfc:	4b9a      	ldr	r3, [pc, #616]	; (8005e68 <_dtoa_r+0x2d8>)
 8005bfe:	bfbc      	itt	lt
 8005c00:	2201      	movlt	r2, #1
 8005c02:	f8c8 2000 	strlt.w	r2, [r8]
 8005c06:	ea33 030b 	bics.w	r3, r3, fp
 8005c0a:	d11b      	bne.n	8005c44 <_dtoa_r+0xb4>
 8005c0c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005c0e:	f242 730f 	movw	r3, #9999	; 0x270f
 8005c12:	6013      	str	r3, [r2, #0]
 8005c14:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005c18:	4333      	orrs	r3, r6
 8005c1a:	f000 8592 	beq.w	8006742 <_dtoa_r+0xbb2>
 8005c1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005c20:	b963      	cbnz	r3, 8005c3c <_dtoa_r+0xac>
 8005c22:	4b92      	ldr	r3, [pc, #584]	; (8005e6c <_dtoa_r+0x2dc>)
 8005c24:	e022      	b.n	8005c6c <_dtoa_r+0xdc>
 8005c26:	4b92      	ldr	r3, [pc, #584]	; (8005e70 <_dtoa_r+0x2e0>)
 8005c28:	9301      	str	r3, [sp, #4]
 8005c2a:	3308      	adds	r3, #8
 8005c2c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005c2e:	6013      	str	r3, [r2, #0]
 8005c30:	9801      	ldr	r0, [sp, #4]
 8005c32:	b013      	add	sp, #76	; 0x4c
 8005c34:	ecbd 8b04 	vpop	{d8-d9}
 8005c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c3c:	4b8b      	ldr	r3, [pc, #556]	; (8005e6c <_dtoa_r+0x2dc>)
 8005c3e:	9301      	str	r3, [sp, #4]
 8005c40:	3303      	adds	r3, #3
 8005c42:	e7f3      	b.n	8005c2c <_dtoa_r+0x9c>
 8005c44:	2200      	movs	r2, #0
 8005c46:	2300      	movs	r3, #0
 8005c48:	4650      	mov	r0, sl
 8005c4a:	4659      	mov	r1, fp
 8005c4c:	f7fa ff5c 	bl	8000b08 <__aeabi_dcmpeq>
 8005c50:	ec4b ab19 	vmov	d9, sl, fp
 8005c54:	4680      	mov	r8, r0
 8005c56:	b158      	cbz	r0, 8005c70 <_dtoa_r+0xe0>
 8005c58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	6013      	str	r3, [r2, #0]
 8005c5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	f000 856b 	beq.w	800673c <_dtoa_r+0xbac>
 8005c66:	4883      	ldr	r0, [pc, #524]	; (8005e74 <_dtoa_r+0x2e4>)
 8005c68:	6018      	str	r0, [r3, #0]
 8005c6a:	1e43      	subs	r3, r0, #1
 8005c6c:	9301      	str	r3, [sp, #4]
 8005c6e:	e7df      	b.n	8005c30 <_dtoa_r+0xa0>
 8005c70:	ec4b ab10 	vmov	d0, sl, fp
 8005c74:	aa10      	add	r2, sp, #64	; 0x40
 8005c76:	a911      	add	r1, sp, #68	; 0x44
 8005c78:	4620      	mov	r0, r4
 8005c7a:	f001 f9b3 	bl	8006fe4 <__d2b>
 8005c7e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005c82:	ee08 0a10 	vmov	s16, r0
 8005c86:	2d00      	cmp	r5, #0
 8005c88:	f000 8084 	beq.w	8005d94 <_dtoa_r+0x204>
 8005c8c:	ee19 3a90 	vmov	r3, s19
 8005c90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c94:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005c98:	4656      	mov	r6, sl
 8005c9a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005c9e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005ca2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005ca6:	4b74      	ldr	r3, [pc, #464]	; (8005e78 <_dtoa_r+0x2e8>)
 8005ca8:	2200      	movs	r2, #0
 8005caa:	4630      	mov	r0, r6
 8005cac:	4639      	mov	r1, r7
 8005cae:	f7fa fb0b 	bl	80002c8 <__aeabi_dsub>
 8005cb2:	a365      	add	r3, pc, #404	; (adr r3, 8005e48 <_dtoa_r+0x2b8>)
 8005cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb8:	f7fa fcbe 	bl	8000638 <__aeabi_dmul>
 8005cbc:	a364      	add	r3, pc, #400	; (adr r3, 8005e50 <_dtoa_r+0x2c0>)
 8005cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cc2:	f7fa fb03 	bl	80002cc <__adddf3>
 8005cc6:	4606      	mov	r6, r0
 8005cc8:	4628      	mov	r0, r5
 8005cca:	460f      	mov	r7, r1
 8005ccc:	f7fa fc4a 	bl	8000564 <__aeabi_i2d>
 8005cd0:	a361      	add	r3, pc, #388	; (adr r3, 8005e58 <_dtoa_r+0x2c8>)
 8005cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cd6:	f7fa fcaf 	bl	8000638 <__aeabi_dmul>
 8005cda:	4602      	mov	r2, r0
 8005cdc:	460b      	mov	r3, r1
 8005cde:	4630      	mov	r0, r6
 8005ce0:	4639      	mov	r1, r7
 8005ce2:	f7fa faf3 	bl	80002cc <__adddf3>
 8005ce6:	4606      	mov	r6, r0
 8005ce8:	460f      	mov	r7, r1
 8005cea:	f7fa ff55 	bl	8000b98 <__aeabi_d2iz>
 8005cee:	2200      	movs	r2, #0
 8005cf0:	9000      	str	r0, [sp, #0]
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	4630      	mov	r0, r6
 8005cf6:	4639      	mov	r1, r7
 8005cf8:	f7fa ff10 	bl	8000b1c <__aeabi_dcmplt>
 8005cfc:	b150      	cbz	r0, 8005d14 <_dtoa_r+0x184>
 8005cfe:	9800      	ldr	r0, [sp, #0]
 8005d00:	f7fa fc30 	bl	8000564 <__aeabi_i2d>
 8005d04:	4632      	mov	r2, r6
 8005d06:	463b      	mov	r3, r7
 8005d08:	f7fa fefe 	bl	8000b08 <__aeabi_dcmpeq>
 8005d0c:	b910      	cbnz	r0, 8005d14 <_dtoa_r+0x184>
 8005d0e:	9b00      	ldr	r3, [sp, #0]
 8005d10:	3b01      	subs	r3, #1
 8005d12:	9300      	str	r3, [sp, #0]
 8005d14:	9b00      	ldr	r3, [sp, #0]
 8005d16:	2b16      	cmp	r3, #22
 8005d18:	d85a      	bhi.n	8005dd0 <_dtoa_r+0x240>
 8005d1a:	9a00      	ldr	r2, [sp, #0]
 8005d1c:	4b57      	ldr	r3, [pc, #348]	; (8005e7c <_dtoa_r+0x2ec>)
 8005d1e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d26:	ec51 0b19 	vmov	r0, r1, d9
 8005d2a:	f7fa fef7 	bl	8000b1c <__aeabi_dcmplt>
 8005d2e:	2800      	cmp	r0, #0
 8005d30:	d050      	beq.n	8005dd4 <_dtoa_r+0x244>
 8005d32:	9b00      	ldr	r3, [sp, #0]
 8005d34:	3b01      	subs	r3, #1
 8005d36:	9300      	str	r3, [sp, #0]
 8005d38:	2300      	movs	r3, #0
 8005d3a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005d3e:	1b5d      	subs	r5, r3, r5
 8005d40:	1e6b      	subs	r3, r5, #1
 8005d42:	9305      	str	r3, [sp, #20]
 8005d44:	bf45      	ittet	mi
 8005d46:	f1c5 0301 	rsbmi	r3, r5, #1
 8005d4a:	9304      	strmi	r3, [sp, #16]
 8005d4c:	2300      	movpl	r3, #0
 8005d4e:	2300      	movmi	r3, #0
 8005d50:	bf4c      	ite	mi
 8005d52:	9305      	strmi	r3, [sp, #20]
 8005d54:	9304      	strpl	r3, [sp, #16]
 8005d56:	9b00      	ldr	r3, [sp, #0]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	db3d      	blt.n	8005dd8 <_dtoa_r+0x248>
 8005d5c:	9b05      	ldr	r3, [sp, #20]
 8005d5e:	9a00      	ldr	r2, [sp, #0]
 8005d60:	920a      	str	r2, [sp, #40]	; 0x28
 8005d62:	4413      	add	r3, r2
 8005d64:	9305      	str	r3, [sp, #20]
 8005d66:	2300      	movs	r3, #0
 8005d68:	9307      	str	r3, [sp, #28]
 8005d6a:	9b06      	ldr	r3, [sp, #24]
 8005d6c:	2b09      	cmp	r3, #9
 8005d6e:	f200 8089 	bhi.w	8005e84 <_dtoa_r+0x2f4>
 8005d72:	2b05      	cmp	r3, #5
 8005d74:	bfc4      	itt	gt
 8005d76:	3b04      	subgt	r3, #4
 8005d78:	9306      	strgt	r3, [sp, #24]
 8005d7a:	9b06      	ldr	r3, [sp, #24]
 8005d7c:	f1a3 0302 	sub.w	r3, r3, #2
 8005d80:	bfcc      	ite	gt
 8005d82:	2500      	movgt	r5, #0
 8005d84:	2501      	movle	r5, #1
 8005d86:	2b03      	cmp	r3, #3
 8005d88:	f200 8087 	bhi.w	8005e9a <_dtoa_r+0x30a>
 8005d8c:	e8df f003 	tbb	[pc, r3]
 8005d90:	59383a2d 	.word	0x59383a2d
 8005d94:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005d98:	441d      	add	r5, r3
 8005d9a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005d9e:	2b20      	cmp	r3, #32
 8005da0:	bfc1      	itttt	gt
 8005da2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005da6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005daa:	fa0b f303 	lslgt.w	r3, fp, r3
 8005dae:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005db2:	bfda      	itte	le
 8005db4:	f1c3 0320 	rsble	r3, r3, #32
 8005db8:	fa06 f003 	lslle.w	r0, r6, r3
 8005dbc:	4318      	orrgt	r0, r3
 8005dbe:	f7fa fbc1 	bl	8000544 <__aeabi_ui2d>
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	4606      	mov	r6, r0
 8005dc6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005dca:	3d01      	subs	r5, #1
 8005dcc:	930e      	str	r3, [sp, #56]	; 0x38
 8005dce:	e76a      	b.n	8005ca6 <_dtoa_r+0x116>
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	e7b2      	b.n	8005d3a <_dtoa_r+0x1aa>
 8005dd4:	900b      	str	r0, [sp, #44]	; 0x2c
 8005dd6:	e7b1      	b.n	8005d3c <_dtoa_r+0x1ac>
 8005dd8:	9b04      	ldr	r3, [sp, #16]
 8005dda:	9a00      	ldr	r2, [sp, #0]
 8005ddc:	1a9b      	subs	r3, r3, r2
 8005dde:	9304      	str	r3, [sp, #16]
 8005de0:	4253      	negs	r3, r2
 8005de2:	9307      	str	r3, [sp, #28]
 8005de4:	2300      	movs	r3, #0
 8005de6:	930a      	str	r3, [sp, #40]	; 0x28
 8005de8:	e7bf      	b.n	8005d6a <_dtoa_r+0x1da>
 8005dea:	2300      	movs	r3, #0
 8005dec:	9308      	str	r3, [sp, #32]
 8005dee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	dc55      	bgt.n	8005ea0 <_dtoa_r+0x310>
 8005df4:	2301      	movs	r3, #1
 8005df6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005dfa:	461a      	mov	r2, r3
 8005dfc:	9209      	str	r2, [sp, #36]	; 0x24
 8005dfe:	e00c      	b.n	8005e1a <_dtoa_r+0x28a>
 8005e00:	2301      	movs	r3, #1
 8005e02:	e7f3      	b.n	8005dec <_dtoa_r+0x25c>
 8005e04:	2300      	movs	r3, #0
 8005e06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e08:	9308      	str	r3, [sp, #32]
 8005e0a:	9b00      	ldr	r3, [sp, #0]
 8005e0c:	4413      	add	r3, r2
 8005e0e:	9302      	str	r3, [sp, #8]
 8005e10:	3301      	adds	r3, #1
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	9303      	str	r3, [sp, #12]
 8005e16:	bfb8      	it	lt
 8005e18:	2301      	movlt	r3, #1
 8005e1a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	6042      	str	r2, [r0, #4]
 8005e20:	2204      	movs	r2, #4
 8005e22:	f102 0614 	add.w	r6, r2, #20
 8005e26:	429e      	cmp	r6, r3
 8005e28:	6841      	ldr	r1, [r0, #4]
 8005e2a:	d93d      	bls.n	8005ea8 <_dtoa_r+0x318>
 8005e2c:	4620      	mov	r0, r4
 8005e2e:	f000 fdb1 	bl	8006994 <_Balloc>
 8005e32:	9001      	str	r0, [sp, #4]
 8005e34:	2800      	cmp	r0, #0
 8005e36:	d13b      	bne.n	8005eb0 <_dtoa_r+0x320>
 8005e38:	4b11      	ldr	r3, [pc, #68]	; (8005e80 <_dtoa_r+0x2f0>)
 8005e3a:	4602      	mov	r2, r0
 8005e3c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005e40:	e6c0      	b.n	8005bc4 <_dtoa_r+0x34>
 8005e42:	2301      	movs	r3, #1
 8005e44:	e7df      	b.n	8005e06 <_dtoa_r+0x276>
 8005e46:	bf00      	nop
 8005e48:	636f4361 	.word	0x636f4361
 8005e4c:	3fd287a7 	.word	0x3fd287a7
 8005e50:	8b60c8b3 	.word	0x8b60c8b3
 8005e54:	3fc68a28 	.word	0x3fc68a28
 8005e58:	509f79fb 	.word	0x509f79fb
 8005e5c:	3fd34413 	.word	0x3fd34413
 8005e60:	08007c85 	.word	0x08007c85
 8005e64:	08007c9c 	.word	0x08007c9c
 8005e68:	7ff00000 	.word	0x7ff00000
 8005e6c:	08007c81 	.word	0x08007c81
 8005e70:	08007c78 	.word	0x08007c78
 8005e74:	08007c55 	.word	0x08007c55
 8005e78:	3ff80000 	.word	0x3ff80000
 8005e7c:	08007df0 	.word	0x08007df0
 8005e80:	08007cf7 	.word	0x08007cf7
 8005e84:	2501      	movs	r5, #1
 8005e86:	2300      	movs	r3, #0
 8005e88:	9306      	str	r3, [sp, #24]
 8005e8a:	9508      	str	r5, [sp, #32]
 8005e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8005e90:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005e94:	2200      	movs	r2, #0
 8005e96:	2312      	movs	r3, #18
 8005e98:	e7b0      	b.n	8005dfc <_dtoa_r+0x26c>
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	9308      	str	r3, [sp, #32]
 8005e9e:	e7f5      	b.n	8005e8c <_dtoa_r+0x2fc>
 8005ea0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ea2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005ea6:	e7b8      	b.n	8005e1a <_dtoa_r+0x28a>
 8005ea8:	3101      	adds	r1, #1
 8005eaa:	6041      	str	r1, [r0, #4]
 8005eac:	0052      	lsls	r2, r2, #1
 8005eae:	e7b8      	b.n	8005e22 <_dtoa_r+0x292>
 8005eb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005eb2:	9a01      	ldr	r2, [sp, #4]
 8005eb4:	601a      	str	r2, [r3, #0]
 8005eb6:	9b03      	ldr	r3, [sp, #12]
 8005eb8:	2b0e      	cmp	r3, #14
 8005eba:	f200 809d 	bhi.w	8005ff8 <_dtoa_r+0x468>
 8005ebe:	2d00      	cmp	r5, #0
 8005ec0:	f000 809a 	beq.w	8005ff8 <_dtoa_r+0x468>
 8005ec4:	9b00      	ldr	r3, [sp, #0]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	dd32      	ble.n	8005f30 <_dtoa_r+0x3a0>
 8005eca:	4ab7      	ldr	r2, [pc, #732]	; (80061a8 <_dtoa_r+0x618>)
 8005ecc:	f003 030f 	and.w	r3, r3, #15
 8005ed0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005ed4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005ed8:	9b00      	ldr	r3, [sp, #0]
 8005eda:	05d8      	lsls	r0, r3, #23
 8005edc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005ee0:	d516      	bpl.n	8005f10 <_dtoa_r+0x380>
 8005ee2:	4bb2      	ldr	r3, [pc, #712]	; (80061ac <_dtoa_r+0x61c>)
 8005ee4:	ec51 0b19 	vmov	r0, r1, d9
 8005ee8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005eec:	f7fa fcce 	bl	800088c <__aeabi_ddiv>
 8005ef0:	f007 070f 	and.w	r7, r7, #15
 8005ef4:	4682      	mov	sl, r0
 8005ef6:	468b      	mov	fp, r1
 8005ef8:	2503      	movs	r5, #3
 8005efa:	4eac      	ldr	r6, [pc, #688]	; (80061ac <_dtoa_r+0x61c>)
 8005efc:	b957      	cbnz	r7, 8005f14 <_dtoa_r+0x384>
 8005efe:	4642      	mov	r2, r8
 8005f00:	464b      	mov	r3, r9
 8005f02:	4650      	mov	r0, sl
 8005f04:	4659      	mov	r1, fp
 8005f06:	f7fa fcc1 	bl	800088c <__aeabi_ddiv>
 8005f0a:	4682      	mov	sl, r0
 8005f0c:	468b      	mov	fp, r1
 8005f0e:	e028      	b.n	8005f62 <_dtoa_r+0x3d2>
 8005f10:	2502      	movs	r5, #2
 8005f12:	e7f2      	b.n	8005efa <_dtoa_r+0x36a>
 8005f14:	07f9      	lsls	r1, r7, #31
 8005f16:	d508      	bpl.n	8005f2a <_dtoa_r+0x39a>
 8005f18:	4640      	mov	r0, r8
 8005f1a:	4649      	mov	r1, r9
 8005f1c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005f20:	f7fa fb8a 	bl	8000638 <__aeabi_dmul>
 8005f24:	3501      	adds	r5, #1
 8005f26:	4680      	mov	r8, r0
 8005f28:	4689      	mov	r9, r1
 8005f2a:	107f      	asrs	r7, r7, #1
 8005f2c:	3608      	adds	r6, #8
 8005f2e:	e7e5      	b.n	8005efc <_dtoa_r+0x36c>
 8005f30:	f000 809b 	beq.w	800606a <_dtoa_r+0x4da>
 8005f34:	9b00      	ldr	r3, [sp, #0]
 8005f36:	4f9d      	ldr	r7, [pc, #628]	; (80061ac <_dtoa_r+0x61c>)
 8005f38:	425e      	negs	r6, r3
 8005f3a:	4b9b      	ldr	r3, [pc, #620]	; (80061a8 <_dtoa_r+0x618>)
 8005f3c:	f006 020f 	and.w	r2, r6, #15
 8005f40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f48:	ec51 0b19 	vmov	r0, r1, d9
 8005f4c:	f7fa fb74 	bl	8000638 <__aeabi_dmul>
 8005f50:	1136      	asrs	r6, r6, #4
 8005f52:	4682      	mov	sl, r0
 8005f54:	468b      	mov	fp, r1
 8005f56:	2300      	movs	r3, #0
 8005f58:	2502      	movs	r5, #2
 8005f5a:	2e00      	cmp	r6, #0
 8005f5c:	d17a      	bne.n	8006054 <_dtoa_r+0x4c4>
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d1d3      	bne.n	8005f0a <_dtoa_r+0x37a>
 8005f62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	f000 8082 	beq.w	800606e <_dtoa_r+0x4de>
 8005f6a:	4b91      	ldr	r3, [pc, #580]	; (80061b0 <_dtoa_r+0x620>)
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	4650      	mov	r0, sl
 8005f70:	4659      	mov	r1, fp
 8005f72:	f7fa fdd3 	bl	8000b1c <__aeabi_dcmplt>
 8005f76:	2800      	cmp	r0, #0
 8005f78:	d079      	beq.n	800606e <_dtoa_r+0x4de>
 8005f7a:	9b03      	ldr	r3, [sp, #12]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d076      	beq.n	800606e <_dtoa_r+0x4de>
 8005f80:	9b02      	ldr	r3, [sp, #8]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	dd36      	ble.n	8005ff4 <_dtoa_r+0x464>
 8005f86:	9b00      	ldr	r3, [sp, #0]
 8005f88:	4650      	mov	r0, sl
 8005f8a:	4659      	mov	r1, fp
 8005f8c:	1e5f      	subs	r7, r3, #1
 8005f8e:	2200      	movs	r2, #0
 8005f90:	4b88      	ldr	r3, [pc, #544]	; (80061b4 <_dtoa_r+0x624>)
 8005f92:	f7fa fb51 	bl	8000638 <__aeabi_dmul>
 8005f96:	9e02      	ldr	r6, [sp, #8]
 8005f98:	4682      	mov	sl, r0
 8005f9a:	468b      	mov	fp, r1
 8005f9c:	3501      	adds	r5, #1
 8005f9e:	4628      	mov	r0, r5
 8005fa0:	f7fa fae0 	bl	8000564 <__aeabi_i2d>
 8005fa4:	4652      	mov	r2, sl
 8005fa6:	465b      	mov	r3, fp
 8005fa8:	f7fa fb46 	bl	8000638 <__aeabi_dmul>
 8005fac:	4b82      	ldr	r3, [pc, #520]	; (80061b8 <_dtoa_r+0x628>)
 8005fae:	2200      	movs	r2, #0
 8005fb0:	f7fa f98c 	bl	80002cc <__adddf3>
 8005fb4:	46d0      	mov	r8, sl
 8005fb6:	46d9      	mov	r9, fp
 8005fb8:	4682      	mov	sl, r0
 8005fba:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005fbe:	2e00      	cmp	r6, #0
 8005fc0:	d158      	bne.n	8006074 <_dtoa_r+0x4e4>
 8005fc2:	4b7e      	ldr	r3, [pc, #504]	; (80061bc <_dtoa_r+0x62c>)
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	4640      	mov	r0, r8
 8005fc8:	4649      	mov	r1, r9
 8005fca:	f7fa f97d 	bl	80002c8 <__aeabi_dsub>
 8005fce:	4652      	mov	r2, sl
 8005fd0:	465b      	mov	r3, fp
 8005fd2:	4680      	mov	r8, r0
 8005fd4:	4689      	mov	r9, r1
 8005fd6:	f7fa fdbf 	bl	8000b58 <__aeabi_dcmpgt>
 8005fda:	2800      	cmp	r0, #0
 8005fdc:	f040 8295 	bne.w	800650a <_dtoa_r+0x97a>
 8005fe0:	4652      	mov	r2, sl
 8005fe2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005fe6:	4640      	mov	r0, r8
 8005fe8:	4649      	mov	r1, r9
 8005fea:	f7fa fd97 	bl	8000b1c <__aeabi_dcmplt>
 8005fee:	2800      	cmp	r0, #0
 8005ff0:	f040 8289 	bne.w	8006506 <_dtoa_r+0x976>
 8005ff4:	ec5b ab19 	vmov	sl, fp, d9
 8005ff8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	f2c0 8148 	blt.w	8006290 <_dtoa_r+0x700>
 8006000:	9a00      	ldr	r2, [sp, #0]
 8006002:	2a0e      	cmp	r2, #14
 8006004:	f300 8144 	bgt.w	8006290 <_dtoa_r+0x700>
 8006008:	4b67      	ldr	r3, [pc, #412]	; (80061a8 <_dtoa_r+0x618>)
 800600a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800600e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006014:	2b00      	cmp	r3, #0
 8006016:	f280 80d5 	bge.w	80061c4 <_dtoa_r+0x634>
 800601a:	9b03      	ldr	r3, [sp, #12]
 800601c:	2b00      	cmp	r3, #0
 800601e:	f300 80d1 	bgt.w	80061c4 <_dtoa_r+0x634>
 8006022:	f040 826f 	bne.w	8006504 <_dtoa_r+0x974>
 8006026:	4b65      	ldr	r3, [pc, #404]	; (80061bc <_dtoa_r+0x62c>)
 8006028:	2200      	movs	r2, #0
 800602a:	4640      	mov	r0, r8
 800602c:	4649      	mov	r1, r9
 800602e:	f7fa fb03 	bl	8000638 <__aeabi_dmul>
 8006032:	4652      	mov	r2, sl
 8006034:	465b      	mov	r3, fp
 8006036:	f7fa fd85 	bl	8000b44 <__aeabi_dcmpge>
 800603a:	9e03      	ldr	r6, [sp, #12]
 800603c:	4637      	mov	r7, r6
 800603e:	2800      	cmp	r0, #0
 8006040:	f040 8245 	bne.w	80064ce <_dtoa_r+0x93e>
 8006044:	9d01      	ldr	r5, [sp, #4]
 8006046:	2331      	movs	r3, #49	; 0x31
 8006048:	f805 3b01 	strb.w	r3, [r5], #1
 800604c:	9b00      	ldr	r3, [sp, #0]
 800604e:	3301      	adds	r3, #1
 8006050:	9300      	str	r3, [sp, #0]
 8006052:	e240      	b.n	80064d6 <_dtoa_r+0x946>
 8006054:	07f2      	lsls	r2, r6, #31
 8006056:	d505      	bpl.n	8006064 <_dtoa_r+0x4d4>
 8006058:	e9d7 2300 	ldrd	r2, r3, [r7]
 800605c:	f7fa faec 	bl	8000638 <__aeabi_dmul>
 8006060:	3501      	adds	r5, #1
 8006062:	2301      	movs	r3, #1
 8006064:	1076      	asrs	r6, r6, #1
 8006066:	3708      	adds	r7, #8
 8006068:	e777      	b.n	8005f5a <_dtoa_r+0x3ca>
 800606a:	2502      	movs	r5, #2
 800606c:	e779      	b.n	8005f62 <_dtoa_r+0x3d2>
 800606e:	9f00      	ldr	r7, [sp, #0]
 8006070:	9e03      	ldr	r6, [sp, #12]
 8006072:	e794      	b.n	8005f9e <_dtoa_r+0x40e>
 8006074:	9901      	ldr	r1, [sp, #4]
 8006076:	4b4c      	ldr	r3, [pc, #304]	; (80061a8 <_dtoa_r+0x618>)
 8006078:	4431      	add	r1, r6
 800607a:	910d      	str	r1, [sp, #52]	; 0x34
 800607c:	9908      	ldr	r1, [sp, #32]
 800607e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006082:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006086:	2900      	cmp	r1, #0
 8006088:	d043      	beq.n	8006112 <_dtoa_r+0x582>
 800608a:	494d      	ldr	r1, [pc, #308]	; (80061c0 <_dtoa_r+0x630>)
 800608c:	2000      	movs	r0, #0
 800608e:	f7fa fbfd 	bl	800088c <__aeabi_ddiv>
 8006092:	4652      	mov	r2, sl
 8006094:	465b      	mov	r3, fp
 8006096:	f7fa f917 	bl	80002c8 <__aeabi_dsub>
 800609a:	9d01      	ldr	r5, [sp, #4]
 800609c:	4682      	mov	sl, r0
 800609e:	468b      	mov	fp, r1
 80060a0:	4649      	mov	r1, r9
 80060a2:	4640      	mov	r0, r8
 80060a4:	f7fa fd78 	bl	8000b98 <__aeabi_d2iz>
 80060a8:	4606      	mov	r6, r0
 80060aa:	f7fa fa5b 	bl	8000564 <__aeabi_i2d>
 80060ae:	4602      	mov	r2, r0
 80060b0:	460b      	mov	r3, r1
 80060b2:	4640      	mov	r0, r8
 80060b4:	4649      	mov	r1, r9
 80060b6:	f7fa f907 	bl	80002c8 <__aeabi_dsub>
 80060ba:	3630      	adds	r6, #48	; 0x30
 80060bc:	f805 6b01 	strb.w	r6, [r5], #1
 80060c0:	4652      	mov	r2, sl
 80060c2:	465b      	mov	r3, fp
 80060c4:	4680      	mov	r8, r0
 80060c6:	4689      	mov	r9, r1
 80060c8:	f7fa fd28 	bl	8000b1c <__aeabi_dcmplt>
 80060cc:	2800      	cmp	r0, #0
 80060ce:	d163      	bne.n	8006198 <_dtoa_r+0x608>
 80060d0:	4642      	mov	r2, r8
 80060d2:	464b      	mov	r3, r9
 80060d4:	4936      	ldr	r1, [pc, #216]	; (80061b0 <_dtoa_r+0x620>)
 80060d6:	2000      	movs	r0, #0
 80060d8:	f7fa f8f6 	bl	80002c8 <__aeabi_dsub>
 80060dc:	4652      	mov	r2, sl
 80060de:	465b      	mov	r3, fp
 80060e0:	f7fa fd1c 	bl	8000b1c <__aeabi_dcmplt>
 80060e4:	2800      	cmp	r0, #0
 80060e6:	f040 80b5 	bne.w	8006254 <_dtoa_r+0x6c4>
 80060ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80060ec:	429d      	cmp	r5, r3
 80060ee:	d081      	beq.n	8005ff4 <_dtoa_r+0x464>
 80060f0:	4b30      	ldr	r3, [pc, #192]	; (80061b4 <_dtoa_r+0x624>)
 80060f2:	2200      	movs	r2, #0
 80060f4:	4650      	mov	r0, sl
 80060f6:	4659      	mov	r1, fp
 80060f8:	f7fa fa9e 	bl	8000638 <__aeabi_dmul>
 80060fc:	4b2d      	ldr	r3, [pc, #180]	; (80061b4 <_dtoa_r+0x624>)
 80060fe:	4682      	mov	sl, r0
 8006100:	468b      	mov	fp, r1
 8006102:	4640      	mov	r0, r8
 8006104:	4649      	mov	r1, r9
 8006106:	2200      	movs	r2, #0
 8006108:	f7fa fa96 	bl	8000638 <__aeabi_dmul>
 800610c:	4680      	mov	r8, r0
 800610e:	4689      	mov	r9, r1
 8006110:	e7c6      	b.n	80060a0 <_dtoa_r+0x510>
 8006112:	4650      	mov	r0, sl
 8006114:	4659      	mov	r1, fp
 8006116:	f7fa fa8f 	bl	8000638 <__aeabi_dmul>
 800611a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800611c:	9d01      	ldr	r5, [sp, #4]
 800611e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006120:	4682      	mov	sl, r0
 8006122:	468b      	mov	fp, r1
 8006124:	4649      	mov	r1, r9
 8006126:	4640      	mov	r0, r8
 8006128:	f7fa fd36 	bl	8000b98 <__aeabi_d2iz>
 800612c:	4606      	mov	r6, r0
 800612e:	f7fa fa19 	bl	8000564 <__aeabi_i2d>
 8006132:	3630      	adds	r6, #48	; 0x30
 8006134:	4602      	mov	r2, r0
 8006136:	460b      	mov	r3, r1
 8006138:	4640      	mov	r0, r8
 800613a:	4649      	mov	r1, r9
 800613c:	f7fa f8c4 	bl	80002c8 <__aeabi_dsub>
 8006140:	f805 6b01 	strb.w	r6, [r5], #1
 8006144:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006146:	429d      	cmp	r5, r3
 8006148:	4680      	mov	r8, r0
 800614a:	4689      	mov	r9, r1
 800614c:	f04f 0200 	mov.w	r2, #0
 8006150:	d124      	bne.n	800619c <_dtoa_r+0x60c>
 8006152:	4b1b      	ldr	r3, [pc, #108]	; (80061c0 <_dtoa_r+0x630>)
 8006154:	4650      	mov	r0, sl
 8006156:	4659      	mov	r1, fp
 8006158:	f7fa f8b8 	bl	80002cc <__adddf3>
 800615c:	4602      	mov	r2, r0
 800615e:	460b      	mov	r3, r1
 8006160:	4640      	mov	r0, r8
 8006162:	4649      	mov	r1, r9
 8006164:	f7fa fcf8 	bl	8000b58 <__aeabi_dcmpgt>
 8006168:	2800      	cmp	r0, #0
 800616a:	d173      	bne.n	8006254 <_dtoa_r+0x6c4>
 800616c:	4652      	mov	r2, sl
 800616e:	465b      	mov	r3, fp
 8006170:	4913      	ldr	r1, [pc, #76]	; (80061c0 <_dtoa_r+0x630>)
 8006172:	2000      	movs	r0, #0
 8006174:	f7fa f8a8 	bl	80002c8 <__aeabi_dsub>
 8006178:	4602      	mov	r2, r0
 800617a:	460b      	mov	r3, r1
 800617c:	4640      	mov	r0, r8
 800617e:	4649      	mov	r1, r9
 8006180:	f7fa fccc 	bl	8000b1c <__aeabi_dcmplt>
 8006184:	2800      	cmp	r0, #0
 8006186:	f43f af35 	beq.w	8005ff4 <_dtoa_r+0x464>
 800618a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800618c:	1e6b      	subs	r3, r5, #1
 800618e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006190:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006194:	2b30      	cmp	r3, #48	; 0x30
 8006196:	d0f8      	beq.n	800618a <_dtoa_r+0x5fa>
 8006198:	9700      	str	r7, [sp, #0]
 800619a:	e049      	b.n	8006230 <_dtoa_r+0x6a0>
 800619c:	4b05      	ldr	r3, [pc, #20]	; (80061b4 <_dtoa_r+0x624>)
 800619e:	f7fa fa4b 	bl	8000638 <__aeabi_dmul>
 80061a2:	4680      	mov	r8, r0
 80061a4:	4689      	mov	r9, r1
 80061a6:	e7bd      	b.n	8006124 <_dtoa_r+0x594>
 80061a8:	08007df0 	.word	0x08007df0
 80061ac:	08007dc8 	.word	0x08007dc8
 80061b0:	3ff00000 	.word	0x3ff00000
 80061b4:	40240000 	.word	0x40240000
 80061b8:	401c0000 	.word	0x401c0000
 80061bc:	40140000 	.word	0x40140000
 80061c0:	3fe00000 	.word	0x3fe00000
 80061c4:	9d01      	ldr	r5, [sp, #4]
 80061c6:	4656      	mov	r6, sl
 80061c8:	465f      	mov	r7, fp
 80061ca:	4642      	mov	r2, r8
 80061cc:	464b      	mov	r3, r9
 80061ce:	4630      	mov	r0, r6
 80061d0:	4639      	mov	r1, r7
 80061d2:	f7fa fb5b 	bl	800088c <__aeabi_ddiv>
 80061d6:	f7fa fcdf 	bl	8000b98 <__aeabi_d2iz>
 80061da:	4682      	mov	sl, r0
 80061dc:	f7fa f9c2 	bl	8000564 <__aeabi_i2d>
 80061e0:	4642      	mov	r2, r8
 80061e2:	464b      	mov	r3, r9
 80061e4:	f7fa fa28 	bl	8000638 <__aeabi_dmul>
 80061e8:	4602      	mov	r2, r0
 80061ea:	460b      	mov	r3, r1
 80061ec:	4630      	mov	r0, r6
 80061ee:	4639      	mov	r1, r7
 80061f0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80061f4:	f7fa f868 	bl	80002c8 <__aeabi_dsub>
 80061f8:	f805 6b01 	strb.w	r6, [r5], #1
 80061fc:	9e01      	ldr	r6, [sp, #4]
 80061fe:	9f03      	ldr	r7, [sp, #12]
 8006200:	1bae      	subs	r6, r5, r6
 8006202:	42b7      	cmp	r7, r6
 8006204:	4602      	mov	r2, r0
 8006206:	460b      	mov	r3, r1
 8006208:	d135      	bne.n	8006276 <_dtoa_r+0x6e6>
 800620a:	f7fa f85f 	bl	80002cc <__adddf3>
 800620e:	4642      	mov	r2, r8
 8006210:	464b      	mov	r3, r9
 8006212:	4606      	mov	r6, r0
 8006214:	460f      	mov	r7, r1
 8006216:	f7fa fc9f 	bl	8000b58 <__aeabi_dcmpgt>
 800621a:	b9d0      	cbnz	r0, 8006252 <_dtoa_r+0x6c2>
 800621c:	4642      	mov	r2, r8
 800621e:	464b      	mov	r3, r9
 8006220:	4630      	mov	r0, r6
 8006222:	4639      	mov	r1, r7
 8006224:	f7fa fc70 	bl	8000b08 <__aeabi_dcmpeq>
 8006228:	b110      	cbz	r0, 8006230 <_dtoa_r+0x6a0>
 800622a:	f01a 0f01 	tst.w	sl, #1
 800622e:	d110      	bne.n	8006252 <_dtoa_r+0x6c2>
 8006230:	4620      	mov	r0, r4
 8006232:	ee18 1a10 	vmov	r1, s16
 8006236:	f000 fbed 	bl	8006a14 <_Bfree>
 800623a:	2300      	movs	r3, #0
 800623c:	9800      	ldr	r0, [sp, #0]
 800623e:	702b      	strb	r3, [r5, #0]
 8006240:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006242:	3001      	adds	r0, #1
 8006244:	6018      	str	r0, [r3, #0]
 8006246:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006248:	2b00      	cmp	r3, #0
 800624a:	f43f acf1 	beq.w	8005c30 <_dtoa_r+0xa0>
 800624e:	601d      	str	r5, [r3, #0]
 8006250:	e4ee      	b.n	8005c30 <_dtoa_r+0xa0>
 8006252:	9f00      	ldr	r7, [sp, #0]
 8006254:	462b      	mov	r3, r5
 8006256:	461d      	mov	r5, r3
 8006258:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800625c:	2a39      	cmp	r2, #57	; 0x39
 800625e:	d106      	bne.n	800626e <_dtoa_r+0x6de>
 8006260:	9a01      	ldr	r2, [sp, #4]
 8006262:	429a      	cmp	r2, r3
 8006264:	d1f7      	bne.n	8006256 <_dtoa_r+0x6c6>
 8006266:	9901      	ldr	r1, [sp, #4]
 8006268:	2230      	movs	r2, #48	; 0x30
 800626a:	3701      	adds	r7, #1
 800626c:	700a      	strb	r2, [r1, #0]
 800626e:	781a      	ldrb	r2, [r3, #0]
 8006270:	3201      	adds	r2, #1
 8006272:	701a      	strb	r2, [r3, #0]
 8006274:	e790      	b.n	8006198 <_dtoa_r+0x608>
 8006276:	4ba6      	ldr	r3, [pc, #664]	; (8006510 <_dtoa_r+0x980>)
 8006278:	2200      	movs	r2, #0
 800627a:	f7fa f9dd 	bl	8000638 <__aeabi_dmul>
 800627e:	2200      	movs	r2, #0
 8006280:	2300      	movs	r3, #0
 8006282:	4606      	mov	r6, r0
 8006284:	460f      	mov	r7, r1
 8006286:	f7fa fc3f 	bl	8000b08 <__aeabi_dcmpeq>
 800628a:	2800      	cmp	r0, #0
 800628c:	d09d      	beq.n	80061ca <_dtoa_r+0x63a>
 800628e:	e7cf      	b.n	8006230 <_dtoa_r+0x6a0>
 8006290:	9a08      	ldr	r2, [sp, #32]
 8006292:	2a00      	cmp	r2, #0
 8006294:	f000 80d7 	beq.w	8006446 <_dtoa_r+0x8b6>
 8006298:	9a06      	ldr	r2, [sp, #24]
 800629a:	2a01      	cmp	r2, #1
 800629c:	f300 80ba 	bgt.w	8006414 <_dtoa_r+0x884>
 80062a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80062a2:	2a00      	cmp	r2, #0
 80062a4:	f000 80b2 	beq.w	800640c <_dtoa_r+0x87c>
 80062a8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80062ac:	9e07      	ldr	r6, [sp, #28]
 80062ae:	9d04      	ldr	r5, [sp, #16]
 80062b0:	9a04      	ldr	r2, [sp, #16]
 80062b2:	441a      	add	r2, r3
 80062b4:	9204      	str	r2, [sp, #16]
 80062b6:	9a05      	ldr	r2, [sp, #20]
 80062b8:	2101      	movs	r1, #1
 80062ba:	441a      	add	r2, r3
 80062bc:	4620      	mov	r0, r4
 80062be:	9205      	str	r2, [sp, #20]
 80062c0:	f000 fc60 	bl	8006b84 <__i2b>
 80062c4:	4607      	mov	r7, r0
 80062c6:	2d00      	cmp	r5, #0
 80062c8:	dd0c      	ble.n	80062e4 <_dtoa_r+0x754>
 80062ca:	9b05      	ldr	r3, [sp, #20]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	dd09      	ble.n	80062e4 <_dtoa_r+0x754>
 80062d0:	42ab      	cmp	r3, r5
 80062d2:	9a04      	ldr	r2, [sp, #16]
 80062d4:	bfa8      	it	ge
 80062d6:	462b      	movge	r3, r5
 80062d8:	1ad2      	subs	r2, r2, r3
 80062da:	9204      	str	r2, [sp, #16]
 80062dc:	9a05      	ldr	r2, [sp, #20]
 80062de:	1aed      	subs	r5, r5, r3
 80062e0:	1ad3      	subs	r3, r2, r3
 80062e2:	9305      	str	r3, [sp, #20]
 80062e4:	9b07      	ldr	r3, [sp, #28]
 80062e6:	b31b      	cbz	r3, 8006330 <_dtoa_r+0x7a0>
 80062e8:	9b08      	ldr	r3, [sp, #32]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	f000 80af 	beq.w	800644e <_dtoa_r+0x8be>
 80062f0:	2e00      	cmp	r6, #0
 80062f2:	dd13      	ble.n	800631c <_dtoa_r+0x78c>
 80062f4:	4639      	mov	r1, r7
 80062f6:	4632      	mov	r2, r6
 80062f8:	4620      	mov	r0, r4
 80062fa:	f000 fd03 	bl	8006d04 <__pow5mult>
 80062fe:	ee18 2a10 	vmov	r2, s16
 8006302:	4601      	mov	r1, r0
 8006304:	4607      	mov	r7, r0
 8006306:	4620      	mov	r0, r4
 8006308:	f000 fc52 	bl	8006bb0 <__multiply>
 800630c:	ee18 1a10 	vmov	r1, s16
 8006310:	4680      	mov	r8, r0
 8006312:	4620      	mov	r0, r4
 8006314:	f000 fb7e 	bl	8006a14 <_Bfree>
 8006318:	ee08 8a10 	vmov	s16, r8
 800631c:	9b07      	ldr	r3, [sp, #28]
 800631e:	1b9a      	subs	r2, r3, r6
 8006320:	d006      	beq.n	8006330 <_dtoa_r+0x7a0>
 8006322:	ee18 1a10 	vmov	r1, s16
 8006326:	4620      	mov	r0, r4
 8006328:	f000 fcec 	bl	8006d04 <__pow5mult>
 800632c:	ee08 0a10 	vmov	s16, r0
 8006330:	2101      	movs	r1, #1
 8006332:	4620      	mov	r0, r4
 8006334:	f000 fc26 	bl	8006b84 <__i2b>
 8006338:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800633a:	2b00      	cmp	r3, #0
 800633c:	4606      	mov	r6, r0
 800633e:	f340 8088 	ble.w	8006452 <_dtoa_r+0x8c2>
 8006342:	461a      	mov	r2, r3
 8006344:	4601      	mov	r1, r0
 8006346:	4620      	mov	r0, r4
 8006348:	f000 fcdc 	bl	8006d04 <__pow5mult>
 800634c:	9b06      	ldr	r3, [sp, #24]
 800634e:	2b01      	cmp	r3, #1
 8006350:	4606      	mov	r6, r0
 8006352:	f340 8081 	ble.w	8006458 <_dtoa_r+0x8c8>
 8006356:	f04f 0800 	mov.w	r8, #0
 800635a:	6933      	ldr	r3, [r6, #16]
 800635c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006360:	6918      	ldr	r0, [r3, #16]
 8006362:	f000 fbbf 	bl	8006ae4 <__hi0bits>
 8006366:	f1c0 0020 	rsb	r0, r0, #32
 800636a:	9b05      	ldr	r3, [sp, #20]
 800636c:	4418      	add	r0, r3
 800636e:	f010 001f 	ands.w	r0, r0, #31
 8006372:	f000 8092 	beq.w	800649a <_dtoa_r+0x90a>
 8006376:	f1c0 0320 	rsb	r3, r0, #32
 800637a:	2b04      	cmp	r3, #4
 800637c:	f340 808a 	ble.w	8006494 <_dtoa_r+0x904>
 8006380:	f1c0 001c 	rsb	r0, r0, #28
 8006384:	9b04      	ldr	r3, [sp, #16]
 8006386:	4403      	add	r3, r0
 8006388:	9304      	str	r3, [sp, #16]
 800638a:	9b05      	ldr	r3, [sp, #20]
 800638c:	4403      	add	r3, r0
 800638e:	4405      	add	r5, r0
 8006390:	9305      	str	r3, [sp, #20]
 8006392:	9b04      	ldr	r3, [sp, #16]
 8006394:	2b00      	cmp	r3, #0
 8006396:	dd07      	ble.n	80063a8 <_dtoa_r+0x818>
 8006398:	ee18 1a10 	vmov	r1, s16
 800639c:	461a      	mov	r2, r3
 800639e:	4620      	mov	r0, r4
 80063a0:	f000 fd0a 	bl	8006db8 <__lshift>
 80063a4:	ee08 0a10 	vmov	s16, r0
 80063a8:	9b05      	ldr	r3, [sp, #20]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	dd05      	ble.n	80063ba <_dtoa_r+0x82a>
 80063ae:	4631      	mov	r1, r6
 80063b0:	461a      	mov	r2, r3
 80063b2:	4620      	mov	r0, r4
 80063b4:	f000 fd00 	bl	8006db8 <__lshift>
 80063b8:	4606      	mov	r6, r0
 80063ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d06e      	beq.n	800649e <_dtoa_r+0x90e>
 80063c0:	ee18 0a10 	vmov	r0, s16
 80063c4:	4631      	mov	r1, r6
 80063c6:	f000 fd67 	bl	8006e98 <__mcmp>
 80063ca:	2800      	cmp	r0, #0
 80063cc:	da67      	bge.n	800649e <_dtoa_r+0x90e>
 80063ce:	9b00      	ldr	r3, [sp, #0]
 80063d0:	3b01      	subs	r3, #1
 80063d2:	ee18 1a10 	vmov	r1, s16
 80063d6:	9300      	str	r3, [sp, #0]
 80063d8:	220a      	movs	r2, #10
 80063da:	2300      	movs	r3, #0
 80063dc:	4620      	mov	r0, r4
 80063de:	f000 fb3b 	bl	8006a58 <__multadd>
 80063e2:	9b08      	ldr	r3, [sp, #32]
 80063e4:	ee08 0a10 	vmov	s16, r0
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	f000 81b1 	beq.w	8006750 <_dtoa_r+0xbc0>
 80063ee:	2300      	movs	r3, #0
 80063f0:	4639      	mov	r1, r7
 80063f2:	220a      	movs	r2, #10
 80063f4:	4620      	mov	r0, r4
 80063f6:	f000 fb2f 	bl	8006a58 <__multadd>
 80063fa:	9b02      	ldr	r3, [sp, #8]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	4607      	mov	r7, r0
 8006400:	f300 808e 	bgt.w	8006520 <_dtoa_r+0x990>
 8006404:	9b06      	ldr	r3, [sp, #24]
 8006406:	2b02      	cmp	r3, #2
 8006408:	dc51      	bgt.n	80064ae <_dtoa_r+0x91e>
 800640a:	e089      	b.n	8006520 <_dtoa_r+0x990>
 800640c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800640e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006412:	e74b      	b.n	80062ac <_dtoa_r+0x71c>
 8006414:	9b03      	ldr	r3, [sp, #12]
 8006416:	1e5e      	subs	r6, r3, #1
 8006418:	9b07      	ldr	r3, [sp, #28]
 800641a:	42b3      	cmp	r3, r6
 800641c:	bfbf      	itttt	lt
 800641e:	9b07      	ldrlt	r3, [sp, #28]
 8006420:	9607      	strlt	r6, [sp, #28]
 8006422:	1af2      	sublt	r2, r6, r3
 8006424:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006426:	bfb6      	itet	lt
 8006428:	189b      	addlt	r3, r3, r2
 800642a:	1b9e      	subge	r6, r3, r6
 800642c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800642e:	9b03      	ldr	r3, [sp, #12]
 8006430:	bfb8      	it	lt
 8006432:	2600      	movlt	r6, #0
 8006434:	2b00      	cmp	r3, #0
 8006436:	bfb7      	itett	lt
 8006438:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800643c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006440:	1a9d      	sublt	r5, r3, r2
 8006442:	2300      	movlt	r3, #0
 8006444:	e734      	b.n	80062b0 <_dtoa_r+0x720>
 8006446:	9e07      	ldr	r6, [sp, #28]
 8006448:	9d04      	ldr	r5, [sp, #16]
 800644a:	9f08      	ldr	r7, [sp, #32]
 800644c:	e73b      	b.n	80062c6 <_dtoa_r+0x736>
 800644e:	9a07      	ldr	r2, [sp, #28]
 8006450:	e767      	b.n	8006322 <_dtoa_r+0x792>
 8006452:	9b06      	ldr	r3, [sp, #24]
 8006454:	2b01      	cmp	r3, #1
 8006456:	dc18      	bgt.n	800648a <_dtoa_r+0x8fa>
 8006458:	f1ba 0f00 	cmp.w	sl, #0
 800645c:	d115      	bne.n	800648a <_dtoa_r+0x8fa>
 800645e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006462:	b993      	cbnz	r3, 800648a <_dtoa_r+0x8fa>
 8006464:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006468:	0d1b      	lsrs	r3, r3, #20
 800646a:	051b      	lsls	r3, r3, #20
 800646c:	b183      	cbz	r3, 8006490 <_dtoa_r+0x900>
 800646e:	9b04      	ldr	r3, [sp, #16]
 8006470:	3301      	adds	r3, #1
 8006472:	9304      	str	r3, [sp, #16]
 8006474:	9b05      	ldr	r3, [sp, #20]
 8006476:	3301      	adds	r3, #1
 8006478:	9305      	str	r3, [sp, #20]
 800647a:	f04f 0801 	mov.w	r8, #1
 800647e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006480:	2b00      	cmp	r3, #0
 8006482:	f47f af6a 	bne.w	800635a <_dtoa_r+0x7ca>
 8006486:	2001      	movs	r0, #1
 8006488:	e76f      	b.n	800636a <_dtoa_r+0x7da>
 800648a:	f04f 0800 	mov.w	r8, #0
 800648e:	e7f6      	b.n	800647e <_dtoa_r+0x8ee>
 8006490:	4698      	mov	r8, r3
 8006492:	e7f4      	b.n	800647e <_dtoa_r+0x8ee>
 8006494:	f43f af7d 	beq.w	8006392 <_dtoa_r+0x802>
 8006498:	4618      	mov	r0, r3
 800649a:	301c      	adds	r0, #28
 800649c:	e772      	b.n	8006384 <_dtoa_r+0x7f4>
 800649e:	9b03      	ldr	r3, [sp, #12]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	dc37      	bgt.n	8006514 <_dtoa_r+0x984>
 80064a4:	9b06      	ldr	r3, [sp, #24]
 80064a6:	2b02      	cmp	r3, #2
 80064a8:	dd34      	ble.n	8006514 <_dtoa_r+0x984>
 80064aa:	9b03      	ldr	r3, [sp, #12]
 80064ac:	9302      	str	r3, [sp, #8]
 80064ae:	9b02      	ldr	r3, [sp, #8]
 80064b0:	b96b      	cbnz	r3, 80064ce <_dtoa_r+0x93e>
 80064b2:	4631      	mov	r1, r6
 80064b4:	2205      	movs	r2, #5
 80064b6:	4620      	mov	r0, r4
 80064b8:	f000 face 	bl	8006a58 <__multadd>
 80064bc:	4601      	mov	r1, r0
 80064be:	4606      	mov	r6, r0
 80064c0:	ee18 0a10 	vmov	r0, s16
 80064c4:	f000 fce8 	bl	8006e98 <__mcmp>
 80064c8:	2800      	cmp	r0, #0
 80064ca:	f73f adbb 	bgt.w	8006044 <_dtoa_r+0x4b4>
 80064ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064d0:	9d01      	ldr	r5, [sp, #4]
 80064d2:	43db      	mvns	r3, r3
 80064d4:	9300      	str	r3, [sp, #0]
 80064d6:	f04f 0800 	mov.w	r8, #0
 80064da:	4631      	mov	r1, r6
 80064dc:	4620      	mov	r0, r4
 80064de:	f000 fa99 	bl	8006a14 <_Bfree>
 80064e2:	2f00      	cmp	r7, #0
 80064e4:	f43f aea4 	beq.w	8006230 <_dtoa_r+0x6a0>
 80064e8:	f1b8 0f00 	cmp.w	r8, #0
 80064ec:	d005      	beq.n	80064fa <_dtoa_r+0x96a>
 80064ee:	45b8      	cmp	r8, r7
 80064f0:	d003      	beq.n	80064fa <_dtoa_r+0x96a>
 80064f2:	4641      	mov	r1, r8
 80064f4:	4620      	mov	r0, r4
 80064f6:	f000 fa8d 	bl	8006a14 <_Bfree>
 80064fa:	4639      	mov	r1, r7
 80064fc:	4620      	mov	r0, r4
 80064fe:	f000 fa89 	bl	8006a14 <_Bfree>
 8006502:	e695      	b.n	8006230 <_dtoa_r+0x6a0>
 8006504:	2600      	movs	r6, #0
 8006506:	4637      	mov	r7, r6
 8006508:	e7e1      	b.n	80064ce <_dtoa_r+0x93e>
 800650a:	9700      	str	r7, [sp, #0]
 800650c:	4637      	mov	r7, r6
 800650e:	e599      	b.n	8006044 <_dtoa_r+0x4b4>
 8006510:	40240000 	.word	0x40240000
 8006514:	9b08      	ldr	r3, [sp, #32]
 8006516:	2b00      	cmp	r3, #0
 8006518:	f000 80ca 	beq.w	80066b0 <_dtoa_r+0xb20>
 800651c:	9b03      	ldr	r3, [sp, #12]
 800651e:	9302      	str	r3, [sp, #8]
 8006520:	2d00      	cmp	r5, #0
 8006522:	dd05      	ble.n	8006530 <_dtoa_r+0x9a0>
 8006524:	4639      	mov	r1, r7
 8006526:	462a      	mov	r2, r5
 8006528:	4620      	mov	r0, r4
 800652a:	f000 fc45 	bl	8006db8 <__lshift>
 800652e:	4607      	mov	r7, r0
 8006530:	f1b8 0f00 	cmp.w	r8, #0
 8006534:	d05b      	beq.n	80065ee <_dtoa_r+0xa5e>
 8006536:	6879      	ldr	r1, [r7, #4]
 8006538:	4620      	mov	r0, r4
 800653a:	f000 fa2b 	bl	8006994 <_Balloc>
 800653e:	4605      	mov	r5, r0
 8006540:	b928      	cbnz	r0, 800654e <_dtoa_r+0x9be>
 8006542:	4b87      	ldr	r3, [pc, #540]	; (8006760 <_dtoa_r+0xbd0>)
 8006544:	4602      	mov	r2, r0
 8006546:	f240 21ea 	movw	r1, #746	; 0x2ea
 800654a:	f7ff bb3b 	b.w	8005bc4 <_dtoa_r+0x34>
 800654e:	693a      	ldr	r2, [r7, #16]
 8006550:	3202      	adds	r2, #2
 8006552:	0092      	lsls	r2, r2, #2
 8006554:	f107 010c 	add.w	r1, r7, #12
 8006558:	300c      	adds	r0, #12
 800655a:	f000 fa0d 	bl	8006978 <memcpy>
 800655e:	2201      	movs	r2, #1
 8006560:	4629      	mov	r1, r5
 8006562:	4620      	mov	r0, r4
 8006564:	f000 fc28 	bl	8006db8 <__lshift>
 8006568:	9b01      	ldr	r3, [sp, #4]
 800656a:	f103 0901 	add.w	r9, r3, #1
 800656e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006572:	4413      	add	r3, r2
 8006574:	9305      	str	r3, [sp, #20]
 8006576:	f00a 0301 	and.w	r3, sl, #1
 800657a:	46b8      	mov	r8, r7
 800657c:	9304      	str	r3, [sp, #16]
 800657e:	4607      	mov	r7, r0
 8006580:	4631      	mov	r1, r6
 8006582:	ee18 0a10 	vmov	r0, s16
 8006586:	f7ff fa75 	bl	8005a74 <quorem>
 800658a:	4641      	mov	r1, r8
 800658c:	9002      	str	r0, [sp, #8]
 800658e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006592:	ee18 0a10 	vmov	r0, s16
 8006596:	f000 fc7f 	bl	8006e98 <__mcmp>
 800659a:	463a      	mov	r2, r7
 800659c:	9003      	str	r0, [sp, #12]
 800659e:	4631      	mov	r1, r6
 80065a0:	4620      	mov	r0, r4
 80065a2:	f000 fc95 	bl	8006ed0 <__mdiff>
 80065a6:	68c2      	ldr	r2, [r0, #12]
 80065a8:	f109 3bff 	add.w	fp, r9, #4294967295
 80065ac:	4605      	mov	r5, r0
 80065ae:	bb02      	cbnz	r2, 80065f2 <_dtoa_r+0xa62>
 80065b0:	4601      	mov	r1, r0
 80065b2:	ee18 0a10 	vmov	r0, s16
 80065b6:	f000 fc6f 	bl	8006e98 <__mcmp>
 80065ba:	4602      	mov	r2, r0
 80065bc:	4629      	mov	r1, r5
 80065be:	4620      	mov	r0, r4
 80065c0:	9207      	str	r2, [sp, #28]
 80065c2:	f000 fa27 	bl	8006a14 <_Bfree>
 80065c6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80065ca:	ea43 0102 	orr.w	r1, r3, r2
 80065ce:	9b04      	ldr	r3, [sp, #16]
 80065d0:	430b      	orrs	r3, r1
 80065d2:	464d      	mov	r5, r9
 80065d4:	d10f      	bne.n	80065f6 <_dtoa_r+0xa66>
 80065d6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80065da:	d02a      	beq.n	8006632 <_dtoa_r+0xaa2>
 80065dc:	9b03      	ldr	r3, [sp, #12]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	dd02      	ble.n	80065e8 <_dtoa_r+0xa58>
 80065e2:	9b02      	ldr	r3, [sp, #8]
 80065e4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80065e8:	f88b a000 	strb.w	sl, [fp]
 80065ec:	e775      	b.n	80064da <_dtoa_r+0x94a>
 80065ee:	4638      	mov	r0, r7
 80065f0:	e7ba      	b.n	8006568 <_dtoa_r+0x9d8>
 80065f2:	2201      	movs	r2, #1
 80065f4:	e7e2      	b.n	80065bc <_dtoa_r+0xa2c>
 80065f6:	9b03      	ldr	r3, [sp, #12]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	db04      	blt.n	8006606 <_dtoa_r+0xa76>
 80065fc:	9906      	ldr	r1, [sp, #24]
 80065fe:	430b      	orrs	r3, r1
 8006600:	9904      	ldr	r1, [sp, #16]
 8006602:	430b      	orrs	r3, r1
 8006604:	d122      	bne.n	800664c <_dtoa_r+0xabc>
 8006606:	2a00      	cmp	r2, #0
 8006608:	ddee      	ble.n	80065e8 <_dtoa_r+0xa58>
 800660a:	ee18 1a10 	vmov	r1, s16
 800660e:	2201      	movs	r2, #1
 8006610:	4620      	mov	r0, r4
 8006612:	f000 fbd1 	bl	8006db8 <__lshift>
 8006616:	4631      	mov	r1, r6
 8006618:	ee08 0a10 	vmov	s16, r0
 800661c:	f000 fc3c 	bl	8006e98 <__mcmp>
 8006620:	2800      	cmp	r0, #0
 8006622:	dc03      	bgt.n	800662c <_dtoa_r+0xa9c>
 8006624:	d1e0      	bne.n	80065e8 <_dtoa_r+0xa58>
 8006626:	f01a 0f01 	tst.w	sl, #1
 800662a:	d0dd      	beq.n	80065e8 <_dtoa_r+0xa58>
 800662c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006630:	d1d7      	bne.n	80065e2 <_dtoa_r+0xa52>
 8006632:	2339      	movs	r3, #57	; 0x39
 8006634:	f88b 3000 	strb.w	r3, [fp]
 8006638:	462b      	mov	r3, r5
 800663a:	461d      	mov	r5, r3
 800663c:	3b01      	subs	r3, #1
 800663e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006642:	2a39      	cmp	r2, #57	; 0x39
 8006644:	d071      	beq.n	800672a <_dtoa_r+0xb9a>
 8006646:	3201      	adds	r2, #1
 8006648:	701a      	strb	r2, [r3, #0]
 800664a:	e746      	b.n	80064da <_dtoa_r+0x94a>
 800664c:	2a00      	cmp	r2, #0
 800664e:	dd07      	ble.n	8006660 <_dtoa_r+0xad0>
 8006650:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006654:	d0ed      	beq.n	8006632 <_dtoa_r+0xaa2>
 8006656:	f10a 0301 	add.w	r3, sl, #1
 800665a:	f88b 3000 	strb.w	r3, [fp]
 800665e:	e73c      	b.n	80064da <_dtoa_r+0x94a>
 8006660:	9b05      	ldr	r3, [sp, #20]
 8006662:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006666:	4599      	cmp	r9, r3
 8006668:	d047      	beq.n	80066fa <_dtoa_r+0xb6a>
 800666a:	ee18 1a10 	vmov	r1, s16
 800666e:	2300      	movs	r3, #0
 8006670:	220a      	movs	r2, #10
 8006672:	4620      	mov	r0, r4
 8006674:	f000 f9f0 	bl	8006a58 <__multadd>
 8006678:	45b8      	cmp	r8, r7
 800667a:	ee08 0a10 	vmov	s16, r0
 800667e:	f04f 0300 	mov.w	r3, #0
 8006682:	f04f 020a 	mov.w	r2, #10
 8006686:	4641      	mov	r1, r8
 8006688:	4620      	mov	r0, r4
 800668a:	d106      	bne.n	800669a <_dtoa_r+0xb0a>
 800668c:	f000 f9e4 	bl	8006a58 <__multadd>
 8006690:	4680      	mov	r8, r0
 8006692:	4607      	mov	r7, r0
 8006694:	f109 0901 	add.w	r9, r9, #1
 8006698:	e772      	b.n	8006580 <_dtoa_r+0x9f0>
 800669a:	f000 f9dd 	bl	8006a58 <__multadd>
 800669e:	4639      	mov	r1, r7
 80066a0:	4680      	mov	r8, r0
 80066a2:	2300      	movs	r3, #0
 80066a4:	220a      	movs	r2, #10
 80066a6:	4620      	mov	r0, r4
 80066a8:	f000 f9d6 	bl	8006a58 <__multadd>
 80066ac:	4607      	mov	r7, r0
 80066ae:	e7f1      	b.n	8006694 <_dtoa_r+0xb04>
 80066b0:	9b03      	ldr	r3, [sp, #12]
 80066b2:	9302      	str	r3, [sp, #8]
 80066b4:	9d01      	ldr	r5, [sp, #4]
 80066b6:	ee18 0a10 	vmov	r0, s16
 80066ba:	4631      	mov	r1, r6
 80066bc:	f7ff f9da 	bl	8005a74 <quorem>
 80066c0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80066c4:	9b01      	ldr	r3, [sp, #4]
 80066c6:	f805 ab01 	strb.w	sl, [r5], #1
 80066ca:	1aea      	subs	r2, r5, r3
 80066cc:	9b02      	ldr	r3, [sp, #8]
 80066ce:	4293      	cmp	r3, r2
 80066d0:	dd09      	ble.n	80066e6 <_dtoa_r+0xb56>
 80066d2:	ee18 1a10 	vmov	r1, s16
 80066d6:	2300      	movs	r3, #0
 80066d8:	220a      	movs	r2, #10
 80066da:	4620      	mov	r0, r4
 80066dc:	f000 f9bc 	bl	8006a58 <__multadd>
 80066e0:	ee08 0a10 	vmov	s16, r0
 80066e4:	e7e7      	b.n	80066b6 <_dtoa_r+0xb26>
 80066e6:	9b02      	ldr	r3, [sp, #8]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	bfc8      	it	gt
 80066ec:	461d      	movgt	r5, r3
 80066ee:	9b01      	ldr	r3, [sp, #4]
 80066f0:	bfd8      	it	le
 80066f2:	2501      	movle	r5, #1
 80066f4:	441d      	add	r5, r3
 80066f6:	f04f 0800 	mov.w	r8, #0
 80066fa:	ee18 1a10 	vmov	r1, s16
 80066fe:	2201      	movs	r2, #1
 8006700:	4620      	mov	r0, r4
 8006702:	f000 fb59 	bl	8006db8 <__lshift>
 8006706:	4631      	mov	r1, r6
 8006708:	ee08 0a10 	vmov	s16, r0
 800670c:	f000 fbc4 	bl	8006e98 <__mcmp>
 8006710:	2800      	cmp	r0, #0
 8006712:	dc91      	bgt.n	8006638 <_dtoa_r+0xaa8>
 8006714:	d102      	bne.n	800671c <_dtoa_r+0xb8c>
 8006716:	f01a 0f01 	tst.w	sl, #1
 800671a:	d18d      	bne.n	8006638 <_dtoa_r+0xaa8>
 800671c:	462b      	mov	r3, r5
 800671e:	461d      	mov	r5, r3
 8006720:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006724:	2a30      	cmp	r2, #48	; 0x30
 8006726:	d0fa      	beq.n	800671e <_dtoa_r+0xb8e>
 8006728:	e6d7      	b.n	80064da <_dtoa_r+0x94a>
 800672a:	9a01      	ldr	r2, [sp, #4]
 800672c:	429a      	cmp	r2, r3
 800672e:	d184      	bne.n	800663a <_dtoa_r+0xaaa>
 8006730:	9b00      	ldr	r3, [sp, #0]
 8006732:	3301      	adds	r3, #1
 8006734:	9300      	str	r3, [sp, #0]
 8006736:	2331      	movs	r3, #49	; 0x31
 8006738:	7013      	strb	r3, [r2, #0]
 800673a:	e6ce      	b.n	80064da <_dtoa_r+0x94a>
 800673c:	4b09      	ldr	r3, [pc, #36]	; (8006764 <_dtoa_r+0xbd4>)
 800673e:	f7ff ba95 	b.w	8005c6c <_dtoa_r+0xdc>
 8006742:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006744:	2b00      	cmp	r3, #0
 8006746:	f47f aa6e 	bne.w	8005c26 <_dtoa_r+0x96>
 800674a:	4b07      	ldr	r3, [pc, #28]	; (8006768 <_dtoa_r+0xbd8>)
 800674c:	f7ff ba8e 	b.w	8005c6c <_dtoa_r+0xdc>
 8006750:	9b02      	ldr	r3, [sp, #8]
 8006752:	2b00      	cmp	r3, #0
 8006754:	dcae      	bgt.n	80066b4 <_dtoa_r+0xb24>
 8006756:	9b06      	ldr	r3, [sp, #24]
 8006758:	2b02      	cmp	r3, #2
 800675a:	f73f aea8 	bgt.w	80064ae <_dtoa_r+0x91e>
 800675e:	e7a9      	b.n	80066b4 <_dtoa_r+0xb24>
 8006760:	08007cf7 	.word	0x08007cf7
 8006764:	08007c54 	.word	0x08007c54
 8006768:	08007c78 	.word	0x08007c78

0800676c <std>:
 800676c:	2300      	movs	r3, #0
 800676e:	b510      	push	{r4, lr}
 8006770:	4604      	mov	r4, r0
 8006772:	e9c0 3300 	strd	r3, r3, [r0]
 8006776:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800677a:	6083      	str	r3, [r0, #8]
 800677c:	8181      	strh	r1, [r0, #12]
 800677e:	6643      	str	r3, [r0, #100]	; 0x64
 8006780:	81c2      	strh	r2, [r0, #14]
 8006782:	6183      	str	r3, [r0, #24]
 8006784:	4619      	mov	r1, r3
 8006786:	2208      	movs	r2, #8
 8006788:	305c      	adds	r0, #92	; 0x5c
 800678a:	f7fe fce9 	bl	8005160 <memset>
 800678e:	4b05      	ldr	r3, [pc, #20]	; (80067a4 <std+0x38>)
 8006790:	6263      	str	r3, [r4, #36]	; 0x24
 8006792:	4b05      	ldr	r3, [pc, #20]	; (80067a8 <std+0x3c>)
 8006794:	62a3      	str	r3, [r4, #40]	; 0x28
 8006796:	4b05      	ldr	r3, [pc, #20]	; (80067ac <std+0x40>)
 8006798:	62e3      	str	r3, [r4, #44]	; 0x2c
 800679a:	4b05      	ldr	r3, [pc, #20]	; (80067b0 <std+0x44>)
 800679c:	6224      	str	r4, [r4, #32]
 800679e:	6323      	str	r3, [r4, #48]	; 0x30
 80067a0:	bd10      	pop	{r4, pc}
 80067a2:	bf00      	nop
 80067a4:	0800755d 	.word	0x0800755d
 80067a8:	0800757f 	.word	0x0800757f
 80067ac:	080075b7 	.word	0x080075b7
 80067b0:	080075db 	.word	0x080075db

080067b4 <_cleanup_r>:
 80067b4:	4901      	ldr	r1, [pc, #4]	; (80067bc <_cleanup_r+0x8>)
 80067b6:	f000 b8af 	b.w	8006918 <_fwalk_reent>
 80067ba:	bf00      	nop
 80067bc:	080078f1 	.word	0x080078f1

080067c0 <__sfmoreglue>:
 80067c0:	b570      	push	{r4, r5, r6, lr}
 80067c2:	2268      	movs	r2, #104	; 0x68
 80067c4:	1e4d      	subs	r5, r1, #1
 80067c6:	4355      	muls	r5, r2
 80067c8:	460e      	mov	r6, r1
 80067ca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80067ce:	f000 fce7 	bl	80071a0 <_malloc_r>
 80067d2:	4604      	mov	r4, r0
 80067d4:	b140      	cbz	r0, 80067e8 <__sfmoreglue+0x28>
 80067d6:	2100      	movs	r1, #0
 80067d8:	e9c0 1600 	strd	r1, r6, [r0]
 80067dc:	300c      	adds	r0, #12
 80067de:	60a0      	str	r0, [r4, #8]
 80067e0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80067e4:	f7fe fcbc 	bl	8005160 <memset>
 80067e8:	4620      	mov	r0, r4
 80067ea:	bd70      	pop	{r4, r5, r6, pc}

080067ec <__sfp_lock_acquire>:
 80067ec:	4801      	ldr	r0, [pc, #4]	; (80067f4 <__sfp_lock_acquire+0x8>)
 80067ee:	f000 b8b8 	b.w	8006962 <__retarget_lock_acquire_recursive>
 80067f2:	bf00      	nop
 80067f4:	2000033d 	.word	0x2000033d

080067f8 <__sfp_lock_release>:
 80067f8:	4801      	ldr	r0, [pc, #4]	; (8006800 <__sfp_lock_release+0x8>)
 80067fa:	f000 b8b3 	b.w	8006964 <__retarget_lock_release_recursive>
 80067fe:	bf00      	nop
 8006800:	2000033d 	.word	0x2000033d

08006804 <__sinit_lock_acquire>:
 8006804:	4801      	ldr	r0, [pc, #4]	; (800680c <__sinit_lock_acquire+0x8>)
 8006806:	f000 b8ac 	b.w	8006962 <__retarget_lock_acquire_recursive>
 800680a:	bf00      	nop
 800680c:	2000033e 	.word	0x2000033e

08006810 <__sinit_lock_release>:
 8006810:	4801      	ldr	r0, [pc, #4]	; (8006818 <__sinit_lock_release+0x8>)
 8006812:	f000 b8a7 	b.w	8006964 <__retarget_lock_release_recursive>
 8006816:	bf00      	nop
 8006818:	2000033e 	.word	0x2000033e

0800681c <__sinit>:
 800681c:	b510      	push	{r4, lr}
 800681e:	4604      	mov	r4, r0
 8006820:	f7ff fff0 	bl	8006804 <__sinit_lock_acquire>
 8006824:	69a3      	ldr	r3, [r4, #24]
 8006826:	b11b      	cbz	r3, 8006830 <__sinit+0x14>
 8006828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800682c:	f7ff bff0 	b.w	8006810 <__sinit_lock_release>
 8006830:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006834:	6523      	str	r3, [r4, #80]	; 0x50
 8006836:	4b13      	ldr	r3, [pc, #76]	; (8006884 <__sinit+0x68>)
 8006838:	4a13      	ldr	r2, [pc, #76]	; (8006888 <__sinit+0x6c>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	62a2      	str	r2, [r4, #40]	; 0x28
 800683e:	42a3      	cmp	r3, r4
 8006840:	bf04      	itt	eq
 8006842:	2301      	moveq	r3, #1
 8006844:	61a3      	streq	r3, [r4, #24]
 8006846:	4620      	mov	r0, r4
 8006848:	f000 f820 	bl	800688c <__sfp>
 800684c:	6060      	str	r0, [r4, #4]
 800684e:	4620      	mov	r0, r4
 8006850:	f000 f81c 	bl	800688c <__sfp>
 8006854:	60a0      	str	r0, [r4, #8]
 8006856:	4620      	mov	r0, r4
 8006858:	f000 f818 	bl	800688c <__sfp>
 800685c:	2200      	movs	r2, #0
 800685e:	60e0      	str	r0, [r4, #12]
 8006860:	2104      	movs	r1, #4
 8006862:	6860      	ldr	r0, [r4, #4]
 8006864:	f7ff ff82 	bl	800676c <std>
 8006868:	68a0      	ldr	r0, [r4, #8]
 800686a:	2201      	movs	r2, #1
 800686c:	2109      	movs	r1, #9
 800686e:	f7ff ff7d 	bl	800676c <std>
 8006872:	68e0      	ldr	r0, [r4, #12]
 8006874:	2202      	movs	r2, #2
 8006876:	2112      	movs	r1, #18
 8006878:	f7ff ff78 	bl	800676c <std>
 800687c:	2301      	movs	r3, #1
 800687e:	61a3      	str	r3, [r4, #24]
 8006880:	e7d2      	b.n	8006828 <__sinit+0xc>
 8006882:	bf00      	nop
 8006884:	08007c40 	.word	0x08007c40
 8006888:	080067b5 	.word	0x080067b5

0800688c <__sfp>:
 800688c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800688e:	4607      	mov	r7, r0
 8006890:	f7ff ffac 	bl	80067ec <__sfp_lock_acquire>
 8006894:	4b1e      	ldr	r3, [pc, #120]	; (8006910 <__sfp+0x84>)
 8006896:	681e      	ldr	r6, [r3, #0]
 8006898:	69b3      	ldr	r3, [r6, #24]
 800689a:	b913      	cbnz	r3, 80068a2 <__sfp+0x16>
 800689c:	4630      	mov	r0, r6
 800689e:	f7ff ffbd 	bl	800681c <__sinit>
 80068a2:	3648      	adds	r6, #72	; 0x48
 80068a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80068a8:	3b01      	subs	r3, #1
 80068aa:	d503      	bpl.n	80068b4 <__sfp+0x28>
 80068ac:	6833      	ldr	r3, [r6, #0]
 80068ae:	b30b      	cbz	r3, 80068f4 <__sfp+0x68>
 80068b0:	6836      	ldr	r6, [r6, #0]
 80068b2:	e7f7      	b.n	80068a4 <__sfp+0x18>
 80068b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80068b8:	b9d5      	cbnz	r5, 80068f0 <__sfp+0x64>
 80068ba:	4b16      	ldr	r3, [pc, #88]	; (8006914 <__sfp+0x88>)
 80068bc:	60e3      	str	r3, [r4, #12]
 80068be:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80068c2:	6665      	str	r5, [r4, #100]	; 0x64
 80068c4:	f000 f84c 	bl	8006960 <__retarget_lock_init_recursive>
 80068c8:	f7ff ff96 	bl	80067f8 <__sfp_lock_release>
 80068cc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80068d0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80068d4:	6025      	str	r5, [r4, #0]
 80068d6:	61a5      	str	r5, [r4, #24]
 80068d8:	2208      	movs	r2, #8
 80068da:	4629      	mov	r1, r5
 80068dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80068e0:	f7fe fc3e 	bl	8005160 <memset>
 80068e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80068e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80068ec:	4620      	mov	r0, r4
 80068ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068f0:	3468      	adds	r4, #104	; 0x68
 80068f2:	e7d9      	b.n	80068a8 <__sfp+0x1c>
 80068f4:	2104      	movs	r1, #4
 80068f6:	4638      	mov	r0, r7
 80068f8:	f7ff ff62 	bl	80067c0 <__sfmoreglue>
 80068fc:	4604      	mov	r4, r0
 80068fe:	6030      	str	r0, [r6, #0]
 8006900:	2800      	cmp	r0, #0
 8006902:	d1d5      	bne.n	80068b0 <__sfp+0x24>
 8006904:	f7ff ff78 	bl	80067f8 <__sfp_lock_release>
 8006908:	230c      	movs	r3, #12
 800690a:	603b      	str	r3, [r7, #0]
 800690c:	e7ee      	b.n	80068ec <__sfp+0x60>
 800690e:	bf00      	nop
 8006910:	08007c40 	.word	0x08007c40
 8006914:	ffff0001 	.word	0xffff0001

08006918 <_fwalk_reent>:
 8006918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800691c:	4606      	mov	r6, r0
 800691e:	4688      	mov	r8, r1
 8006920:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006924:	2700      	movs	r7, #0
 8006926:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800692a:	f1b9 0901 	subs.w	r9, r9, #1
 800692e:	d505      	bpl.n	800693c <_fwalk_reent+0x24>
 8006930:	6824      	ldr	r4, [r4, #0]
 8006932:	2c00      	cmp	r4, #0
 8006934:	d1f7      	bne.n	8006926 <_fwalk_reent+0xe>
 8006936:	4638      	mov	r0, r7
 8006938:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800693c:	89ab      	ldrh	r3, [r5, #12]
 800693e:	2b01      	cmp	r3, #1
 8006940:	d907      	bls.n	8006952 <_fwalk_reent+0x3a>
 8006942:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006946:	3301      	adds	r3, #1
 8006948:	d003      	beq.n	8006952 <_fwalk_reent+0x3a>
 800694a:	4629      	mov	r1, r5
 800694c:	4630      	mov	r0, r6
 800694e:	47c0      	blx	r8
 8006950:	4307      	orrs	r7, r0
 8006952:	3568      	adds	r5, #104	; 0x68
 8006954:	e7e9      	b.n	800692a <_fwalk_reent+0x12>
	...

08006958 <_localeconv_r>:
 8006958:	4800      	ldr	r0, [pc, #0]	; (800695c <_localeconv_r+0x4>)
 800695a:	4770      	bx	lr
 800695c:	20000160 	.word	0x20000160

08006960 <__retarget_lock_init_recursive>:
 8006960:	4770      	bx	lr

08006962 <__retarget_lock_acquire_recursive>:
 8006962:	4770      	bx	lr

08006964 <__retarget_lock_release_recursive>:
 8006964:	4770      	bx	lr
	...

08006968 <malloc>:
 8006968:	4b02      	ldr	r3, [pc, #8]	; (8006974 <malloc+0xc>)
 800696a:	4601      	mov	r1, r0
 800696c:	6818      	ldr	r0, [r3, #0]
 800696e:	f000 bc17 	b.w	80071a0 <_malloc_r>
 8006972:	bf00      	nop
 8006974:	2000000c 	.word	0x2000000c

08006978 <memcpy>:
 8006978:	440a      	add	r2, r1
 800697a:	4291      	cmp	r1, r2
 800697c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006980:	d100      	bne.n	8006984 <memcpy+0xc>
 8006982:	4770      	bx	lr
 8006984:	b510      	push	{r4, lr}
 8006986:	f811 4b01 	ldrb.w	r4, [r1], #1
 800698a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800698e:	4291      	cmp	r1, r2
 8006990:	d1f9      	bne.n	8006986 <memcpy+0xe>
 8006992:	bd10      	pop	{r4, pc}

08006994 <_Balloc>:
 8006994:	b570      	push	{r4, r5, r6, lr}
 8006996:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006998:	4604      	mov	r4, r0
 800699a:	460d      	mov	r5, r1
 800699c:	b976      	cbnz	r6, 80069bc <_Balloc+0x28>
 800699e:	2010      	movs	r0, #16
 80069a0:	f7ff ffe2 	bl	8006968 <malloc>
 80069a4:	4602      	mov	r2, r0
 80069a6:	6260      	str	r0, [r4, #36]	; 0x24
 80069a8:	b920      	cbnz	r0, 80069b4 <_Balloc+0x20>
 80069aa:	4b18      	ldr	r3, [pc, #96]	; (8006a0c <_Balloc+0x78>)
 80069ac:	4818      	ldr	r0, [pc, #96]	; (8006a10 <_Balloc+0x7c>)
 80069ae:	2166      	movs	r1, #102	; 0x66
 80069b0:	f000 feea 	bl	8007788 <__assert_func>
 80069b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80069b8:	6006      	str	r6, [r0, #0]
 80069ba:	60c6      	str	r6, [r0, #12]
 80069bc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80069be:	68f3      	ldr	r3, [r6, #12]
 80069c0:	b183      	cbz	r3, 80069e4 <_Balloc+0x50>
 80069c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069c4:	68db      	ldr	r3, [r3, #12]
 80069c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80069ca:	b9b8      	cbnz	r0, 80069fc <_Balloc+0x68>
 80069cc:	2101      	movs	r1, #1
 80069ce:	fa01 f605 	lsl.w	r6, r1, r5
 80069d2:	1d72      	adds	r2, r6, #5
 80069d4:	0092      	lsls	r2, r2, #2
 80069d6:	4620      	mov	r0, r4
 80069d8:	f000 fb60 	bl	800709c <_calloc_r>
 80069dc:	b160      	cbz	r0, 80069f8 <_Balloc+0x64>
 80069de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80069e2:	e00e      	b.n	8006a02 <_Balloc+0x6e>
 80069e4:	2221      	movs	r2, #33	; 0x21
 80069e6:	2104      	movs	r1, #4
 80069e8:	4620      	mov	r0, r4
 80069ea:	f000 fb57 	bl	800709c <_calloc_r>
 80069ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069f0:	60f0      	str	r0, [r6, #12]
 80069f2:	68db      	ldr	r3, [r3, #12]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d1e4      	bne.n	80069c2 <_Balloc+0x2e>
 80069f8:	2000      	movs	r0, #0
 80069fa:	bd70      	pop	{r4, r5, r6, pc}
 80069fc:	6802      	ldr	r2, [r0, #0]
 80069fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006a02:	2300      	movs	r3, #0
 8006a04:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006a08:	e7f7      	b.n	80069fa <_Balloc+0x66>
 8006a0a:	bf00      	nop
 8006a0c:	08007c85 	.word	0x08007c85
 8006a10:	08007d68 	.word	0x08007d68

08006a14 <_Bfree>:
 8006a14:	b570      	push	{r4, r5, r6, lr}
 8006a16:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006a18:	4605      	mov	r5, r0
 8006a1a:	460c      	mov	r4, r1
 8006a1c:	b976      	cbnz	r6, 8006a3c <_Bfree+0x28>
 8006a1e:	2010      	movs	r0, #16
 8006a20:	f7ff ffa2 	bl	8006968 <malloc>
 8006a24:	4602      	mov	r2, r0
 8006a26:	6268      	str	r0, [r5, #36]	; 0x24
 8006a28:	b920      	cbnz	r0, 8006a34 <_Bfree+0x20>
 8006a2a:	4b09      	ldr	r3, [pc, #36]	; (8006a50 <_Bfree+0x3c>)
 8006a2c:	4809      	ldr	r0, [pc, #36]	; (8006a54 <_Bfree+0x40>)
 8006a2e:	218a      	movs	r1, #138	; 0x8a
 8006a30:	f000 feaa 	bl	8007788 <__assert_func>
 8006a34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a38:	6006      	str	r6, [r0, #0]
 8006a3a:	60c6      	str	r6, [r0, #12]
 8006a3c:	b13c      	cbz	r4, 8006a4e <_Bfree+0x3a>
 8006a3e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006a40:	6862      	ldr	r2, [r4, #4]
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006a48:	6021      	str	r1, [r4, #0]
 8006a4a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006a4e:	bd70      	pop	{r4, r5, r6, pc}
 8006a50:	08007c85 	.word	0x08007c85
 8006a54:	08007d68 	.word	0x08007d68

08006a58 <__multadd>:
 8006a58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a5c:	690d      	ldr	r5, [r1, #16]
 8006a5e:	4607      	mov	r7, r0
 8006a60:	460c      	mov	r4, r1
 8006a62:	461e      	mov	r6, r3
 8006a64:	f101 0c14 	add.w	ip, r1, #20
 8006a68:	2000      	movs	r0, #0
 8006a6a:	f8dc 3000 	ldr.w	r3, [ip]
 8006a6e:	b299      	uxth	r1, r3
 8006a70:	fb02 6101 	mla	r1, r2, r1, r6
 8006a74:	0c1e      	lsrs	r6, r3, #16
 8006a76:	0c0b      	lsrs	r3, r1, #16
 8006a78:	fb02 3306 	mla	r3, r2, r6, r3
 8006a7c:	b289      	uxth	r1, r1
 8006a7e:	3001      	adds	r0, #1
 8006a80:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006a84:	4285      	cmp	r5, r0
 8006a86:	f84c 1b04 	str.w	r1, [ip], #4
 8006a8a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006a8e:	dcec      	bgt.n	8006a6a <__multadd+0x12>
 8006a90:	b30e      	cbz	r6, 8006ad6 <__multadd+0x7e>
 8006a92:	68a3      	ldr	r3, [r4, #8]
 8006a94:	42ab      	cmp	r3, r5
 8006a96:	dc19      	bgt.n	8006acc <__multadd+0x74>
 8006a98:	6861      	ldr	r1, [r4, #4]
 8006a9a:	4638      	mov	r0, r7
 8006a9c:	3101      	adds	r1, #1
 8006a9e:	f7ff ff79 	bl	8006994 <_Balloc>
 8006aa2:	4680      	mov	r8, r0
 8006aa4:	b928      	cbnz	r0, 8006ab2 <__multadd+0x5a>
 8006aa6:	4602      	mov	r2, r0
 8006aa8:	4b0c      	ldr	r3, [pc, #48]	; (8006adc <__multadd+0x84>)
 8006aaa:	480d      	ldr	r0, [pc, #52]	; (8006ae0 <__multadd+0x88>)
 8006aac:	21b5      	movs	r1, #181	; 0xb5
 8006aae:	f000 fe6b 	bl	8007788 <__assert_func>
 8006ab2:	6922      	ldr	r2, [r4, #16]
 8006ab4:	3202      	adds	r2, #2
 8006ab6:	f104 010c 	add.w	r1, r4, #12
 8006aba:	0092      	lsls	r2, r2, #2
 8006abc:	300c      	adds	r0, #12
 8006abe:	f7ff ff5b 	bl	8006978 <memcpy>
 8006ac2:	4621      	mov	r1, r4
 8006ac4:	4638      	mov	r0, r7
 8006ac6:	f7ff ffa5 	bl	8006a14 <_Bfree>
 8006aca:	4644      	mov	r4, r8
 8006acc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ad0:	3501      	adds	r5, #1
 8006ad2:	615e      	str	r6, [r3, #20]
 8006ad4:	6125      	str	r5, [r4, #16]
 8006ad6:	4620      	mov	r0, r4
 8006ad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006adc:	08007cf7 	.word	0x08007cf7
 8006ae0:	08007d68 	.word	0x08007d68

08006ae4 <__hi0bits>:
 8006ae4:	0c03      	lsrs	r3, r0, #16
 8006ae6:	041b      	lsls	r3, r3, #16
 8006ae8:	b9d3      	cbnz	r3, 8006b20 <__hi0bits+0x3c>
 8006aea:	0400      	lsls	r0, r0, #16
 8006aec:	2310      	movs	r3, #16
 8006aee:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006af2:	bf04      	itt	eq
 8006af4:	0200      	lsleq	r0, r0, #8
 8006af6:	3308      	addeq	r3, #8
 8006af8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006afc:	bf04      	itt	eq
 8006afe:	0100      	lsleq	r0, r0, #4
 8006b00:	3304      	addeq	r3, #4
 8006b02:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006b06:	bf04      	itt	eq
 8006b08:	0080      	lsleq	r0, r0, #2
 8006b0a:	3302      	addeq	r3, #2
 8006b0c:	2800      	cmp	r0, #0
 8006b0e:	db05      	blt.n	8006b1c <__hi0bits+0x38>
 8006b10:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006b14:	f103 0301 	add.w	r3, r3, #1
 8006b18:	bf08      	it	eq
 8006b1a:	2320      	moveq	r3, #32
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	4770      	bx	lr
 8006b20:	2300      	movs	r3, #0
 8006b22:	e7e4      	b.n	8006aee <__hi0bits+0xa>

08006b24 <__lo0bits>:
 8006b24:	6803      	ldr	r3, [r0, #0]
 8006b26:	f013 0207 	ands.w	r2, r3, #7
 8006b2a:	4601      	mov	r1, r0
 8006b2c:	d00b      	beq.n	8006b46 <__lo0bits+0x22>
 8006b2e:	07da      	lsls	r2, r3, #31
 8006b30:	d423      	bmi.n	8006b7a <__lo0bits+0x56>
 8006b32:	0798      	lsls	r0, r3, #30
 8006b34:	bf49      	itett	mi
 8006b36:	085b      	lsrmi	r3, r3, #1
 8006b38:	089b      	lsrpl	r3, r3, #2
 8006b3a:	2001      	movmi	r0, #1
 8006b3c:	600b      	strmi	r3, [r1, #0]
 8006b3e:	bf5c      	itt	pl
 8006b40:	600b      	strpl	r3, [r1, #0]
 8006b42:	2002      	movpl	r0, #2
 8006b44:	4770      	bx	lr
 8006b46:	b298      	uxth	r0, r3
 8006b48:	b9a8      	cbnz	r0, 8006b76 <__lo0bits+0x52>
 8006b4a:	0c1b      	lsrs	r3, r3, #16
 8006b4c:	2010      	movs	r0, #16
 8006b4e:	b2da      	uxtb	r2, r3
 8006b50:	b90a      	cbnz	r2, 8006b56 <__lo0bits+0x32>
 8006b52:	3008      	adds	r0, #8
 8006b54:	0a1b      	lsrs	r3, r3, #8
 8006b56:	071a      	lsls	r2, r3, #28
 8006b58:	bf04      	itt	eq
 8006b5a:	091b      	lsreq	r3, r3, #4
 8006b5c:	3004      	addeq	r0, #4
 8006b5e:	079a      	lsls	r2, r3, #30
 8006b60:	bf04      	itt	eq
 8006b62:	089b      	lsreq	r3, r3, #2
 8006b64:	3002      	addeq	r0, #2
 8006b66:	07da      	lsls	r2, r3, #31
 8006b68:	d403      	bmi.n	8006b72 <__lo0bits+0x4e>
 8006b6a:	085b      	lsrs	r3, r3, #1
 8006b6c:	f100 0001 	add.w	r0, r0, #1
 8006b70:	d005      	beq.n	8006b7e <__lo0bits+0x5a>
 8006b72:	600b      	str	r3, [r1, #0]
 8006b74:	4770      	bx	lr
 8006b76:	4610      	mov	r0, r2
 8006b78:	e7e9      	b.n	8006b4e <__lo0bits+0x2a>
 8006b7a:	2000      	movs	r0, #0
 8006b7c:	4770      	bx	lr
 8006b7e:	2020      	movs	r0, #32
 8006b80:	4770      	bx	lr
	...

08006b84 <__i2b>:
 8006b84:	b510      	push	{r4, lr}
 8006b86:	460c      	mov	r4, r1
 8006b88:	2101      	movs	r1, #1
 8006b8a:	f7ff ff03 	bl	8006994 <_Balloc>
 8006b8e:	4602      	mov	r2, r0
 8006b90:	b928      	cbnz	r0, 8006b9e <__i2b+0x1a>
 8006b92:	4b05      	ldr	r3, [pc, #20]	; (8006ba8 <__i2b+0x24>)
 8006b94:	4805      	ldr	r0, [pc, #20]	; (8006bac <__i2b+0x28>)
 8006b96:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006b9a:	f000 fdf5 	bl	8007788 <__assert_func>
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	6144      	str	r4, [r0, #20]
 8006ba2:	6103      	str	r3, [r0, #16]
 8006ba4:	bd10      	pop	{r4, pc}
 8006ba6:	bf00      	nop
 8006ba8:	08007cf7 	.word	0x08007cf7
 8006bac:	08007d68 	.word	0x08007d68

08006bb0 <__multiply>:
 8006bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bb4:	4691      	mov	r9, r2
 8006bb6:	690a      	ldr	r2, [r1, #16]
 8006bb8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	bfb8      	it	lt
 8006bc0:	460b      	movlt	r3, r1
 8006bc2:	460c      	mov	r4, r1
 8006bc4:	bfbc      	itt	lt
 8006bc6:	464c      	movlt	r4, r9
 8006bc8:	4699      	movlt	r9, r3
 8006bca:	6927      	ldr	r7, [r4, #16]
 8006bcc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006bd0:	68a3      	ldr	r3, [r4, #8]
 8006bd2:	6861      	ldr	r1, [r4, #4]
 8006bd4:	eb07 060a 	add.w	r6, r7, sl
 8006bd8:	42b3      	cmp	r3, r6
 8006bda:	b085      	sub	sp, #20
 8006bdc:	bfb8      	it	lt
 8006bde:	3101      	addlt	r1, #1
 8006be0:	f7ff fed8 	bl	8006994 <_Balloc>
 8006be4:	b930      	cbnz	r0, 8006bf4 <__multiply+0x44>
 8006be6:	4602      	mov	r2, r0
 8006be8:	4b44      	ldr	r3, [pc, #272]	; (8006cfc <__multiply+0x14c>)
 8006bea:	4845      	ldr	r0, [pc, #276]	; (8006d00 <__multiply+0x150>)
 8006bec:	f240 115d 	movw	r1, #349	; 0x15d
 8006bf0:	f000 fdca 	bl	8007788 <__assert_func>
 8006bf4:	f100 0514 	add.w	r5, r0, #20
 8006bf8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006bfc:	462b      	mov	r3, r5
 8006bfe:	2200      	movs	r2, #0
 8006c00:	4543      	cmp	r3, r8
 8006c02:	d321      	bcc.n	8006c48 <__multiply+0x98>
 8006c04:	f104 0314 	add.w	r3, r4, #20
 8006c08:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006c0c:	f109 0314 	add.w	r3, r9, #20
 8006c10:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006c14:	9202      	str	r2, [sp, #8]
 8006c16:	1b3a      	subs	r2, r7, r4
 8006c18:	3a15      	subs	r2, #21
 8006c1a:	f022 0203 	bic.w	r2, r2, #3
 8006c1e:	3204      	adds	r2, #4
 8006c20:	f104 0115 	add.w	r1, r4, #21
 8006c24:	428f      	cmp	r7, r1
 8006c26:	bf38      	it	cc
 8006c28:	2204      	movcc	r2, #4
 8006c2a:	9201      	str	r2, [sp, #4]
 8006c2c:	9a02      	ldr	r2, [sp, #8]
 8006c2e:	9303      	str	r3, [sp, #12]
 8006c30:	429a      	cmp	r2, r3
 8006c32:	d80c      	bhi.n	8006c4e <__multiply+0x9e>
 8006c34:	2e00      	cmp	r6, #0
 8006c36:	dd03      	ble.n	8006c40 <__multiply+0x90>
 8006c38:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d05a      	beq.n	8006cf6 <__multiply+0x146>
 8006c40:	6106      	str	r6, [r0, #16]
 8006c42:	b005      	add	sp, #20
 8006c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c48:	f843 2b04 	str.w	r2, [r3], #4
 8006c4c:	e7d8      	b.n	8006c00 <__multiply+0x50>
 8006c4e:	f8b3 a000 	ldrh.w	sl, [r3]
 8006c52:	f1ba 0f00 	cmp.w	sl, #0
 8006c56:	d024      	beq.n	8006ca2 <__multiply+0xf2>
 8006c58:	f104 0e14 	add.w	lr, r4, #20
 8006c5c:	46a9      	mov	r9, r5
 8006c5e:	f04f 0c00 	mov.w	ip, #0
 8006c62:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006c66:	f8d9 1000 	ldr.w	r1, [r9]
 8006c6a:	fa1f fb82 	uxth.w	fp, r2
 8006c6e:	b289      	uxth	r1, r1
 8006c70:	fb0a 110b 	mla	r1, sl, fp, r1
 8006c74:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006c78:	f8d9 2000 	ldr.w	r2, [r9]
 8006c7c:	4461      	add	r1, ip
 8006c7e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006c82:	fb0a c20b 	mla	r2, sl, fp, ip
 8006c86:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006c8a:	b289      	uxth	r1, r1
 8006c8c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006c90:	4577      	cmp	r7, lr
 8006c92:	f849 1b04 	str.w	r1, [r9], #4
 8006c96:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006c9a:	d8e2      	bhi.n	8006c62 <__multiply+0xb2>
 8006c9c:	9a01      	ldr	r2, [sp, #4]
 8006c9e:	f845 c002 	str.w	ip, [r5, r2]
 8006ca2:	9a03      	ldr	r2, [sp, #12]
 8006ca4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006ca8:	3304      	adds	r3, #4
 8006caa:	f1b9 0f00 	cmp.w	r9, #0
 8006cae:	d020      	beq.n	8006cf2 <__multiply+0x142>
 8006cb0:	6829      	ldr	r1, [r5, #0]
 8006cb2:	f104 0c14 	add.w	ip, r4, #20
 8006cb6:	46ae      	mov	lr, r5
 8006cb8:	f04f 0a00 	mov.w	sl, #0
 8006cbc:	f8bc b000 	ldrh.w	fp, [ip]
 8006cc0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006cc4:	fb09 220b 	mla	r2, r9, fp, r2
 8006cc8:	4492      	add	sl, r2
 8006cca:	b289      	uxth	r1, r1
 8006ccc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006cd0:	f84e 1b04 	str.w	r1, [lr], #4
 8006cd4:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006cd8:	f8be 1000 	ldrh.w	r1, [lr]
 8006cdc:	0c12      	lsrs	r2, r2, #16
 8006cde:	fb09 1102 	mla	r1, r9, r2, r1
 8006ce2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006ce6:	4567      	cmp	r7, ip
 8006ce8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006cec:	d8e6      	bhi.n	8006cbc <__multiply+0x10c>
 8006cee:	9a01      	ldr	r2, [sp, #4]
 8006cf0:	50a9      	str	r1, [r5, r2]
 8006cf2:	3504      	adds	r5, #4
 8006cf4:	e79a      	b.n	8006c2c <__multiply+0x7c>
 8006cf6:	3e01      	subs	r6, #1
 8006cf8:	e79c      	b.n	8006c34 <__multiply+0x84>
 8006cfa:	bf00      	nop
 8006cfc:	08007cf7 	.word	0x08007cf7
 8006d00:	08007d68 	.word	0x08007d68

08006d04 <__pow5mult>:
 8006d04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d08:	4615      	mov	r5, r2
 8006d0a:	f012 0203 	ands.w	r2, r2, #3
 8006d0e:	4606      	mov	r6, r0
 8006d10:	460f      	mov	r7, r1
 8006d12:	d007      	beq.n	8006d24 <__pow5mult+0x20>
 8006d14:	4c25      	ldr	r4, [pc, #148]	; (8006dac <__pow5mult+0xa8>)
 8006d16:	3a01      	subs	r2, #1
 8006d18:	2300      	movs	r3, #0
 8006d1a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006d1e:	f7ff fe9b 	bl	8006a58 <__multadd>
 8006d22:	4607      	mov	r7, r0
 8006d24:	10ad      	asrs	r5, r5, #2
 8006d26:	d03d      	beq.n	8006da4 <__pow5mult+0xa0>
 8006d28:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006d2a:	b97c      	cbnz	r4, 8006d4c <__pow5mult+0x48>
 8006d2c:	2010      	movs	r0, #16
 8006d2e:	f7ff fe1b 	bl	8006968 <malloc>
 8006d32:	4602      	mov	r2, r0
 8006d34:	6270      	str	r0, [r6, #36]	; 0x24
 8006d36:	b928      	cbnz	r0, 8006d44 <__pow5mult+0x40>
 8006d38:	4b1d      	ldr	r3, [pc, #116]	; (8006db0 <__pow5mult+0xac>)
 8006d3a:	481e      	ldr	r0, [pc, #120]	; (8006db4 <__pow5mult+0xb0>)
 8006d3c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006d40:	f000 fd22 	bl	8007788 <__assert_func>
 8006d44:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006d48:	6004      	str	r4, [r0, #0]
 8006d4a:	60c4      	str	r4, [r0, #12]
 8006d4c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006d50:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006d54:	b94c      	cbnz	r4, 8006d6a <__pow5mult+0x66>
 8006d56:	f240 2171 	movw	r1, #625	; 0x271
 8006d5a:	4630      	mov	r0, r6
 8006d5c:	f7ff ff12 	bl	8006b84 <__i2b>
 8006d60:	2300      	movs	r3, #0
 8006d62:	f8c8 0008 	str.w	r0, [r8, #8]
 8006d66:	4604      	mov	r4, r0
 8006d68:	6003      	str	r3, [r0, #0]
 8006d6a:	f04f 0900 	mov.w	r9, #0
 8006d6e:	07eb      	lsls	r3, r5, #31
 8006d70:	d50a      	bpl.n	8006d88 <__pow5mult+0x84>
 8006d72:	4639      	mov	r1, r7
 8006d74:	4622      	mov	r2, r4
 8006d76:	4630      	mov	r0, r6
 8006d78:	f7ff ff1a 	bl	8006bb0 <__multiply>
 8006d7c:	4639      	mov	r1, r7
 8006d7e:	4680      	mov	r8, r0
 8006d80:	4630      	mov	r0, r6
 8006d82:	f7ff fe47 	bl	8006a14 <_Bfree>
 8006d86:	4647      	mov	r7, r8
 8006d88:	106d      	asrs	r5, r5, #1
 8006d8a:	d00b      	beq.n	8006da4 <__pow5mult+0xa0>
 8006d8c:	6820      	ldr	r0, [r4, #0]
 8006d8e:	b938      	cbnz	r0, 8006da0 <__pow5mult+0x9c>
 8006d90:	4622      	mov	r2, r4
 8006d92:	4621      	mov	r1, r4
 8006d94:	4630      	mov	r0, r6
 8006d96:	f7ff ff0b 	bl	8006bb0 <__multiply>
 8006d9a:	6020      	str	r0, [r4, #0]
 8006d9c:	f8c0 9000 	str.w	r9, [r0]
 8006da0:	4604      	mov	r4, r0
 8006da2:	e7e4      	b.n	8006d6e <__pow5mult+0x6a>
 8006da4:	4638      	mov	r0, r7
 8006da6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006daa:	bf00      	nop
 8006dac:	08007eb8 	.word	0x08007eb8
 8006db0:	08007c85 	.word	0x08007c85
 8006db4:	08007d68 	.word	0x08007d68

08006db8 <__lshift>:
 8006db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006dbc:	460c      	mov	r4, r1
 8006dbe:	6849      	ldr	r1, [r1, #4]
 8006dc0:	6923      	ldr	r3, [r4, #16]
 8006dc2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006dc6:	68a3      	ldr	r3, [r4, #8]
 8006dc8:	4607      	mov	r7, r0
 8006dca:	4691      	mov	r9, r2
 8006dcc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006dd0:	f108 0601 	add.w	r6, r8, #1
 8006dd4:	42b3      	cmp	r3, r6
 8006dd6:	db0b      	blt.n	8006df0 <__lshift+0x38>
 8006dd8:	4638      	mov	r0, r7
 8006dda:	f7ff fddb 	bl	8006994 <_Balloc>
 8006dde:	4605      	mov	r5, r0
 8006de0:	b948      	cbnz	r0, 8006df6 <__lshift+0x3e>
 8006de2:	4602      	mov	r2, r0
 8006de4:	4b2a      	ldr	r3, [pc, #168]	; (8006e90 <__lshift+0xd8>)
 8006de6:	482b      	ldr	r0, [pc, #172]	; (8006e94 <__lshift+0xdc>)
 8006de8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006dec:	f000 fccc 	bl	8007788 <__assert_func>
 8006df0:	3101      	adds	r1, #1
 8006df2:	005b      	lsls	r3, r3, #1
 8006df4:	e7ee      	b.n	8006dd4 <__lshift+0x1c>
 8006df6:	2300      	movs	r3, #0
 8006df8:	f100 0114 	add.w	r1, r0, #20
 8006dfc:	f100 0210 	add.w	r2, r0, #16
 8006e00:	4618      	mov	r0, r3
 8006e02:	4553      	cmp	r3, sl
 8006e04:	db37      	blt.n	8006e76 <__lshift+0xbe>
 8006e06:	6920      	ldr	r0, [r4, #16]
 8006e08:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006e0c:	f104 0314 	add.w	r3, r4, #20
 8006e10:	f019 091f 	ands.w	r9, r9, #31
 8006e14:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006e18:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006e1c:	d02f      	beq.n	8006e7e <__lshift+0xc6>
 8006e1e:	f1c9 0e20 	rsb	lr, r9, #32
 8006e22:	468a      	mov	sl, r1
 8006e24:	f04f 0c00 	mov.w	ip, #0
 8006e28:	681a      	ldr	r2, [r3, #0]
 8006e2a:	fa02 f209 	lsl.w	r2, r2, r9
 8006e2e:	ea42 020c 	orr.w	r2, r2, ip
 8006e32:	f84a 2b04 	str.w	r2, [sl], #4
 8006e36:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e3a:	4298      	cmp	r0, r3
 8006e3c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006e40:	d8f2      	bhi.n	8006e28 <__lshift+0x70>
 8006e42:	1b03      	subs	r3, r0, r4
 8006e44:	3b15      	subs	r3, #21
 8006e46:	f023 0303 	bic.w	r3, r3, #3
 8006e4a:	3304      	adds	r3, #4
 8006e4c:	f104 0215 	add.w	r2, r4, #21
 8006e50:	4290      	cmp	r0, r2
 8006e52:	bf38      	it	cc
 8006e54:	2304      	movcc	r3, #4
 8006e56:	f841 c003 	str.w	ip, [r1, r3]
 8006e5a:	f1bc 0f00 	cmp.w	ip, #0
 8006e5e:	d001      	beq.n	8006e64 <__lshift+0xac>
 8006e60:	f108 0602 	add.w	r6, r8, #2
 8006e64:	3e01      	subs	r6, #1
 8006e66:	4638      	mov	r0, r7
 8006e68:	612e      	str	r6, [r5, #16]
 8006e6a:	4621      	mov	r1, r4
 8006e6c:	f7ff fdd2 	bl	8006a14 <_Bfree>
 8006e70:	4628      	mov	r0, r5
 8006e72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e76:	f842 0f04 	str.w	r0, [r2, #4]!
 8006e7a:	3301      	adds	r3, #1
 8006e7c:	e7c1      	b.n	8006e02 <__lshift+0x4a>
 8006e7e:	3904      	subs	r1, #4
 8006e80:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e84:	f841 2f04 	str.w	r2, [r1, #4]!
 8006e88:	4298      	cmp	r0, r3
 8006e8a:	d8f9      	bhi.n	8006e80 <__lshift+0xc8>
 8006e8c:	e7ea      	b.n	8006e64 <__lshift+0xac>
 8006e8e:	bf00      	nop
 8006e90:	08007cf7 	.word	0x08007cf7
 8006e94:	08007d68 	.word	0x08007d68

08006e98 <__mcmp>:
 8006e98:	b530      	push	{r4, r5, lr}
 8006e9a:	6902      	ldr	r2, [r0, #16]
 8006e9c:	690c      	ldr	r4, [r1, #16]
 8006e9e:	1b12      	subs	r2, r2, r4
 8006ea0:	d10e      	bne.n	8006ec0 <__mcmp+0x28>
 8006ea2:	f100 0314 	add.w	r3, r0, #20
 8006ea6:	3114      	adds	r1, #20
 8006ea8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006eac:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006eb0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006eb4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006eb8:	42a5      	cmp	r5, r4
 8006eba:	d003      	beq.n	8006ec4 <__mcmp+0x2c>
 8006ebc:	d305      	bcc.n	8006eca <__mcmp+0x32>
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	4610      	mov	r0, r2
 8006ec2:	bd30      	pop	{r4, r5, pc}
 8006ec4:	4283      	cmp	r3, r0
 8006ec6:	d3f3      	bcc.n	8006eb0 <__mcmp+0x18>
 8006ec8:	e7fa      	b.n	8006ec0 <__mcmp+0x28>
 8006eca:	f04f 32ff 	mov.w	r2, #4294967295
 8006ece:	e7f7      	b.n	8006ec0 <__mcmp+0x28>

08006ed0 <__mdiff>:
 8006ed0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ed4:	460c      	mov	r4, r1
 8006ed6:	4606      	mov	r6, r0
 8006ed8:	4611      	mov	r1, r2
 8006eda:	4620      	mov	r0, r4
 8006edc:	4690      	mov	r8, r2
 8006ede:	f7ff ffdb 	bl	8006e98 <__mcmp>
 8006ee2:	1e05      	subs	r5, r0, #0
 8006ee4:	d110      	bne.n	8006f08 <__mdiff+0x38>
 8006ee6:	4629      	mov	r1, r5
 8006ee8:	4630      	mov	r0, r6
 8006eea:	f7ff fd53 	bl	8006994 <_Balloc>
 8006eee:	b930      	cbnz	r0, 8006efe <__mdiff+0x2e>
 8006ef0:	4b3a      	ldr	r3, [pc, #232]	; (8006fdc <__mdiff+0x10c>)
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	f240 2132 	movw	r1, #562	; 0x232
 8006ef8:	4839      	ldr	r0, [pc, #228]	; (8006fe0 <__mdiff+0x110>)
 8006efa:	f000 fc45 	bl	8007788 <__assert_func>
 8006efe:	2301      	movs	r3, #1
 8006f00:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006f04:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f08:	bfa4      	itt	ge
 8006f0a:	4643      	movge	r3, r8
 8006f0c:	46a0      	movge	r8, r4
 8006f0e:	4630      	mov	r0, r6
 8006f10:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006f14:	bfa6      	itte	ge
 8006f16:	461c      	movge	r4, r3
 8006f18:	2500      	movge	r5, #0
 8006f1a:	2501      	movlt	r5, #1
 8006f1c:	f7ff fd3a 	bl	8006994 <_Balloc>
 8006f20:	b920      	cbnz	r0, 8006f2c <__mdiff+0x5c>
 8006f22:	4b2e      	ldr	r3, [pc, #184]	; (8006fdc <__mdiff+0x10c>)
 8006f24:	4602      	mov	r2, r0
 8006f26:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006f2a:	e7e5      	b.n	8006ef8 <__mdiff+0x28>
 8006f2c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006f30:	6926      	ldr	r6, [r4, #16]
 8006f32:	60c5      	str	r5, [r0, #12]
 8006f34:	f104 0914 	add.w	r9, r4, #20
 8006f38:	f108 0514 	add.w	r5, r8, #20
 8006f3c:	f100 0e14 	add.w	lr, r0, #20
 8006f40:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006f44:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006f48:	f108 0210 	add.w	r2, r8, #16
 8006f4c:	46f2      	mov	sl, lr
 8006f4e:	2100      	movs	r1, #0
 8006f50:	f859 3b04 	ldr.w	r3, [r9], #4
 8006f54:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006f58:	fa1f f883 	uxth.w	r8, r3
 8006f5c:	fa11 f18b 	uxtah	r1, r1, fp
 8006f60:	0c1b      	lsrs	r3, r3, #16
 8006f62:	eba1 0808 	sub.w	r8, r1, r8
 8006f66:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006f6a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006f6e:	fa1f f888 	uxth.w	r8, r8
 8006f72:	1419      	asrs	r1, r3, #16
 8006f74:	454e      	cmp	r6, r9
 8006f76:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006f7a:	f84a 3b04 	str.w	r3, [sl], #4
 8006f7e:	d8e7      	bhi.n	8006f50 <__mdiff+0x80>
 8006f80:	1b33      	subs	r3, r6, r4
 8006f82:	3b15      	subs	r3, #21
 8006f84:	f023 0303 	bic.w	r3, r3, #3
 8006f88:	3304      	adds	r3, #4
 8006f8a:	3415      	adds	r4, #21
 8006f8c:	42a6      	cmp	r6, r4
 8006f8e:	bf38      	it	cc
 8006f90:	2304      	movcc	r3, #4
 8006f92:	441d      	add	r5, r3
 8006f94:	4473      	add	r3, lr
 8006f96:	469e      	mov	lr, r3
 8006f98:	462e      	mov	r6, r5
 8006f9a:	4566      	cmp	r6, ip
 8006f9c:	d30e      	bcc.n	8006fbc <__mdiff+0xec>
 8006f9e:	f10c 0203 	add.w	r2, ip, #3
 8006fa2:	1b52      	subs	r2, r2, r5
 8006fa4:	f022 0203 	bic.w	r2, r2, #3
 8006fa8:	3d03      	subs	r5, #3
 8006faa:	45ac      	cmp	ip, r5
 8006fac:	bf38      	it	cc
 8006fae:	2200      	movcc	r2, #0
 8006fb0:	441a      	add	r2, r3
 8006fb2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006fb6:	b17b      	cbz	r3, 8006fd8 <__mdiff+0x108>
 8006fb8:	6107      	str	r7, [r0, #16]
 8006fba:	e7a3      	b.n	8006f04 <__mdiff+0x34>
 8006fbc:	f856 8b04 	ldr.w	r8, [r6], #4
 8006fc0:	fa11 f288 	uxtah	r2, r1, r8
 8006fc4:	1414      	asrs	r4, r2, #16
 8006fc6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006fca:	b292      	uxth	r2, r2
 8006fcc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006fd0:	f84e 2b04 	str.w	r2, [lr], #4
 8006fd4:	1421      	asrs	r1, r4, #16
 8006fd6:	e7e0      	b.n	8006f9a <__mdiff+0xca>
 8006fd8:	3f01      	subs	r7, #1
 8006fda:	e7ea      	b.n	8006fb2 <__mdiff+0xe2>
 8006fdc:	08007cf7 	.word	0x08007cf7
 8006fe0:	08007d68 	.word	0x08007d68

08006fe4 <__d2b>:
 8006fe4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006fe8:	4689      	mov	r9, r1
 8006fea:	2101      	movs	r1, #1
 8006fec:	ec57 6b10 	vmov	r6, r7, d0
 8006ff0:	4690      	mov	r8, r2
 8006ff2:	f7ff fccf 	bl	8006994 <_Balloc>
 8006ff6:	4604      	mov	r4, r0
 8006ff8:	b930      	cbnz	r0, 8007008 <__d2b+0x24>
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	4b25      	ldr	r3, [pc, #148]	; (8007094 <__d2b+0xb0>)
 8006ffe:	4826      	ldr	r0, [pc, #152]	; (8007098 <__d2b+0xb4>)
 8007000:	f240 310a 	movw	r1, #778	; 0x30a
 8007004:	f000 fbc0 	bl	8007788 <__assert_func>
 8007008:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800700c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007010:	bb35      	cbnz	r5, 8007060 <__d2b+0x7c>
 8007012:	2e00      	cmp	r6, #0
 8007014:	9301      	str	r3, [sp, #4]
 8007016:	d028      	beq.n	800706a <__d2b+0x86>
 8007018:	4668      	mov	r0, sp
 800701a:	9600      	str	r6, [sp, #0]
 800701c:	f7ff fd82 	bl	8006b24 <__lo0bits>
 8007020:	9900      	ldr	r1, [sp, #0]
 8007022:	b300      	cbz	r0, 8007066 <__d2b+0x82>
 8007024:	9a01      	ldr	r2, [sp, #4]
 8007026:	f1c0 0320 	rsb	r3, r0, #32
 800702a:	fa02 f303 	lsl.w	r3, r2, r3
 800702e:	430b      	orrs	r3, r1
 8007030:	40c2      	lsrs	r2, r0
 8007032:	6163      	str	r3, [r4, #20]
 8007034:	9201      	str	r2, [sp, #4]
 8007036:	9b01      	ldr	r3, [sp, #4]
 8007038:	61a3      	str	r3, [r4, #24]
 800703a:	2b00      	cmp	r3, #0
 800703c:	bf14      	ite	ne
 800703e:	2202      	movne	r2, #2
 8007040:	2201      	moveq	r2, #1
 8007042:	6122      	str	r2, [r4, #16]
 8007044:	b1d5      	cbz	r5, 800707c <__d2b+0x98>
 8007046:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800704a:	4405      	add	r5, r0
 800704c:	f8c9 5000 	str.w	r5, [r9]
 8007050:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007054:	f8c8 0000 	str.w	r0, [r8]
 8007058:	4620      	mov	r0, r4
 800705a:	b003      	add	sp, #12
 800705c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007060:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007064:	e7d5      	b.n	8007012 <__d2b+0x2e>
 8007066:	6161      	str	r1, [r4, #20]
 8007068:	e7e5      	b.n	8007036 <__d2b+0x52>
 800706a:	a801      	add	r0, sp, #4
 800706c:	f7ff fd5a 	bl	8006b24 <__lo0bits>
 8007070:	9b01      	ldr	r3, [sp, #4]
 8007072:	6163      	str	r3, [r4, #20]
 8007074:	2201      	movs	r2, #1
 8007076:	6122      	str	r2, [r4, #16]
 8007078:	3020      	adds	r0, #32
 800707a:	e7e3      	b.n	8007044 <__d2b+0x60>
 800707c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007080:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007084:	f8c9 0000 	str.w	r0, [r9]
 8007088:	6918      	ldr	r0, [r3, #16]
 800708a:	f7ff fd2b 	bl	8006ae4 <__hi0bits>
 800708e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007092:	e7df      	b.n	8007054 <__d2b+0x70>
 8007094:	08007cf7 	.word	0x08007cf7
 8007098:	08007d68 	.word	0x08007d68

0800709c <_calloc_r>:
 800709c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800709e:	fba1 2402 	umull	r2, r4, r1, r2
 80070a2:	b94c      	cbnz	r4, 80070b8 <_calloc_r+0x1c>
 80070a4:	4611      	mov	r1, r2
 80070a6:	9201      	str	r2, [sp, #4]
 80070a8:	f000 f87a 	bl	80071a0 <_malloc_r>
 80070ac:	9a01      	ldr	r2, [sp, #4]
 80070ae:	4605      	mov	r5, r0
 80070b0:	b930      	cbnz	r0, 80070c0 <_calloc_r+0x24>
 80070b2:	4628      	mov	r0, r5
 80070b4:	b003      	add	sp, #12
 80070b6:	bd30      	pop	{r4, r5, pc}
 80070b8:	220c      	movs	r2, #12
 80070ba:	6002      	str	r2, [r0, #0]
 80070bc:	2500      	movs	r5, #0
 80070be:	e7f8      	b.n	80070b2 <_calloc_r+0x16>
 80070c0:	4621      	mov	r1, r4
 80070c2:	f7fe f84d 	bl	8005160 <memset>
 80070c6:	e7f4      	b.n	80070b2 <_calloc_r+0x16>

080070c8 <_free_r>:
 80070c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80070ca:	2900      	cmp	r1, #0
 80070cc:	d044      	beq.n	8007158 <_free_r+0x90>
 80070ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070d2:	9001      	str	r0, [sp, #4]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	f1a1 0404 	sub.w	r4, r1, #4
 80070da:	bfb8      	it	lt
 80070dc:	18e4      	addlt	r4, r4, r3
 80070de:	f000 fcdf 	bl	8007aa0 <__malloc_lock>
 80070e2:	4a1e      	ldr	r2, [pc, #120]	; (800715c <_free_r+0x94>)
 80070e4:	9801      	ldr	r0, [sp, #4]
 80070e6:	6813      	ldr	r3, [r2, #0]
 80070e8:	b933      	cbnz	r3, 80070f8 <_free_r+0x30>
 80070ea:	6063      	str	r3, [r4, #4]
 80070ec:	6014      	str	r4, [r2, #0]
 80070ee:	b003      	add	sp, #12
 80070f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80070f4:	f000 bcda 	b.w	8007aac <__malloc_unlock>
 80070f8:	42a3      	cmp	r3, r4
 80070fa:	d908      	bls.n	800710e <_free_r+0x46>
 80070fc:	6825      	ldr	r5, [r4, #0]
 80070fe:	1961      	adds	r1, r4, r5
 8007100:	428b      	cmp	r3, r1
 8007102:	bf01      	itttt	eq
 8007104:	6819      	ldreq	r1, [r3, #0]
 8007106:	685b      	ldreq	r3, [r3, #4]
 8007108:	1949      	addeq	r1, r1, r5
 800710a:	6021      	streq	r1, [r4, #0]
 800710c:	e7ed      	b.n	80070ea <_free_r+0x22>
 800710e:	461a      	mov	r2, r3
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	b10b      	cbz	r3, 8007118 <_free_r+0x50>
 8007114:	42a3      	cmp	r3, r4
 8007116:	d9fa      	bls.n	800710e <_free_r+0x46>
 8007118:	6811      	ldr	r1, [r2, #0]
 800711a:	1855      	adds	r5, r2, r1
 800711c:	42a5      	cmp	r5, r4
 800711e:	d10b      	bne.n	8007138 <_free_r+0x70>
 8007120:	6824      	ldr	r4, [r4, #0]
 8007122:	4421      	add	r1, r4
 8007124:	1854      	adds	r4, r2, r1
 8007126:	42a3      	cmp	r3, r4
 8007128:	6011      	str	r1, [r2, #0]
 800712a:	d1e0      	bne.n	80070ee <_free_r+0x26>
 800712c:	681c      	ldr	r4, [r3, #0]
 800712e:	685b      	ldr	r3, [r3, #4]
 8007130:	6053      	str	r3, [r2, #4]
 8007132:	4421      	add	r1, r4
 8007134:	6011      	str	r1, [r2, #0]
 8007136:	e7da      	b.n	80070ee <_free_r+0x26>
 8007138:	d902      	bls.n	8007140 <_free_r+0x78>
 800713a:	230c      	movs	r3, #12
 800713c:	6003      	str	r3, [r0, #0]
 800713e:	e7d6      	b.n	80070ee <_free_r+0x26>
 8007140:	6825      	ldr	r5, [r4, #0]
 8007142:	1961      	adds	r1, r4, r5
 8007144:	428b      	cmp	r3, r1
 8007146:	bf04      	itt	eq
 8007148:	6819      	ldreq	r1, [r3, #0]
 800714a:	685b      	ldreq	r3, [r3, #4]
 800714c:	6063      	str	r3, [r4, #4]
 800714e:	bf04      	itt	eq
 8007150:	1949      	addeq	r1, r1, r5
 8007152:	6021      	streq	r1, [r4, #0]
 8007154:	6054      	str	r4, [r2, #4]
 8007156:	e7ca      	b.n	80070ee <_free_r+0x26>
 8007158:	b003      	add	sp, #12
 800715a:	bd30      	pop	{r4, r5, pc}
 800715c:	20000340 	.word	0x20000340

08007160 <sbrk_aligned>:
 8007160:	b570      	push	{r4, r5, r6, lr}
 8007162:	4e0e      	ldr	r6, [pc, #56]	; (800719c <sbrk_aligned+0x3c>)
 8007164:	460c      	mov	r4, r1
 8007166:	6831      	ldr	r1, [r6, #0]
 8007168:	4605      	mov	r5, r0
 800716a:	b911      	cbnz	r1, 8007172 <sbrk_aligned+0x12>
 800716c:	f000 f9e6 	bl	800753c <_sbrk_r>
 8007170:	6030      	str	r0, [r6, #0]
 8007172:	4621      	mov	r1, r4
 8007174:	4628      	mov	r0, r5
 8007176:	f000 f9e1 	bl	800753c <_sbrk_r>
 800717a:	1c43      	adds	r3, r0, #1
 800717c:	d00a      	beq.n	8007194 <sbrk_aligned+0x34>
 800717e:	1cc4      	adds	r4, r0, #3
 8007180:	f024 0403 	bic.w	r4, r4, #3
 8007184:	42a0      	cmp	r0, r4
 8007186:	d007      	beq.n	8007198 <sbrk_aligned+0x38>
 8007188:	1a21      	subs	r1, r4, r0
 800718a:	4628      	mov	r0, r5
 800718c:	f000 f9d6 	bl	800753c <_sbrk_r>
 8007190:	3001      	adds	r0, #1
 8007192:	d101      	bne.n	8007198 <sbrk_aligned+0x38>
 8007194:	f04f 34ff 	mov.w	r4, #4294967295
 8007198:	4620      	mov	r0, r4
 800719a:	bd70      	pop	{r4, r5, r6, pc}
 800719c:	20000344 	.word	0x20000344

080071a0 <_malloc_r>:
 80071a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071a4:	1ccd      	adds	r5, r1, #3
 80071a6:	f025 0503 	bic.w	r5, r5, #3
 80071aa:	3508      	adds	r5, #8
 80071ac:	2d0c      	cmp	r5, #12
 80071ae:	bf38      	it	cc
 80071b0:	250c      	movcc	r5, #12
 80071b2:	2d00      	cmp	r5, #0
 80071b4:	4607      	mov	r7, r0
 80071b6:	db01      	blt.n	80071bc <_malloc_r+0x1c>
 80071b8:	42a9      	cmp	r1, r5
 80071ba:	d905      	bls.n	80071c8 <_malloc_r+0x28>
 80071bc:	230c      	movs	r3, #12
 80071be:	603b      	str	r3, [r7, #0]
 80071c0:	2600      	movs	r6, #0
 80071c2:	4630      	mov	r0, r6
 80071c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071c8:	4e2e      	ldr	r6, [pc, #184]	; (8007284 <_malloc_r+0xe4>)
 80071ca:	f000 fc69 	bl	8007aa0 <__malloc_lock>
 80071ce:	6833      	ldr	r3, [r6, #0]
 80071d0:	461c      	mov	r4, r3
 80071d2:	bb34      	cbnz	r4, 8007222 <_malloc_r+0x82>
 80071d4:	4629      	mov	r1, r5
 80071d6:	4638      	mov	r0, r7
 80071d8:	f7ff ffc2 	bl	8007160 <sbrk_aligned>
 80071dc:	1c43      	adds	r3, r0, #1
 80071de:	4604      	mov	r4, r0
 80071e0:	d14d      	bne.n	800727e <_malloc_r+0xde>
 80071e2:	6834      	ldr	r4, [r6, #0]
 80071e4:	4626      	mov	r6, r4
 80071e6:	2e00      	cmp	r6, #0
 80071e8:	d140      	bne.n	800726c <_malloc_r+0xcc>
 80071ea:	6823      	ldr	r3, [r4, #0]
 80071ec:	4631      	mov	r1, r6
 80071ee:	4638      	mov	r0, r7
 80071f0:	eb04 0803 	add.w	r8, r4, r3
 80071f4:	f000 f9a2 	bl	800753c <_sbrk_r>
 80071f8:	4580      	cmp	r8, r0
 80071fa:	d13a      	bne.n	8007272 <_malloc_r+0xd2>
 80071fc:	6821      	ldr	r1, [r4, #0]
 80071fe:	3503      	adds	r5, #3
 8007200:	1a6d      	subs	r5, r5, r1
 8007202:	f025 0503 	bic.w	r5, r5, #3
 8007206:	3508      	adds	r5, #8
 8007208:	2d0c      	cmp	r5, #12
 800720a:	bf38      	it	cc
 800720c:	250c      	movcc	r5, #12
 800720e:	4629      	mov	r1, r5
 8007210:	4638      	mov	r0, r7
 8007212:	f7ff ffa5 	bl	8007160 <sbrk_aligned>
 8007216:	3001      	adds	r0, #1
 8007218:	d02b      	beq.n	8007272 <_malloc_r+0xd2>
 800721a:	6823      	ldr	r3, [r4, #0]
 800721c:	442b      	add	r3, r5
 800721e:	6023      	str	r3, [r4, #0]
 8007220:	e00e      	b.n	8007240 <_malloc_r+0xa0>
 8007222:	6822      	ldr	r2, [r4, #0]
 8007224:	1b52      	subs	r2, r2, r5
 8007226:	d41e      	bmi.n	8007266 <_malloc_r+0xc6>
 8007228:	2a0b      	cmp	r2, #11
 800722a:	d916      	bls.n	800725a <_malloc_r+0xba>
 800722c:	1961      	adds	r1, r4, r5
 800722e:	42a3      	cmp	r3, r4
 8007230:	6025      	str	r5, [r4, #0]
 8007232:	bf18      	it	ne
 8007234:	6059      	strne	r1, [r3, #4]
 8007236:	6863      	ldr	r3, [r4, #4]
 8007238:	bf08      	it	eq
 800723a:	6031      	streq	r1, [r6, #0]
 800723c:	5162      	str	r2, [r4, r5]
 800723e:	604b      	str	r3, [r1, #4]
 8007240:	4638      	mov	r0, r7
 8007242:	f104 060b 	add.w	r6, r4, #11
 8007246:	f000 fc31 	bl	8007aac <__malloc_unlock>
 800724a:	f026 0607 	bic.w	r6, r6, #7
 800724e:	1d23      	adds	r3, r4, #4
 8007250:	1af2      	subs	r2, r6, r3
 8007252:	d0b6      	beq.n	80071c2 <_malloc_r+0x22>
 8007254:	1b9b      	subs	r3, r3, r6
 8007256:	50a3      	str	r3, [r4, r2]
 8007258:	e7b3      	b.n	80071c2 <_malloc_r+0x22>
 800725a:	6862      	ldr	r2, [r4, #4]
 800725c:	42a3      	cmp	r3, r4
 800725e:	bf0c      	ite	eq
 8007260:	6032      	streq	r2, [r6, #0]
 8007262:	605a      	strne	r2, [r3, #4]
 8007264:	e7ec      	b.n	8007240 <_malloc_r+0xa0>
 8007266:	4623      	mov	r3, r4
 8007268:	6864      	ldr	r4, [r4, #4]
 800726a:	e7b2      	b.n	80071d2 <_malloc_r+0x32>
 800726c:	4634      	mov	r4, r6
 800726e:	6876      	ldr	r6, [r6, #4]
 8007270:	e7b9      	b.n	80071e6 <_malloc_r+0x46>
 8007272:	230c      	movs	r3, #12
 8007274:	603b      	str	r3, [r7, #0]
 8007276:	4638      	mov	r0, r7
 8007278:	f000 fc18 	bl	8007aac <__malloc_unlock>
 800727c:	e7a1      	b.n	80071c2 <_malloc_r+0x22>
 800727e:	6025      	str	r5, [r4, #0]
 8007280:	e7de      	b.n	8007240 <_malloc_r+0xa0>
 8007282:	bf00      	nop
 8007284:	20000340 	.word	0x20000340

08007288 <__sfputc_r>:
 8007288:	6893      	ldr	r3, [r2, #8]
 800728a:	3b01      	subs	r3, #1
 800728c:	2b00      	cmp	r3, #0
 800728e:	b410      	push	{r4}
 8007290:	6093      	str	r3, [r2, #8]
 8007292:	da08      	bge.n	80072a6 <__sfputc_r+0x1e>
 8007294:	6994      	ldr	r4, [r2, #24]
 8007296:	42a3      	cmp	r3, r4
 8007298:	db01      	blt.n	800729e <__sfputc_r+0x16>
 800729a:	290a      	cmp	r1, #10
 800729c:	d103      	bne.n	80072a6 <__sfputc_r+0x1e>
 800729e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072a2:	f000 b99f 	b.w	80075e4 <__swbuf_r>
 80072a6:	6813      	ldr	r3, [r2, #0]
 80072a8:	1c58      	adds	r0, r3, #1
 80072aa:	6010      	str	r0, [r2, #0]
 80072ac:	7019      	strb	r1, [r3, #0]
 80072ae:	4608      	mov	r0, r1
 80072b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072b4:	4770      	bx	lr

080072b6 <__sfputs_r>:
 80072b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072b8:	4606      	mov	r6, r0
 80072ba:	460f      	mov	r7, r1
 80072bc:	4614      	mov	r4, r2
 80072be:	18d5      	adds	r5, r2, r3
 80072c0:	42ac      	cmp	r4, r5
 80072c2:	d101      	bne.n	80072c8 <__sfputs_r+0x12>
 80072c4:	2000      	movs	r0, #0
 80072c6:	e007      	b.n	80072d8 <__sfputs_r+0x22>
 80072c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072cc:	463a      	mov	r2, r7
 80072ce:	4630      	mov	r0, r6
 80072d0:	f7ff ffda 	bl	8007288 <__sfputc_r>
 80072d4:	1c43      	adds	r3, r0, #1
 80072d6:	d1f3      	bne.n	80072c0 <__sfputs_r+0xa>
 80072d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080072dc <_vfiprintf_r>:
 80072dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072e0:	460d      	mov	r5, r1
 80072e2:	b09d      	sub	sp, #116	; 0x74
 80072e4:	4614      	mov	r4, r2
 80072e6:	4698      	mov	r8, r3
 80072e8:	4606      	mov	r6, r0
 80072ea:	b118      	cbz	r0, 80072f4 <_vfiprintf_r+0x18>
 80072ec:	6983      	ldr	r3, [r0, #24]
 80072ee:	b90b      	cbnz	r3, 80072f4 <_vfiprintf_r+0x18>
 80072f0:	f7ff fa94 	bl	800681c <__sinit>
 80072f4:	4b89      	ldr	r3, [pc, #548]	; (800751c <_vfiprintf_r+0x240>)
 80072f6:	429d      	cmp	r5, r3
 80072f8:	d11b      	bne.n	8007332 <_vfiprintf_r+0x56>
 80072fa:	6875      	ldr	r5, [r6, #4]
 80072fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80072fe:	07d9      	lsls	r1, r3, #31
 8007300:	d405      	bmi.n	800730e <_vfiprintf_r+0x32>
 8007302:	89ab      	ldrh	r3, [r5, #12]
 8007304:	059a      	lsls	r2, r3, #22
 8007306:	d402      	bmi.n	800730e <_vfiprintf_r+0x32>
 8007308:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800730a:	f7ff fb2a 	bl	8006962 <__retarget_lock_acquire_recursive>
 800730e:	89ab      	ldrh	r3, [r5, #12]
 8007310:	071b      	lsls	r3, r3, #28
 8007312:	d501      	bpl.n	8007318 <_vfiprintf_r+0x3c>
 8007314:	692b      	ldr	r3, [r5, #16]
 8007316:	b9eb      	cbnz	r3, 8007354 <_vfiprintf_r+0x78>
 8007318:	4629      	mov	r1, r5
 800731a:	4630      	mov	r0, r6
 800731c:	f000 f9c6 	bl	80076ac <__swsetup_r>
 8007320:	b1c0      	cbz	r0, 8007354 <_vfiprintf_r+0x78>
 8007322:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007324:	07dc      	lsls	r4, r3, #31
 8007326:	d50e      	bpl.n	8007346 <_vfiprintf_r+0x6a>
 8007328:	f04f 30ff 	mov.w	r0, #4294967295
 800732c:	b01d      	add	sp, #116	; 0x74
 800732e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007332:	4b7b      	ldr	r3, [pc, #492]	; (8007520 <_vfiprintf_r+0x244>)
 8007334:	429d      	cmp	r5, r3
 8007336:	d101      	bne.n	800733c <_vfiprintf_r+0x60>
 8007338:	68b5      	ldr	r5, [r6, #8]
 800733a:	e7df      	b.n	80072fc <_vfiprintf_r+0x20>
 800733c:	4b79      	ldr	r3, [pc, #484]	; (8007524 <_vfiprintf_r+0x248>)
 800733e:	429d      	cmp	r5, r3
 8007340:	bf08      	it	eq
 8007342:	68f5      	ldreq	r5, [r6, #12]
 8007344:	e7da      	b.n	80072fc <_vfiprintf_r+0x20>
 8007346:	89ab      	ldrh	r3, [r5, #12]
 8007348:	0598      	lsls	r0, r3, #22
 800734a:	d4ed      	bmi.n	8007328 <_vfiprintf_r+0x4c>
 800734c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800734e:	f7ff fb09 	bl	8006964 <__retarget_lock_release_recursive>
 8007352:	e7e9      	b.n	8007328 <_vfiprintf_r+0x4c>
 8007354:	2300      	movs	r3, #0
 8007356:	9309      	str	r3, [sp, #36]	; 0x24
 8007358:	2320      	movs	r3, #32
 800735a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800735e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007362:	2330      	movs	r3, #48	; 0x30
 8007364:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007528 <_vfiprintf_r+0x24c>
 8007368:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800736c:	f04f 0901 	mov.w	r9, #1
 8007370:	4623      	mov	r3, r4
 8007372:	469a      	mov	sl, r3
 8007374:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007378:	b10a      	cbz	r2, 800737e <_vfiprintf_r+0xa2>
 800737a:	2a25      	cmp	r2, #37	; 0x25
 800737c:	d1f9      	bne.n	8007372 <_vfiprintf_r+0x96>
 800737e:	ebba 0b04 	subs.w	fp, sl, r4
 8007382:	d00b      	beq.n	800739c <_vfiprintf_r+0xc0>
 8007384:	465b      	mov	r3, fp
 8007386:	4622      	mov	r2, r4
 8007388:	4629      	mov	r1, r5
 800738a:	4630      	mov	r0, r6
 800738c:	f7ff ff93 	bl	80072b6 <__sfputs_r>
 8007390:	3001      	adds	r0, #1
 8007392:	f000 80aa 	beq.w	80074ea <_vfiprintf_r+0x20e>
 8007396:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007398:	445a      	add	r2, fp
 800739a:	9209      	str	r2, [sp, #36]	; 0x24
 800739c:	f89a 3000 	ldrb.w	r3, [sl]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	f000 80a2 	beq.w	80074ea <_vfiprintf_r+0x20e>
 80073a6:	2300      	movs	r3, #0
 80073a8:	f04f 32ff 	mov.w	r2, #4294967295
 80073ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073b0:	f10a 0a01 	add.w	sl, sl, #1
 80073b4:	9304      	str	r3, [sp, #16]
 80073b6:	9307      	str	r3, [sp, #28]
 80073b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80073bc:	931a      	str	r3, [sp, #104]	; 0x68
 80073be:	4654      	mov	r4, sl
 80073c0:	2205      	movs	r2, #5
 80073c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073c6:	4858      	ldr	r0, [pc, #352]	; (8007528 <_vfiprintf_r+0x24c>)
 80073c8:	f7f8 ff2a 	bl	8000220 <memchr>
 80073cc:	9a04      	ldr	r2, [sp, #16]
 80073ce:	b9d8      	cbnz	r0, 8007408 <_vfiprintf_r+0x12c>
 80073d0:	06d1      	lsls	r1, r2, #27
 80073d2:	bf44      	itt	mi
 80073d4:	2320      	movmi	r3, #32
 80073d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80073da:	0713      	lsls	r3, r2, #28
 80073dc:	bf44      	itt	mi
 80073de:	232b      	movmi	r3, #43	; 0x2b
 80073e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80073e4:	f89a 3000 	ldrb.w	r3, [sl]
 80073e8:	2b2a      	cmp	r3, #42	; 0x2a
 80073ea:	d015      	beq.n	8007418 <_vfiprintf_r+0x13c>
 80073ec:	9a07      	ldr	r2, [sp, #28]
 80073ee:	4654      	mov	r4, sl
 80073f0:	2000      	movs	r0, #0
 80073f2:	f04f 0c0a 	mov.w	ip, #10
 80073f6:	4621      	mov	r1, r4
 80073f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073fc:	3b30      	subs	r3, #48	; 0x30
 80073fe:	2b09      	cmp	r3, #9
 8007400:	d94e      	bls.n	80074a0 <_vfiprintf_r+0x1c4>
 8007402:	b1b0      	cbz	r0, 8007432 <_vfiprintf_r+0x156>
 8007404:	9207      	str	r2, [sp, #28]
 8007406:	e014      	b.n	8007432 <_vfiprintf_r+0x156>
 8007408:	eba0 0308 	sub.w	r3, r0, r8
 800740c:	fa09 f303 	lsl.w	r3, r9, r3
 8007410:	4313      	orrs	r3, r2
 8007412:	9304      	str	r3, [sp, #16]
 8007414:	46a2      	mov	sl, r4
 8007416:	e7d2      	b.n	80073be <_vfiprintf_r+0xe2>
 8007418:	9b03      	ldr	r3, [sp, #12]
 800741a:	1d19      	adds	r1, r3, #4
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	9103      	str	r1, [sp, #12]
 8007420:	2b00      	cmp	r3, #0
 8007422:	bfbb      	ittet	lt
 8007424:	425b      	neglt	r3, r3
 8007426:	f042 0202 	orrlt.w	r2, r2, #2
 800742a:	9307      	strge	r3, [sp, #28]
 800742c:	9307      	strlt	r3, [sp, #28]
 800742e:	bfb8      	it	lt
 8007430:	9204      	strlt	r2, [sp, #16]
 8007432:	7823      	ldrb	r3, [r4, #0]
 8007434:	2b2e      	cmp	r3, #46	; 0x2e
 8007436:	d10c      	bne.n	8007452 <_vfiprintf_r+0x176>
 8007438:	7863      	ldrb	r3, [r4, #1]
 800743a:	2b2a      	cmp	r3, #42	; 0x2a
 800743c:	d135      	bne.n	80074aa <_vfiprintf_r+0x1ce>
 800743e:	9b03      	ldr	r3, [sp, #12]
 8007440:	1d1a      	adds	r2, r3, #4
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	9203      	str	r2, [sp, #12]
 8007446:	2b00      	cmp	r3, #0
 8007448:	bfb8      	it	lt
 800744a:	f04f 33ff 	movlt.w	r3, #4294967295
 800744e:	3402      	adds	r4, #2
 8007450:	9305      	str	r3, [sp, #20]
 8007452:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007538 <_vfiprintf_r+0x25c>
 8007456:	7821      	ldrb	r1, [r4, #0]
 8007458:	2203      	movs	r2, #3
 800745a:	4650      	mov	r0, sl
 800745c:	f7f8 fee0 	bl	8000220 <memchr>
 8007460:	b140      	cbz	r0, 8007474 <_vfiprintf_r+0x198>
 8007462:	2340      	movs	r3, #64	; 0x40
 8007464:	eba0 000a 	sub.w	r0, r0, sl
 8007468:	fa03 f000 	lsl.w	r0, r3, r0
 800746c:	9b04      	ldr	r3, [sp, #16]
 800746e:	4303      	orrs	r3, r0
 8007470:	3401      	adds	r4, #1
 8007472:	9304      	str	r3, [sp, #16]
 8007474:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007478:	482c      	ldr	r0, [pc, #176]	; (800752c <_vfiprintf_r+0x250>)
 800747a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800747e:	2206      	movs	r2, #6
 8007480:	f7f8 fece 	bl	8000220 <memchr>
 8007484:	2800      	cmp	r0, #0
 8007486:	d03f      	beq.n	8007508 <_vfiprintf_r+0x22c>
 8007488:	4b29      	ldr	r3, [pc, #164]	; (8007530 <_vfiprintf_r+0x254>)
 800748a:	bb1b      	cbnz	r3, 80074d4 <_vfiprintf_r+0x1f8>
 800748c:	9b03      	ldr	r3, [sp, #12]
 800748e:	3307      	adds	r3, #7
 8007490:	f023 0307 	bic.w	r3, r3, #7
 8007494:	3308      	adds	r3, #8
 8007496:	9303      	str	r3, [sp, #12]
 8007498:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800749a:	443b      	add	r3, r7
 800749c:	9309      	str	r3, [sp, #36]	; 0x24
 800749e:	e767      	b.n	8007370 <_vfiprintf_r+0x94>
 80074a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80074a4:	460c      	mov	r4, r1
 80074a6:	2001      	movs	r0, #1
 80074a8:	e7a5      	b.n	80073f6 <_vfiprintf_r+0x11a>
 80074aa:	2300      	movs	r3, #0
 80074ac:	3401      	adds	r4, #1
 80074ae:	9305      	str	r3, [sp, #20]
 80074b0:	4619      	mov	r1, r3
 80074b2:	f04f 0c0a 	mov.w	ip, #10
 80074b6:	4620      	mov	r0, r4
 80074b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074bc:	3a30      	subs	r2, #48	; 0x30
 80074be:	2a09      	cmp	r2, #9
 80074c0:	d903      	bls.n	80074ca <_vfiprintf_r+0x1ee>
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d0c5      	beq.n	8007452 <_vfiprintf_r+0x176>
 80074c6:	9105      	str	r1, [sp, #20]
 80074c8:	e7c3      	b.n	8007452 <_vfiprintf_r+0x176>
 80074ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80074ce:	4604      	mov	r4, r0
 80074d0:	2301      	movs	r3, #1
 80074d2:	e7f0      	b.n	80074b6 <_vfiprintf_r+0x1da>
 80074d4:	ab03      	add	r3, sp, #12
 80074d6:	9300      	str	r3, [sp, #0]
 80074d8:	462a      	mov	r2, r5
 80074da:	4b16      	ldr	r3, [pc, #88]	; (8007534 <_vfiprintf_r+0x258>)
 80074dc:	a904      	add	r1, sp, #16
 80074de:	4630      	mov	r0, r6
 80074e0:	f7fd fee6 	bl	80052b0 <_printf_float>
 80074e4:	4607      	mov	r7, r0
 80074e6:	1c78      	adds	r0, r7, #1
 80074e8:	d1d6      	bne.n	8007498 <_vfiprintf_r+0x1bc>
 80074ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80074ec:	07d9      	lsls	r1, r3, #31
 80074ee:	d405      	bmi.n	80074fc <_vfiprintf_r+0x220>
 80074f0:	89ab      	ldrh	r3, [r5, #12]
 80074f2:	059a      	lsls	r2, r3, #22
 80074f4:	d402      	bmi.n	80074fc <_vfiprintf_r+0x220>
 80074f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80074f8:	f7ff fa34 	bl	8006964 <__retarget_lock_release_recursive>
 80074fc:	89ab      	ldrh	r3, [r5, #12]
 80074fe:	065b      	lsls	r3, r3, #25
 8007500:	f53f af12 	bmi.w	8007328 <_vfiprintf_r+0x4c>
 8007504:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007506:	e711      	b.n	800732c <_vfiprintf_r+0x50>
 8007508:	ab03      	add	r3, sp, #12
 800750a:	9300      	str	r3, [sp, #0]
 800750c:	462a      	mov	r2, r5
 800750e:	4b09      	ldr	r3, [pc, #36]	; (8007534 <_vfiprintf_r+0x258>)
 8007510:	a904      	add	r1, sp, #16
 8007512:	4630      	mov	r0, r6
 8007514:	f7fe f970 	bl	80057f8 <_printf_i>
 8007518:	e7e4      	b.n	80074e4 <_vfiprintf_r+0x208>
 800751a:	bf00      	nop
 800751c:	08007d28 	.word	0x08007d28
 8007520:	08007d48 	.word	0x08007d48
 8007524:	08007d08 	.word	0x08007d08
 8007528:	08007ec4 	.word	0x08007ec4
 800752c:	08007ece 	.word	0x08007ece
 8007530:	080052b1 	.word	0x080052b1
 8007534:	080072b7 	.word	0x080072b7
 8007538:	08007eca 	.word	0x08007eca

0800753c <_sbrk_r>:
 800753c:	b538      	push	{r3, r4, r5, lr}
 800753e:	4d06      	ldr	r5, [pc, #24]	; (8007558 <_sbrk_r+0x1c>)
 8007540:	2300      	movs	r3, #0
 8007542:	4604      	mov	r4, r0
 8007544:	4608      	mov	r0, r1
 8007546:	602b      	str	r3, [r5, #0]
 8007548:	f7fa f80c 	bl	8001564 <_sbrk>
 800754c:	1c43      	adds	r3, r0, #1
 800754e:	d102      	bne.n	8007556 <_sbrk_r+0x1a>
 8007550:	682b      	ldr	r3, [r5, #0]
 8007552:	b103      	cbz	r3, 8007556 <_sbrk_r+0x1a>
 8007554:	6023      	str	r3, [r4, #0]
 8007556:	bd38      	pop	{r3, r4, r5, pc}
 8007558:	20000348 	.word	0x20000348

0800755c <__sread>:
 800755c:	b510      	push	{r4, lr}
 800755e:	460c      	mov	r4, r1
 8007560:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007564:	f000 faa8 	bl	8007ab8 <_read_r>
 8007568:	2800      	cmp	r0, #0
 800756a:	bfab      	itete	ge
 800756c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800756e:	89a3      	ldrhlt	r3, [r4, #12]
 8007570:	181b      	addge	r3, r3, r0
 8007572:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007576:	bfac      	ite	ge
 8007578:	6563      	strge	r3, [r4, #84]	; 0x54
 800757a:	81a3      	strhlt	r3, [r4, #12]
 800757c:	bd10      	pop	{r4, pc}

0800757e <__swrite>:
 800757e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007582:	461f      	mov	r7, r3
 8007584:	898b      	ldrh	r3, [r1, #12]
 8007586:	05db      	lsls	r3, r3, #23
 8007588:	4605      	mov	r5, r0
 800758a:	460c      	mov	r4, r1
 800758c:	4616      	mov	r6, r2
 800758e:	d505      	bpl.n	800759c <__swrite+0x1e>
 8007590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007594:	2302      	movs	r3, #2
 8007596:	2200      	movs	r2, #0
 8007598:	f000 f9f8 	bl	800798c <_lseek_r>
 800759c:	89a3      	ldrh	r3, [r4, #12]
 800759e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80075a6:	81a3      	strh	r3, [r4, #12]
 80075a8:	4632      	mov	r2, r6
 80075aa:	463b      	mov	r3, r7
 80075ac:	4628      	mov	r0, r5
 80075ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80075b2:	f000 b869 	b.w	8007688 <_write_r>

080075b6 <__sseek>:
 80075b6:	b510      	push	{r4, lr}
 80075b8:	460c      	mov	r4, r1
 80075ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075be:	f000 f9e5 	bl	800798c <_lseek_r>
 80075c2:	1c43      	adds	r3, r0, #1
 80075c4:	89a3      	ldrh	r3, [r4, #12]
 80075c6:	bf15      	itete	ne
 80075c8:	6560      	strne	r0, [r4, #84]	; 0x54
 80075ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80075ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80075d2:	81a3      	strheq	r3, [r4, #12]
 80075d4:	bf18      	it	ne
 80075d6:	81a3      	strhne	r3, [r4, #12]
 80075d8:	bd10      	pop	{r4, pc}

080075da <__sclose>:
 80075da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075de:	f000 b8f1 	b.w	80077c4 <_close_r>
	...

080075e4 <__swbuf_r>:
 80075e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075e6:	460e      	mov	r6, r1
 80075e8:	4614      	mov	r4, r2
 80075ea:	4605      	mov	r5, r0
 80075ec:	b118      	cbz	r0, 80075f6 <__swbuf_r+0x12>
 80075ee:	6983      	ldr	r3, [r0, #24]
 80075f0:	b90b      	cbnz	r3, 80075f6 <__swbuf_r+0x12>
 80075f2:	f7ff f913 	bl	800681c <__sinit>
 80075f6:	4b21      	ldr	r3, [pc, #132]	; (800767c <__swbuf_r+0x98>)
 80075f8:	429c      	cmp	r4, r3
 80075fa:	d12b      	bne.n	8007654 <__swbuf_r+0x70>
 80075fc:	686c      	ldr	r4, [r5, #4]
 80075fe:	69a3      	ldr	r3, [r4, #24]
 8007600:	60a3      	str	r3, [r4, #8]
 8007602:	89a3      	ldrh	r3, [r4, #12]
 8007604:	071a      	lsls	r2, r3, #28
 8007606:	d52f      	bpl.n	8007668 <__swbuf_r+0x84>
 8007608:	6923      	ldr	r3, [r4, #16]
 800760a:	b36b      	cbz	r3, 8007668 <__swbuf_r+0x84>
 800760c:	6923      	ldr	r3, [r4, #16]
 800760e:	6820      	ldr	r0, [r4, #0]
 8007610:	1ac0      	subs	r0, r0, r3
 8007612:	6963      	ldr	r3, [r4, #20]
 8007614:	b2f6      	uxtb	r6, r6
 8007616:	4283      	cmp	r3, r0
 8007618:	4637      	mov	r7, r6
 800761a:	dc04      	bgt.n	8007626 <__swbuf_r+0x42>
 800761c:	4621      	mov	r1, r4
 800761e:	4628      	mov	r0, r5
 8007620:	f000 f966 	bl	80078f0 <_fflush_r>
 8007624:	bb30      	cbnz	r0, 8007674 <__swbuf_r+0x90>
 8007626:	68a3      	ldr	r3, [r4, #8]
 8007628:	3b01      	subs	r3, #1
 800762a:	60a3      	str	r3, [r4, #8]
 800762c:	6823      	ldr	r3, [r4, #0]
 800762e:	1c5a      	adds	r2, r3, #1
 8007630:	6022      	str	r2, [r4, #0]
 8007632:	701e      	strb	r6, [r3, #0]
 8007634:	6963      	ldr	r3, [r4, #20]
 8007636:	3001      	adds	r0, #1
 8007638:	4283      	cmp	r3, r0
 800763a:	d004      	beq.n	8007646 <__swbuf_r+0x62>
 800763c:	89a3      	ldrh	r3, [r4, #12]
 800763e:	07db      	lsls	r3, r3, #31
 8007640:	d506      	bpl.n	8007650 <__swbuf_r+0x6c>
 8007642:	2e0a      	cmp	r6, #10
 8007644:	d104      	bne.n	8007650 <__swbuf_r+0x6c>
 8007646:	4621      	mov	r1, r4
 8007648:	4628      	mov	r0, r5
 800764a:	f000 f951 	bl	80078f0 <_fflush_r>
 800764e:	b988      	cbnz	r0, 8007674 <__swbuf_r+0x90>
 8007650:	4638      	mov	r0, r7
 8007652:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007654:	4b0a      	ldr	r3, [pc, #40]	; (8007680 <__swbuf_r+0x9c>)
 8007656:	429c      	cmp	r4, r3
 8007658:	d101      	bne.n	800765e <__swbuf_r+0x7a>
 800765a:	68ac      	ldr	r4, [r5, #8]
 800765c:	e7cf      	b.n	80075fe <__swbuf_r+0x1a>
 800765e:	4b09      	ldr	r3, [pc, #36]	; (8007684 <__swbuf_r+0xa0>)
 8007660:	429c      	cmp	r4, r3
 8007662:	bf08      	it	eq
 8007664:	68ec      	ldreq	r4, [r5, #12]
 8007666:	e7ca      	b.n	80075fe <__swbuf_r+0x1a>
 8007668:	4621      	mov	r1, r4
 800766a:	4628      	mov	r0, r5
 800766c:	f000 f81e 	bl	80076ac <__swsetup_r>
 8007670:	2800      	cmp	r0, #0
 8007672:	d0cb      	beq.n	800760c <__swbuf_r+0x28>
 8007674:	f04f 37ff 	mov.w	r7, #4294967295
 8007678:	e7ea      	b.n	8007650 <__swbuf_r+0x6c>
 800767a:	bf00      	nop
 800767c:	08007d28 	.word	0x08007d28
 8007680:	08007d48 	.word	0x08007d48
 8007684:	08007d08 	.word	0x08007d08

08007688 <_write_r>:
 8007688:	b538      	push	{r3, r4, r5, lr}
 800768a:	4d07      	ldr	r5, [pc, #28]	; (80076a8 <_write_r+0x20>)
 800768c:	4604      	mov	r4, r0
 800768e:	4608      	mov	r0, r1
 8007690:	4611      	mov	r1, r2
 8007692:	2200      	movs	r2, #0
 8007694:	602a      	str	r2, [r5, #0]
 8007696:	461a      	mov	r2, r3
 8007698:	f7f9 fd80 	bl	800119c <_write>
 800769c:	1c43      	adds	r3, r0, #1
 800769e:	d102      	bne.n	80076a6 <_write_r+0x1e>
 80076a0:	682b      	ldr	r3, [r5, #0]
 80076a2:	b103      	cbz	r3, 80076a6 <_write_r+0x1e>
 80076a4:	6023      	str	r3, [r4, #0]
 80076a6:	bd38      	pop	{r3, r4, r5, pc}
 80076a8:	20000348 	.word	0x20000348

080076ac <__swsetup_r>:
 80076ac:	4b32      	ldr	r3, [pc, #200]	; (8007778 <__swsetup_r+0xcc>)
 80076ae:	b570      	push	{r4, r5, r6, lr}
 80076b0:	681d      	ldr	r5, [r3, #0]
 80076b2:	4606      	mov	r6, r0
 80076b4:	460c      	mov	r4, r1
 80076b6:	b125      	cbz	r5, 80076c2 <__swsetup_r+0x16>
 80076b8:	69ab      	ldr	r3, [r5, #24]
 80076ba:	b913      	cbnz	r3, 80076c2 <__swsetup_r+0x16>
 80076bc:	4628      	mov	r0, r5
 80076be:	f7ff f8ad 	bl	800681c <__sinit>
 80076c2:	4b2e      	ldr	r3, [pc, #184]	; (800777c <__swsetup_r+0xd0>)
 80076c4:	429c      	cmp	r4, r3
 80076c6:	d10f      	bne.n	80076e8 <__swsetup_r+0x3c>
 80076c8:	686c      	ldr	r4, [r5, #4]
 80076ca:	89a3      	ldrh	r3, [r4, #12]
 80076cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80076d0:	0719      	lsls	r1, r3, #28
 80076d2:	d42c      	bmi.n	800772e <__swsetup_r+0x82>
 80076d4:	06dd      	lsls	r5, r3, #27
 80076d6:	d411      	bmi.n	80076fc <__swsetup_r+0x50>
 80076d8:	2309      	movs	r3, #9
 80076da:	6033      	str	r3, [r6, #0]
 80076dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80076e0:	81a3      	strh	r3, [r4, #12]
 80076e2:	f04f 30ff 	mov.w	r0, #4294967295
 80076e6:	e03e      	b.n	8007766 <__swsetup_r+0xba>
 80076e8:	4b25      	ldr	r3, [pc, #148]	; (8007780 <__swsetup_r+0xd4>)
 80076ea:	429c      	cmp	r4, r3
 80076ec:	d101      	bne.n	80076f2 <__swsetup_r+0x46>
 80076ee:	68ac      	ldr	r4, [r5, #8]
 80076f0:	e7eb      	b.n	80076ca <__swsetup_r+0x1e>
 80076f2:	4b24      	ldr	r3, [pc, #144]	; (8007784 <__swsetup_r+0xd8>)
 80076f4:	429c      	cmp	r4, r3
 80076f6:	bf08      	it	eq
 80076f8:	68ec      	ldreq	r4, [r5, #12]
 80076fa:	e7e6      	b.n	80076ca <__swsetup_r+0x1e>
 80076fc:	0758      	lsls	r0, r3, #29
 80076fe:	d512      	bpl.n	8007726 <__swsetup_r+0x7a>
 8007700:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007702:	b141      	cbz	r1, 8007716 <__swsetup_r+0x6a>
 8007704:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007708:	4299      	cmp	r1, r3
 800770a:	d002      	beq.n	8007712 <__swsetup_r+0x66>
 800770c:	4630      	mov	r0, r6
 800770e:	f7ff fcdb 	bl	80070c8 <_free_r>
 8007712:	2300      	movs	r3, #0
 8007714:	6363      	str	r3, [r4, #52]	; 0x34
 8007716:	89a3      	ldrh	r3, [r4, #12]
 8007718:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800771c:	81a3      	strh	r3, [r4, #12]
 800771e:	2300      	movs	r3, #0
 8007720:	6063      	str	r3, [r4, #4]
 8007722:	6923      	ldr	r3, [r4, #16]
 8007724:	6023      	str	r3, [r4, #0]
 8007726:	89a3      	ldrh	r3, [r4, #12]
 8007728:	f043 0308 	orr.w	r3, r3, #8
 800772c:	81a3      	strh	r3, [r4, #12]
 800772e:	6923      	ldr	r3, [r4, #16]
 8007730:	b94b      	cbnz	r3, 8007746 <__swsetup_r+0x9a>
 8007732:	89a3      	ldrh	r3, [r4, #12]
 8007734:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007738:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800773c:	d003      	beq.n	8007746 <__swsetup_r+0x9a>
 800773e:	4621      	mov	r1, r4
 8007740:	4630      	mov	r0, r6
 8007742:	f000 f95b 	bl	80079fc <__smakebuf_r>
 8007746:	89a0      	ldrh	r0, [r4, #12]
 8007748:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800774c:	f010 0301 	ands.w	r3, r0, #1
 8007750:	d00a      	beq.n	8007768 <__swsetup_r+0xbc>
 8007752:	2300      	movs	r3, #0
 8007754:	60a3      	str	r3, [r4, #8]
 8007756:	6963      	ldr	r3, [r4, #20]
 8007758:	425b      	negs	r3, r3
 800775a:	61a3      	str	r3, [r4, #24]
 800775c:	6923      	ldr	r3, [r4, #16]
 800775e:	b943      	cbnz	r3, 8007772 <__swsetup_r+0xc6>
 8007760:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007764:	d1ba      	bne.n	80076dc <__swsetup_r+0x30>
 8007766:	bd70      	pop	{r4, r5, r6, pc}
 8007768:	0781      	lsls	r1, r0, #30
 800776a:	bf58      	it	pl
 800776c:	6963      	ldrpl	r3, [r4, #20]
 800776e:	60a3      	str	r3, [r4, #8]
 8007770:	e7f4      	b.n	800775c <__swsetup_r+0xb0>
 8007772:	2000      	movs	r0, #0
 8007774:	e7f7      	b.n	8007766 <__swsetup_r+0xba>
 8007776:	bf00      	nop
 8007778:	2000000c 	.word	0x2000000c
 800777c:	08007d28 	.word	0x08007d28
 8007780:	08007d48 	.word	0x08007d48
 8007784:	08007d08 	.word	0x08007d08

08007788 <__assert_func>:
 8007788:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800778a:	4614      	mov	r4, r2
 800778c:	461a      	mov	r2, r3
 800778e:	4b09      	ldr	r3, [pc, #36]	; (80077b4 <__assert_func+0x2c>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	4605      	mov	r5, r0
 8007794:	68d8      	ldr	r0, [r3, #12]
 8007796:	b14c      	cbz	r4, 80077ac <__assert_func+0x24>
 8007798:	4b07      	ldr	r3, [pc, #28]	; (80077b8 <__assert_func+0x30>)
 800779a:	9100      	str	r1, [sp, #0]
 800779c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80077a0:	4906      	ldr	r1, [pc, #24]	; (80077bc <__assert_func+0x34>)
 80077a2:	462b      	mov	r3, r5
 80077a4:	f000 f8e0 	bl	8007968 <fiprintf>
 80077a8:	f000 f9a5 	bl	8007af6 <abort>
 80077ac:	4b04      	ldr	r3, [pc, #16]	; (80077c0 <__assert_func+0x38>)
 80077ae:	461c      	mov	r4, r3
 80077b0:	e7f3      	b.n	800779a <__assert_func+0x12>
 80077b2:	bf00      	nop
 80077b4:	2000000c 	.word	0x2000000c
 80077b8:	08007ed5 	.word	0x08007ed5
 80077bc:	08007ee2 	.word	0x08007ee2
 80077c0:	08007f10 	.word	0x08007f10

080077c4 <_close_r>:
 80077c4:	b538      	push	{r3, r4, r5, lr}
 80077c6:	4d06      	ldr	r5, [pc, #24]	; (80077e0 <_close_r+0x1c>)
 80077c8:	2300      	movs	r3, #0
 80077ca:	4604      	mov	r4, r0
 80077cc:	4608      	mov	r0, r1
 80077ce:	602b      	str	r3, [r5, #0]
 80077d0:	f7f9 fe93 	bl	80014fa <_close>
 80077d4:	1c43      	adds	r3, r0, #1
 80077d6:	d102      	bne.n	80077de <_close_r+0x1a>
 80077d8:	682b      	ldr	r3, [r5, #0]
 80077da:	b103      	cbz	r3, 80077de <_close_r+0x1a>
 80077dc:	6023      	str	r3, [r4, #0]
 80077de:	bd38      	pop	{r3, r4, r5, pc}
 80077e0:	20000348 	.word	0x20000348

080077e4 <__sflush_r>:
 80077e4:	898a      	ldrh	r2, [r1, #12]
 80077e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077ea:	4605      	mov	r5, r0
 80077ec:	0710      	lsls	r0, r2, #28
 80077ee:	460c      	mov	r4, r1
 80077f0:	d458      	bmi.n	80078a4 <__sflush_r+0xc0>
 80077f2:	684b      	ldr	r3, [r1, #4]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	dc05      	bgt.n	8007804 <__sflush_r+0x20>
 80077f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	dc02      	bgt.n	8007804 <__sflush_r+0x20>
 80077fe:	2000      	movs	r0, #0
 8007800:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007804:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007806:	2e00      	cmp	r6, #0
 8007808:	d0f9      	beq.n	80077fe <__sflush_r+0x1a>
 800780a:	2300      	movs	r3, #0
 800780c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007810:	682f      	ldr	r7, [r5, #0]
 8007812:	602b      	str	r3, [r5, #0]
 8007814:	d032      	beq.n	800787c <__sflush_r+0x98>
 8007816:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007818:	89a3      	ldrh	r3, [r4, #12]
 800781a:	075a      	lsls	r2, r3, #29
 800781c:	d505      	bpl.n	800782a <__sflush_r+0x46>
 800781e:	6863      	ldr	r3, [r4, #4]
 8007820:	1ac0      	subs	r0, r0, r3
 8007822:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007824:	b10b      	cbz	r3, 800782a <__sflush_r+0x46>
 8007826:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007828:	1ac0      	subs	r0, r0, r3
 800782a:	2300      	movs	r3, #0
 800782c:	4602      	mov	r2, r0
 800782e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007830:	6a21      	ldr	r1, [r4, #32]
 8007832:	4628      	mov	r0, r5
 8007834:	47b0      	blx	r6
 8007836:	1c43      	adds	r3, r0, #1
 8007838:	89a3      	ldrh	r3, [r4, #12]
 800783a:	d106      	bne.n	800784a <__sflush_r+0x66>
 800783c:	6829      	ldr	r1, [r5, #0]
 800783e:	291d      	cmp	r1, #29
 8007840:	d82c      	bhi.n	800789c <__sflush_r+0xb8>
 8007842:	4a2a      	ldr	r2, [pc, #168]	; (80078ec <__sflush_r+0x108>)
 8007844:	40ca      	lsrs	r2, r1
 8007846:	07d6      	lsls	r6, r2, #31
 8007848:	d528      	bpl.n	800789c <__sflush_r+0xb8>
 800784a:	2200      	movs	r2, #0
 800784c:	6062      	str	r2, [r4, #4]
 800784e:	04d9      	lsls	r1, r3, #19
 8007850:	6922      	ldr	r2, [r4, #16]
 8007852:	6022      	str	r2, [r4, #0]
 8007854:	d504      	bpl.n	8007860 <__sflush_r+0x7c>
 8007856:	1c42      	adds	r2, r0, #1
 8007858:	d101      	bne.n	800785e <__sflush_r+0x7a>
 800785a:	682b      	ldr	r3, [r5, #0]
 800785c:	b903      	cbnz	r3, 8007860 <__sflush_r+0x7c>
 800785e:	6560      	str	r0, [r4, #84]	; 0x54
 8007860:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007862:	602f      	str	r7, [r5, #0]
 8007864:	2900      	cmp	r1, #0
 8007866:	d0ca      	beq.n	80077fe <__sflush_r+0x1a>
 8007868:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800786c:	4299      	cmp	r1, r3
 800786e:	d002      	beq.n	8007876 <__sflush_r+0x92>
 8007870:	4628      	mov	r0, r5
 8007872:	f7ff fc29 	bl	80070c8 <_free_r>
 8007876:	2000      	movs	r0, #0
 8007878:	6360      	str	r0, [r4, #52]	; 0x34
 800787a:	e7c1      	b.n	8007800 <__sflush_r+0x1c>
 800787c:	6a21      	ldr	r1, [r4, #32]
 800787e:	2301      	movs	r3, #1
 8007880:	4628      	mov	r0, r5
 8007882:	47b0      	blx	r6
 8007884:	1c41      	adds	r1, r0, #1
 8007886:	d1c7      	bne.n	8007818 <__sflush_r+0x34>
 8007888:	682b      	ldr	r3, [r5, #0]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d0c4      	beq.n	8007818 <__sflush_r+0x34>
 800788e:	2b1d      	cmp	r3, #29
 8007890:	d001      	beq.n	8007896 <__sflush_r+0xb2>
 8007892:	2b16      	cmp	r3, #22
 8007894:	d101      	bne.n	800789a <__sflush_r+0xb6>
 8007896:	602f      	str	r7, [r5, #0]
 8007898:	e7b1      	b.n	80077fe <__sflush_r+0x1a>
 800789a:	89a3      	ldrh	r3, [r4, #12]
 800789c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078a0:	81a3      	strh	r3, [r4, #12]
 80078a2:	e7ad      	b.n	8007800 <__sflush_r+0x1c>
 80078a4:	690f      	ldr	r7, [r1, #16]
 80078a6:	2f00      	cmp	r7, #0
 80078a8:	d0a9      	beq.n	80077fe <__sflush_r+0x1a>
 80078aa:	0793      	lsls	r3, r2, #30
 80078ac:	680e      	ldr	r6, [r1, #0]
 80078ae:	bf08      	it	eq
 80078b0:	694b      	ldreq	r3, [r1, #20]
 80078b2:	600f      	str	r7, [r1, #0]
 80078b4:	bf18      	it	ne
 80078b6:	2300      	movne	r3, #0
 80078b8:	eba6 0807 	sub.w	r8, r6, r7
 80078bc:	608b      	str	r3, [r1, #8]
 80078be:	f1b8 0f00 	cmp.w	r8, #0
 80078c2:	dd9c      	ble.n	80077fe <__sflush_r+0x1a>
 80078c4:	6a21      	ldr	r1, [r4, #32]
 80078c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80078c8:	4643      	mov	r3, r8
 80078ca:	463a      	mov	r2, r7
 80078cc:	4628      	mov	r0, r5
 80078ce:	47b0      	blx	r6
 80078d0:	2800      	cmp	r0, #0
 80078d2:	dc06      	bgt.n	80078e2 <__sflush_r+0xfe>
 80078d4:	89a3      	ldrh	r3, [r4, #12]
 80078d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078da:	81a3      	strh	r3, [r4, #12]
 80078dc:	f04f 30ff 	mov.w	r0, #4294967295
 80078e0:	e78e      	b.n	8007800 <__sflush_r+0x1c>
 80078e2:	4407      	add	r7, r0
 80078e4:	eba8 0800 	sub.w	r8, r8, r0
 80078e8:	e7e9      	b.n	80078be <__sflush_r+0xda>
 80078ea:	bf00      	nop
 80078ec:	20400001 	.word	0x20400001

080078f0 <_fflush_r>:
 80078f0:	b538      	push	{r3, r4, r5, lr}
 80078f2:	690b      	ldr	r3, [r1, #16]
 80078f4:	4605      	mov	r5, r0
 80078f6:	460c      	mov	r4, r1
 80078f8:	b913      	cbnz	r3, 8007900 <_fflush_r+0x10>
 80078fa:	2500      	movs	r5, #0
 80078fc:	4628      	mov	r0, r5
 80078fe:	bd38      	pop	{r3, r4, r5, pc}
 8007900:	b118      	cbz	r0, 800790a <_fflush_r+0x1a>
 8007902:	6983      	ldr	r3, [r0, #24]
 8007904:	b90b      	cbnz	r3, 800790a <_fflush_r+0x1a>
 8007906:	f7fe ff89 	bl	800681c <__sinit>
 800790a:	4b14      	ldr	r3, [pc, #80]	; (800795c <_fflush_r+0x6c>)
 800790c:	429c      	cmp	r4, r3
 800790e:	d11b      	bne.n	8007948 <_fflush_r+0x58>
 8007910:	686c      	ldr	r4, [r5, #4]
 8007912:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d0ef      	beq.n	80078fa <_fflush_r+0xa>
 800791a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800791c:	07d0      	lsls	r0, r2, #31
 800791e:	d404      	bmi.n	800792a <_fflush_r+0x3a>
 8007920:	0599      	lsls	r1, r3, #22
 8007922:	d402      	bmi.n	800792a <_fflush_r+0x3a>
 8007924:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007926:	f7ff f81c 	bl	8006962 <__retarget_lock_acquire_recursive>
 800792a:	4628      	mov	r0, r5
 800792c:	4621      	mov	r1, r4
 800792e:	f7ff ff59 	bl	80077e4 <__sflush_r>
 8007932:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007934:	07da      	lsls	r2, r3, #31
 8007936:	4605      	mov	r5, r0
 8007938:	d4e0      	bmi.n	80078fc <_fflush_r+0xc>
 800793a:	89a3      	ldrh	r3, [r4, #12]
 800793c:	059b      	lsls	r3, r3, #22
 800793e:	d4dd      	bmi.n	80078fc <_fflush_r+0xc>
 8007940:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007942:	f7ff f80f 	bl	8006964 <__retarget_lock_release_recursive>
 8007946:	e7d9      	b.n	80078fc <_fflush_r+0xc>
 8007948:	4b05      	ldr	r3, [pc, #20]	; (8007960 <_fflush_r+0x70>)
 800794a:	429c      	cmp	r4, r3
 800794c:	d101      	bne.n	8007952 <_fflush_r+0x62>
 800794e:	68ac      	ldr	r4, [r5, #8]
 8007950:	e7df      	b.n	8007912 <_fflush_r+0x22>
 8007952:	4b04      	ldr	r3, [pc, #16]	; (8007964 <_fflush_r+0x74>)
 8007954:	429c      	cmp	r4, r3
 8007956:	bf08      	it	eq
 8007958:	68ec      	ldreq	r4, [r5, #12]
 800795a:	e7da      	b.n	8007912 <_fflush_r+0x22>
 800795c:	08007d28 	.word	0x08007d28
 8007960:	08007d48 	.word	0x08007d48
 8007964:	08007d08 	.word	0x08007d08

08007968 <fiprintf>:
 8007968:	b40e      	push	{r1, r2, r3}
 800796a:	b503      	push	{r0, r1, lr}
 800796c:	4601      	mov	r1, r0
 800796e:	ab03      	add	r3, sp, #12
 8007970:	4805      	ldr	r0, [pc, #20]	; (8007988 <fiprintf+0x20>)
 8007972:	f853 2b04 	ldr.w	r2, [r3], #4
 8007976:	6800      	ldr	r0, [r0, #0]
 8007978:	9301      	str	r3, [sp, #4]
 800797a:	f7ff fcaf 	bl	80072dc <_vfiprintf_r>
 800797e:	b002      	add	sp, #8
 8007980:	f85d eb04 	ldr.w	lr, [sp], #4
 8007984:	b003      	add	sp, #12
 8007986:	4770      	bx	lr
 8007988:	2000000c 	.word	0x2000000c

0800798c <_lseek_r>:
 800798c:	b538      	push	{r3, r4, r5, lr}
 800798e:	4d07      	ldr	r5, [pc, #28]	; (80079ac <_lseek_r+0x20>)
 8007990:	4604      	mov	r4, r0
 8007992:	4608      	mov	r0, r1
 8007994:	4611      	mov	r1, r2
 8007996:	2200      	movs	r2, #0
 8007998:	602a      	str	r2, [r5, #0]
 800799a:	461a      	mov	r2, r3
 800799c:	f7f9 fdd4 	bl	8001548 <_lseek>
 80079a0:	1c43      	adds	r3, r0, #1
 80079a2:	d102      	bne.n	80079aa <_lseek_r+0x1e>
 80079a4:	682b      	ldr	r3, [r5, #0]
 80079a6:	b103      	cbz	r3, 80079aa <_lseek_r+0x1e>
 80079a8:	6023      	str	r3, [r4, #0]
 80079aa:	bd38      	pop	{r3, r4, r5, pc}
 80079ac:	20000348 	.word	0x20000348

080079b0 <__swhatbuf_r>:
 80079b0:	b570      	push	{r4, r5, r6, lr}
 80079b2:	460e      	mov	r6, r1
 80079b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079b8:	2900      	cmp	r1, #0
 80079ba:	b096      	sub	sp, #88	; 0x58
 80079bc:	4614      	mov	r4, r2
 80079be:	461d      	mov	r5, r3
 80079c0:	da08      	bge.n	80079d4 <__swhatbuf_r+0x24>
 80079c2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80079c6:	2200      	movs	r2, #0
 80079c8:	602a      	str	r2, [r5, #0]
 80079ca:	061a      	lsls	r2, r3, #24
 80079cc:	d410      	bmi.n	80079f0 <__swhatbuf_r+0x40>
 80079ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079d2:	e00e      	b.n	80079f2 <__swhatbuf_r+0x42>
 80079d4:	466a      	mov	r2, sp
 80079d6:	f000 f895 	bl	8007b04 <_fstat_r>
 80079da:	2800      	cmp	r0, #0
 80079dc:	dbf1      	blt.n	80079c2 <__swhatbuf_r+0x12>
 80079de:	9a01      	ldr	r2, [sp, #4]
 80079e0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80079e4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80079e8:	425a      	negs	r2, r3
 80079ea:	415a      	adcs	r2, r3
 80079ec:	602a      	str	r2, [r5, #0]
 80079ee:	e7ee      	b.n	80079ce <__swhatbuf_r+0x1e>
 80079f0:	2340      	movs	r3, #64	; 0x40
 80079f2:	2000      	movs	r0, #0
 80079f4:	6023      	str	r3, [r4, #0]
 80079f6:	b016      	add	sp, #88	; 0x58
 80079f8:	bd70      	pop	{r4, r5, r6, pc}
	...

080079fc <__smakebuf_r>:
 80079fc:	898b      	ldrh	r3, [r1, #12]
 80079fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007a00:	079d      	lsls	r5, r3, #30
 8007a02:	4606      	mov	r6, r0
 8007a04:	460c      	mov	r4, r1
 8007a06:	d507      	bpl.n	8007a18 <__smakebuf_r+0x1c>
 8007a08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007a0c:	6023      	str	r3, [r4, #0]
 8007a0e:	6123      	str	r3, [r4, #16]
 8007a10:	2301      	movs	r3, #1
 8007a12:	6163      	str	r3, [r4, #20]
 8007a14:	b002      	add	sp, #8
 8007a16:	bd70      	pop	{r4, r5, r6, pc}
 8007a18:	ab01      	add	r3, sp, #4
 8007a1a:	466a      	mov	r2, sp
 8007a1c:	f7ff ffc8 	bl	80079b0 <__swhatbuf_r>
 8007a20:	9900      	ldr	r1, [sp, #0]
 8007a22:	4605      	mov	r5, r0
 8007a24:	4630      	mov	r0, r6
 8007a26:	f7ff fbbb 	bl	80071a0 <_malloc_r>
 8007a2a:	b948      	cbnz	r0, 8007a40 <__smakebuf_r+0x44>
 8007a2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a30:	059a      	lsls	r2, r3, #22
 8007a32:	d4ef      	bmi.n	8007a14 <__smakebuf_r+0x18>
 8007a34:	f023 0303 	bic.w	r3, r3, #3
 8007a38:	f043 0302 	orr.w	r3, r3, #2
 8007a3c:	81a3      	strh	r3, [r4, #12]
 8007a3e:	e7e3      	b.n	8007a08 <__smakebuf_r+0xc>
 8007a40:	4b0d      	ldr	r3, [pc, #52]	; (8007a78 <__smakebuf_r+0x7c>)
 8007a42:	62b3      	str	r3, [r6, #40]	; 0x28
 8007a44:	89a3      	ldrh	r3, [r4, #12]
 8007a46:	6020      	str	r0, [r4, #0]
 8007a48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a4c:	81a3      	strh	r3, [r4, #12]
 8007a4e:	9b00      	ldr	r3, [sp, #0]
 8007a50:	6163      	str	r3, [r4, #20]
 8007a52:	9b01      	ldr	r3, [sp, #4]
 8007a54:	6120      	str	r0, [r4, #16]
 8007a56:	b15b      	cbz	r3, 8007a70 <__smakebuf_r+0x74>
 8007a58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a5c:	4630      	mov	r0, r6
 8007a5e:	f000 f863 	bl	8007b28 <_isatty_r>
 8007a62:	b128      	cbz	r0, 8007a70 <__smakebuf_r+0x74>
 8007a64:	89a3      	ldrh	r3, [r4, #12]
 8007a66:	f023 0303 	bic.w	r3, r3, #3
 8007a6a:	f043 0301 	orr.w	r3, r3, #1
 8007a6e:	81a3      	strh	r3, [r4, #12]
 8007a70:	89a0      	ldrh	r0, [r4, #12]
 8007a72:	4305      	orrs	r5, r0
 8007a74:	81a5      	strh	r5, [r4, #12]
 8007a76:	e7cd      	b.n	8007a14 <__smakebuf_r+0x18>
 8007a78:	080067b5 	.word	0x080067b5

08007a7c <__ascii_mbtowc>:
 8007a7c:	b082      	sub	sp, #8
 8007a7e:	b901      	cbnz	r1, 8007a82 <__ascii_mbtowc+0x6>
 8007a80:	a901      	add	r1, sp, #4
 8007a82:	b142      	cbz	r2, 8007a96 <__ascii_mbtowc+0x1a>
 8007a84:	b14b      	cbz	r3, 8007a9a <__ascii_mbtowc+0x1e>
 8007a86:	7813      	ldrb	r3, [r2, #0]
 8007a88:	600b      	str	r3, [r1, #0]
 8007a8a:	7812      	ldrb	r2, [r2, #0]
 8007a8c:	1e10      	subs	r0, r2, #0
 8007a8e:	bf18      	it	ne
 8007a90:	2001      	movne	r0, #1
 8007a92:	b002      	add	sp, #8
 8007a94:	4770      	bx	lr
 8007a96:	4610      	mov	r0, r2
 8007a98:	e7fb      	b.n	8007a92 <__ascii_mbtowc+0x16>
 8007a9a:	f06f 0001 	mvn.w	r0, #1
 8007a9e:	e7f8      	b.n	8007a92 <__ascii_mbtowc+0x16>

08007aa0 <__malloc_lock>:
 8007aa0:	4801      	ldr	r0, [pc, #4]	; (8007aa8 <__malloc_lock+0x8>)
 8007aa2:	f7fe bf5e 	b.w	8006962 <__retarget_lock_acquire_recursive>
 8007aa6:	bf00      	nop
 8007aa8:	2000033c 	.word	0x2000033c

08007aac <__malloc_unlock>:
 8007aac:	4801      	ldr	r0, [pc, #4]	; (8007ab4 <__malloc_unlock+0x8>)
 8007aae:	f7fe bf59 	b.w	8006964 <__retarget_lock_release_recursive>
 8007ab2:	bf00      	nop
 8007ab4:	2000033c 	.word	0x2000033c

08007ab8 <_read_r>:
 8007ab8:	b538      	push	{r3, r4, r5, lr}
 8007aba:	4d07      	ldr	r5, [pc, #28]	; (8007ad8 <_read_r+0x20>)
 8007abc:	4604      	mov	r4, r0
 8007abe:	4608      	mov	r0, r1
 8007ac0:	4611      	mov	r1, r2
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	602a      	str	r2, [r5, #0]
 8007ac6:	461a      	mov	r2, r3
 8007ac8:	f7f9 fcfa 	bl	80014c0 <_read>
 8007acc:	1c43      	adds	r3, r0, #1
 8007ace:	d102      	bne.n	8007ad6 <_read_r+0x1e>
 8007ad0:	682b      	ldr	r3, [r5, #0]
 8007ad2:	b103      	cbz	r3, 8007ad6 <_read_r+0x1e>
 8007ad4:	6023      	str	r3, [r4, #0]
 8007ad6:	bd38      	pop	{r3, r4, r5, pc}
 8007ad8:	20000348 	.word	0x20000348

08007adc <__ascii_wctomb>:
 8007adc:	b149      	cbz	r1, 8007af2 <__ascii_wctomb+0x16>
 8007ade:	2aff      	cmp	r2, #255	; 0xff
 8007ae0:	bf85      	ittet	hi
 8007ae2:	238a      	movhi	r3, #138	; 0x8a
 8007ae4:	6003      	strhi	r3, [r0, #0]
 8007ae6:	700a      	strbls	r2, [r1, #0]
 8007ae8:	f04f 30ff 	movhi.w	r0, #4294967295
 8007aec:	bf98      	it	ls
 8007aee:	2001      	movls	r0, #1
 8007af0:	4770      	bx	lr
 8007af2:	4608      	mov	r0, r1
 8007af4:	4770      	bx	lr

08007af6 <abort>:
 8007af6:	b508      	push	{r3, lr}
 8007af8:	2006      	movs	r0, #6
 8007afa:	f000 f84d 	bl	8007b98 <raise>
 8007afe:	2001      	movs	r0, #1
 8007b00:	f7f9 fcd4 	bl	80014ac <_exit>

08007b04 <_fstat_r>:
 8007b04:	b538      	push	{r3, r4, r5, lr}
 8007b06:	4d07      	ldr	r5, [pc, #28]	; (8007b24 <_fstat_r+0x20>)
 8007b08:	2300      	movs	r3, #0
 8007b0a:	4604      	mov	r4, r0
 8007b0c:	4608      	mov	r0, r1
 8007b0e:	4611      	mov	r1, r2
 8007b10:	602b      	str	r3, [r5, #0]
 8007b12:	f7f9 fcfe 	bl	8001512 <_fstat>
 8007b16:	1c43      	adds	r3, r0, #1
 8007b18:	d102      	bne.n	8007b20 <_fstat_r+0x1c>
 8007b1a:	682b      	ldr	r3, [r5, #0]
 8007b1c:	b103      	cbz	r3, 8007b20 <_fstat_r+0x1c>
 8007b1e:	6023      	str	r3, [r4, #0]
 8007b20:	bd38      	pop	{r3, r4, r5, pc}
 8007b22:	bf00      	nop
 8007b24:	20000348 	.word	0x20000348

08007b28 <_isatty_r>:
 8007b28:	b538      	push	{r3, r4, r5, lr}
 8007b2a:	4d06      	ldr	r5, [pc, #24]	; (8007b44 <_isatty_r+0x1c>)
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	4604      	mov	r4, r0
 8007b30:	4608      	mov	r0, r1
 8007b32:	602b      	str	r3, [r5, #0]
 8007b34:	f7f9 fcfd 	bl	8001532 <_isatty>
 8007b38:	1c43      	adds	r3, r0, #1
 8007b3a:	d102      	bne.n	8007b42 <_isatty_r+0x1a>
 8007b3c:	682b      	ldr	r3, [r5, #0]
 8007b3e:	b103      	cbz	r3, 8007b42 <_isatty_r+0x1a>
 8007b40:	6023      	str	r3, [r4, #0]
 8007b42:	bd38      	pop	{r3, r4, r5, pc}
 8007b44:	20000348 	.word	0x20000348

08007b48 <_raise_r>:
 8007b48:	291f      	cmp	r1, #31
 8007b4a:	b538      	push	{r3, r4, r5, lr}
 8007b4c:	4604      	mov	r4, r0
 8007b4e:	460d      	mov	r5, r1
 8007b50:	d904      	bls.n	8007b5c <_raise_r+0x14>
 8007b52:	2316      	movs	r3, #22
 8007b54:	6003      	str	r3, [r0, #0]
 8007b56:	f04f 30ff 	mov.w	r0, #4294967295
 8007b5a:	bd38      	pop	{r3, r4, r5, pc}
 8007b5c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007b5e:	b112      	cbz	r2, 8007b66 <_raise_r+0x1e>
 8007b60:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b64:	b94b      	cbnz	r3, 8007b7a <_raise_r+0x32>
 8007b66:	4620      	mov	r0, r4
 8007b68:	f000 f830 	bl	8007bcc <_getpid_r>
 8007b6c:	462a      	mov	r2, r5
 8007b6e:	4601      	mov	r1, r0
 8007b70:	4620      	mov	r0, r4
 8007b72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b76:	f000 b817 	b.w	8007ba8 <_kill_r>
 8007b7a:	2b01      	cmp	r3, #1
 8007b7c:	d00a      	beq.n	8007b94 <_raise_r+0x4c>
 8007b7e:	1c59      	adds	r1, r3, #1
 8007b80:	d103      	bne.n	8007b8a <_raise_r+0x42>
 8007b82:	2316      	movs	r3, #22
 8007b84:	6003      	str	r3, [r0, #0]
 8007b86:	2001      	movs	r0, #1
 8007b88:	e7e7      	b.n	8007b5a <_raise_r+0x12>
 8007b8a:	2400      	movs	r4, #0
 8007b8c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007b90:	4628      	mov	r0, r5
 8007b92:	4798      	blx	r3
 8007b94:	2000      	movs	r0, #0
 8007b96:	e7e0      	b.n	8007b5a <_raise_r+0x12>

08007b98 <raise>:
 8007b98:	4b02      	ldr	r3, [pc, #8]	; (8007ba4 <raise+0xc>)
 8007b9a:	4601      	mov	r1, r0
 8007b9c:	6818      	ldr	r0, [r3, #0]
 8007b9e:	f7ff bfd3 	b.w	8007b48 <_raise_r>
 8007ba2:	bf00      	nop
 8007ba4:	2000000c 	.word	0x2000000c

08007ba8 <_kill_r>:
 8007ba8:	b538      	push	{r3, r4, r5, lr}
 8007baa:	4d07      	ldr	r5, [pc, #28]	; (8007bc8 <_kill_r+0x20>)
 8007bac:	2300      	movs	r3, #0
 8007bae:	4604      	mov	r4, r0
 8007bb0:	4608      	mov	r0, r1
 8007bb2:	4611      	mov	r1, r2
 8007bb4:	602b      	str	r3, [r5, #0]
 8007bb6:	f7f9 fc69 	bl	800148c <_kill>
 8007bba:	1c43      	adds	r3, r0, #1
 8007bbc:	d102      	bne.n	8007bc4 <_kill_r+0x1c>
 8007bbe:	682b      	ldr	r3, [r5, #0]
 8007bc0:	b103      	cbz	r3, 8007bc4 <_kill_r+0x1c>
 8007bc2:	6023      	str	r3, [r4, #0]
 8007bc4:	bd38      	pop	{r3, r4, r5, pc}
 8007bc6:	bf00      	nop
 8007bc8:	20000348 	.word	0x20000348

08007bcc <_getpid_r>:
 8007bcc:	f7f9 bc56 	b.w	800147c <_getpid>

08007bd0 <_init>:
 8007bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bd2:	bf00      	nop
 8007bd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bd6:	bc08      	pop	{r3}
 8007bd8:	469e      	mov	lr, r3
 8007bda:	4770      	bx	lr

08007bdc <_fini>:
 8007bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bde:	bf00      	nop
 8007be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007be2:	bc08      	pop	{r3}
 8007be4:	469e      	mov	lr, r3
 8007be6:	4770      	bx	lr
