module VGA_MODULE_TB();

	logic clk;
	logic v_sync;
	logic h_sync;
	logic write_en;
	
	VGA_MODULE uut (.CLOCK(clk),.write_enable(write_en), .V_SYNC(v_sync), .H_SYNC(h_sync))
	initial
		clk = 1'b0;
	always
		#10 clk = ~clk;

	
endmodule 