`timescale 1ns / 1ps
module Adder(
input [2:0] sw, //a b and c are the 3 sw inputs
output [1:0] led //y and z are the led outputs
    );

reg [1:0]counter = 2'd00;
always@(*)begin
    counter <= sw[2] + sw[1] + sw[0];
end
assign led[0] = counter[0];
assign led[1] = counter[1];
endmodule
