
---------- Begin Simulation Statistics ----------
final_tick                               1208775668000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 872380                       # Simulator instruction rate (inst/s)
host_mem_usage                                 766380                       # Number of bytes of host memory used
host_op_rate                                  1326464                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1739.56                       # Real time elapsed on the host
host_tick_rate                               78918808                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1517555222                       # Number of instructions simulated
sim_ops                                    2307460711                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.137284                       # Number of seconds simulated
sim_ticks                                137283854000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       650045                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1300337                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       114075                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     20828607                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     13657949                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     13700590                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        42641                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      21103819                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        141583                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         7561                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       671143169                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      333892317                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       114082                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         20165167                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     51560853                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      5704157                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    417555219                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    632278168                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    273731299                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.309850                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.107564                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    125329437     45.79%     45.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     55306845     20.20%     65.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      3140632      1.15%     67.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     19369630      7.08%     74.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      9739482      3.56%     77.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5       563778      0.21%     77.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2726967      1.00%     78.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      5993675      2.19%     81.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     51560853     18.84%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    273731299                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          1671406                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       108034                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       631002923                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           179222981                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        85268      0.01%      0.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    387686036     61.32%     61.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       171952      0.03%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        65482      0.01%     61.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       150574      0.02%     61.39% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.39% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       129632      0.02%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       258765      0.04%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       220160      0.03%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp           60      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       328675      0.05%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv        43048      0.01%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        22196      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    178872460     28.29%     89.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     63892274     10.11%     99.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       350521      0.06%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         1065      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    632278168                       # Class of committed instruction
system.switch_cpus_1.commit.refs            243116320                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         417555219                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           632278168                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.657560                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.657560                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    182650901                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    639956519                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       11576032                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        56362145                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       119576                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     23858229                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         180067401                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                2031                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          63994460                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               19292                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          21103819                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        32693763                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           274390771                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           59                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            423873622                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        239152                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.076862                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles        56463                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     13799532                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.543785                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    274566896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.342665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.344664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      170057040     61.94%     61.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        8164041      2.97%     64.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2529903      0.92%     65.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        8571918      3.12%     68.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       14508181      5.28%     74.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        2391589      0.87%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1983831      0.72%     75.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        8498085      3.10%     78.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       57862308     21.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    274566896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         3486323                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        1771808                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                   812                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       142610                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       20321204                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.315715                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          244121921                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         63994406                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        839521                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    180275574                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts         3471                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     64146396                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    637982374                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    180127515                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       254750                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    635820628                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        16711                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     11237979                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       119576                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     11259355                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        18584                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     11576549                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses          394                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         5892                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      1052564                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       253057                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         5892                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        94099                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        48511                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1069372050                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           635575251                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.500105                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       534798536                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.314822                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            635662248                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1291275838                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     549418088                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.520773                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.520773                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        98677      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    390035217     61.32%     61.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       175465      0.03%     61.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        84601      0.01%     61.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          262      0.00%     61.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       180925      0.03%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       136840      0.02%     61.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       274385      0.04%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       346540      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp          112      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       396379      0.06%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv        56577      0.01%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        26383      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    179727378     28.26%     89.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     64006695     10.06%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       527197      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         1752      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    636075385                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       2162011                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      4308880                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      2110415                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      3089136                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           3645097                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005731                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        288871      7.92%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            2      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu          358      0.01%      7.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%      7.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt         3376      0.09%      8.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            1      0.00%      8.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      8.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      8.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      8.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      8.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      8.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      8.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd          530      0.01%      8.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      8.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      8.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt        10841      0.30%      8.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%      8.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      3335692     91.51%     99.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         4658      0.13%     99.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead          766      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            2      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    637459794                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1546170950                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    633464836                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    640603081                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        637982374                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       636075385                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      5704035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       117074                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      9043557                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    274566896                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.316650                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.427663                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    120173538     43.77%     43.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1      8417299      3.07%     46.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     21507024      7.83%     54.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     31426871     11.45%     66.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     29515411     10.75%     76.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     29950892     10.91%     87.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     17734927      6.46%     94.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     10589713      3.86%     98.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      5251221      1.91%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    274566896                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.316643                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          32693772                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  26                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     10669968                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     15875850                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    180275574                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     64146396                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     285133997                       # number of misc regfile reads
system.switch_cpus_1.numCycles              274567708                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      14995517                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    880904282                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      1575236                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       20434821                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     41315737                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      3833886                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2262952449                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    639189099                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    889983243                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        70982262                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    115891731                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       119576                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    168034708                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        9078666                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      4151639                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1296920287                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       123975783                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          860152771                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1276803651                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           53                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2702739                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       146220                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5404650                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         146230                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1265398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       637505                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2530742                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         637505                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              41985                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       608967                       # Transaction distribution
system.membus.trans_dist::CleanEvict            41046                       # Transaction distribution
system.membus.trans_dist::ReadExReq            608339                       # Transaction distribution
system.membus.trans_dist::ReadExResp           608338                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41985                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1950660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1950660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1950660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     80594560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     80594560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80594560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            650324                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  650324    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              650324                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3868997000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3468624000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1208775668000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1208775668000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1494123                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3147144                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           57                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1461154                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             829                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            829                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1207788                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1207787                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            57                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1494066                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8107218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8107389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         7296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    297435136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              297442432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1906445                       # Total snoops (count)
system.tol2bus.snoopTraffic                  76900672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4609185                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.031739                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.175318                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4462902     96.83%     96.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 146273      3.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4609185                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4647953000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4053194000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             85500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      1436513                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1436514                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      1436513                       # number of overall hits
system.l2.overall_hits::total                 1436514                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           56                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1265341                       # number of demand (read+write) misses
system.l2.demand_misses::total                1265397                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           56                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1265341                       # number of overall misses
system.l2.overall_misses::total               1265397                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      5385000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  73065509500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      73070894500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      5385000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  73065509500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     73070894500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           57                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      2701854                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2701911                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           57                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      2701854                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2701911                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.982456                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.468323                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.468334                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.982456                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.468323                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.468334                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 96160.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 57743.730346                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57745.430485                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 96160.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 57743.730346                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57745.430485                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1201573                       # number of writebacks
system.l2.writebacks::total                   1201573                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1265341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1265397                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1265341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1265397                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      5105000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  66738809500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  66743914500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      5105000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  66738809500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  66743914500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.982456                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.468323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.468334                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.982456                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.468323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.468334                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 91160.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 52743.734298                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 52745.434437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 91160.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 52743.734298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 52745.434437                       # average overall mshr miss latency
system.l2.replacements                        1268941                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1945571                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1945571                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1945571                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1945571                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           57                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               57                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           57                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           57                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data          829                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  829                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data          829                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              829                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data         8168                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8168                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      1199620                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1199620                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  68528148000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   68528148000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      1207788                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1207788                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.993237                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993237                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 57124.879545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 57124.879545                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      1199620                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1199620                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  62530053000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  62530053000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.993237                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993237                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 52124.883713                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 52124.883713                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      5385000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5385000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           57                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             57                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.982456                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982456                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 96160.714286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96160.714286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5105000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5105000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.982456                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982456                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 91160.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91160.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      1428345                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1428345                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data        65721                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65721                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data   4537361500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4537361500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      1494066                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1494066                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.043988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 69039.751373                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 69039.751373                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data        65721                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65721                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data   4208756500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4208756500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.043988                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043988                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 64039.751373                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64039.751373                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     6352782                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1273037                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.990257                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     153.328261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        15.787684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    25.946895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.133911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  3900.803248                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.037434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.006335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.952345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          836                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2631                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          401                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          142                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44505717                       # Number of tag accesses
system.l2.tags.data_accesses                 44505717                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                   5404585                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims           1268941                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                        5404597                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           19                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       615054                       # number of demand (read+write) hits
system.l3.demand_hits::total                   615073                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           19                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       615054                       # number of overall hits
system.l3.overall_hits::total                  615073                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           37                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       650287                       # number of demand (read+write) misses
system.l3.demand_misses::total                 650324                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           37                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       650287                       # number of overall misses
system.l3.overall_misses::total                650324                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      4567500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  52687650500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      52692218000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      4567500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  52687650500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     52692218000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           56                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1265341                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1265397                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           56                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1265341                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1265397                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.660714                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.513922                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.513929                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.660714                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.513922                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.513929                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 123445.945946                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 81022.149451                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 81024.563141                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 123445.945946                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 81022.149451                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 81024.563141                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              608967                       # number of writebacks
system.l3.writebacks::total                    608967                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           37                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       650287                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            650324                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           37                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       650287                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           650324                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      4197500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  46184790500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  46188988000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      4197500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  46184790500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  46188988000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.660714                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.513922                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.513929                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.660714                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.513922                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.513929                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 113445.945946                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71022.164829                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 71024.578518                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 113445.945946                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71022.164829                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 71024.578518                       # average overall mshr miss latency
system.l3.replacements                        1258638                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      1201573                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1201573                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      1201573                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1201573                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks        28880                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         28880                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_hits::.switch_cpus_1.data       591281                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                591281                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       608339                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              608339                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  49123090000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   49123090000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      1199620                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           1199620                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.507110                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.507110                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 80749.532744                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 80749.532744                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       608339                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         608339                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  43039710000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  43039710000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.507110                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.507110                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70749.549182                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 70749.549182                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst           19                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data        23773                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             23792                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst           37                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data        41948                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           41985                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst      4567500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data   3564560500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   3569128000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst           56                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data        65721                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         65777                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.660714                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.638274                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.638293                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 123445.945946                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 84975.696100                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 85009.598666                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst           37                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data        41948                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        41985                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst      4197500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data   3145080500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   3149278000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.660714                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.638274                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.638293                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 113445.945946                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 74975.696100                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 75009.598666                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     2570655                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1291406                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.990586                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks   16104.035927                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst      1791.015451                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      5766.593439                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   458.261213                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    21.161667                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  8626.932303                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.491456                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.054657                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.175982                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.013985                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000646                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.263273                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          808                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         3697                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         9685                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        18474                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  41750510                       # Number of tag accesses
system.l3.tags.data_accesses                 41750510                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                   2501861                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims           1258638                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                        2530742                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp             65777                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1810540                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          713443                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          1199620                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         1199619                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        65777                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3796138                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    157886016                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1258638                       # Total snoops (count)
system.tol3bus.snoopTraffic                  38973888                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2524035                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.252574                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.434489                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1886530     74.74%     74.74% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 637505     25.26%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2524035                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2466944000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1898094000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     41618368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           41620736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         2368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     38973888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        38973888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       650287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              650324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       608967                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             608967                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        17249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    303155592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             303172841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        17249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            17249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      283892729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            283892729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      283892729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        17249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    303155592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            587065570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    608967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        37.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    650259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000298168500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        35191                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        35191                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1919172                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             574655                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      650324                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     608967                       # Number of write requests accepted
system.mem_ctrls.readBursts                    650324                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   608967                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             48735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             40217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             34720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             36356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            40128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            35421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            43132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             37558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             38338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             39696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             37212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            37008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            35392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            38375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            35362                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7312078750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3251480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19505128750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11244.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29994.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   496950                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  526045                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                650324                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               608967                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  641583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  35495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  35242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  35213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  35241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       236235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    341.142879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   213.005235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   312.607642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        74574     31.57%     31.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        47060     19.92%     51.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26548     11.24%     62.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        20899      8.85%     71.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16829      7.12%     78.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13882      5.88%     84.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10915      4.62%     89.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8418      3.56%     92.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17110      7.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       236235                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        35191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.478617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.481718                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           7139     20.29%     20.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         27049     76.86%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           752      2.14%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           117      0.33%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.11%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            15      0.04%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.04%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           13      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            8      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           12      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           10      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            6      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         35191                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        35191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.303742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.269836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.078245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13621     38.71%     38.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              197      0.56%     39.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18597     52.85%     92.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2627      7.46%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              140      0.40%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         35191                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               41618944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38971904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                41620736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38973888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       303.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       283.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    303.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    283.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  137298594500                       # Total gap between requests
system.mem_ctrls.avgGap                     109028.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         2368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     41616576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     38971904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 17248.933002711299                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 303142538.524595856667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 283878277.484838068485                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           37                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       650287                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       608967                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2669250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  19502459500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3299887158500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     72141.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     29990.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5418827.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            867481440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            461069730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2283214920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1606585500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10836717840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      48195172380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12131591520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        76381833330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        556.378854                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  30852617500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4584060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 101847176500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            819250740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            435442095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2359898520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1572060420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10836717840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      47768210460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12491138400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        76282718475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.656884                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  31816789250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4584060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 100883018500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383174457                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    138347952                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     32693700                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1554216109                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383174457                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    138347952                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     32693700                       # number of overall hits
system.cpu.icache.overall_hits::total      1554216109                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2133                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           63                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2196                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2133                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           63                       # number of overall misses
system.cpu.icache.overall_misses::total          2196                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      5982000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5982000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      5982000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5982000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1383176590                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    138347952                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     32693763                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1554218305                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1383176590                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    138347952                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     32693763                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1554218305                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 94952.380952                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  2724.043716                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 94952.380952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  2724.043716                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          393                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          131                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1678                       # number of writebacks
system.cpu.icache.writebacks::total              1678                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            6                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           57                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      5451500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5451500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      5451500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5451500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 95640.350877                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95640.350877                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 95640.350877                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95640.350877                       # average overall mshr miss latency
system.cpu.icache.replacements                   1678                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383174457                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    138347952                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     32693700                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1554216109                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2133                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           63                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2196                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      5982000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5982000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1383176590                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    138347952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     32693763                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1554218305                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 94952.380952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  2724.043716                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      5451500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5451500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 95640.350877                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95640.350877                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.988962                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1554218299                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2190                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          709688.721005                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.586594                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     5.402369                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989427                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.010552                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6216875410                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6216875410                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1554218299                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims         2190                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1554218305                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    573015017                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     57610698                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    229273002                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        859898717                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    573018915                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     57610698                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    229273002                       # number of overall hits
system.cpu.dcache.overall_hits::total       859902615                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6553277                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       639224                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      3109987                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10302488                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6554735                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       639224                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      3109987                       # number of overall misses
system.cpu.dcache.overall_misses::total      10303946                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  20007415500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  90006147788                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 110013563288                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  20007415500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  90006147788                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 110013563288                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    579568294                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     58249922                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    232382989                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    870201205                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    579573650                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     58249922                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    232382989                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    870206561                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011307                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010974                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.013383                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011839                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011310                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010974                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.013383                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011841                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 31299.537408                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 28941.004508                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10678.349083                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 31299.537408                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 28941.004508                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10676.838105                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       206258                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          323                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             23262                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.866735                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    64.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7401353                       # number of writebacks
system.cpu.dcache.writebacks::total           7401353                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       407304                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       407304                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       407304                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       407304                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       639224                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      2702683                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3341907                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       639224                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      2702683                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3341907                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  19687803500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  84085101813                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 103772905313                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  19687803500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  84085101813                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 103772905313                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010974                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.011630                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003840                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010974                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.011630                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003840                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 30799.537408                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 31111.714475                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31052.002738                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 30799.537408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 31111.714475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31052.002738                       # average overall mshr miss latency
system.cpu.dcache.replacements                9895142                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    422800783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     42592000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    166590308                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       631983091                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3686913                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       349627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1899350                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5935890                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   3376277500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  19403587500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22779865000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426487696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     42941627                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    168489658                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    637918981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008645                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.008142                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.011273                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  9656.798531                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 10215.909390                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  3837.649451                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       405283                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       405283                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       349627                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1494067                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1843694                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   3201464000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  14099982500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17301446500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008142                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.008867                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002890                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  9156.798531                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data  9437.316064                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9384.120413                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    150214234                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     15018698                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     62682694                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      227915626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2866364                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       289597                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1210637                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4366598                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  16631138000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  70602560288                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  87233698288                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    153080598                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     15308295                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     63893331                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    232282224                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018725                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.018918                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018799                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 57428.557616                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 58318.521810                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19977.496964                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         2021                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2021                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       289597                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1208616                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1498213                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  16486339500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  69985119313                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  86471458813                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.018918                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018916                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006450                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 56928.557616                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 57905.173614                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57716.398678                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3898                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3898                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1458                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1458                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         5356                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5356                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.272218                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.272218                       # miss rate for SoftPFReq accesses
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994812                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           869799278                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9895654                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.897099                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   404.156893                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    49.721764                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    58.116155                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.789369                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.097113                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.113508                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3490721898                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3490721898                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse         869799278                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims      9895654                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan              870206561                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1208775668000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 953490921500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 255284746500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
